<stg><name>GEMM_3D_float</name>


<trans_list>

<trans id="865" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="23" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="42" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln236 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln236, label %3, label %GEMM_3D_FLOAT_LOOP_2_begin

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln236"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="5">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:1  %zext_ln239 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:2  %tmp_77 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:3  %tmp_78 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="6">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:4  %zext_ln1117 = zext i6 %tmp_78 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:5  %sub_ln1117 = sub i8 %tmp_77, %zext_ln1117

]]></Node>
<StgValue><ssdm name="sub_ln1117"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:6  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:7  %input_1_32_0_0_V_s = getelementptr [16 x i38]* %input_1_32_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_32_0_0_V_s"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:8  %input_1_33_0_0_V_s = getelementptr [16 x i38]* %input_1_33_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_33_0_0_V_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:9  %input_1_34_0_0_V_s = getelementptr [16 x i38]* %input_1_34_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_34_0_0_V_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:10  %input_1_35_0_0_V_s = getelementptr [16 x i38]* %input_1_35_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_35_0_0_V_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:11  %input_1_36_0_0_V_s = getelementptr [16 x i38]* %input_1_36_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_36_0_0_V_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:12  %input_1_37_0_0_V_s = getelementptr [16 x i38]* %input_1_37_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_37_0_0_V_s"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:13  %input_1_38_0_0_V_s = getelementptr [16 x i38]* %input_1_38_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_38_0_0_V_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:14  %input_1_39_0_0_V_s = getelementptr [16 x i38]* %input_1_39_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_39_0_0_V_s"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:15  %input_1_40_0_0_V_s = getelementptr [16 x i38]* %input_1_40_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_40_0_0_V_s"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:16  %input_1_41_0_0_V_s = getelementptr [16 x i38]* %input_1_41_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_41_0_0_V_s"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:17  %input_1_42_0_0_V_s = getelementptr [16 x i38]* %input_1_42_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_42_0_0_V_s"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:18  %input_1_43_0_0_V_s = getelementptr [16 x i38]* %input_1_43_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_43_0_0_V_s"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:19  %input_1_44_0_0_V_s = getelementptr [16 x i38]* %input_1_44_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_44_0_0_V_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:20  %input_1_45_0_0_V_s = getelementptr [16 x i38]* %input_1_45_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_45_0_0_V_s"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:21  %input_1_46_0_0_V_s = getelementptr [16 x i38]* %input_1_46_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_46_0_0_V_s"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:22  %input_1_47_0_0_V_s = getelementptr [16 x i38]* %input_1_47_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_47_0_0_V_s"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:23  %input_1_48_0_0_V_s = getelementptr [16 x i38]* %input_1_48_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_48_0_0_V_s"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:24  %input_1_49_0_0_V_s = getelementptr [16 x i38]* %input_1_49_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_49_0_0_V_s"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:25  %input_1_50_0_0_V_s = getelementptr [16 x i38]* %input_1_50_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_50_0_0_V_s"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:26  %input_1_51_0_0_V_s = getelementptr [16 x i38]* %input_1_51_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_51_0_0_V_s"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:27  %input_1_52_0_0_V_s = getelementptr [16 x i38]* %input_1_52_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_52_0_0_V_s"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:28  %input_1_53_0_0_V_s = getelementptr [16 x i38]* %input_1_53_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_53_0_0_V_s"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:29  %input_1_54_0_0_V_s = getelementptr [16 x i38]* %input_1_54_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_54_0_0_V_s"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:30  %input_1_55_0_0_V_s = getelementptr [16 x i38]* %input_1_55_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_55_0_0_V_s"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:31  %input_1_56_0_0_V_s = getelementptr [16 x i38]* %input_1_56_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_56_0_0_V_s"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:32  %input_1_57_0_0_V_s = getelementptr [16 x i38]* %input_1_57_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_57_0_0_V_s"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:33  %input_1_58_0_0_V_s = getelementptr [16 x i38]* %input_1_58_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_58_0_0_V_s"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:34  %input_1_59_0_0_V_s = getelementptr [16 x i38]* %input_1_59_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_59_0_0_V_s"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:35  %input_1_60_0_0_V_s = getelementptr [16 x i38]* %input_1_60_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_60_0_0_V_s"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:36  %input_1_61_0_0_V_s = getelementptr [16 x i38]* %input_1_61_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_61_0_0_V_s"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:37  %input_1_62_0_0_V_s = getelementptr [16 x i38]* %input_1_62_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_62_0_0_V_s"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:38  %input_1_63_0_0_V_s = getelementptr [16 x i38]* %input_1_63_0_0_V, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="input_1_63_0_0_V_s"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_begin:39  br label %2

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln245"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k_0_0 = phi i3 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln238, %GEMM_3D_FLOAT_LOOP_3_end ]

]]></Node>
<StgValue><ssdm name="k_0_0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln238 = icmp eq i3 %k_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln238"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_564 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln238 = add i3 %k_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln238, label %GEMM_3D_FLOAT_LOOP_2_end, label %GEMM_3D_FLOAT_LOOP_3_begin

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln238"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="3">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:2  %zext_ln1117_10 = zext i3 %k_0_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1117_10"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="3">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:3  %zext_ln1117_11 = zext i3 %k_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117_11"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:4  %add_ln1117 = add i8 %sub_ln1117, %zext_ln1117_11

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="8">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:5  %sext_ln1117 = sext i8 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:6  %input_2_32_0_V_add = getelementptr [96 x i38]* %input_2_32_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_32_0_V_add"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:7  %input_2_33_0_V_add = getelementptr [96 x i38]* %input_2_33_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_33_0_V_add"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:8  %input_2_34_0_V_add = getelementptr [96 x i38]* %input_2_34_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_34_0_V_add"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:9  %input_2_35_0_V_add = getelementptr [96 x i38]* %input_2_35_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_35_0_V_add"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:10  %input_2_36_0_V_add = getelementptr [96 x i38]* %input_2_36_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_36_0_V_add"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:11  %input_2_37_0_V_add = getelementptr [96 x i38]* %input_2_37_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_37_0_V_add"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:12  %input_2_38_0_V_add = getelementptr [96 x i38]* %input_2_38_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_38_0_V_add"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:13  %input_2_39_0_V_add = getelementptr [96 x i38]* %input_2_39_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_39_0_V_add"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:14  %input_2_40_0_V_add = getelementptr [96 x i38]* %input_2_40_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_40_0_V_add"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:15  %input_2_41_0_V_add = getelementptr [96 x i38]* %input_2_41_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_41_0_V_add"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:16  %input_2_42_0_V_add = getelementptr [96 x i38]* %input_2_42_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_42_0_V_add"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:17  %input_2_43_0_V_add = getelementptr [96 x i38]* %input_2_43_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_43_0_V_add"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:18  %input_2_44_0_V_add = getelementptr [96 x i38]* %input_2_44_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_44_0_V_add"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:19  %input_2_45_0_V_add = getelementptr [96 x i38]* %input_2_45_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_45_0_V_add"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:20  %input_2_46_0_V_add = getelementptr [96 x i38]* %input_2_46_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_46_0_V_add"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:21  %input_2_47_0_V_add = getelementptr [96 x i38]* %input_2_47_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_47_0_V_add"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:22  %input_2_48_0_V_add = getelementptr [96 x i38]* %input_2_48_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_48_0_V_add"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:23  %input_2_49_0_V_add = getelementptr [96 x i38]* %input_2_49_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_49_0_V_add"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:24  %input_2_50_0_V_add = getelementptr [96 x i38]* %input_2_50_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_50_0_V_add"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:25  %input_2_51_0_V_add = getelementptr [96 x i38]* %input_2_51_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_51_0_V_add"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:26  %input_2_52_0_V_add = getelementptr [96 x i38]* %input_2_52_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_52_0_V_add"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:27  %input_2_53_0_V_add = getelementptr [96 x i38]* %input_2_53_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_53_0_V_add"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:28  %input_2_54_0_V_add = getelementptr [96 x i38]* %input_2_54_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_54_0_V_add"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:29  %input_2_55_0_V_add = getelementptr [96 x i38]* %input_2_55_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_55_0_V_add"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:30  %input_2_56_0_V_add = getelementptr [96 x i38]* %input_2_56_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_56_0_V_add"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:31  %input_2_57_0_V_add = getelementptr [96 x i38]* %input_2_57_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_57_0_V_add"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:32  %input_2_58_0_V_add = getelementptr [96 x i38]* %input_2_58_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_58_0_V_add"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:33  %input_2_59_0_V_add = getelementptr [96 x i38]* %input_2_59_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_59_0_V_add"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:34  %input_2_60_0_V_add = getelementptr [96 x i38]* %input_2_60_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_60_0_V_add"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:35  %input_2_61_0_V_add = getelementptr [96 x i38]* %input_2_61_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_61_0_V_add"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:36  %input_2_62_0_V_add = getelementptr [96 x i38]* %input_2_62_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_62_0_V_add"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:37  %input_2_63_0_V_add = getelementptr [96 x i38]* %input_2_63_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_2_63_0_V_add"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:38  %output_0_V_addr = getelementptr [96 x i38]* %output_0_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="output_0_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="38" op_1_bw="7">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:39  store i38 0, i38* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_begin:40  br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_end:0  %empty_563 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
GEMM_3D_FLOAT_LOOP_2_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:0  %l_0_0_0 = phi i7 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %xor_ln240, %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32 ]

]]></Node>
<StgValue><ssdm name="l_0_0_0"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:2  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %l_0_0_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="5" op_3_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:3  %tmp_79 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1(i1 false, i5 %i_0, i1 %tmp_90)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:4  %zext_ln1116 = zext i7 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:5  %input_1_0_0_V_addr = getelementptr [32 x i38]* %input_1_0_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:6  %input_1_1_0_V_addr = getelementptr [32 x i38]* %input_1_1_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="1" op_3_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:37  %zext_ln1117_3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i1.i3(i5 %i_0, i1 %tmp_90, i3 0)

]]></Node>
<StgValue><ssdm name="zext_ln1117_3_cast"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="5" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:38  %tmp_80 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i1.i1(i1 false, i5 %i_0, i1 %tmp_90, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:39  %zext_ln1117_12 = zext i8 %tmp_80 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1117_12"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:40  %sub_ln1117_5 = sub i9 %zext_ln1117_3_cast, %zext_ln1117_12

]]></Node>
<StgValue><ssdm name="sub_ln1117_5"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:41  %add_ln1117_7 = add i9 %sub_ln1117_5, %zext_ln1117_10

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:42  %sext_ln1117_1 = sext i9 %add_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:43  %input_2_0_V_addr = getelementptr [192 x i38]* %input_2_0_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:44  %input_2_1_V_addr = getelementptr [192 x i38]* %input_2_1_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:75  %input_1_0_0_V_load = load i38* %input_1_0_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_load"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:77  %input_2_0_V_load = load i38* %input_2_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_0_V_load"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:83  %input_1_1_0_V_load = load i38* %input_1_1_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_load"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:85  %input_2_1_V_load = load i38* %input_2_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_1_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:7  %input_1_2_0_V_addr = getelementptr [32 x i38]* %input_1_2_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_addr"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:8  %input_1_3_0_V_addr = getelementptr [32 x i38]* %input_1_3_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:45  %input_2_2_V_addr = getelementptr [192 x i38]* %input_2_2_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:46  %input_2_3_V_addr = getelementptr [192 x i38]* %input_2_3_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_3_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:75  %input_1_0_0_V_load = load i38* %input_1_0_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_load"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:77  %input_2_0_V_load = load i38* %input_2_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_0_V_load"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:80  %output_0_V_load = load i38* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:83  %input_1_1_0_V_load = load i38* %input_1_1_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_load"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:85  %input_2_1_V_load = load i38* %input_2_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_1_V_load"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:91  %input_1_2_0_V_load = load i38* %input_1_2_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_load"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:93  %input_2_2_V_load = load i38* %input_2_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_2_V_load"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:99  %input_1_3_0_V_load = load i38* %input_1_3_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_load"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:101  %input_2_3_V_load = load i38* %input_2_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_3_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:9  %input_1_4_0_V_addr = getelementptr [32 x i38]* %input_1_4_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_4_0_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:10  %input_1_5_0_V_addr = getelementptr [32 x i38]* %input_1_5_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_5_0_V_addr"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:47  %input_2_4_V_addr = getelementptr [192 x i38]* %input_2_4_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_4_V_addr"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:48  %input_2_5_V_addr = getelementptr [192 x i38]* %input_2_5_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_5_V_addr"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:76  %sext_ln1192 = sext i38 %input_1_0_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:78  %sext_ln1192_1 = sext i38 %input_2_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:79  %mul_ln1192 = mul i58 %sext_ln1192_1, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:80  %output_0_V_load = load i38* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:84  %sext_ln1192_2 = sext i38 %input_1_1_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:86  %sext_ln1192_3 = sext i38 %input_2_1_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:87  %mul_ln1192_1 = mul i58 %sext_ln1192_3, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:91  %input_1_2_0_V_load = load i38* %input_1_2_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_load"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:93  %input_2_2_V_load = load i38* %input_2_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_2_V_load"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:99  %input_1_3_0_V_load = load i38* %input_1_3_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_load"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:101  %input_2_3_V_load = load i38* %input_2_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_3_V_load"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:107  %input_1_4_0_V_load = load i38* %input_1_4_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_4_0_V_load"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:109  %input_2_4_V_load = load i38* %input_2_4_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_4_V_load"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:115  %input_1_5_0_V_load = load i38* %input_1_5_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_5_0_V_load"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:117  %input_2_5_V_load = load i38* %input_2_5_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_5_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:11  %input_1_6_0_V_addr = getelementptr [32 x i38]* %input_1_6_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_6_0_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:12  %input_1_7_0_V_addr = getelementptr [32 x i38]* %input_1_7_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_7_0_V_addr"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:49  %input_2_6_V_addr = getelementptr [192 x i38]* %input_2_6_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_6_V_addr"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:50  %input_2_7_V_addr = getelementptr [192 x i38]* %input_2_7_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_7_V_addr"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:81  %shl_ln = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %output_0_V_load, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:82  %add_ln1192 = add i58 %mul_ln1192, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:88  %tmp_81 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:89  %shl_ln728_1 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_81, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:90  %add_ln1192_2 = add i58 %mul_ln1192_1, %shl_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:92  %sext_ln1192_4 = sext i38 %input_1_2_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:94  %sext_ln1192_5 = sext i38 %input_2_2_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:95  %mul_ln1192_2 = mul i58 %sext_ln1192_5, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:96  %tmp_82 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_2, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:100  %sext_ln1192_6 = sext i38 %input_1_3_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:102  %sext_ln1192_7 = sext i38 %input_2_3_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:103  %mul_ln1192_3 = mul i58 %sext_ln1192_7, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:107  %input_1_4_0_V_load = load i38* %input_1_4_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_4_0_V_load"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:109  %input_2_4_V_load = load i38* %input_2_4_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_4_V_load"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:115  %input_1_5_0_V_load = load i38* %input_1_5_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_5_0_V_load"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:117  %input_2_5_V_load = load i38* %input_2_5_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_5_V_load"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:123  %input_1_6_0_V_load = load i38* %input_1_6_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_6_0_V_load"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:125  %input_2_6_V_load = load i38* %input_2_6_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_6_V_load"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:131  %input_1_7_0_V_load = load i38* %input_1_7_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_7_0_V_load"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:133  %input_2_7_V_load = load i38* %input_2_7_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_7_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:13  %input_1_8_0_V_addr = getelementptr [32 x i38]* %input_1_8_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_8_0_V_addr"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:14  %input_1_9_0_V_addr = getelementptr [32 x i38]* %input_1_9_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_9_0_V_addr"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:51  %input_2_8_V_addr = getelementptr [192 x i38]* %input_2_8_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_8_V_addr"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:52  %input_2_9_V_addr = getelementptr [192 x i38]* %input_2_9_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_9_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:97  %shl_ln728_2 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_82, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:98  %add_ln1192_3 = add i58 %mul_ln1192_2, %shl_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:104  %tmp_83 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_3, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:105  %shl_ln728_3 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_83, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:106  %add_ln1192_4 = add i58 %mul_ln1192_3, %shl_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:108  %sext_ln1192_8 = sext i38 %input_1_4_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:110  %sext_ln1192_9 = sext i38 %input_2_4_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:111  %mul_ln1192_4 = mul i58 %sext_ln1192_9, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:112  %tmp_84 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_4, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:116  %sext_ln1192_10 = sext i38 %input_1_5_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:118  %sext_ln1192_11 = sext i38 %input_2_5_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:119  %mul_ln1192_5 = mul i58 %sext_ln1192_11, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:123  %input_1_6_0_V_load = load i38* %input_1_6_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_6_0_V_load"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:125  %input_2_6_V_load = load i38* %input_2_6_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_6_V_load"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:131  %input_1_7_0_V_load = load i38* %input_1_7_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_7_0_V_load"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:133  %input_2_7_V_load = load i38* %input_2_7_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_7_V_load"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:139  %input_1_8_0_V_load = load i38* %input_1_8_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_8_0_V_load"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:141  %input_2_8_V_load = load i38* %input_2_8_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_8_V_load"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:147  %input_1_9_0_V_load = load i38* %input_1_9_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_9_0_V_load"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:149  %input_2_9_V_load = load i38* %input_2_9_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_9_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:15  %input_1_10_0_V_add = getelementptr [32 x i38]* %input_1_10_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_10_0_V_add"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:16  %input_1_11_0_V_add = getelementptr [32 x i38]* %input_1_11_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_11_0_V_add"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:53  %input_2_10_V_addr = getelementptr [192 x i38]* %input_2_10_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_10_V_addr"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:54  %input_2_11_V_addr = getelementptr [192 x i38]* %input_2_11_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_11_V_addr"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:113  %shl_ln728_4 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_84, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:114  %add_ln1192_5 = add i58 %mul_ln1192_4, %shl_ln728_4

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:120  %tmp_85 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_5, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:121  %shl_ln728_5 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_85, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:122  %add_ln1192_6 = add i58 %mul_ln1192_5, %shl_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:124  %sext_ln1192_12 = sext i38 %input_1_6_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:126  %sext_ln1192_13 = sext i38 %input_2_6_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:127  %mul_ln1192_6 = mul i58 %sext_ln1192_13, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:128  %tmp_86 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_6, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:132  %sext_ln1192_14 = sext i38 %input_1_7_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:134  %sext_ln1192_15 = sext i38 %input_2_7_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:135  %mul_ln1192_7 = mul i58 %sext_ln1192_15, %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:139  %input_1_8_0_V_load = load i38* %input_1_8_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_8_0_V_load"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:141  %input_2_8_V_load = load i38* %input_2_8_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_8_V_load"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:147  %input_1_9_0_V_load = load i38* %input_1_9_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_1_9_0_V_load"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:149  %input_2_9_V_load = load i38* %input_2_9_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_9_V_load"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:155  %input_1_10_0_V_loa = load i38* %input_1_10_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_10_0_V_loa"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:157  %input_2_10_V_load = load i38* %input_2_10_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_10_V_load"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:163  %input_1_11_0_V_loa = load i38* %input_1_11_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_11_0_V_loa"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:165  %input_2_11_V_load = load i38* %input_2_11_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_11_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:17  %input_1_12_0_V_add = getelementptr [32 x i38]* %input_1_12_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_12_0_V_add"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:18  %input_1_13_0_V_add = getelementptr [32 x i38]* %input_1_13_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_13_0_V_add"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:55  %input_2_12_V_addr = getelementptr [192 x i38]* %input_2_12_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_12_V_addr"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:56  %input_2_13_V_addr = getelementptr [192 x i38]* %input_2_13_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_13_V_addr"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:129  %shl_ln728_6 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_86, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:130  %add_ln1192_7 = add i58 %mul_ln1192_6, %shl_ln728_6

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:136  %tmp_87 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_7, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:137  %shl_ln728_7 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_87, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:138  %add_ln1192_8 = add i58 %mul_ln1192_7, %shl_ln728_7

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:140  %sext_ln1192_16 = sext i38 %input_1_8_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:142  %sext_ln1192_17 = sext i38 %input_2_8_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:143  %mul_ln1192_8 = mul i58 %sext_ln1192_17, %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:144  %tmp_88 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_8, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:148  %sext_ln1192_18 = sext i38 %input_1_9_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:150  %sext_ln1192_19 = sext i38 %input_2_9_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:151  %mul_ln1192_9 = mul i58 %sext_ln1192_19, %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:155  %input_1_10_0_V_loa = load i38* %input_1_10_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_10_0_V_loa"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:157  %input_2_10_V_load = load i38* %input_2_10_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_10_V_load"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:163  %input_1_11_0_V_loa = load i38* %input_1_11_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_11_0_V_loa"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:165  %input_2_11_V_load = load i38* %input_2_11_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_11_V_load"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:171  %input_1_12_0_V_loa = load i38* %input_1_12_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_12_0_V_loa"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:173  %input_2_12_V_load = load i38* %input_2_12_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_12_V_load"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:179  %input_1_13_0_V_loa = load i38* %input_1_13_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_13_0_V_loa"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:181  %input_2_13_V_load = load i38* %input_2_13_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_13_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:19  %input_1_14_0_V_add = getelementptr [32 x i38]* %input_1_14_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_14_0_V_add"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:20  %input_1_15_0_V_add = getelementptr [32 x i38]* %input_1_15_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_15_0_V_add"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:57  %input_2_14_V_addr = getelementptr [192 x i38]* %input_2_14_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_14_V_addr"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:58  %input_2_15_V_addr = getelementptr [192 x i38]* %input_2_15_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_15_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:145  %shl_ln728_8 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_88, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:146  %add_ln1192_9 = add i58 %mul_ln1192_8, %shl_ln728_8

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:152  %tmp_89 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_9, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:153  %shl_ln728_9 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_89, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:154  %add_ln1192_10 = add i58 %mul_ln1192_9, %shl_ln728_9

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:156  %sext_ln1192_20 = sext i38 %input_1_10_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:158  %sext_ln1192_21 = sext i38 %input_2_10_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:159  %mul_ln1192_10 = mul i58 %sext_ln1192_21, %sext_ln1192_20

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:160  %tmp_91 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_10, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:164  %sext_ln1192_22 = sext i38 %input_1_11_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:166  %sext_ln1192_23 = sext i38 %input_2_11_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:167  %mul_ln1192_11 = mul i58 %sext_ln1192_23, %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:171  %input_1_12_0_V_loa = load i38* %input_1_12_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_12_0_V_loa"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:173  %input_2_12_V_load = load i38* %input_2_12_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_12_V_load"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:179  %input_1_13_0_V_loa = load i38* %input_1_13_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_13_0_V_loa"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:181  %input_2_13_V_load = load i38* %input_2_13_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_13_V_load"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:187  %input_1_14_0_V_loa = load i38* %input_1_14_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_14_0_V_loa"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:189  %input_2_14_V_load = load i38* %input_2_14_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_14_V_load"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:195  %input_1_15_0_V_loa = load i38* %input_1_15_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_15_0_V_loa"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:197  %input_2_15_V_load = load i38* %input_2_15_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_15_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:21  %input_1_16_0_V_add = getelementptr [32 x i38]* %input_1_16_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_16_0_V_add"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:22  %input_1_17_0_V_add = getelementptr [32 x i38]* %input_1_17_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_17_0_V_add"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:59  %input_2_16_V_addr = getelementptr [192 x i38]* %input_2_16_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_16_V_addr"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:60  %input_2_17_V_addr = getelementptr [192 x i38]* %input_2_17_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_17_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:161  %shl_ln728_s = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_91, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:162  %add_ln1192_11 = add i58 %mul_ln1192_10, %shl_ln728_s

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:168  %tmp_92 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_11, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:169  %shl_ln728_10 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_92, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:170  %add_ln1192_12 = add i58 %mul_ln1192_11, %shl_ln728_10

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:172  %sext_ln1192_24 = sext i38 %input_1_12_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:174  %sext_ln1192_25 = sext i38 %input_2_12_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:175  %mul_ln1192_12 = mul i58 %sext_ln1192_25, %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:176  %tmp_93 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_12, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:180  %sext_ln1192_26 = sext i38 %input_1_13_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:182  %sext_ln1192_27 = sext i38 %input_2_13_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:183  %mul_ln1192_13 = mul i58 %sext_ln1192_27, %sext_ln1192_26

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:187  %input_1_14_0_V_loa = load i38* %input_1_14_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_14_0_V_loa"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:189  %input_2_14_V_load = load i38* %input_2_14_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_14_V_load"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:195  %input_1_15_0_V_loa = load i38* %input_1_15_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_15_0_V_loa"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:197  %input_2_15_V_load = load i38* %input_2_15_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_15_V_load"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:203  %input_1_16_0_V_loa = load i38* %input_1_16_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_16_0_V_loa"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:205  %input_2_16_V_load = load i38* %input_2_16_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_16_V_load"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:211  %input_1_17_0_V_loa = load i38* %input_1_17_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_17_0_V_loa"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:213  %input_2_17_V_load = load i38* %input_2_17_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_17_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:23  %input_1_18_0_V_add = getelementptr [32 x i38]* %input_1_18_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_18_0_V_add"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:24  %input_1_19_0_V_add = getelementptr [32 x i38]* %input_1_19_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_19_0_V_add"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:61  %input_2_18_V_addr = getelementptr [192 x i38]* %input_2_18_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_18_V_addr"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:62  %input_2_19_V_addr = getelementptr [192 x i38]* %input_2_19_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_19_V_addr"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:177  %shl_ln728_11 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_93, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:178  %add_ln1192_13 = add i58 %mul_ln1192_12, %shl_ln728_11

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:184  %tmp_94 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_13, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:185  %shl_ln728_12 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_94, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:186  %add_ln1192_14 = add i58 %mul_ln1192_13, %shl_ln728_12

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:188  %sext_ln1192_28 = sext i38 %input_1_14_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:190  %sext_ln1192_29 = sext i38 %input_2_14_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:191  %mul_ln1192_14 = mul i58 %sext_ln1192_29, %sext_ln1192_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:192  %tmp_95 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_14, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:196  %sext_ln1192_30 = sext i38 %input_1_15_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:198  %sext_ln1192_31 = sext i38 %input_2_15_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:199  %mul_ln1192_15 = mul i58 %sext_ln1192_31, %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:203  %input_1_16_0_V_loa = load i38* %input_1_16_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_16_0_V_loa"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:205  %input_2_16_V_load = load i38* %input_2_16_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_16_V_load"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:211  %input_1_17_0_V_loa = load i38* %input_1_17_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_17_0_V_loa"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:213  %input_2_17_V_load = load i38* %input_2_17_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_17_V_load"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:219  %input_1_18_0_V_loa = load i38* %input_1_18_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_18_0_V_loa"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:221  %input_2_18_V_load = load i38* %input_2_18_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_18_V_load"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:227  %input_1_19_0_V_loa = load i38* %input_1_19_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_19_0_V_loa"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:229  %input_2_19_V_load = load i38* %input_2_19_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_19_V_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:25  %input_1_20_0_V_add = getelementptr [32 x i38]* %input_1_20_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_20_0_V_add"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:26  %input_1_21_0_V_add = getelementptr [32 x i38]* %input_1_21_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_21_0_V_add"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:63  %input_2_20_V_addr = getelementptr [192 x i38]* %input_2_20_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_20_V_addr"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:64  %input_2_21_V_addr = getelementptr [192 x i38]* %input_2_21_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_21_V_addr"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:193  %shl_ln728_13 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_95, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:194  %add_ln1192_15 = add i58 %mul_ln1192_14, %shl_ln728_13

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:200  %tmp_96 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_15, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:201  %shl_ln728_14 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_96, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:202  %add_ln1192_16 = add i58 %mul_ln1192_15, %shl_ln728_14

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:204  %sext_ln1192_32 = sext i38 %input_1_16_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:206  %sext_ln1192_33 = sext i38 %input_2_16_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:207  %mul_ln1192_16 = mul i58 %sext_ln1192_33, %sext_ln1192_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:208  %tmp_97 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_16, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:212  %sext_ln1192_34 = sext i38 %input_1_17_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:214  %sext_ln1192_35 = sext i38 %input_2_17_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:215  %mul_ln1192_17 = mul i58 %sext_ln1192_35, %sext_ln1192_34

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:219  %input_1_18_0_V_loa = load i38* %input_1_18_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_18_0_V_loa"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:221  %input_2_18_V_load = load i38* %input_2_18_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_18_V_load"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:227  %input_1_19_0_V_loa = load i38* %input_1_19_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_19_0_V_loa"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:229  %input_2_19_V_load = load i38* %input_2_19_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_19_V_load"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:235  %input_1_20_0_V_loa = load i38* %input_1_20_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_20_0_V_loa"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:237  %input_2_20_V_load = load i38* %input_2_20_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_20_V_load"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:243  %input_1_21_0_V_loa = load i38* %input_1_21_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_21_0_V_loa"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:245  %input_2_21_V_load = load i38* %input_2_21_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_21_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:27  %input_1_22_0_V_add = getelementptr [32 x i38]* %input_1_22_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_22_0_V_add"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:28  %input_1_23_0_V_add = getelementptr [32 x i38]* %input_1_23_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_23_0_V_add"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:65  %input_2_22_V_addr = getelementptr [192 x i38]* %input_2_22_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_22_V_addr"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:66  %input_2_23_V_addr = getelementptr [192 x i38]* %input_2_23_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_23_V_addr"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:209  %shl_ln728_15 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_97, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:210  %add_ln1192_17 = add i58 %mul_ln1192_16, %shl_ln728_15

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:216  %tmp_98 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_17, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:217  %shl_ln728_16 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_98, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:218  %add_ln1192_18 = add i58 %mul_ln1192_17, %shl_ln728_16

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:220  %sext_ln1192_36 = sext i38 %input_1_18_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:222  %sext_ln1192_37 = sext i38 %input_2_18_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:223  %mul_ln1192_18 = mul i58 %sext_ln1192_37, %sext_ln1192_36

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:224  %tmp_99 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_18, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:228  %sext_ln1192_38 = sext i38 %input_1_19_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_38"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:230  %sext_ln1192_39 = sext i38 %input_2_19_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_39"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:231  %mul_ln1192_19 = mul i58 %sext_ln1192_39, %sext_ln1192_38

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:235  %input_1_20_0_V_loa = load i38* %input_1_20_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_20_0_V_loa"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:237  %input_2_20_V_load = load i38* %input_2_20_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_20_V_load"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:243  %input_1_21_0_V_loa = load i38* %input_1_21_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_21_0_V_loa"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:245  %input_2_21_V_load = load i38* %input_2_21_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_21_V_load"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:251  %input_1_22_0_V_loa = load i38* %input_1_22_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_22_0_V_loa"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:253  %input_2_22_V_load = load i38* %input_2_22_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_22_V_load"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:259  %input_1_23_0_V_loa = load i38* %input_1_23_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_23_0_V_loa"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:261  %input_2_23_V_load = load i38* %input_2_23_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_23_V_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:29  %input_1_24_0_V_add = getelementptr [32 x i38]* %input_1_24_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_24_0_V_add"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:30  %input_1_25_0_V_add = getelementptr [32 x i38]* %input_1_25_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_25_0_V_add"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:67  %input_2_24_V_addr = getelementptr [192 x i38]* %input_2_24_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_24_V_addr"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:68  %input_2_25_V_addr = getelementptr [192 x i38]* %input_2_25_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_25_V_addr"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:225  %shl_ln728_17 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_99, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:226  %add_ln1192_19 = add i58 %mul_ln1192_18, %shl_ln728_17

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:232  %tmp_100 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_19, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:233  %shl_ln728_18 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_100, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:234  %add_ln1192_20 = add i58 %mul_ln1192_19, %shl_ln728_18

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:236  %sext_ln1192_40 = sext i38 %input_1_20_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_40"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:238  %sext_ln1192_41 = sext i38 %input_2_20_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_41"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:239  %mul_ln1192_20 = mul i58 %sext_ln1192_41, %sext_ln1192_40

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:240  %tmp_101 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_20, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:244  %sext_ln1192_42 = sext i38 %input_1_21_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_42"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:246  %sext_ln1192_43 = sext i38 %input_2_21_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_43"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:247  %mul_ln1192_21 = mul i58 %sext_ln1192_43, %sext_ln1192_42

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:251  %input_1_22_0_V_loa = load i38* %input_1_22_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_22_0_V_loa"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:253  %input_2_22_V_load = load i38* %input_2_22_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_22_V_load"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:259  %input_1_23_0_V_loa = load i38* %input_1_23_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_23_0_V_loa"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:261  %input_2_23_V_load = load i38* %input_2_23_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_23_V_load"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:267  %input_1_24_0_V_loa = load i38* %input_1_24_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_24_0_V_loa"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:269  %input_2_24_V_load = load i38* %input_2_24_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_24_V_load"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:275  %input_1_25_0_V_loa = load i38* %input_1_25_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_25_0_V_loa"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:277  %input_2_25_V_load = load i38* %input_2_25_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_25_V_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:31  %input_1_26_0_V_add = getelementptr [32 x i38]* %input_1_26_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_26_0_V_add"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:32  %input_1_27_0_V_add = getelementptr [32 x i38]* %input_1_27_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_27_0_V_add"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:69  %input_2_26_V_addr = getelementptr [192 x i38]* %input_2_26_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_26_V_addr"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:70  %input_2_27_V_addr = getelementptr [192 x i38]* %input_2_27_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_27_V_addr"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:241  %shl_ln728_19 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_101, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:242  %add_ln1192_21 = add i58 %mul_ln1192_20, %shl_ln728_19

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:248  %tmp_102 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_21, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:249  %shl_ln728_20 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_102, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:250  %add_ln1192_22 = add i58 %mul_ln1192_21, %shl_ln728_20

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:252  %sext_ln1192_44 = sext i38 %input_1_22_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_44"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:254  %sext_ln1192_45 = sext i38 %input_2_22_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_45"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:255  %mul_ln1192_22 = mul i58 %sext_ln1192_45, %sext_ln1192_44

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:256  %tmp_103 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_22, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:260  %sext_ln1192_46 = sext i38 %input_1_23_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_46"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:262  %sext_ln1192_47 = sext i38 %input_2_23_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_47"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:263  %mul_ln1192_23 = mul i58 %sext_ln1192_47, %sext_ln1192_46

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:267  %input_1_24_0_V_loa = load i38* %input_1_24_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_24_0_V_loa"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:269  %input_2_24_V_load = load i38* %input_2_24_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_24_V_load"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:275  %input_1_25_0_V_loa = load i38* %input_1_25_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_25_0_V_loa"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:277  %input_2_25_V_load = load i38* %input_2_25_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_25_V_load"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:283  %input_1_26_0_V_loa = load i38* %input_1_26_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_26_0_V_loa"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:285  %input_2_26_V_load = load i38* %input_2_26_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_26_V_load"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:291  %input_1_27_0_V_loa = load i38* %input_1_27_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_27_0_V_loa"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:293  %input_2_27_V_load = load i38* %input_2_27_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_27_V_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:33  %input_1_28_0_V_add = getelementptr [32 x i38]* %input_1_28_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_28_0_V_add"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:34  %input_1_29_0_V_add = getelementptr [32 x i38]* %input_1_29_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_29_0_V_add"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:35  %input_1_30_0_V_add = getelementptr [32 x i38]* %input_1_30_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_30_0_V_add"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:36  %input_1_31_0_V_add = getelementptr [32 x i38]* %input_1_31_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="input_1_31_0_V_add"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:71  %input_2_28_V_addr = getelementptr [192 x i38]* %input_2_28_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_28_V_addr"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:72  %input_2_29_V_addr = getelementptr [192 x i38]* %input_2_29_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_29_V_addr"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:73  %input_2_30_V_addr = getelementptr [192 x i38]* %input_2_30_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_30_V_addr"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:74  %input_2_31_V_addr = getelementptr [192 x i38]* %input_2_31_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_2_31_V_addr"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:257  %shl_ln728_21 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_103, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:258  %add_ln1192_23 = add i58 %mul_ln1192_22, %shl_ln728_21

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:264  %tmp_104 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_23, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:265  %shl_ln728_22 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_104, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:266  %add_ln1192_24 = add i58 %mul_ln1192_23, %shl_ln728_22

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:268  %sext_ln1192_48 = sext i38 %input_1_24_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_48"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:270  %sext_ln1192_49 = sext i38 %input_2_24_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_49"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:271  %mul_ln1192_24 = mul i58 %sext_ln1192_49, %sext_ln1192_48

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:272  %tmp_105 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_24, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:276  %sext_ln1192_50 = sext i38 %input_1_25_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_50"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:278  %sext_ln1192_51 = sext i38 %input_2_25_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_51"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:279  %mul_ln1192_25 = mul i58 %sext_ln1192_51, %sext_ln1192_50

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:283  %input_1_26_0_V_loa = load i38* %input_1_26_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_26_0_V_loa"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:285  %input_2_26_V_load = load i38* %input_2_26_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_26_V_load"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:291  %input_1_27_0_V_loa = load i38* %input_1_27_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_27_0_V_loa"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:293  %input_2_27_V_load = load i38* %input_2_27_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_27_V_load"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:299  %input_1_28_0_V_loa = load i38* %input_1_28_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_28_0_V_loa"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:301  %input_2_28_V_load = load i38* %input_2_28_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_28_V_load"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:307  %input_1_29_0_V_loa = load i38* %input_1_29_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_29_0_V_loa"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:309  %input_2_29_V_load = load i38* %input_2_29_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_29_V_load"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:315  %input_1_30_0_V_loa = load i38* %input_1_30_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_30_0_V_loa"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:317  %input_2_30_V_load = load i38* %input_2_30_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_30_V_load"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:323  %input_1_31_0_V_loa = load i38* %input_1_31_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_31_0_V_loa"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:325  %input_2_31_V_load = load i38* %input_2_31_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_31_V_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="484" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:273  %shl_ln728_23 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_105, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:274  %add_ln1192_25 = add i58 %mul_ln1192_24, %shl_ln728_23

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:280  %tmp_106 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_25, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:281  %shl_ln728_24 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_106, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:282  %add_ln1192_26 = add i58 %mul_ln1192_25, %shl_ln728_24

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="489" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:284  %sext_ln1192_52 = sext i38 %input_1_26_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_52"/></StgValue>
</operation>

<operation id="490" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:286  %sext_ln1192_53 = sext i38 %input_2_26_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_53"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:287  %mul_ln1192_26 = mul i58 %sext_ln1192_53, %sext_ln1192_52

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:288  %tmp_107 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_26, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:292  %sext_ln1192_54 = sext i38 %input_1_27_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_54"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:294  %sext_ln1192_55 = sext i38 %input_2_27_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_55"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:295  %mul_ln1192_27 = mul i58 %sext_ln1192_55, %sext_ln1192_54

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:299  %input_1_28_0_V_loa = load i38* %input_1_28_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_28_0_V_loa"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:301  %input_2_28_V_load = load i38* %input_2_28_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_28_V_load"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:307  %input_1_29_0_V_loa = load i38* %input_1_29_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_29_0_V_loa"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:309  %input_2_29_V_load = load i38* %input_2_29_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_29_V_load"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:315  %input_1_30_0_V_loa = load i38* %input_1_30_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_30_0_V_loa"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:317  %input_2_30_V_load = load i38* %input_2_30_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_30_V_load"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="38" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:323  %input_1_31_0_V_loa = load i38* %input_1_31_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_1_31_0_V_loa"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="38" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:325  %input_2_31_V_load = load i38* %input_2_31_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_2_31_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:289  %shl_ln728_25 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_107, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:290  %add_ln1192_27 = add i58 %mul_ln1192_26, %shl_ln728_25

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:296  %tmp_108 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_27, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:297  %shl_ln728_26 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_108, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:298  %add_ln1192_28 = add i58 %mul_ln1192_27, %shl_ln728_26

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:300  %sext_ln1192_56 = sext i38 %input_1_28_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_56"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:302  %sext_ln1192_57 = sext i38 %input_2_28_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_57"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:303  %mul_ln1192_28 = mul i58 %sext_ln1192_57, %sext_ln1192_56

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:304  %tmp_109 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_28, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:308  %sext_ln1192_58 = sext i38 %input_1_29_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_58"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:310  %sext_ln1192_59 = sext i38 %input_2_29_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_59"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:311  %mul_ln1192_29 = mul i58 %sext_ln1192_59, %sext_ln1192_58

]]></Node>
<StgValue><ssdm name="mul_ln1192_29"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:316  %sext_ln1192_60 = sext i38 %input_1_30_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_60"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:318  %sext_ln1192_61 = sext i38 %input_2_30_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_61"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:319  %mul_ln1192_30 = mul i58 %sext_ln1192_61, %sext_ln1192_60

]]></Node>
<StgValue><ssdm name="mul_ln1192_30"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:324  %sext_ln1192_62 = sext i38 %input_1_31_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_62"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:326  %sext_ln1192_63 = sext i38 %input_2_31_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_63"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:327  %mul_ln1192_31 = mul i58 %sext_ln1192_63, %sext_ln1192_62

]]></Node>
<StgValue><ssdm name="mul_ln1192_31"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="522" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:305  %shl_ln728_27 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_109, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="523" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:306  %add_ln1192_29 = add i58 %mul_ln1192_28, %shl_ln728_27

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="524" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:312  %tmp_110 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_29, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:313  %shl_ln728_28 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_110, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:314  %add_ln1192_30 = add i58 %mul_ln1192_29, %shl_ln728_28

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:320  %tmp_111 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_30, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="528" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:321  %shl_ln728_29 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_111, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:322  %add_ln1192_31 = add i58 %mul_ln1192_30, %shl_ln728_29

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:328  %tmp_112 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_31, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:329  %shl_ln728_30 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_112, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:330  %add_ln1192_32 = add i58 %mul_ln1192_31, %shl_ln728_30

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:331  %trunc_ln708_s = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_32, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="534" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:1  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln241"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="38" op_1_bw="7" op_2_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:332  store i38 %trunc_ln708_s, i38* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:333  %or_ln240 = or i7 %l_0_0_0, 32

]]></Node>
<StgValue><ssdm name="or_ln240"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:334  %icmp_ln240 = icmp eq i7 %or_ln240, -32

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:335  %empty_565 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0:336  br i1 %icmp_ln240, label %GEMM_3D_FLOAT_LOOP_3_end, label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:0  %input_1_32_0_0_V_1 = load i38* %input_1_32_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_32_0_0_V_1"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:2  %input_2_32_0_V_loa = load i38* %input_2_32_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_32_0_V_loa"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:7  %input_1_33_0_0_V_1 = load i38* %input_1_33_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_33_0_0_V_1"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:9  %input_2_33_0_V_loa = load i38* %input_2_33_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_33_0_V_loa"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:257  %xor_ln240 = xor i7 %l_0_0_0, -64

]]></Node>
<StgValue><ssdm name="xor_ln240"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_end:0  %empty_566 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str30, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
GEMM_3D_FLOAT_LOOP_3_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="547" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:0  %input_1_32_0_0_V_1 = load i38* %input_1_32_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_32_0_0_V_1"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:2  %input_2_32_0_V_loa = load i38* %input_2_32_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_32_0_V_loa"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:7  %input_1_33_0_0_V_1 = load i38* %input_1_33_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_33_0_0_V_1"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:9  %input_2_33_0_V_loa = load i38* %input_2_33_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_33_0_V_loa"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:15  %input_1_34_0_0_V_1 = load i38* %input_1_34_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_34_0_0_V_1"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:17  %input_2_34_0_V_loa = load i38* %input_2_34_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_34_0_V_loa"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:23  %input_1_35_0_0_V_1 = load i38* %input_1_35_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_35_0_0_V_1"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:25  %input_2_35_0_V_loa = load i38* %input_2_35_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_35_0_V_loa"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="555" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:1  %sext_ln1192_64 = sext i38 %input_1_32_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_64"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:3  %sext_ln1192_65 = sext i38 %input_2_32_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_65"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:4  %mul_ln1192_32 = mul i58 %sext_ln1192_64, %sext_ln1192_65

]]></Node>
<StgValue><ssdm name="mul_ln1192_32"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:8  %sext_ln1192_66 = sext i38 %input_1_33_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_66"/></StgValue>
</operation>

<operation id="559" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:10  %sext_ln1192_67 = sext i38 %input_2_33_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_67"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:11  %mul_ln1192_33 = mul i58 %sext_ln1192_66, %sext_ln1192_67

]]></Node>
<StgValue><ssdm name="mul_ln1192_33"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:15  %input_1_34_0_0_V_1 = load i38* %input_1_34_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_34_0_0_V_1"/></StgValue>
</operation>

<operation id="562" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:17  %input_2_34_0_V_loa = load i38* %input_2_34_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_34_0_V_loa"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:23  %input_1_35_0_0_V_1 = load i38* %input_1_35_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_35_0_0_V_1"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:25  %input_2_35_0_V_loa = load i38* %input_2_35_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_35_0_V_loa"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:31  %input_1_36_0_0_V_1 = load i38* %input_1_36_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_36_0_0_V_1"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:33  %input_2_36_0_V_loa = load i38* %input_2_36_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_36_0_V_loa"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:39  %input_1_37_0_0_V_1 = load i38* %input_1_37_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_37_0_0_V_1"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:41  %input_2_37_0_V_loa = load i38* %input_2_37_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_37_0_V_loa"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="569" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:5  %shl_ln728_31 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %trunc_ln708_s, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:6  %add_ln1192_33 = add i58 %shl_ln728_31, %mul_ln1192_32

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:12  %tmp_113 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_33, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:13  %shl_ln728_32 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_113, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:14  %add_ln1192_34 = add i58 %shl_ln728_32, %mul_ln1192_33

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:16  %sext_ln1192_68 = sext i38 %input_1_34_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_68"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:18  %sext_ln1192_69 = sext i38 %input_2_34_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_69"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:19  %mul_ln1192_34 = mul i58 %sext_ln1192_68, %sext_ln1192_69

]]></Node>
<StgValue><ssdm name="mul_ln1192_34"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:20  %tmp_114 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_34, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:24  %sext_ln1192_70 = sext i38 %input_1_35_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_70"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:26  %sext_ln1192_71 = sext i38 %input_2_35_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_71"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:27  %mul_ln1192_35 = mul i58 %sext_ln1192_70, %sext_ln1192_71

]]></Node>
<StgValue><ssdm name="mul_ln1192_35"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:31  %input_1_36_0_0_V_1 = load i38* %input_1_36_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_36_0_0_V_1"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:33  %input_2_36_0_V_loa = load i38* %input_2_36_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_36_0_V_loa"/></StgValue>
</operation>

<operation id="583" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:39  %input_1_37_0_0_V_1 = load i38* %input_1_37_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_37_0_0_V_1"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:41  %input_2_37_0_V_loa = load i38* %input_2_37_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_37_0_V_loa"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:47  %input_1_38_0_0_V_1 = load i38* %input_1_38_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_38_0_0_V_1"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:49  %input_2_38_0_V_loa = load i38* %input_2_38_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_38_0_V_loa"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:55  %input_1_39_0_0_V_1 = load i38* %input_1_39_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_39_0_0_V_1"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:57  %input_2_39_0_V_loa = load i38* %input_2_39_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_39_0_V_loa"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:21  %shl_ln728_33 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_114, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:22  %add_ln1192_35 = add i58 %shl_ln728_33, %mul_ln1192_34

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:28  %tmp_115 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_35, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:29  %shl_ln728_34 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_115, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:30  %add_ln1192_36 = add i58 %shl_ln728_34, %mul_ln1192_35

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:32  %sext_ln1192_72 = sext i38 %input_1_36_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_72"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:34  %sext_ln1192_73 = sext i38 %input_2_36_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_73"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:35  %mul_ln1192_36 = mul i58 %sext_ln1192_72, %sext_ln1192_73

]]></Node>
<StgValue><ssdm name="mul_ln1192_36"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:36  %tmp_116 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_36, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:40  %sext_ln1192_74 = sext i38 %input_1_37_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_74"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:42  %sext_ln1192_75 = sext i38 %input_2_37_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_75"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:43  %mul_ln1192_37 = mul i58 %sext_ln1192_74, %sext_ln1192_75

]]></Node>
<StgValue><ssdm name="mul_ln1192_37"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:47  %input_1_38_0_0_V_1 = load i38* %input_1_38_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_38_0_0_V_1"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:49  %input_2_38_0_V_loa = load i38* %input_2_38_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_38_0_V_loa"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:55  %input_1_39_0_0_V_1 = load i38* %input_1_39_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_39_0_0_V_1"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:57  %input_2_39_0_V_loa = load i38* %input_2_39_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_39_0_V_loa"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:63  %input_1_40_0_0_V_1 = load i38* %input_1_40_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_40_0_0_V_1"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:65  %input_2_40_0_V_loa = load i38* %input_2_40_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_40_0_V_loa"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:71  %input_1_41_0_0_V_1 = load i38* %input_1_41_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_41_0_0_V_1"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:73  %input_2_41_0_V_loa = load i38* %input_2_41_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_41_0_V_loa"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="609" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:37  %shl_ln728_35 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_116, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:38  %add_ln1192_37 = add i58 %shl_ln728_35, %mul_ln1192_36

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="611" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:44  %tmp_117 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_37, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:45  %shl_ln728_36 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_117, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:46  %add_ln1192_38 = add i58 %shl_ln728_36, %mul_ln1192_37

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="614" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:48  %sext_ln1192_76 = sext i38 %input_1_38_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_76"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:50  %sext_ln1192_77 = sext i38 %input_2_38_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_77"/></StgValue>
</operation>

<operation id="616" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:51  %mul_ln1192_38 = mul i58 %sext_ln1192_76, %sext_ln1192_77

]]></Node>
<StgValue><ssdm name="mul_ln1192_38"/></StgValue>
</operation>

<operation id="617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:52  %tmp_118 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_38, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="618" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:56  %sext_ln1192_78 = sext i38 %input_1_39_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_78"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:58  %sext_ln1192_79 = sext i38 %input_2_39_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_79"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:59  %mul_ln1192_39 = mul i58 %sext_ln1192_78, %sext_ln1192_79

]]></Node>
<StgValue><ssdm name="mul_ln1192_39"/></StgValue>
</operation>

<operation id="621" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:63  %input_1_40_0_0_V_1 = load i38* %input_1_40_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_40_0_0_V_1"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:65  %input_2_40_0_V_loa = load i38* %input_2_40_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_40_0_V_loa"/></StgValue>
</operation>

<operation id="623" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:71  %input_1_41_0_0_V_1 = load i38* %input_1_41_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_41_0_0_V_1"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:73  %input_2_41_0_V_loa = load i38* %input_2_41_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_41_0_V_loa"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:79  %input_1_42_0_0_V_1 = load i38* %input_1_42_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_42_0_0_V_1"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:81  %input_2_42_0_V_loa = load i38* %input_2_42_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_42_0_V_loa"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:87  %input_1_43_0_0_V_1 = load i38* %input_1_43_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_43_0_0_V_1"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:89  %input_2_43_0_V_loa = load i38* %input_2_43_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_43_0_V_loa"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="629" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:53  %shl_ln728_37 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_118, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:54  %add_ln1192_39 = add i58 %shl_ln728_37, %mul_ln1192_38

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:60  %tmp_119 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_39, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:61  %shl_ln728_38 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_119, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:62  %add_ln1192_40 = add i58 %shl_ln728_38, %mul_ln1192_39

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:64  %sext_ln1192_80 = sext i38 %input_1_40_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_80"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:66  %sext_ln1192_81 = sext i38 %input_2_40_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_81"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:67  %mul_ln1192_40 = mul i58 %sext_ln1192_80, %sext_ln1192_81

]]></Node>
<StgValue><ssdm name="mul_ln1192_40"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:68  %tmp_120 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_40, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:72  %sext_ln1192_82 = sext i38 %input_1_41_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_82"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:74  %sext_ln1192_83 = sext i38 %input_2_41_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_83"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:75  %mul_ln1192_41 = mul i58 %sext_ln1192_82, %sext_ln1192_83

]]></Node>
<StgValue><ssdm name="mul_ln1192_41"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:79  %input_1_42_0_0_V_1 = load i38* %input_1_42_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_42_0_0_V_1"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:81  %input_2_42_0_V_loa = load i38* %input_2_42_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_42_0_V_loa"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:87  %input_1_43_0_0_V_1 = load i38* %input_1_43_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_43_0_0_V_1"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:89  %input_2_43_0_V_loa = load i38* %input_2_43_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_43_0_V_loa"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:95  %input_1_44_0_0_V_1 = load i38* %input_1_44_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_44_0_0_V_1"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:97  %input_2_44_0_V_loa = load i38* %input_2_44_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_44_0_V_loa"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:103  %input_1_45_0_0_V_1 = load i38* %input_1_45_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_45_0_0_V_1"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:105  %input_2_45_0_V_loa = load i38* %input_2_45_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_45_0_V_loa"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="649" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:69  %shl_ln728_39 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_120, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:70  %add_ln1192_41 = add i58 %shl_ln728_39, %mul_ln1192_40

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:76  %tmp_121 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_41, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:77  %shl_ln728_40 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_121, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:78  %add_ln1192_42 = add i58 %shl_ln728_40, %mul_ln1192_41

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:80  %sext_ln1192_84 = sext i38 %input_1_42_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_84"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:82  %sext_ln1192_85 = sext i38 %input_2_42_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_85"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:83  %mul_ln1192_42 = mul i58 %sext_ln1192_84, %sext_ln1192_85

]]></Node>
<StgValue><ssdm name="mul_ln1192_42"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:84  %tmp_122 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_42, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:88  %sext_ln1192_86 = sext i38 %input_1_43_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_86"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:90  %sext_ln1192_87 = sext i38 %input_2_43_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_87"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:91  %mul_ln1192_43 = mul i58 %sext_ln1192_86, %sext_ln1192_87

]]></Node>
<StgValue><ssdm name="mul_ln1192_43"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:95  %input_1_44_0_0_V_1 = load i38* %input_1_44_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_44_0_0_V_1"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:97  %input_2_44_0_V_loa = load i38* %input_2_44_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_44_0_V_loa"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:103  %input_1_45_0_0_V_1 = load i38* %input_1_45_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_45_0_0_V_1"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:105  %input_2_45_0_V_loa = load i38* %input_2_45_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_45_0_V_loa"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:111  %input_1_46_0_0_V_1 = load i38* %input_1_46_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_46_0_0_V_1"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:113  %input_2_46_0_V_loa = load i38* %input_2_46_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_46_0_V_loa"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:119  %input_1_47_0_0_V_1 = load i38* %input_1_47_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_47_0_0_V_1"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:121  %input_2_47_0_V_loa = load i38* %input_2_47_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_47_0_V_loa"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="669" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:85  %shl_ln728_41 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_122, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="670" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:86  %add_ln1192_43 = add i58 %shl_ln728_41, %mul_ln1192_42

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:92  %tmp_123 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_43, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:93  %shl_ln728_42 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_123, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="673" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:94  %add_ln1192_44 = add i58 %shl_ln728_42, %mul_ln1192_43

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="674" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:96  %sext_ln1192_88 = sext i38 %input_1_44_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_88"/></StgValue>
</operation>

<operation id="675" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:98  %sext_ln1192_89 = sext i38 %input_2_44_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_89"/></StgValue>
</operation>

<operation id="676" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:99  %mul_ln1192_44 = mul i58 %sext_ln1192_88, %sext_ln1192_89

]]></Node>
<StgValue><ssdm name="mul_ln1192_44"/></StgValue>
</operation>

<operation id="677" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:100  %tmp_124 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_44, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="678" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:104  %sext_ln1192_90 = sext i38 %input_1_45_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_90"/></StgValue>
</operation>

<operation id="679" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:106  %sext_ln1192_91 = sext i38 %input_2_45_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_91"/></StgValue>
</operation>

<operation id="680" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:107  %mul_ln1192_45 = mul i58 %sext_ln1192_90, %sext_ln1192_91

]]></Node>
<StgValue><ssdm name="mul_ln1192_45"/></StgValue>
</operation>

<operation id="681" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:111  %input_1_46_0_0_V_1 = load i38* %input_1_46_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_46_0_0_V_1"/></StgValue>
</operation>

<operation id="682" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:113  %input_2_46_0_V_loa = load i38* %input_2_46_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_46_0_V_loa"/></StgValue>
</operation>

<operation id="683" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:119  %input_1_47_0_0_V_1 = load i38* %input_1_47_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_47_0_0_V_1"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:121  %input_2_47_0_V_loa = load i38* %input_2_47_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_47_0_V_loa"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:127  %input_1_48_0_0_V_1 = load i38* %input_1_48_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_48_0_0_V_1"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:129  %input_2_48_0_V_loa = load i38* %input_2_48_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_48_0_V_loa"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:135  %input_1_49_0_0_V_1 = load i38* %input_1_49_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_49_0_0_V_1"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:137  %input_2_49_0_V_loa = load i38* %input_2_49_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_49_0_V_loa"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="689" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:101  %shl_ln728_43 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_124, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="690" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:102  %add_ln1192_45 = add i58 %shl_ln728_43, %mul_ln1192_44

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="691" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:108  %tmp_125 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_45, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="692" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:109  %shl_ln728_44 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_125, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:110  %add_ln1192_46 = add i58 %shl_ln728_44, %mul_ln1192_45

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:112  %sext_ln1192_92 = sext i38 %input_1_46_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_92"/></StgValue>
</operation>

<operation id="695" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:114  %sext_ln1192_93 = sext i38 %input_2_46_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_93"/></StgValue>
</operation>

<operation id="696" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:115  %mul_ln1192_46 = mul i58 %sext_ln1192_92, %sext_ln1192_93

]]></Node>
<StgValue><ssdm name="mul_ln1192_46"/></StgValue>
</operation>

<operation id="697" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:116  %tmp_126 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_46, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="698" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:120  %sext_ln1192_94 = sext i38 %input_1_47_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_94"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:122  %sext_ln1192_95 = sext i38 %input_2_47_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_95"/></StgValue>
</operation>

<operation id="700" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:123  %mul_ln1192_47 = mul i58 %sext_ln1192_94, %sext_ln1192_95

]]></Node>
<StgValue><ssdm name="mul_ln1192_47"/></StgValue>
</operation>

<operation id="701" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:127  %input_1_48_0_0_V_1 = load i38* %input_1_48_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_48_0_0_V_1"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:129  %input_2_48_0_V_loa = load i38* %input_2_48_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_48_0_V_loa"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:135  %input_1_49_0_0_V_1 = load i38* %input_1_49_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_49_0_0_V_1"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:137  %input_2_49_0_V_loa = load i38* %input_2_49_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_49_0_V_loa"/></StgValue>
</operation>

<operation id="705" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:143  %input_1_50_0_0_V_1 = load i38* %input_1_50_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_50_0_0_V_1"/></StgValue>
</operation>

<operation id="706" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:145  %input_2_50_0_V_loa = load i38* %input_2_50_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_50_0_V_loa"/></StgValue>
</operation>

<operation id="707" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:151  %input_1_51_0_0_V_1 = load i38* %input_1_51_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_51_0_0_V_1"/></StgValue>
</operation>

<operation id="708" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:153  %input_2_51_0_V_loa = load i38* %input_2_51_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_51_0_V_loa"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="709" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:117  %shl_ln728_45 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_126, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:118  %add_ln1192_47 = add i58 %shl_ln728_45, %mul_ln1192_46

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:124  %tmp_127 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_47, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:125  %shl_ln728_46 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_127, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="713" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:126  %add_ln1192_48 = add i58 %shl_ln728_46, %mul_ln1192_47

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="714" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:128  %sext_ln1192_96 = sext i38 %input_1_48_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_96"/></StgValue>
</operation>

<operation id="715" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:130  %sext_ln1192_97 = sext i38 %input_2_48_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_97"/></StgValue>
</operation>

<operation id="716" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:131  %mul_ln1192_48 = mul i58 %sext_ln1192_96, %sext_ln1192_97

]]></Node>
<StgValue><ssdm name="mul_ln1192_48"/></StgValue>
</operation>

<operation id="717" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:132  %tmp_128 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_48, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="718" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:136  %sext_ln1192_98 = sext i38 %input_1_49_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_98"/></StgValue>
</operation>

<operation id="719" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:138  %sext_ln1192_99 = sext i38 %input_2_49_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_99"/></StgValue>
</operation>

<operation id="720" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:139  %mul_ln1192_49 = mul i58 %sext_ln1192_98, %sext_ln1192_99

]]></Node>
<StgValue><ssdm name="mul_ln1192_49"/></StgValue>
</operation>

<operation id="721" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:143  %input_1_50_0_0_V_1 = load i38* %input_1_50_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_50_0_0_V_1"/></StgValue>
</operation>

<operation id="722" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:145  %input_2_50_0_V_loa = load i38* %input_2_50_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_50_0_V_loa"/></StgValue>
</operation>

<operation id="723" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:151  %input_1_51_0_0_V_1 = load i38* %input_1_51_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_51_0_0_V_1"/></StgValue>
</operation>

<operation id="724" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:153  %input_2_51_0_V_loa = load i38* %input_2_51_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_51_0_V_loa"/></StgValue>
</operation>

<operation id="725" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:159  %input_1_52_0_0_V_1 = load i38* %input_1_52_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_52_0_0_V_1"/></StgValue>
</operation>

<operation id="726" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:161  %input_2_52_0_V_loa = load i38* %input_2_52_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_52_0_V_loa"/></StgValue>
</operation>

<operation id="727" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:167  %input_1_53_0_0_V_1 = load i38* %input_1_53_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_53_0_0_V_1"/></StgValue>
</operation>

<operation id="728" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:169  %input_2_53_0_V_loa = load i38* %input_2_53_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_53_0_V_loa"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="729" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:133  %shl_ln728_47 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_128, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="730" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:134  %add_ln1192_49 = add i58 %shl_ln728_47, %mul_ln1192_48

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="731" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:140  %tmp_129 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_49, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="732" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:141  %shl_ln728_48 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_129, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="733" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:142  %add_ln1192_50 = add i58 %shl_ln728_48, %mul_ln1192_49

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="734" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:144  %sext_ln1192_100 = sext i38 %input_1_50_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_100"/></StgValue>
</operation>

<operation id="735" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:146  %sext_ln1192_101 = sext i38 %input_2_50_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_101"/></StgValue>
</operation>

<operation id="736" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:147  %mul_ln1192_50 = mul i58 %sext_ln1192_100, %sext_ln1192_101

]]></Node>
<StgValue><ssdm name="mul_ln1192_50"/></StgValue>
</operation>

<operation id="737" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:148  %tmp_130 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_50, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="738" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:152  %sext_ln1192_102 = sext i38 %input_1_51_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_102"/></StgValue>
</operation>

<operation id="739" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:154  %sext_ln1192_103 = sext i38 %input_2_51_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_103"/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:155  %mul_ln1192_51 = mul i58 %sext_ln1192_102, %sext_ln1192_103

]]></Node>
<StgValue><ssdm name="mul_ln1192_51"/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:159  %input_1_52_0_0_V_1 = load i38* %input_1_52_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_52_0_0_V_1"/></StgValue>
</operation>

<operation id="742" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:161  %input_2_52_0_V_loa = load i38* %input_2_52_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_52_0_V_loa"/></StgValue>
</operation>

<operation id="743" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:167  %input_1_53_0_0_V_1 = load i38* %input_1_53_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_53_0_0_V_1"/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:169  %input_2_53_0_V_loa = load i38* %input_2_53_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_53_0_V_loa"/></StgValue>
</operation>

<operation id="745" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:175  %input_1_54_0_0_V_1 = load i38* %input_1_54_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_54_0_0_V_1"/></StgValue>
</operation>

<operation id="746" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:177  %input_2_54_0_V_loa = load i38* %input_2_54_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_54_0_V_loa"/></StgValue>
</operation>

<operation id="747" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:183  %input_1_55_0_0_V_1 = load i38* %input_1_55_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_55_0_0_V_1"/></StgValue>
</operation>

<operation id="748" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:185  %input_2_55_0_V_loa = load i38* %input_2_55_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_55_0_V_loa"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="749" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:149  %shl_ln728_49 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_130, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="750" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:150  %add_ln1192_51 = add i58 %shl_ln728_49, %mul_ln1192_50

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="751" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:156  %tmp_131 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_51, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:157  %shl_ln728_50 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_131, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:158  %add_ln1192_52 = add i58 %shl_ln728_50, %mul_ln1192_51

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="754" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:160  %sext_ln1192_104 = sext i38 %input_1_52_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_104"/></StgValue>
</operation>

<operation id="755" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:162  %sext_ln1192_105 = sext i38 %input_2_52_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_105"/></StgValue>
</operation>

<operation id="756" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:163  %mul_ln1192_52 = mul i58 %sext_ln1192_104, %sext_ln1192_105

]]></Node>
<StgValue><ssdm name="mul_ln1192_52"/></StgValue>
</operation>

<operation id="757" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:164  %tmp_132 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_52, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="758" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:168  %sext_ln1192_106 = sext i38 %input_1_53_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_106"/></StgValue>
</operation>

<operation id="759" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:170  %sext_ln1192_107 = sext i38 %input_2_53_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_107"/></StgValue>
</operation>

<operation id="760" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:171  %mul_ln1192_53 = mul i58 %sext_ln1192_106, %sext_ln1192_107

]]></Node>
<StgValue><ssdm name="mul_ln1192_53"/></StgValue>
</operation>

<operation id="761" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:175  %input_1_54_0_0_V_1 = load i38* %input_1_54_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_54_0_0_V_1"/></StgValue>
</operation>

<operation id="762" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:177  %input_2_54_0_V_loa = load i38* %input_2_54_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_54_0_V_loa"/></StgValue>
</operation>

<operation id="763" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:183  %input_1_55_0_0_V_1 = load i38* %input_1_55_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_55_0_0_V_1"/></StgValue>
</operation>

<operation id="764" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:185  %input_2_55_0_V_loa = load i38* %input_2_55_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_55_0_V_loa"/></StgValue>
</operation>

<operation id="765" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:191  %input_1_56_0_0_V_1 = load i38* %input_1_56_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_56_0_0_V_1"/></StgValue>
</operation>

<operation id="766" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:193  %input_2_56_0_V_loa = load i38* %input_2_56_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_56_0_V_loa"/></StgValue>
</operation>

<operation id="767" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:199  %input_1_57_0_0_V_1 = load i38* %input_1_57_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_57_0_0_V_1"/></StgValue>
</operation>

<operation id="768" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:201  %input_2_57_0_V_loa = load i38* %input_2_57_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_57_0_V_loa"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="769" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:165  %shl_ln728_51 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_132, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="770" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:166  %add_ln1192_53 = add i58 %shl_ln728_51, %mul_ln1192_52

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:172  %tmp_133 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_53, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:173  %shl_ln728_52 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_133, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:174  %add_ln1192_54 = add i58 %shl_ln728_52, %mul_ln1192_53

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:176  %sext_ln1192_108 = sext i38 %input_1_54_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_108"/></StgValue>
</operation>

<operation id="775" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:178  %sext_ln1192_109 = sext i38 %input_2_54_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_109"/></StgValue>
</operation>

<operation id="776" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:179  %mul_ln1192_54 = mul i58 %sext_ln1192_108, %sext_ln1192_109

]]></Node>
<StgValue><ssdm name="mul_ln1192_54"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:180  %tmp_134 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_54, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="778" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:184  %sext_ln1192_110 = sext i38 %input_1_55_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_110"/></StgValue>
</operation>

<operation id="779" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:186  %sext_ln1192_111 = sext i38 %input_2_55_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_111"/></StgValue>
</operation>

<operation id="780" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:187  %mul_ln1192_55 = mul i58 %sext_ln1192_110, %sext_ln1192_111

]]></Node>
<StgValue><ssdm name="mul_ln1192_55"/></StgValue>
</operation>

<operation id="781" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:191  %input_1_56_0_0_V_1 = load i38* %input_1_56_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_56_0_0_V_1"/></StgValue>
</operation>

<operation id="782" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:193  %input_2_56_0_V_loa = load i38* %input_2_56_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_56_0_V_loa"/></StgValue>
</operation>

<operation id="783" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:199  %input_1_57_0_0_V_1 = load i38* %input_1_57_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_57_0_0_V_1"/></StgValue>
</operation>

<operation id="784" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:201  %input_2_57_0_V_loa = load i38* %input_2_57_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_57_0_V_loa"/></StgValue>
</operation>

<operation id="785" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:207  %input_1_58_0_0_V_1 = load i38* %input_1_58_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_58_0_0_V_1"/></StgValue>
</operation>

<operation id="786" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:209  %input_2_58_0_V_loa = load i38* %input_2_58_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_58_0_V_loa"/></StgValue>
</operation>

<operation id="787" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:215  %input_1_59_0_0_V_1 = load i38* %input_1_59_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_59_0_0_V_1"/></StgValue>
</operation>

<operation id="788" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:217  %input_2_59_0_V_loa = load i38* %input_2_59_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_59_0_V_loa"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="789" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:181  %shl_ln728_53 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_134, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="790" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:182  %add_ln1192_55 = add i58 %shl_ln728_53, %mul_ln1192_54

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="791" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:188  %tmp_135 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_55, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="792" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:189  %shl_ln728_54 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_135, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="793" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:190  %add_ln1192_56 = add i58 %shl_ln728_54, %mul_ln1192_55

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="794" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:192  %sext_ln1192_112 = sext i38 %input_1_56_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_112"/></StgValue>
</operation>

<operation id="795" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:194  %sext_ln1192_113 = sext i38 %input_2_56_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_113"/></StgValue>
</operation>

<operation id="796" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:195  %mul_ln1192_56 = mul i58 %sext_ln1192_112, %sext_ln1192_113

]]></Node>
<StgValue><ssdm name="mul_ln1192_56"/></StgValue>
</operation>

<operation id="797" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:196  %tmp_136 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_56, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="798" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:200  %sext_ln1192_114 = sext i38 %input_1_57_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_114"/></StgValue>
</operation>

<operation id="799" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:202  %sext_ln1192_115 = sext i38 %input_2_57_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_115"/></StgValue>
</operation>

<operation id="800" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:203  %mul_ln1192_57 = mul i58 %sext_ln1192_114, %sext_ln1192_115

]]></Node>
<StgValue><ssdm name="mul_ln1192_57"/></StgValue>
</operation>

<operation id="801" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:207  %input_1_58_0_0_V_1 = load i38* %input_1_58_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_58_0_0_V_1"/></StgValue>
</operation>

<operation id="802" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:209  %input_2_58_0_V_loa = load i38* %input_2_58_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_58_0_V_loa"/></StgValue>
</operation>

<operation id="803" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:215  %input_1_59_0_0_V_1 = load i38* %input_1_59_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_59_0_0_V_1"/></StgValue>
</operation>

<operation id="804" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:217  %input_2_59_0_V_loa = load i38* %input_2_59_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_59_0_V_loa"/></StgValue>
</operation>

<operation id="805" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:223  %input_1_60_0_0_V_1 = load i38* %input_1_60_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_60_0_0_V_1"/></StgValue>
</operation>

<operation id="806" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:225  %input_2_60_0_V_loa = load i38* %input_2_60_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_60_0_V_loa"/></StgValue>
</operation>

<operation id="807" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:231  %input_1_61_0_0_V_1 = load i38* %input_1_61_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_61_0_0_V_1"/></StgValue>
</operation>

<operation id="808" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:233  %input_2_61_0_V_loa = load i38* %input_2_61_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_61_0_V_loa"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="809" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:197  %shl_ln728_55 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_136, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:198  %add_ln1192_57 = add i58 %shl_ln728_55, %mul_ln1192_56

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:204  %tmp_137 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_57, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="812" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:205  %shl_ln728_56 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_137, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="813" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:206  %add_ln1192_58 = add i58 %shl_ln728_56, %mul_ln1192_57

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="814" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:208  %sext_ln1192_116 = sext i38 %input_1_58_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_116"/></StgValue>
</operation>

<operation id="815" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:210  %sext_ln1192_117 = sext i38 %input_2_58_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_117"/></StgValue>
</operation>

<operation id="816" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:211  %mul_ln1192_58 = mul i58 %sext_ln1192_116, %sext_ln1192_117

]]></Node>
<StgValue><ssdm name="mul_ln1192_58"/></StgValue>
</operation>

<operation id="817" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:212  %tmp_138 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_58, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="818" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:216  %sext_ln1192_118 = sext i38 %input_1_59_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_118"/></StgValue>
</operation>

<operation id="819" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:218  %sext_ln1192_119 = sext i38 %input_2_59_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_119"/></StgValue>
</operation>

<operation id="820" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:219  %mul_ln1192_59 = mul i58 %sext_ln1192_118, %sext_ln1192_119

]]></Node>
<StgValue><ssdm name="mul_ln1192_59"/></StgValue>
</operation>

<operation id="821" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:223  %input_1_60_0_0_V_1 = load i38* %input_1_60_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_60_0_0_V_1"/></StgValue>
</operation>

<operation id="822" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:225  %input_2_60_0_V_loa = load i38* %input_2_60_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_60_0_V_loa"/></StgValue>
</operation>

<operation id="823" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:231  %input_1_61_0_0_V_1 = load i38* %input_1_61_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_61_0_0_V_1"/></StgValue>
</operation>

<operation id="824" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:233  %input_2_61_0_V_loa = load i38* %input_2_61_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_61_0_V_loa"/></StgValue>
</operation>

<operation id="825" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:239  %input_1_62_0_0_V_1 = load i38* %input_1_62_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_62_0_0_V_1"/></StgValue>
</operation>

<operation id="826" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:241  %input_2_62_0_V_loa = load i38* %input_2_62_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_62_0_V_loa"/></StgValue>
</operation>

<operation id="827" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:247  %input_1_63_0_0_V_1 = load i38* %input_1_63_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_63_0_0_V_1"/></StgValue>
</operation>

<operation id="828" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:249  %input_2_63_0_V_loa = load i38* %input_2_63_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_63_0_V_loa"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="829" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:213  %shl_ln728_57 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_138, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="830" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:214  %add_ln1192_59 = add i58 %shl_ln728_57, %mul_ln1192_58

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="831" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:220  %tmp_139 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_59, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="832" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:221  %shl_ln728_58 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_139, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="833" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:222  %add_ln1192_60 = add i58 %shl_ln728_58, %mul_ln1192_59

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="834" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:224  %sext_ln1192_120 = sext i38 %input_1_60_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_120"/></StgValue>
</operation>

<operation id="835" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:226  %sext_ln1192_121 = sext i38 %input_2_60_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_121"/></StgValue>
</operation>

<operation id="836" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:227  %mul_ln1192_60 = mul i58 %sext_ln1192_120, %sext_ln1192_121

]]></Node>
<StgValue><ssdm name="mul_ln1192_60"/></StgValue>
</operation>

<operation id="837" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:228  %tmp_140 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_60, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="838" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:232  %sext_ln1192_122 = sext i38 %input_1_61_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_122"/></StgValue>
</operation>

<operation id="839" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:234  %sext_ln1192_123 = sext i38 %input_2_61_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_123"/></StgValue>
</operation>

<operation id="840" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:235  %mul_ln1192_61 = mul i58 %sext_ln1192_122, %sext_ln1192_123

]]></Node>
<StgValue><ssdm name="mul_ln1192_61"/></StgValue>
</operation>

<operation id="841" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:239  %input_1_62_0_0_V_1 = load i38* %input_1_62_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_62_0_0_V_1"/></StgValue>
</operation>

<operation id="842" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:241  %input_2_62_0_V_loa = load i38* %input_2_62_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_62_0_V_loa"/></StgValue>
</operation>

<operation id="843" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="38" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:247  %input_1_63_0_0_V_1 = load i38* %input_1_63_0_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="input_1_63_0_0_V_1"/></StgValue>
</operation>

<operation id="844" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="38" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:249  %input_2_63_0_V_loa = load i38* %input_2_63_0_V_add, align 8

]]></Node>
<StgValue><ssdm name="input_2_63_0_V_loa"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="845" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:229  %shl_ln728_59 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_140, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="846" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:230  %add_ln1192_61 = add i58 %shl_ln728_59, %mul_ln1192_60

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="847" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:236  %tmp_141 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_61, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="848" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:237  %shl_ln728_60 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_141, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="849" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:238  %add_ln1192_62 = add i58 %shl_ln728_60, %mul_ln1192_61

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="850" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:240  %sext_ln1192_124 = sext i38 %input_1_62_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_124"/></StgValue>
</operation>

<operation id="851" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:242  %sext_ln1192_125 = sext i38 %input_2_62_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_125"/></StgValue>
</operation>

<operation id="852" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:243  %mul_ln1192_62 = mul i58 %sext_ln1192_124, %sext_ln1192_125

]]></Node>
<StgValue><ssdm name="mul_ln1192_62"/></StgValue>
</operation>

<operation id="853" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:244  %tmp_142 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_62, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="854" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:248  %sext_ln1192_126 = sext i38 %input_1_63_0_0_V_1 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_126"/></StgValue>
</operation>

<operation id="855" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="58" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:250  %sext_ln1192_127 = sext i38 %input_2_63_0_V_loa to i58

]]></Node>
<StgValue><ssdm name="sext_ln1192_127"/></StgValue>
</operation>

<operation id="856" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:251  %mul_ln1192_63 = mul i58 %sext_ln1192_126, %sext_ln1192_127

]]></Node>
<StgValue><ssdm name="mul_ln1192_63"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="857" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:245  %shl_ln728_61 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_142, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="858" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:246  %add_ln1192_63 = add i58 %shl_ln728_61, %mul_ln1192_62

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="859" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:252  %tmp_143 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_63, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="860" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="58" op_0_bw="58" op_1_bw="38" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:253  %shl_ln728_62 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_143, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="861" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:254  %add_ln1192_64 = add i58 %shl_ln728_62, %mul_ln1192_63

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="862" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:255  %trunc_ln708_30 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_64, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="863" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="38" op_1_bw="7" op_2_bw="38" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:256  store i38 %trunc_ln708_30, i38* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="864" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.32:258  br label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
