/*
* _LWRM_COPYRIGHT_BEGIN_
*
* Copyright 2001-2010 by LWPU Corporation.  All rights reserved.  All
* information contained herein is proprietary and confidential to LWPU
* Corporation.  Any use, reproduction, or disclosure without the written
* permission of LWPU Corporation is prohibited.
*
* _LWRM_COPYRIGHT_END_
*/

/* AUTO GENERATED FILE -- DO NOT EDIT */

#ifndef __CLCDC0QMD_H__
#define __CLCDC0QMD_H__

/*
** Queue Meta Data, Version 04_00
 */

#define LWCDC0_QMDV04_00_DEPENDENCE_COUNTER                        MW(15:0)
#define LWCDC0_QMDV04_00_QMD_GROUP_ID                              MW(21:16)
#define LWCDC0_QMDV04_00_ADD_TO_HEAD_OF_QMD_GROUP_LINKED_LIST      MW(22:22)
#define LWCDC0_QMDV04_00_ADD_TO_HEAD_OF_QMD_GROUP_LINKED_LIST_FALSE 0x00000000
#define LWCDC0_QMDV04_00_ADD_TO_HEAD_OF_QMD_GROUP_LINKED_LIST_TRUE 0x00000001
#define LWCDC0_QMDV04_00_QMD_TYPE                                  MW(25:23)
#define LWCDC0_QMDV04_00_QMD_TYPE_QUEUE                            0x00000000
#define LWCDC0_QMDV04_00_QMD_TYPE_GRID_NULL                        0x00000001
#define LWCDC0_QMDV04_00_QMD_TYPE_GRID_CTA                         0x00000002
#define LWCDC0_QMDV04_00_QMD_TYPE_GRID_GPC_CGA                     0x00000003
#define LWCDC0_QMDV04_00_QMD_TYPE_GRID_GPU_CGA                     0x00000004
#define LWCDC0_QMDV04_00_QMD_TYPE_GRID_GPU_GPC_CGA                 0x00000005
#define LWCDC0_QMDV04_00_ARRIVE_AT_LATCH_VALID                     MW(28:28)
#define LWCDC0_QMDV04_00_WAIT_ON_LATCH_VALID                       MW(29:29)
#define LWCDC0_QMDV04_00_REQUIRE_SCHEDULING_PCAS                   MW(30:30)
#define LWCDC0_QMDV04_00_REQUIRE_SCHEDULING_PCAS_FALSE             0x00000000
#define LWCDC0_QMDV04_00_REQUIRE_SCHEDULING_PCAS_TRUE              0x00000001
#define LWCDC0_QMDV04_00_TPC_DISABLE_MASK_VALID                    MW(31:31)
#define LWCDC0_QMDV04_00_TPC_DISABLE_MASK_VALID_FALSE              0x00000000
#define LWCDC0_QMDV04_00_TPC_DISABLE_MASK_VALID_TRUE               0x00000001
#define LWCDC0_QMDV04_00_CIRLWLAR_QUEUE_SIZE                       MW(56:32)
#define LWCDC0_QMDV04_00_INNER_GET                                 MW(94:64)
#define LWCDC0_QMDV04_00_INNER_OVERFLOW                            MW(95:95)
#define LWCDC0_QMDV04_00_INNER_PUT                                 MW(126:96)
#define LWCDC0_QMDV04_00_INNER_STICKY_OVERFLOW                     MW(127:127)
#define LWCDC0_QMDV04_00_HW_ONLY_INNER_GET                         MW(190:160)
#define LWCDC0_QMDV04_00_HW_ONLY_INNER_PUT                         MW(222:192)
#define LWCDC0_QMDV04_00_HW_ONLY_SPAN_LIST_HEAD_INDEX              MW(253:224)
#define LWCDC0_QMDV04_00_HW_ONLY_SPAN_LIST_HEAD_INDEX_VALID        MW(254:254)
#define LWCDC0_QMDV04_00_HW_ONLY_SPAN_LIST_HEAD_INDEX_VALID_FALSE  0x00000000
#define LWCDC0_QMDV04_00_HW_ONLY_SPAN_LIST_HEAD_INDEX_VALID_TRUE   0x00000001
#define LWCDC0_QMDV04_00_HW_ONLY_SKED_NEXT_QMD_POINTER             MW(287:256)
#define LWCDC0_QMDV04_00_HW_ONLY_DEPENDENCE_COUNTER                MW(303:288)
#define LWCDC0_QMDV04_00_HW_ONLY_REQUIRE_SCHEDULING_PCAS           MW(304:304)
#define LWCDC0_QMDV04_00_RELEASE_ENABLE(i)                         MW((320+(i)*16):(320+(i)*16))
#define LWCDC0_QMDV04_00_RELEASE_ENABLE_FALSE                      0x00000000
#define LWCDC0_QMDV04_00_RELEASE_ENABLE_TRUE                       0x00000001
#define LWCDC0_QMDV04_00_RELEASE_STRUCTURE_SIZE(i)                 MW((322+(i)*16):(321+(i)*16))
#define LWCDC0_QMDV04_00_RELEASE_STRUCTURE_SIZE_SEMAPHORE_FOUR_WORDS 0x00000000
#define LWCDC0_QMDV04_00_RELEASE_STRUCTURE_SIZE_SEMAPHORE_ONE_WORD 0x00000001
#define LWCDC0_QMDV04_00_RELEASE_STRUCTURE_SIZE_SEMAPHORE_TWO_WORDS 0x00000002
#define LWCDC0_QMDV04_00_RELEASE_MEMBAR_TYPE(i)                    MW((323+(i)*16):(323+(i)*16))
#define LWCDC0_QMDV04_00_RELEASE_MEMBAR_TYPE_FE_NONE               0x00000000
#define LWCDC0_QMDV04_00_RELEASE_MEMBAR_TYPE_FE_SYSMEMBAR          0x00000001
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_ENABLE(i)               MW((324+(i)*16):(324+(i)*16))
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_ENABLE_FALSE            0x00000000
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_ENABLE_TRUE             0x00000001
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_OP(i)                   MW((327+(i)*16):(325+(i)*16))
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_OP_RED_ADD              0x00000000
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_OP_RED_MIN              0x00000001
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_OP_RED_MAX              0x00000002
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_OP_RED_INC              0x00000003
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_OP_RED_DEC              0x00000004
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_OP_RED_AND              0x00000005
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_OP_RED_OR               0x00000006
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_OP_RED_XOR              0x00000007
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_FORMAT(i)               MW((329+(i)*16):(328+(i)*16))
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_FORMAT_UNSIGNED         0x00000000
#define LWCDC0_QMDV04_00_RELEASE_REDUCTION_FORMAT_SIGNED           0x00000001
#define LWCDC0_QMDV04_00_RELEASE_TRAP_TYPE(i)                      MW((331+(i)*16):(330+(i)*16))
#define LWCDC0_QMDV04_00_RELEASE_TRAP_TYPE_TRAP_NONE               0x00000000
#define LWCDC0_QMDV04_00_RELEASE_TRAP_TYPE_TRAP_UNCONDITIONAL      0x00000001
#define LWCDC0_QMDV04_00_RELEASE_TRAP_TYPE_TRAP_CONDITIONAL        0x00000002
#define LWCDC0_QMDV04_00_RELEASE_TRAP_TYPE_TRAP_CONDITIONAL_EXT    0x00000003
#define LWCDC0_QMDV04_00_RELEASE_PAYLOAD64B(i)                     MW((332+(i)*16):(332+(i)*16))
#define LWCDC0_QMDV04_00_RELEASE_PAYLOAD64B_FALSE                  0x00000000
#define LWCDC0_QMDV04_00_RELEASE_PAYLOAD64B_TRUE                   0x00000001
#define LWCDC0_QMDV04_00_RELEASE_RESERVED_INFO(i)                  MW((335+(i)*16):(333+(i)*16))
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_ENABLE(i)                   MW((368+(i)*5):(368+(i)*5))
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_ENABLE_FALSE                0x00000000
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_ENABLE_TRUE                 0x00000001
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_ACTION(i)                   MW((371+(i)*5):(369+(i)*5))
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_ACTION_QMD_INCREMENT_PUT    0x00000000
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_ACTION_QMD_SCHEDULE         0x00000001
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_ACTION_QMD_ILWALIDATE_COPY_SCHEDULE 0x00000003
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_ACTION_QMD_DECREMENT_DEPENDENCE 0x00000004
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_PREFETCH(i)                 MW((372+(i)*5):(372+(i)*5))
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_PREFETCH_FALSE              0x00000000
#define LWCDC0_QMDV04_00_DEPENDENT_QMD_PREFETCH_TRUE               0x00000001
#define LWCDC0_QMDV04_00_SELF_COPY_ON_COMPLETION                   MW(378:378)
#define LWCDC0_QMDV04_00_SELF_COPY_ON_COMPLETION_FALSE             0x00000000
#define LWCDC0_QMDV04_00_SELF_COPY_ON_COMPLETION_TRUE              0x00000001
#define LWCDC0_QMDV04_00_DEMOTE_L2_EVICT_LAST                      MW(379:379)
#define LWCDC0_QMDV04_00_DEMOTE_L2_EVICT_LAST_FALSE                0x00000000
#define LWCDC0_QMDV04_00_DEMOTE_L2_EVICT_LAST_TRUE                 0x00000001
#define LWCDC0_QMDV04_00_DISABLE_AUTO_ILWALIDATE                   MW(380:380)
#define LWCDC0_QMDV04_00_DISABLE_AUTO_ILWALIDATE_FALSE             0x00000000
#define LWCDC0_QMDV04_00_DISABLE_AUTO_ILWALIDATE_TRUE              0x00000001
#define LWCDC0_QMDV04_00_CORRELATION_ID_INTERNAL                   MW(381:381)
#define LWCDC0_QMDV04_00_CORRELATION_ID_INTERNAL_FALSE             0x00000000
#define LWCDC0_QMDV04_00_CORRELATION_ID_INTERNAL_TRUE              0x00000001
#define LWCDC0_QMDV04_00_CWD_MEMBAR_TASK_CHASING_ENABLE            MW(382:382)
#define LWCDC0_QMDV04_00_CWD_MEMBAR_TASK_CHASING_ENABLE_FALSE      0x00000000
#define LWCDC0_QMDV04_00_CWD_MEMBAR_TASK_CHASING_ENABLE_TRUE       0x00000001
#define LWCDC0_QMDV04_00_CORRELATION_ID                            MW(415:384)
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_VALID(i)                  MW((416+(i)*4):(416+(i)*4))
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_VALID_FALSE               0x00000000
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_VALID_TRUE                0x00000001
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_PREFETCH(i)               MW((418+(i)*4):(417+(i)*4))
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_PREFETCH_PREFETCH_NONE    0x00000000
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_PREFETCH_PREFETCH_PRE     0x00000001
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_PREFETCH_PREFETCH_POST    0x00000002
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_ILWALIDATE(i)             MW((419+(i)*4):(419+(i)*4))
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_ILWALIDATE_FALSE          0x00000000
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_ILWALIDATE_TRUE           0x00000001
#define LWCDC0_QMDV04_00_DEPENDENT_QMD0_POINTER                    MW(479:448)
#define LWCDC0_QMDV04_00_DEPENDENT_QMD1_POINTER                    MW(511:480)
#define LWCDC0_QMDV04_00_SHADER_LOCAL_MEMORY_LOW_SIZE              MW(535:512)
#define LWCDC0_QMDV04_00_SASS_VERSION                              MW(543:536)
#define LWCDC0_QMDV04_00_SHADER_LOCAL_MEMORY_HIGH_SIZE             MW(567:544)
#define LWCDC0_QMDV04_00_API_VISIBLE_CALL_LIMIT                    MW(568:568)
#define LWCDC0_QMDV04_00_API_VISIBLE_CALL_LIMIT__32                0x00000000
#define LWCDC0_QMDV04_00_API_VISIBLE_CALL_LIMIT_NO_CHECK           0x00000001
#define LWCDC0_QMDV04_00_SAMPLER_INDEX                             MW(569:569)
#define LWCDC0_QMDV04_00_SAMPLER_INDEX_INDEPENDENTLY               0x00000000
#define LWCDC0_QMDV04_00_SAMPLER_INDEX_VIA_HEADER_INDEX            0x00000001
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_PREFETCH_PRE_MAX_SIZE_SHIFTED8 MW(575:570)
#define LWCDC0_QMDV04_00_QMD_MINOR_VERSION                         MW(579:576)
#define LWCDC0_QMDV04_00_QMD_MAJOR_VERSION                         MW(583:580)
#define LWCDC0_QMDV04_00_SHARED_MEMORY_SIZE                        MW(601:584)
#define LWCDC0_QMDV04_00_ILWALIDATE_TEXTURE_HEADER_CACHE           MW(602:602)
#define LWCDC0_QMDV04_00_ILWALIDATE_TEXTURE_HEADER_CACHE_FALSE     0x00000000
#define LWCDC0_QMDV04_00_ILWALIDATE_TEXTURE_HEADER_CACHE_TRUE      0x00000001
#define LWCDC0_QMDV04_00_ILWALIDATE_TEXTURE_SAMPLER_CACHE          MW(603:603)
#define LWCDC0_QMDV04_00_ILWALIDATE_TEXTURE_SAMPLER_CACHE_FALSE    0x00000000
#define LWCDC0_QMDV04_00_ILWALIDATE_TEXTURE_SAMPLER_CACHE_TRUE     0x00000001
#define LWCDC0_QMDV04_00_ILWALIDATE_TEXTURE_DATA_CACHE             MW(604:604)
#define LWCDC0_QMDV04_00_ILWALIDATE_TEXTURE_DATA_CACHE_FALSE       0x00000000
#define LWCDC0_QMDV04_00_ILWALIDATE_TEXTURE_DATA_CACHE_TRUE        0x00000001
#define LWCDC0_QMDV04_00_ILWALIDATE_SHADER_DATA_CACHE              MW(605:605)
#define LWCDC0_QMDV04_00_ILWALIDATE_SHADER_DATA_CACHE_FALSE        0x00000000
#define LWCDC0_QMDV04_00_ILWALIDATE_SHADER_DATA_CACHE_TRUE         0x00000001
#define LWCDC0_QMDV04_00_ILWALIDATE_INSTRUCTION_CACHE              MW(606:606)
#define LWCDC0_QMDV04_00_ILWALIDATE_INSTRUCTION_CACHE_FALSE        0x00000000
#define LWCDC0_QMDV04_00_ILWALIDATE_INSTRUCTION_CACHE_TRUE         0x00000001
#define LWCDC0_QMDV04_00_ILWALIDATE_SHADER_CONSTANT_CACHE          MW(607:607)
#define LWCDC0_QMDV04_00_ILWALIDATE_SHADER_CONSTANT_CACHE_FALSE    0x00000000
#define LWCDC0_QMDV04_00_ILWALIDATE_SHADER_CONSTANT_CACHE_TRUE     0x00000001
#define LWCDC0_QMDV04_00_MIN_SM_CONFIG_SHARED_MEM_SIZE             MW(613:608)
#define LWCDC0_QMDV04_00_MAX_SM_CONFIG_SHARED_MEM_SIZE             MW(619:614)
#define LWCDC0_QMDV04_00_TARGET_SM_CONFIG_SHARED_MEM_SIZE          MW(625:620)
#define LWCDC0_QMDV04_00_SHARED_ALLOCATION_ENABLE                  MW(626:626)
#define LWCDC0_QMDV04_00_SHARED_ALLOCATION_ENABLE_FALSE            0x00000000
#define LWCDC0_QMDV04_00_SHARED_ALLOCATION_ENABLE_TRUE             0x00000001
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE0_ADDR_LOWER             MW(671:640)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE0_ADDR_UPPER             MW(696:672)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE0_RESERVED               MW(703:697)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE0_PAYLOAD_LOWER          MW(735:704)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE0_PAYLOAD_UPPER          MW(767:736)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE1_ADDR_LOWER             MW(799:768)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE1_ADDR_UPPER             MW(824:800)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE1_RESERVED               MW(831:825)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE1_PAYLOAD_LOWER          MW(863:832)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE1_PAYLOAD_UPPER          MW(895:864)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE2_ADDR_LOWER             MW(927:896)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE2_ADDR_UPPER             MW(952:928)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE2_RESERVED               MW(959:953)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE2_PAYLOAD_LOWER          MW(991:960)
#define LWCDC0_QMDV04_00_RELEASE_SEMAPHORE2_PAYLOAD_UPPER          MW(1023:992)
#define LWCDC0_QMDV04_00_GRID_WIDTH                                MW(1055:1024)
#define LWCDC0_QMDV04_00_GRID_HEIGHT                               MW(1071:1056)
#define LWCDC0_QMDV04_00_GRID_DEPTH                                MW(1103:1088)
#define LWCDC0_QMDV04_00_CWD_REFERENCE_COUNT_DELTA_MINUS_ONE       MW(1127:1120)
#define LWCDC0_QMDV04_00_CWD_REFERENCE_COUNT_ID                    MW(1133:1128)
#define LWCDC0_QMDV04_00_CWD_REFERENCE_COUNT_INCR_ENABLE           MW(1134:1134)
#define LWCDC0_QMDV04_00_CWD_REFERENCE_COUNT_INCR_ENABLE_FALSE     0x00000000
#define LWCDC0_QMDV04_00_CWD_REFERENCE_COUNT_INCR_ENABLE_TRUE      0x00000001
#define LWCDC0_QMDV04_00_CWD_REFERENCE_COUNT_DECR_ENABLE           MW(1135:1135)
#define LWCDC0_QMDV04_00_CWD_REFERENCE_COUNT_DECR_ENABLE_FALSE     0x00000000
#define LWCDC0_QMDV04_00_CWD_REFERENCE_COUNT_DECR_ENABLE_TRUE      0x00000001
#define LWCDC0_QMDV04_00_CWD_MEMBAR_TYPE                           MW(1137:1136)
#define LWCDC0_QMDV04_00_CWD_MEMBAR_TYPE_L1_NONE                   0x00000000
#define LWCDC0_QMDV04_00_CWD_MEMBAR_TYPE_L1_SYSMEMBAR              0x00000001
#define LWCDC0_QMDV04_00_CWD_MEMBAR_TYPE_L1_MEMBAR                 0x00000003
#define LWCDC0_QMDV04_00_SEQUENTIALLY_RUN_CTAS                     MW(1138:1138)
#define LWCDC0_QMDV04_00_SEQUENTIALLY_RUN_CTAS_FALSE               0x00000000
#define LWCDC0_QMDV04_00_SEQUENTIALLY_RUN_CTAS_TRUE                0x00000001
#define LWCDC0_QMDV04_00_CTA_LAUNCH_QUEUE                          MW(1139:1139)
#define LWCDC0_QMDV04_00_FREE_CTA_SLOTS_EMPTY_SM                   MW(1147:1140)
#define LWCDC0_QMDV04_00_SYNC_DOMAIN_ID                            MW(1149:1148)
#define LWCDC0_QMDV04_00_PRE_EXIT_AT_LAST_CTA_LAUNCH               MW(1150:1150)
#define LWCDC0_QMDV04_00_PRE_EXIT_AT_LAST_CTA_LAUNCH_FALSE         0x00000000
#define LWCDC0_QMDV04_00_PRE_EXIT_AT_LAST_CTA_LAUNCH_TRUE          0x00000001
#define LWCDC0_QMDV04_00_ENABLE_PROGRAM_PRE_EXIT                   MW(1151:1151)
#define LWCDC0_QMDV04_00_ENABLE_PROGRAM_PRE_EXIT_FALSE             0x00000000
#define LWCDC0_QMDV04_00_ENABLE_PROGRAM_PRE_EXIT_TRUE              0x00000001
#define LWCDC0_QMDV04_00_CTA_THREAD_DIMENSION0                     MW(1167:1152)
#define LWCDC0_QMDV04_00_CTA_THREAD_DIMENSION1                     MW(1183:1168)
#define LWCDC0_QMDV04_00_CTA_THREAD_DIMENSION2                     MW(1199:1184)
#define LWCDC0_QMDV04_00_REGISTER_COUNT                            MW(1208:1200)
#define LWCDC0_QMDV04_00_BARRIER_COUNT                             MW(1215:1211)
#define LWCDC0_QMDV04_00_PROGRAM_ADDRESS_LOWER                     MW(1247:1216)
#define LWCDC0_QMDV04_00_PROGRAM_ADDRESS_UPPER                     MW(1272:1248)
#define LWCDC0_QMDV04_00_OCLWPANCY_THRESHOLD_WARP                  MW(1287:1280)
#define LWCDC0_QMDV04_00_OCLWPANCY_MAX_WARP                        MW(1295:1288)
#define LWCDC0_QMDV04_00_OCLWPANCY_THRESHOLD_REGISTER              MW(1303:1296)
#define LWCDC0_QMDV04_00_OCLWPANCY_MAX_REGISTER                    MW(1311:1304)
#define LWCDC0_QMDV04_00_OCLWPANCY_THRESHOLD_SHARED_MEM            MW(1319:1312)
#define LWCDC0_QMDV04_00_OCLWPANCY_MAX_SHARED_MEM                  MW(1327:1320)
#define LWCDC0_QMDV04_00_PROGRAM_PREFETCH_ADDR_LOWER_SHIFTED       MW(1375:1344)
#define LWCDC0_QMDV04_00_PROGRAM_PREFETCH_ADDR_UPPER_SHIFTED       MW(1392:1376)
#define LWCDC0_QMDV04_00_PROGRAM_PREFETCH_SIZE                     MW(1401:1393)
#define LWCDC0_QMDV04_00_PROGRAM_PREFETCH_TYPE                     MW(1403:1402)
#define LWCDC0_QMDV04_00_PROGRAM_PREFETCH_TYPE_PREFETCH_LAUNCH     0x00000000
#define LWCDC0_QMDV04_00_PROGRAM_PREFETCH_TYPE_PREFTECH_POST       0x00000001
#define LWCDC0_QMDV04_00_LATCH_ACQUIRE_ILWALIDATE_SHADER_DATA_CACHE MW(1406:1406)
#define LWCDC0_QMDV04_00_LATCH_ACQUIRE_ILWALIDATE_SHADER_DATA_CACHE_FALSE 0x00000000
#define LWCDC0_QMDV04_00_LATCH_ACQUIRE_ILWALIDATE_SHADER_DATA_CACHE_TRUE 0x00000001
#define LWCDC0_QMDV04_00_LATCH_ACQUIRE_ILWALIDATE_TEXTURE_DATA_CACHE MW(1407:1407)
#define LWCDC0_QMDV04_00_LATCH_ACQUIRE_ILWALIDATE_TEXTURE_DATA_CACHE_FALSE 0x00000000
#define LWCDC0_QMDV04_00_LATCH_ACQUIRE_ILWALIDATE_TEXTURE_DATA_CACHE_TRUE 0x00000001
#define LWCDC0_QMDV04_00_GRID_WIDTH_RESUME                         MW(1439:1408)
#define LWCDC0_QMDV04_00_GRID_HEIGHT_RESUME                        MW(1455:1440)
#define LWCDC0_QMDV04_00_GRID_DEPTH_RESUME                         MW(1471:1456)
#define LWCDC0_QMDV04_00_ARRIVE_AT_LATCH_ID                        MW(1503:1472)
#define LWCDC0_QMDV04_00_WAIT_ON_LATCH_ID                          MW(1535:1504)
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_ADDR_LOWER_SHIFTED6(i)    MW((1567+(i)*64):(1536+(i)*64))
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_ADDR_UPPER_SHIFTED6(i)    MW((1586+(i)*64):(1568+(i)*64))
#define LWCDC0_QMDV04_00_CONSTANT_BUFFER_SIZE_SHIFTED4(i)          MW((1599+(i)*64):(1587+(i)*64))
#define LWCDC0_QMDV04_00_CIRLWLAR_QUEUE_ADDR_LOWER                 MW(2079:2048)
#define LWCDC0_QMDV04_00_CIRLWLAR_QUEUE_ADDR_UPPER                 MW(2087:2080)
#define LWCDC0_QMDV04_00_CIRLWLAR_QUEUE_ENTRY_SIZE                 MW(2127:2112)
#define LWCDC0_QMDV04_00_COALESCE_WAITING_PERIOD                   MW(2135:2128)
#define LWCDC0_QMDV04_00_QUEUE_ENTRIES_PER_CTA_LOG2                MW(2140:2136)
#define LWCDC0_QMDV04_00_GPC_CGA_WIDTH                             MW(2149:2144)
#define LWCDC0_QMDV04_00_QMD_RESERVED67A                           MW(2151:2150)
#define LWCDC0_QMDV04_00_GPC_CGA_HEIGHT                            MW(2157:2152)
#define LWCDC0_QMDV04_00_QMD_RESERVED67B                           MW(2159:2158)
#define LWCDC0_QMDV04_00_GPC_CGA_DEPTH                             MW(2165:2160)
#define LWCDC0_QMDV04_00_QMD_RESERVED67C                           MW(2175:2166)
#define LWCDC0_QMDV04_00_CGA_CTA_DISTRIBUTION_MODE                 MW(2207:2207)
#define LWCDC0_QMDV04_00_CGA_CTA_DISTRIBUTION_MODE_LOAD_BALANCING  0x00000000
#define LWCDC0_QMDV04_00_CGA_CTA_DISTRIBUTION_MODE_MULTI_CAST      0x00000001
#define LWCDC0_QMDV04_00_GPU_CGA_WIDTH                             MW(2223:2208)
#define LWCDC0_QMDV04_00_GPU_CGA_HEIGHT                            MW(2239:2224)
#define LWCDC0_QMDV04_00_GPU_CGA_DEPTH                             MW(2255:2240)
#define LWCDC0_QMDV04_00_DEBUG_ID_LOWER                            MW(2399:2368)
#define LWCDC0_QMDV04_00_DEBUG_ID_UPPER                            MW(2431:2400)
#define LWCDC0_QMDV04_00_TPC_DISABLE_MASK(i)                       MW((2463+(i)*32):(2432+(i)*32))
#define LWCDC0_QMDV04_00_OUTER_PUT                                 MW(3038:3008)
#define LWCDC0_QMDV04_00_OUTER_OVERFLOW                            MW(3039:3039)
#define LWCDC0_QMDV04_00_OUTER_GET                                 MW(3070:3040)
#define LWCDC0_QMDV04_00_OUTER_STICKY_OVERFLOW                     MW(3071:3071)


/*
** Queue Meta Data, Version 04_01
 */

#define LWCDC0_QMDV04_01_DEPENDENCE_COUNTER                        MW(15:0)
#define LWCDC0_QMDV04_01_QMD_GROUP_ID                              MW(21:16)
#define LWCDC0_QMDV04_01_ADD_TO_HEAD_OF_QMD_GROUP_LINKED_LIST      MW(22:22)
#define LWCDC0_QMDV04_01_ADD_TO_HEAD_OF_QMD_GROUP_LINKED_LIST_FALSE 0x00000000
#define LWCDC0_QMDV04_01_ADD_TO_HEAD_OF_QMD_GROUP_LINKED_LIST_TRUE 0x00000001
#define LWCDC0_QMDV04_01_QMD_TYPE                                  MW(25:23)
#define LWCDC0_QMDV04_01_QMD_TYPE_QUEUE                            0x00000000
#define LWCDC0_QMDV04_01_QMD_TYPE_GRID_NULL                        0x00000001
#define LWCDC0_QMDV04_01_QMD_TYPE_GRID_CTA                         0x00000002
#define LWCDC0_QMDV04_01_QMD_TYPE_GRID_GPC_CGA                     0x00000003
#define LWCDC0_QMDV04_01_QMD_TYPE_GRID_GPU_CGA                     0x00000004
#define LWCDC0_QMDV04_01_QMD_TYPE_GRID_GPU_GPC_CGA                 0x00000005
#define LWCDC0_QMDV04_01_ARRIVE_AT_LATCH_VALID                     MW(28:28)
#define LWCDC0_QMDV04_01_WAIT_ON_LATCH_VALID                       MW(29:29)
#define LWCDC0_QMDV04_01_REQUIRE_SCHEDULING_PCAS                   MW(30:30)
#define LWCDC0_QMDV04_01_REQUIRE_SCHEDULING_PCAS_FALSE             0x00000000
#define LWCDC0_QMDV04_01_REQUIRE_SCHEDULING_PCAS_TRUE              0x00000001
#define LWCDC0_QMDV04_01_TPC_DISABLE_MASK_VALID                    MW(31:31)
#define LWCDC0_QMDV04_01_TPC_DISABLE_MASK_VALID_FALSE              0x00000000
#define LWCDC0_QMDV04_01_TPC_DISABLE_MASK_VALID_TRUE               0x00000001
#define LWCDC0_QMDV04_01_CIRLWLAR_QUEUE_SIZE                       MW(56:32)
#define LWCDC0_QMDV04_01_INNER_GET                                 MW(94:64)
#define LWCDC0_QMDV04_01_INNER_OVERFLOW                            MW(95:95)
#define LWCDC0_QMDV04_01_INNER_PUT                                 MW(126:96)
#define LWCDC0_QMDV04_01_INNER_STICKY_OVERFLOW                     MW(127:127)
#define LWCDC0_QMDV04_01_HW_ONLY_INNER_GET                         MW(190:160)
#define LWCDC0_QMDV04_01_HW_ONLY_INNER_PUT                         MW(222:192)
#define LWCDC0_QMDV04_01_HW_ONLY_SPAN_LIST_HEAD_INDEX              MW(253:224)
#define LWCDC0_QMDV04_01_HW_ONLY_SPAN_LIST_HEAD_INDEX_VALID        MW(254:254)
#define LWCDC0_QMDV04_01_HW_ONLY_SPAN_LIST_HEAD_INDEX_VALID_FALSE  0x00000000
#define LWCDC0_QMDV04_01_HW_ONLY_SPAN_LIST_HEAD_INDEX_VALID_TRUE   0x00000001
#define LWCDC0_QMDV04_01_HW_ONLY_SKED_NEXT_QMD_POINTER             MW(287:256)
#define LWCDC0_QMDV04_01_HW_ONLY_DEPENDENCE_COUNTER                MW(303:288)
#define LWCDC0_QMDV04_01_HW_ONLY_REQUIRE_SCHEDULING_PCAS           MW(304:304)
#define LWCDC0_QMDV04_01_RELEASE_ENABLE(i)                         MW((320+(i)*16):(320+(i)*16))
#define LWCDC0_QMDV04_01_RELEASE_ENABLE_FALSE                      0x00000000
#define LWCDC0_QMDV04_01_RELEASE_ENABLE_TRUE                       0x00000001
#define LWCDC0_QMDV04_01_RELEASE_STRUCTURE_SIZE(i)                 MW((322+(i)*16):(321+(i)*16))
#define LWCDC0_QMDV04_01_RELEASE_STRUCTURE_SIZE_SEMAPHORE_FOUR_WORDS 0x00000000
#define LWCDC0_QMDV04_01_RELEASE_STRUCTURE_SIZE_SEMAPHORE_ONE_WORD 0x00000001
#define LWCDC0_QMDV04_01_RELEASE_STRUCTURE_SIZE_SEMAPHORE_TWO_WORDS 0x00000002
#define LWCDC0_QMDV04_01_RELEASE_MEMBAR_TYPE(i)                    MW((323+(i)*16):(323+(i)*16))
#define LWCDC0_QMDV04_01_RELEASE_MEMBAR_TYPE_FE_NONE               0x00000000
#define LWCDC0_QMDV04_01_RELEASE_MEMBAR_TYPE_FE_SYSMEMBAR          0x00000001
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_ENABLE(i)               MW((324+(i)*16):(324+(i)*16))
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_ENABLE_FALSE            0x00000000
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_ENABLE_TRUE             0x00000001
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_OP(i)                   MW((327+(i)*16):(325+(i)*16))
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_OP_RED_ADD              0x00000000
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_OP_RED_MIN              0x00000001
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_OP_RED_MAX              0x00000002
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_OP_RED_INC              0x00000003
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_OP_RED_DEC              0x00000004
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_OP_RED_AND              0x00000005
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_OP_RED_OR               0x00000006
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_OP_RED_XOR              0x00000007
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_FORMAT(i)               MW((329+(i)*16):(328+(i)*16))
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_FORMAT_UNSIGNED         0x00000000
#define LWCDC0_QMDV04_01_RELEASE_REDUCTION_FORMAT_SIGNED           0x00000001
#define LWCDC0_QMDV04_01_RELEASE_TRAP_TYPE(i)                      MW((331+(i)*16):(330+(i)*16))
#define LWCDC0_QMDV04_01_RELEASE_TRAP_TYPE_TRAP_NONE               0x00000000
#define LWCDC0_QMDV04_01_RELEASE_TRAP_TYPE_TRAP_UNCONDITIONAL      0x00000001
#define LWCDC0_QMDV04_01_RELEASE_TRAP_TYPE_TRAP_CONDITIONAL        0x00000002
#define LWCDC0_QMDV04_01_RELEASE_TRAP_TYPE_TRAP_CONDITIONAL_EXT    0x00000003
#define LWCDC0_QMDV04_01_RELEASE_PAYLOAD64B(i)                     MW((332+(i)*16):(332+(i)*16))
#define LWCDC0_QMDV04_01_RELEASE_PAYLOAD64B_FALSE                  0x00000000
#define LWCDC0_QMDV04_01_RELEASE_PAYLOAD64B_TRUE                   0x00000001
#define LWCDC0_QMDV04_01_RELEASE_RESERVED_INFO(i)                  MW((335+(i)*16):(333+(i)*16))
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_ENABLE(i)                   MW((368+(i)*5):(368+(i)*5))
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_ENABLE_FALSE                0x00000000
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_ENABLE_TRUE                 0x00000001
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_ACTION(i)                   MW((371+(i)*5):(369+(i)*5))
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_ACTION_QMD_INCREMENT_PUT    0x00000000
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_ACTION_QMD_SCHEDULE         0x00000001
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_ACTION_QMD_ILWALIDATE_COPY_SCHEDULE 0x00000003
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_ACTION_QMD_DECREMENT_DEPENDENCE 0x00000004
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_PREFETCH(i)                 MW((372+(i)*5):(372+(i)*5))
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_PREFETCH_FALSE              0x00000000
#define LWCDC0_QMDV04_01_DEPENDENT_QMD_PREFETCH_TRUE               0x00000001
#define LWCDC0_QMDV04_01_SELF_COPY_ON_COMPLETION                   MW(378:378)
#define LWCDC0_QMDV04_01_SELF_COPY_ON_COMPLETION_FALSE             0x00000000
#define LWCDC0_QMDV04_01_SELF_COPY_ON_COMPLETION_TRUE              0x00000001
#define LWCDC0_QMDV04_01_DEMOTE_L2_EVICT_LAST                      MW(379:379)
#define LWCDC0_QMDV04_01_DEMOTE_L2_EVICT_LAST_FALSE                0x00000000
#define LWCDC0_QMDV04_01_DEMOTE_L2_EVICT_LAST_TRUE                 0x00000001
#define LWCDC0_QMDV04_01_DISABLE_AUTO_ILWALIDATE                   MW(380:380)
#define LWCDC0_QMDV04_01_DISABLE_AUTO_ILWALIDATE_FALSE             0x00000000
#define LWCDC0_QMDV04_01_DISABLE_AUTO_ILWALIDATE_TRUE              0x00000001
#define LWCDC0_QMDV04_01_CORRELATION_ID_INTERNAL                   MW(381:381)
#define LWCDC0_QMDV04_01_CORRELATION_ID_INTERNAL_FALSE             0x00000000
#define LWCDC0_QMDV04_01_CORRELATION_ID_INTERNAL_TRUE              0x00000001
#define LWCDC0_QMDV04_01_CWD_MEMBAR_TASK_CHASING_ENABLE            MW(382:382)
#define LWCDC0_QMDV04_01_CWD_MEMBAR_TASK_CHASING_ENABLE_FALSE      0x00000000
#define LWCDC0_QMDV04_01_CWD_MEMBAR_TASK_CHASING_ENABLE_TRUE       0x00000001
#define LWCDC0_QMDV04_01_CORRELATION_ID                            MW(415:384)
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_VALID(i)                  MW((416+(i)*4):(416+(i)*4))
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_VALID_FALSE               0x00000000
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_VALID_TRUE                0x00000001
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_PREFETCH(i)               MW((418+(i)*4):(417+(i)*4))
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_PREFETCH_PREFETCH_NONE    0x00000000
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_PREFETCH_PREFETCH_PRE     0x00000001
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_PREFETCH_PREFETCH_POST    0x00000002
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_ILWALIDATE(i)             MW((419+(i)*4):(419+(i)*4))
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_ILWALIDATE_FALSE          0x00000000
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_ILWALIDATE_TRUE           0x00000001
#define LWCDC0_QMDV04_01_DEPENDENT_QMD0_POINTER                    MW(479:448)
#define LWCDC0_QMDV04_01_DEPENDENT_QMD1_POINTER                    MW(511:480)
#define LWCDC0_QMDV04_01_SHADER_LOCAL_MEMORY_LOW_SIZE              MW(535:512)
#define LWCDC0_QMDV04_01_SASS_VERSION                              MW(543:536)
#define LWCDC0_QMDV04_01_SHADER_LOCAL_MEMORY_HIGH_SIZE             MW(567:544)
#define LWCDC0_QMDV04_01_API_VISIBLE_CALL_LIMIT                    MW(568:568)
#define LWCDC0_QMDV04_01_API_VISIBLE_CALL_LIMIT__32                0x00000000
#define LWCDC0_QMDV04_01_API_VISIBLE_CALL_LIMIT_NO_CHECK           0x00000001
#define LWCDC0_QMDV04_01_SAMPLER_INDEX                             MW(569:569)
#define LWCDC0_QMDV04_01_SAMPLER_INDEX_INDEPENDENTLY               0x00000000
#define LWCDC0_QMDV04_01_SAMPLER_INDEX_VIA_HEADER_INDEX            0x00000001
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_PREFETCH_PRE_MAX_SIZE_SHIFTED8 MW(575:570)
#define LWCDC0_QMDV04_01_QMD_MINOR_VERSION                         MW(579:576)
#define LWCDC0_QMDV04_01_QMD_MAJOR_VERSION                         MW(583:580)
#define LWCDC0_QMDV04_01_SHARED_MEMORY_SIZE                        MW(601:584)
#define LWCDC0_QMDV04_01_ILWALIDATE_TEXTURE_HEADER_CACHE           MW(602:602)
#define LWCDC0_QMDV04_01_ILWALIDATE_TEXTURE_HEADER_CACHE_FALSE     0x00000000
#define LWCDC0_QMDV04_01_ILWALIDATE_TEXTURE_HEADER_CACHE_TRUE      0x00000001
#define LWCDC0_QMDV04_01_ILWALIDATE_TEXTURE_SAMPLER_CACHE          MW(603:603)
#define LWCDC0_QMDV04_01_ILWALIDATE_TEXTURE_SAMPLER_CACHE_FALSE    0x00000000
#define LWCDC0_QMDV04_01_ILWALIDATE_TEXTURE_SAMPLER_CACHE_TRUE     0x00000001
#define LWCDC0_QMDV04_01_ILWALIDATE_TEXTURE_DATA_CACHE             MW(604:604)
#define LWCDC0_QMDV04_01_ILWALIDATE_TEXTURE_DATA_CACHE_FALSE       0x00000000
#define LWCDC0_QMDV04_01_ILWALIDATE_TEXTURE_DATA_CACHE_TRUE        0x00000001
#define LWCDC0_QMDV04_01_ILWALIDATE_SHADER_DATA_CACHE              MW(605:605)
#define LWCDC0_QMDV04_01_ILWALIDATE_SHADER_DATA_CACHE_FALSE        0x00000000
#define LWCDC0_QMDV04_01_ILWALIDATE_SHADER_DATA_CACHE_TRUE         0x00000001
#define LWCDC0_QMDV04_01_ILWALIDATE_INSTRUCTION_CACHE              MW(606:606)
#define LWCDC0_QMDV04_01_ILWALIDATE_INSTRUCTION_CACHE_FALSE        0x00000000
#define LWCDC0_QMDV04_01_ILWALIDATE_INSTRUCTION_CACHE_TRUE         0x00000001
#define LWCDC0_QMDV04_01_ILWALIDATE_SHADER_CONSTANT_CACHE          MW(607:607)
#define LWCDC0_QMDV04_01_ILWALIDATE_SHADER_CONSTANT_CACHE_FALSE    0x00000000
#define LWCDC0_QMDV04_01_ILWALIDATE_SHADER_CONSTANT_CACHE_TRUE     0x00000001
#define LWCDC0_QMDV04_01_MIN_SM_CONFIG_SHARED_MEM_SIZE             MW(613:608)
#define LWCDC0_QMDV04_01_MAX_SM_CONFIG_SHARED_MEM_SIZE             MW(619:614)
#define LWCDC0_QMDV04_01_TARGET_SM_CONFIG_SHARED_MEM_SIZE          MW(625:620)
#define LWCDC0_QMDV04_01_SHARED_ALLOCATION_ENABLE                  MW(626:626)
#define LWCDC0_QMDV04_01_SHARED_ALLOCATION_ENABLE_FALSE            0x00000000
#define LWCDC0_QMDV04_01_SHARED_ALLOCATION_ENABLE_TRUE             0x00000001
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE0_ADDR_LOWER             MW(671:640)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE0_ADDR_UPPER             MW(696:672)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE0_RESERVED               MW(703:697)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE0_PAYLOAD_LOWER          MW(735:704)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE0_PAYLOAD_UPPER          MW(767:736)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE1_ADDR_LOWER             MW(799:768)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE1_ADDR_UPPER             MW(824:800)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE1_RESERVED               MW(831:825)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE1_PAYLOAD_LOWER          MW(863:832)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE1_PAYLOAD_UPPER          MW(895:864)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE2_ADDR_LOWER             MW(927:896)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE2_ADDR_UPPER             MW(952:928)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE2_RESERVED               MW(959:953)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE2_PAYLOAD_LOWER          MW(991:960)
#define LWCDC0_QMDV04_01_RELEASE_SEMAPHORE2_PAYLOAD_UPPER          MW(1023:992)
#define LWCDC0_QMDV04_01_GRID_WIDTH                                MW(1055:1024)
#define LWCDC0_QMDV04_01_GRID_HEIGHT                               MW(1071:1056)
#define LWCDC0_QMDV04_01_GRID_DEPTH                                MW(1103:1088)
#define LWCDC0_QMDV04_01_CWD_REFERENCE_COUNT_DELTA_MINUS_ONE       MW(1127:1120)
#define LWCDC0_QMDV04_01_CWD_REFERENCE_COUNT_ID                    MW(1133:1128)
#define LWCDC0_QMDV04_01_CWD_REFERENCE_COUNT_INCR_ENABLE           MW(1134:1134)
#define LWCDC0_QMDV04_01_CWD_REFERENCE_COUNT_INCR_ENABLE_FALSE     0x00000000
#define LWCDC0_QMDV04_01_CWD_REFERENCE_COUNT_INCR_ENABLE_TRUE      0x00000001
#define LWCDC0_QMDV04_01_CWD_REFERENCE_COUNT_DECR_ENABLE           MW(1135:1135)
#define LWCDC0_QMDV04_01_CWD_REFERENCE_COUNT_DECR_ENABLE_FALSE     0x00000000
#define LWCDC0_QMDV04_01_CWD_REFERENCE_COUNT_DECR_ENABLE_TRUE      0x00000001
#define LWCDC0_QMDV04_01_CWD_MEMBAR_TYPE                           MW(1137:1136)
#define LWCDC0_QMDV04_01_CWD_MEMBAR_TYPE_L1_NONE                   0x00000000
#define LWCDC0_QMDV04_01_CWD_MEMBAR_TYPE_L1_SYSMEMBAR              0x00000001
#define LWCDC0_QMDV04_01_CWD_MEMBAR_TYPE_L1_MEMBAR                 0x00000003
#define LWCDC0_QMDV04_01_SEQUENTIALLY_RUN_CTAS                     MW(1138:1138)
#define LWCDC0_QMDV04_01_SEQUENTIALLY_RUN_CTAS_FALSE               0x00000000
#define LWCDC0_QMDV04_01_SEQUENTIALLY_RUN_CTAS_TRUE                0x00000001
#define LWCDC0_QMDV04_01_CTA_LAUNCH_QUEUE                          MW(1139:1139)
#define LWCDC0_QMDV04_01_FREE_CTA_SLOTS_EMPTY_SM                   MW(1147:1140)
#define LWCDC0_QMDV04_01_SYNC_DOMAIN_ID                            MW(1149:1148)
#define LWCDC0_QMDV04_01_PRE_EXIT_AT_LAST_CTA_LAUNCH               MW(1150:1150)
#define LWCDC0_QMDV04_01_PRE_EXIT_AT_LAST_CTA_LAUNCH_FALSE         0x00000000
#define LWCDC0_QMDV04_01_PRE_EXIT_AT_LAST_CTA_LAUNCH_TRUE          0x00000001
#define LWCDC0_QMDV04_01_ENABLE_PROGRAM_PRE_EXIT                   MW(1151:1151)
#define LWCDC0_QMDV04_01_ENABLE_PROGRAM_PRE_EXIT_FALSE             0x00000000
#define LWCDC0_QMDV04_01_ENABLE_PROGRAM_PRE_EXIT_TRUE              0x00000001
#define LWCDC0_QMDV04_01_CTA_THREAD_DIMENSION0                     MW(1167:1152)
#define LWCDC0_QMDV04_01_CTA_THREAD_DIMENSION1                     MW(1183:1168)
#define LWCDC0_QMDV04_01_CTA_THREAD_DIMENSION2                     MW(1191:1184)
#define LWCDC0_QMDV04_01_TENSOR_MEM_SIZE                           MW(1195:1192)
#define LWCDC0_QMDV04_01_REGISTER_COUNT                            MW(1208:1200)
#define LWCDC0_QMDV04_01_PRE_ALLOC_RESOURCE_ENABLE                 MW(1209:1209)
#define LWCDC0_QMDV04_01_SHARED_MEM_BARRIER_INIT_ENABLE            MW(1210:1210)
#define LWCDC0_QMDV04_01_BARRIER_COUNT                             MW(1215:1211)
#define LWCDC0_QMDV04_01_PROGRAM_ADDRESS_LOWER                     MW(1247:1216)
#define LWCDC0_QMDV04_01_PROGRAM_ADDRESS_UPPER                     MW(1272:1248)
#define LWCDC0_QMDV04_01_OCLWPANCY_THRESHOLD_WARP                  MW(1287:1280)
#define LWCDC0_QMDV04_01_OCLWPANCY_MAX_WARP                        MW(1295:1288)
#define LWCDC0_QMDV04_01_OCLWPANCY_THRESHOLD_REGISTER              MW(1303:1296)
#define LWCDC0_QMDV04_01_OCLWPANCY_MAX_REGISTER                    MW(1311:1304)
#define LWCDC0_QMDV04_01_OCLWPANCY_THRESHOLD_SHARED_MEM            MW(1319:1312)
#define LWCDC0_QMDV04_01_OCLWPANCY_MAX_SHARED_MEM                  MW(1327:1320)
#define LWCDC0_QMDV04_01_ICC_PREFETCH_SIZE                         MW(1333:1328)
#define LWCDC0_QMDV04_01_PROGRAM_PREFETCH_ADDR_LOWER_SHIFTED       MW(1375:1344)
#define LWCDC0_QMDV04_01_PROGRAM_PREFETCH_ADDR_UPPER_SHIFTED       MW(1392:1376)
#define LWCDC0_QMDV04_01_PROGRAM_PREFETCH_SIZE                     MW(1401:1393)
#define LWCDC0_QMDV04_01_PROGRAM_PREFETCH_TYPE                     MW(1403:1402)
#define LWCDC0_QMDV04_01_PROGRAM_PREFETCH_TYPE_PREFETCH_LAUNCH     0x00000000
#define LWCDC0_QMDV04_01_PROGRAM_PREFETCH_TYPE_PREFTECH_POST       0x00000001
#define LWCDC0_QMDV04_01_LATCH_ACQUIRE_ILWALIDATE_SHADER_DATA_CACHE MW(1406:1406)
#define LWCDC0_QMDV04_01_LATCH_ACQUIRE_ILWALIDATE_SHADER_DATA_CACHE_FALSE 0x00000000
#define LWCDC0_QMDV04_01_LATCH_ACQUIRE_ILWALIDATE_SHADER_DATA_CACHE_TRUE 0x00000001
#define LWCDC0_QMDV04_01_LATCH_ACQUIRE_ILWALIDATE_TEXTURE_DATA_CACHE MW(1407:1407)
#define LWCDC0_QMDV04_01_LATCH_ACQUIRE_ILWALIDATE_TEXTURE_DATA_CACHE_FALSE 0x00000000
#define LWCDC0_QMDV04_01_LATCH_ACQUIRE_ILWALIDATE_TEXTURE_DATA_CACHE_TRUE 0x00000001
#define LWCDC0_QMDV04_01_GRID_WIDTH_RESUME                         MW(1439:1408)
#define LWCDC0_QMDV04_01_GRID_HEIGHT_RESUME                        MW(1455:1440)
#define LWCDC0_QMDV04_01_GRID_DEPTH_RESUME                         MW(1471:1456)
#define LWCDC0_QMDV04_01_ARRIVE_AT_LATCH_ID                        MW(1503:1472)
#define LWCDC0_QMDV04_01_WAIT_ON_LATCH_ID                          MW(1535:1504)
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_ADDR_LOWER_SHIFTED6(i)    MW((1567+(i)*64):(1536+(i)*64))
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_ADDR_UPPER_SHIFTED6(i)    MW((1586+(i)*64):(1568+(i)*64))
#define LWCDC0_QMDV04_01_CONSTANT_BUFFER_SIZE_SHIFTED4(i)          MW((1599+(i)*64):(1587+(i)*64))
#define LWCDC0_QMDV04_01_CIRLWLAR_QUEUE_ADDR_LOWER                 MW(2079:2048)
#define LWCDC0_QMDV04_01_CIRLWLAR_QUEUE_ADDR_UPPER                 MW(2087:2080)
#define LWCDC0_QMDV04_01_CIRLWLAR_QUEUE_ENTRY_SIZE                 MW(2127:2112)
#define LWCDC0_QMDV04_01_COALESCE_WAITING_PERIOD                   MW(2135:2128)
#define LWCDC0_QMDV04_01_QUEUE_ENTRIES_PER_CTA_LOG2                MW(2140:2136)
#define LWCDC0_QMDV04_01_GPC_CGA_WIDTH                             MW(2149:2144)
#define LWCDC0_QMDV04_01_QMD_RESERVED67A                           MW(2151:2150)
#define LWCDC0_QMDV04_01_GPC_CGA_HEIGHT                            MW(2157:2152)
#define LWCDC0_QMDV04_01_QMD_RESERVED67B                           MW(2159:2158)
#define LWCDC0_QMDV04_01_GPC_CGA_DEPTH                             MW(2165:2160)
#define LWCDC0_QMDV04_01_QMD_RESERVED67C                           MW(2167:2166)
#define LWCDC0_QMDV04_01_LARGE_GPC_CGA_WIDTH_MINUS_ONE             MW(2171:2168)
#define LWCDC0_QMDV04_01_LARGE_GPC_CGA_HEIGHT_MINUS_ONE            MW(2175:2172)
#define LWCDC0_QMDV04_01_CGA_CTA_DISTRIBUTION_MODE                 MW(2207:2207)
#define LWCDC0_QMDV04_01_CGA_CTA_DISTRIBUTION_MODE_LOAD_BALANCING  0x00000000
#define LWCDC0_QMDV04_01_CGA_CTA_DISTRIBUTION_MODE_MULTI_CAST      0x00000001
#define LWCDC0_QMDV04_01_GPU_CGA_WIDTH                             MW(2223:2208)
#define LWCDC0_QMDV04_01_GPU_CGA_HEIGHT                            MW(2239:2224)
#define LWCDC0_QMDV04_01_GPU_CGA_DEPTH                             MW(2255:2240)
#define LWCDC0_QMDV04_01_DEBUG_ID_LOWER                            MW(2399:2368)
#define LWCDC0_QMDV04_01_DEBUG_ID_UPPER                            MW(2431:2400)
#define LWCDC0_QMDV04_01_TPC_DISABLE_MASK(i)                       MW((2463+(i)*32):(2432+(i)*32))
#define LWCDC0_QMDV04_01_INCOMPLETE_BOX_BASE_WIDTH_RESUME          MW(2591:2560)
#define LWCDC0_QMDV04_01_INCOMPLETE_BOX_BASE_HEIGHT_RESUME         MW(2607:2592)
#define LWCDC0_QMDV04_01_INCOMPLETE_BOX_BASE_DEPTH_RESUME          MW(2623:2608)
#define LWCDC0_QMDV04_01_INCOMPLETE_BOX_OFFSET_WIDTH_RESUME        MW(2627:2624)
#define LWCDC0_QMDV04_01_INCOMPLETE_BOX_OFFSET_HEIGHT_RESUME       MW(2631:2628)
#define LWCDC0_QMDV04_01_OUTER_PUT                                 MW(3038:3008)
#define LWCDC0_QMDV04_01_OUTER_OVERFLOW                            MW(3039:3039)
#define LWCDC0_QMDV04_01_OUTER_GET                                 MW(3070:3040)
#define LWCDC0_QMDV04_01_OUTER_STICKY_OVERFLOW                     MW(3071:3071)



#endif // #ifndef __CLCDC0QMD_H__
