
KM3000_V1R0_A0.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de60  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800e00c  0800e00c  0000f00c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e05c  0800e05c  000103a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e05c  0800e05c  0000f05c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e064  0800e064  000103a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000020  0800e064  0800e064  0000f064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e084  0800e084  0000f084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003a4  20000000  0800e088  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ddc  200003a4  0800e42c  000103a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001180  0800e42c  00011180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000103a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00053a6b  00000000  00000000  000103d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007d7b  00000000  00000000  00063e3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d70  00000000  00000000  0006bbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016c6  00000000  00000000  0006d930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033bff  00000000  00000000  0006eff6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d8aa  00000000  00000000  000a2bf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001245bc  00000000  00000000  000d049f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f4a5b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b20  00000000  00000000  001f4aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001fc5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200003a4 	.word	0x200003a4
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800dff4 	.word	0x0800dff4

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200003a8 	.word	0x200003a8
 80001e8:	0800dff4 	.word	0x0800dff4

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <_ZN11displayLink11dotPositionEv>:

//////////////////
// DOT POSITION //
//////////////////

uint8_t displayLink::dotPosition(){
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
	return this->dot;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	781b      	ldrb	r3, [r3, #0]
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	370c      	adds	r7, #12
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <_ZN11displayLink12inputDisplayEih>:

///////////////////
// INPUT DISPLAY //
///////////////////

void displayLink::inputDisplay( int number, uint8_t dot ){
 80004f4:	b480      	push	{r7}
 80004f6:	b085      	sub	sp, #20
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	60f8      	str	r0, [r7, #12]
 80004fc:	60b9      	str	r1, [r7, #8]
 80004fe:	4613      	mov	r3, r2
 8000500:	71fb      	strb	r3, [r7, #7]
	this->dot	= dot;																		// Copia posicion del punto
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	79fa      	ldrb	r2, [r7, #7]
 8000506:	701a      	strb	r2, [r3, #0]

	this->milesima	= number/1000;															// Obtiene milesima
 8000508:	68bb      	ldr	r3, [r7, #8]
 800050a:	4a2e      	ldr	r2, [pc, #184]	@ (80005c4 <_ZN11displayLink12inputDisplayEih+0xd0>)
 800050c:	fb82 1203 	smull	r1, r2, r2, r3
 8000510:	1192      	asrs	r2, r2, #6
 8000512:	17db      	asrs	r3, r3, #31
 8000514:	1ad3      	subs	r3, r2, r3
 8000516:	b2da      	uxtb	r2, r3
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	705a      	strb	r2, [r3, #1]
	this->centena	= (number - this->milesima*1000)/100;									// Obtiene centena
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	785b      	ldrb	r3, [r3, #1]
 8000520:	461a      	mov	r2, r3
 8000522:	4b29      	ldr	r3, [pc, #164]	@ (80005c8 <_ZN11displayLink12inputDisplayEih+0xd4>)
 8000524:	fb03 f202 	mul.w	r2, r3, r2
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	4413      	add	r3, r2
 800052c:	4a27      	ldr	r2, [pc, #156]	@ (80005cc <_ZN11displayLink12inputDisplayEih+0xd8>)
 800052e:	fb82 1203 	smull	r1, r2, r2, r3
 8000532:	1152      	asrs	r2, r2, #5
 8000534:	17db      	asrs	r3, r3, #31
 8000536:	1ad3      	subs	r3, r2, r3
 8000538:	b2da      	uxtb	r2, r3
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	709a      	strb	r2, [r3, #2]
	this->decena	= (number - this->milesima*1000 - this->centena*100)/10;				// Obtiene decena
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	785b      	ldrb	r3, [r3, #1]
 8000542:	461a      	mov	r2, r3
 8000544:	4b20      	ldr	r3, [pc, #128]	@ (80005c8 <_ZN11displayLink12inputDisplayEih+0xd4>)
 8000546:	fb03 f202 	mul.w	r2, r3, r2
 800054a:	68bb      	ldr	r3, [r7, #8]
 800054c:	441a      	add	r2, r3
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	789b      	ldrb	r3, [r3, #2]
 8000552:	4619      	mov	r1, r3
 8000554:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8000558:	fb01 f303 	mul.w	r3, r1, r3
 800055c:	4413      	add	r3, r2
 800055e:	4a1c      	ldr	r2, [pc, #112]	@ (80005d0 <_ZN11displayLink12inputDisplayEih+0xdc>)
 8000560:	fb82 1203 	smull	r1, r2, r2, r3
 8000564:	1092      	asrs	r2, r2, #2
 8000566:	17db      	asrs	r3, r3, #31
 8000568:	1ad3      	subs	r3, r2, r3
 800056a:	b2da      	uxtb	r2, r3
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	70da      	strb	r2, [r3, #3]
	this->unidad	= (number - this->milesima*1000 - this->centena*100 - this->decena*10);	// Obtiene unidad
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	785b      	ldrb	r3, [r3, #1]
 8000574:	461a      	mov	r2, r3
 8000576:	0052      	lsls	r2, r2, #1
 8000578:	4413      	add	r3, r2
 800057a:	00db      	lsls	r3, r3, #3
 800057c:	b2da      	uxtb	r2, r3
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	789b      	ldrb	r3, [r3, #2]
 8000582:	4619      	mov	r1, r3
 8000584:	0089      	lsls	r1, r1, #2
 8000586:	4419      	add	r1, r3
 8000588:	00c9      	lsls	r1, r1, #3
 800058a:	1acb      	subs	r3, r1, r3
 800058c:	009b      	lsls	r3, r3, #2
 800058e:	b2db      	uxtb	r3, r3
 8000590:	4413      	add	r3, r2
 8000592:	b2da      	uxtb	r2, r3
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	b2db      	uxtb	r3, r3
 8000598:	4413      	add	r3, r2
 800059a:	b2da      	uxtb	r2, r3
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	78db      	ldrb	r3, [r3, #3]
 80005a0:	4619      	mov	r1, r3
 80005a2:	0149      	lsls	r1, r1, #5
 80005a4:	1ac9      	subs	r1, r1, r3
 80005a6:	0089      	lsls	r1, r1, #2
 80005a8:	1acb      	subs	r3, r1, r3
 80005aa:	005b      	lsls	r3, r3, #1
 80005ac:	b2db      	uxtb	r3, r3
 80005ae:	4413      	add	r3, r2
 80005b0:	b2da      	uxtb	r2, r3
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	711a      	strb	r2, [r3, #4]
}
 80005b6:	bf00      	nop
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	10624dd3 	.word	0x10624dd3
 80005c8:	fffffc18 	.word	0xfffffc18
 80005cc:	51eb851f 	.word	0x51eb851f
 80005d0:	66666667 	.word	0x66666667

080005d4 <_ZN11displayLink13numberInDigitEh>:

/////////////////////
// NUMBER IN DIGIT //
/////////////////////

uint8_t displayLink::numberInDigit( uint8_t digit ){
 80005d4:	b480      	push	{r7}
 80005d6:	b085      	sub	sp, #20
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	460b      	mov	r3, r1
 80005de:	70fb      	strb	r3, [r7, #3]
	uint8_t number;					// Crea variable

	switch(digit){					// Segun el numero del digito que entra
 80005e0:	78fb      	ldrb	r3, [r7, #3]
 80005e2:	3b01      	subs	r3, #1
 80005e4:	2b03      	cmp	r3, #3
 80005e6:	d81b      	bhi.n	8000620 <_ZN11displayLink13numberInDigitEh+0x4c>
 80005e8:	a201      	add	r2, pc, #4	@ (adr r2, 80005f0 <_ZN11displayLink13numberInDigitEh+0x1c>)
 80005ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005ee:	bf00      	nop
 80005f0:	08000601 	.word	0x08000601
 80005f4:	08000609 	.word	0x08000609
 80005f8:	08000611 	.word	0x08000611
 80005fc:	08000619 	.word	0x08000619
	case 1:							// Caso 1
		number	= this->milesima;	// Retorna milesima
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	785b      	ldrb	r3, [r3, #1]
 8000604:	73fb      	strb	r3, [r7, #15]
		break;
 8000606:	e00e      	b.n	8000626 <_ZN11displayLink13numberInDigitEh+0x52>

	case 2:							// Caso 2
		number	= this->centena;	// Retorna centena
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	789b      	ldrb	r3, [r3, #2]
 800060c:	73fb      	strb	r3, [r7, #15]
		break;
 800060e:	e00a      	b.n	8000626 <_ZN11displayLink13numberInDigitEh+0x52>

	case 3:							// Caso 3
		number	= this->decena;		// Retorna decena
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	78db      	ldrb	r3, [r3, #3]
 8000614:	73fb      	strb	r3, [r7, #15]
		break;
 8000616:	e006      	b.n	8000626 <_ZN11displayLink13numberInDigitEh+0x52>

	case 4:							// Caso 4
		number	= this->unidad;		// Retorna unidad
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	791b      	ldrb	r3, [r3, #4]
 800061c:	73fb      	strb	r3, [r7, #15]
		break;
 800061e:	e002      	b.n	8000626 <_ZN11displayLink13numberInDigitEh+0x52>

	default:						// En otro caso
		number	= 0;				// Retorna 0
 8000620:	2300      	movs	r3, #0
 8000622:	73fb      	strb	r3, [r7, #15]
		break;
 8000624:	bf00      	nop
	}
	return number;					// Retorna variable
 8000626:	7bfb      	ldrb	r3, [r7, #15]
}
 8000628:	4618      	mov	r0, r3
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr

08000634 <_ZN15displayPhysical6enableEb>:

////////////
// ENABLE //
////////////

void displayPhysical::enable( bool onOff ){
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	460b      	mov	r3, r1
 800063e:	70fb      	strb	r3, [r7, #3]
	if ( !onOff ){					//	Si esta apagado
 8000640:	78fb      	ldrb	r3, [r7, #3]
 8000642:	f083 0301 	eor.w	r3, r3, #1
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b00      	cmp	r3, #0
 800064a:	d003      	beq.n	8000654 <_ZN15displayPhysical6enableEb+0x20>
		this->flagEnable	= 0;	//	Deshabilita
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2200      	movs	r2, #0
 8000650:	701a      	strb	r2, [r3, #0]
	}
	else{							//	Si esta prendido
		this->flagEnable	= 1;	//	Habilita
	}
}
 8000652:	e002      	b.n	800065a <_ZN15displayPhysical6enableEb+0x26>
		this->flagEnable	= 1;	//	Habilita
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2201      	movs	r2, #1
 8000658:	701a      	strb	r2, [r3, #0]
}
 800065a:	bf00      	nop
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr

08000666 <_ZN15displayPhysical6setDotEh>:

/////////////
// SET DOT //
/////////////

void displayPhysical::setDot( uint8_t dot ){
 8000666:	b480      	push	{r7}
 8000668:	b083      	sub	sp, #12
 800066a:	af00      	add	r7, sp, #0
 800066c:	6078      	str	r0, [r7, #4]
 800066e:	460b      	mov	r3, r1
 8000670:	70fb      	strb	r3, [r7, #3]
	this->dot	= dot;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	78fa      	ldrb	r2, [r7, #3]
 8000676:	705a      	strb	r2, [r3, #1]
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr

08000684 <_ZN15displayPhysical4nextEv>:

//////////
// NEXT //
//////////

uint8_t displayPhysical::next(){
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	return this->counter;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	789b      	ldrb	r3, [r3, #2]
}
 8000690:	4618      	mov	r0, r3
 8000692:	370c      	adds	r7, #12
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr

0800069c <_ZN15displayPhysical9setNumberEh>:

////////////////
// SET NUMBER //
////////////////

void displayPhysical::setNumber( uint8_t number ){
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	460b      	mov	r3, r1
 80006a6:	70fb      	strb	r3, [r7, #3]

	this->dpSignal	= 0;					// Reinicia la señal de Dot
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2200      	movs	r2, #0
 80006ac:	739a      	strb	r2, [r3, #14]
	if (this->dot	== this->counter ){		// Si la posicion dot coincide con contador
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	785a      	ldrb	r2, [r3, #1]
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	789b      	ldrb	r3, [r3, #2]
 80006b6:	429a      	cmp	r2, r3
 80006b8:	d102      	bne.n	80006c0 <_ZN15displayPhysical9setNumberEh+0x24>
		this->dpSignal	= 1;				// Se activa la señal de dot
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	2201      	movs	r2, #1
 80006be:	739a      	strb	r2, [r3, #14]
	}

	switch ( this->counter ){				// Dependiendo del contador
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	789b      	ldrb	r3, [r3, #2]
 80006c4:	3b01      	subs	r3, #1
 80006c6:	2b03      	cmp	r3, #3
 80006c8:	d84a      	bhi.n	8000760 <_ZN15displayPhysical9setNumberEh+0xc4>
 80006ca:	a201      	add	r2, pc, #4	@ (adr r2, 80006d0 <_ZN15displayPhysical9setNumberEh+0x34>)
 80006cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006d0:	080006e1 	.word	0x080006e1
 80006d4:	08000701 	.word	0x08000701
 80006d8:	08000721 	.word	0x08000721
 80006dc:	08000741 	.word	0x08000741
	case 1:									//	Caso 1
		this->oneSignal		= 1;			//	Activa led 1
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	2201      	movs	r2, #1
 80006e4:	70da      	strb	r2, [r3, #3]
		this->twoSignal		= 0;			//	Desactiva led 2
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2200      	movs	r2, #0
 80006ea:	711a      	strb	r2, [r3, #4]
		this->threeSignal	= 0;			//	Desactiva led 3
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2200      	movs	r2, #0
 80006f0:	715a      	strb	r2, [r3, #5]
		this->fourSignal	= 0;			//	Desactiva led 4
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	2200      	movs	r2, #0
 80006f6:	719a      	strb	r2, [r3, #6]
		this->counter		= 2;			//	Cambia contador a 2
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2202      	movs	r2, #2
 80006fc:	709a      	strb	r2, [r3, #2]
		break;
 80006fe:	e033      	b.n	8000768 <_ZN15displayPhysical9setNumberEh+0xcc>

	case 2:									//	Caso 2
		this->oneSignal		= 0;			//	Desactiva led 1
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2200      	movs	r2, #0
 8000704:	70da      	strb	r2, [r3, #3]
		this->twoSignal		= 1;			//	Activa led 2
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2201      	movs	r2, #1
 800070a:	711a      	strb	r2, [r3, #4]
		this->threeSignal	= 0;			//	Desactiva led 3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2200      	movs	r2, #0
 8000710:	715a      	strb	r2, [r3, #5]
		this->fourSignal	= 0;			//	Desactiva led 4
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	2200      	movs	r2, #0
 8000716:	719a      	strb	r2, [r3, #6]
		this->counter		= 3;			//	Cambia contador a 3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	2203      	movs	r2, #3
 800071c:	709a      	strb	r2, [r3, #2]
		break;
 800071e:	e023      	b.n	8000768 <_ZN15displayPhysical9setNumberEh+0xcc>

	case 3:									//	Caso 3
		this->oneSignal		= 0;			//	Desactiva led 1
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2200      	movs	r2, #0
 8000724:	70da      	strb	r2, [r3, #3]
		this->twoSignal		= 0;			//	Desactiva led 2
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2200      	movs	r2, #0
 800072a:	711a      	strb	r2, [r3, #4]
		this->threeSignal	= 1;			//	Activa led 3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2201      	movs	r2, #1
 8000730:	715a      	strb	r2, [r3, #5]
		this->fourSignal	= 0;			//	Desactiva led 4
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	2200      	movs	r2, #0
 8000736:	719a      	strb	r2, [r3, #6]
		this->counter		= 4;			//	Cambia a contador 4
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	2204      	movs	r2, #4
 800073c:	709a      	strb	r2, [r3, #2]
		break;
 800073e:	e013      	b.n	8000768 <_ZN15displayPhysical9setNumberEh+0xcc>

	case 4:									//	Caso 4
		this->oneSignal		= 0;			//	Desactiva led 1
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	2200      	movs	r2, #0
 8000744:	70da      	strb	r2, [r3, #3]
		this->twoSignal		= 0;			//	Desactiva led 2
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2200      	movs	r2, #0
 800074a:	711a      	strb	r2, [r3, #4]
		this->threeSignal	= 0;			//	Desactiva led 3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2200      	movs	r2, #0
 8000750:	715a      	strb	r2, [r3, #5]
		this->fourSignal	= 1;			//	Activa led 4
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	2201      	movs	r2, #1
 8000756:	719a      	strb	r2, [r3, #6]
		this->counter		= 1;			//	Cambia a contador en 1
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	2201      	movs	r2, #1
 800075c:	709a      	strb	r2, [r3, #2]
		break;
 800075e:	e003      	b.n	8000768 <_ZN15displayPhysical9setNumberEh+0xcc>

	default:
		this->counter	= 1;
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2201      	movs	r2, #1
 8000764:	709a      	strb	r2, [r3, #2]
		break;
 8000766:	bf00      	nop
	}

	if ( this->flagEnable ){		//	Si el display esta habilitado
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	f000 810d 	beq.w	800098c <_ZN15displayPhysical9setNumberEh+0x2f0>

		switch( number ){			//	Segun el numero que ingresa
 8000772:	78fb      	ldrb	r3, [r7, #3]
 8000774:	2b09      	cmp	r3, #9
 8000776:	f200 80f3 	bhi.w	8000960 <_ZN15displayPhysical9setNumberEh+0x2c4>
 800077a:	a201      	add	r2, pc, #4	@ (adr r2, 8000780 <_ZN15displayPhysical9setNumberEh+0xe4>)
 800077c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000780:	080007a9 	.word	0x080007a9
 8000784:	080007d5 	.word	0x080007d5
 8000788:	08000801 	.word	0x08000801
 800078c:	0800082d 	.word	0x0800082d
 8000790:	08000859 	.word	0x08000859
 8000794:	08000885 	.word	0x08000885
 8000798:	080008b1 	.word	0x080008b1
 800079c:	080008dd 	.word	0x080008dd
 80007a0:	08000909 	.word	0x08000909
 80007a4:	08000935 	.word	0x08000935

		case 0:						//	Caso 0: asigna pines para marcar 0
			this->aSignal	= 1;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2201      	movs	r2, #1
 80007ac:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 1;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2201      	movs	r2, #1
 80007b2:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 1;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2201      	movs	r2, #1
 80007b8:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 1;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2201      	movs	r2, #1
 80007be:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 1;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	2201      	movs	r2, #1
 80007c4:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 1;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	2201      	movs	r2, #1
 80007ca:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 0;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	2200      	movs	r2, #0
 80007d0:	735a      	strb	r2, [r3, #13]
			break;
 80007d2:	e0f7      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		case 1:						//	Caso 1: asigna pines para marcar 1
			this->aSignal	= 0;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2200      	movs	r2, #0
 80007d8:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 1;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2201      	movs	r2, #1
 80007de:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 1;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2201      	movs	r2, #1
 80007e4:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 0;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2200      	movs	r2, #0
 80007ea:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 0;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2200      	movs	r2, #0
 80007f0:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 0;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2200      	movs	r2, #0
 80007f6:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 0;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2200      	movs	r2, #0
 80007fc:	735a      	strb	r2, [r3, #13]
			break;
 80007fe:	e0e1      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		case 2:						//	Caso 2: asigna pines para marcar 2
			this->aSignal	= 1;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2201      	movs	r2, #1
 8000804:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 1;
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2201      	movs	r2, #1
 800080a:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 0;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2200      	movs	r2, #0
 8000810:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 1;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	2201      	movs	r2, #1
 8000816:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 1;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2201      	movs	r2, #1
 800081c:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 0;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2200      	movs	r2, #0
 8000822:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 1;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2201      	movs	r2, #1
 8000828:	735a      	strb	r2, [r3, #13]
			break;
 800082a:	e0cb      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		case 3:						//	Caso 3: asigna pines para marcar 3
			this->aSignal	= 1;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2201      	movs	r2, #1
 8000830:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 1;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2201      	movs	r2, #1
 8000836:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 1;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2201      	movs	r2, #1
 800083c:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 1;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2201      	movs	r2, #1
 8000842:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 0;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2200      	movs	r2, #0
 8000848:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 0;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	2200      	movs	r2, #0
 800084e:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 1;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2201      	movs	r2, #1
 8000854:	735a      	strb	r2, [r3, #13]
			break;
 8000856:	e0b5      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		case 4:						//	Caso 4: asigna pines para marcar 4
			this->aSignal	= 0;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2200      	movs	r2, #0
 800085c:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 1;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2201      	movs	r2, #1
 8000862:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 1;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2201      	movs	r2, #1
 8000868:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 0;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2200      	movs	r2, #0
 800086e:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 0;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2200      	movs	r2, #0
 8000874:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 1;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2201      	movs	r2, #1
 800087a:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 1;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2201      	movs	r2, #1
 8000880:	735a      	strb	r2, [r3, #13]
			break;
 8000882:	e09f      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		case 5:						//	Caso 5: asigna pines para marcar 5
			this->aSignal	= 1;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2201      	movs	r2, #1
 8000888:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 0;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	2200      	movs	r2, #0
 800088e:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 1;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2201      	movs	r2, #1
 8000894:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 1;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	2201      	movs	r2, #1
 800089a:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 0;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2200      	movs	r2, #0
 80008a0:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 1;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2201      	movs	r2, #1
 80008a6:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 1;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2201      	movs	r2, #1
 80008ac:	735a      	strb	r2, [r3, #13]
			break;
 80008ae:	e089      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		case 6:						//	Caso 6: asigna pines para marcar 6
			this->aSignal	= 1;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2201      	movs	r2, #1
 80008b4:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 0;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	2200      	movs	r2, #0
 80008ba:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 1;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2201      	movs	r2, #1
 80008c0:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 1;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2201      	movs	r2, #1
 80008c6:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 1;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2201      	movs	r2, #1
 80008cc:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 1;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2201      	movs	r2, #1
 80008d2:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 1;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2201      	movs	r2, #1
 80008d8:	735a      	strb	r2, [r3, #13]
			break;
 80008da:	e073      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		case 7:						//	Caso 7: asigna pines para marcar 7
			this->aSignal	= 1;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2201      	movs	r2, #1
 80008e0:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 1;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2201      	movs	r2, #1
 80008e6:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 1;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2201      	movs	r2, #1
 80008ec:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 0;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2200      	movs	r2, #0
 80008f2:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 0;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2200      	movs	r2, #0
 80008f8:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 0;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2200      	movs	r2, #0
 80008fe:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 0;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2200      	movs	r2, #0
 8000904:	735a      	strb	r2, [r3, #13]
			break;
 8000906:	e05d      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		case 8:						//	Caso 8: asigna pines para marcar 8
			this->aSignal	= 1;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2201      	movs	r2, #1
 800090c:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 1;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2201      	movs	r2, #1
 8000912:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 1;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2201      	movs	r2, #1
 8000918:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 1;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2201      	movs	r2, #1
 800091e:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 1;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2201      	movs	r2, #1
 8000924:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 1;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	2201      	movs	r2, #1
 800092a:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 1;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	2201      	movs	r2, #1
 8000930:	735a      	strb	r2, [r3, #13]
			break;
 8000932:	e047      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		case 9:						//	Caso 9: asigna pines para marcar 9
			this->aSignal	= 1;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2201      	movs	r2, #1
 8000938:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 1;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2201      	movs	r2, #1
 800093e:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 1;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2201      	movs	r2, #1
 8000944:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 1;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2201      	movs	r2, #1
 800094a:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 0;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2200      	movs	r2, #0
 8000950:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 1;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2201      	movs	r2, #1
 8000956:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 1;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2201      	movs	r2, #1
 800095c:	735a      	strb	r2, [r3, #13]
			break;
 800095e:	e031      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>

		default:
			this->aSignal	= 0;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	2200      	movs	r2, #0
 8000964:	71da      	strb	r2, [r3, #7]
			this->bSignal	= 0;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2200      	movs	r2, #0
 800096a:	721a      	strb	r2, [r3, #8]
			this->cSignal	= 0;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2200      	movs	r2, #0
 8000970:	725a      	strb	r2, [r3, #9]
			this->dSignal	= 0;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	2200      	movs	r2, #0
 8000976:	729a      	strb	r2, [r3, #10]
			this->eSignal	= 0;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	2200      	movs	r2, #0
 800097c:	72da      	strb	r2, [r3, #11]
			this->fSignal	= 0;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2200      	movs	r2, #0
 8000982:	731a      	strb	r2, [r3, #12]
			this->gSignal	= 0;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2200      	movs	r2, #0
 8000988:	735a      	strb	r2, [r3, #13]
			break;
 800098a:	e01b      	b.n	80009c4 <_ZN15displayPhysical9setNumberEh+0x328>
		}
	}
	else{						// Si esta deshabiliado no marca display
		this->aSignal	= 0;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2200      	movs	r2, #0
 8000990:	71da      	strb	r2, [r3, #7]
		this->bSignal	= 0;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	2200      	movs	r2, #0
 8000996:	721a      	strb	r2, [r3, #8]
		this->cSignal	= 0;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2200      	movs	r2, #0
 800099c:	725a      	strb	r2, [r3, #9]
		this->dSignal	= 0;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	2200      	movs	r2, #0
 80009a2:	729a      	strb	r2, [r3, #10]
		this->eSignal	= 0;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	2200      	movs	r2, #0
 80009a8:	72da      	strb	r2, [r3, #11]
		this->fSignal	= 0;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2200      	movs	r2, #0
 80009ae:	731a      	strb	r2, [r3, #12]
		this->gSignal	= 0;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2200      	movs	r2, #0
 80009b4:	735a      	strb	r2, [r3, #13]
		this->dpSignal	= 0;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2200      	movs	r2, #0
 80009ba:	739a      	strb	r2, [r3, #14]
		this->counter	= 0;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2200      	movs	r2, #0
 80009c0:	709a      	strb	r2, [r3, #2]
	}
}
 80009c2:	bf00      	nop
 80009c4:	bf00      	nop
 80009c6:	370c      	adds	r7, #12
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <_ZN15displayPhysical11firstNumberEv>:

//////////////////
// FIRST NUMBER //
//////////////////

bool displayPhysical::firstNumber(){
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
	return this->oneSignal;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	78db      	ldrb	r3, [r3, #3]
}
 80009dc:	4618      	mov	r0, r3
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr

080009e8 <_ZN15displayPhysical12secondNumberEv>:

///////////////////
// SECOND NUMBER //
///////////////////

bool displayPhysical::secondNumber(){
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
	return this->twoSignal;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	791b      	ldrb	r3, [r3, #4]
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr

08000a00 <_ZN15displayPhysical11thirdNumberEv>:

//////////////////
// THIRD NUMBER //
//////////////////

bool displayPhysical::thirdNumber(){
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
	return this->threeSignal;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	795b      	ldrb	r3, [r3, #5]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <_ZN15displayPhysical12fourthNumberEv>:

///////////////////
// FOURTH NUMBER //
///////////////////

bool displayPhysical::fourthNumber(){
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
	return this->fourSignal;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	799b      	ldrb	r3, [r3, #6]
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr

08000a30 <_ZN15displayPhysical4aLedEv>:

///////////
// A LED //
///////////

bool displayPhysical::aLed(){
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
	return this->aSignal;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	79db      	ldrb	r3, [r3, #7]
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <_ZN15displayPhysical4bLedEv>:

///////////
// B LED //
///////////

bool displayPhysical::bLed(){
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
	return this->bSignal;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	7a1b      	ldrb	r3, [r3, #8]
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <_ZN15displayPhysical4cLedEv>:

///////////
// C LED //
///////////

bool displayPhysical::cLed(){
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	return this->cSignal;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	7a5b      	ldrb	r3, [r3, #9]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <_ZN15displayPhysical4dLedEv>:

///////////
// D LED //
///////////

bool displayPhysical::dLed(){
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	return this->dSignal;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	7a9b      	ldrb	r3, [r3, #10]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	370c      	adds	r7, #12
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr

08000a90 <_ZN15displayPhysical4eLedEv>:

///////////
// E LED //
///////////

bool displayPhysical::eLed(){
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	return this->eSignal;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	7adb      	ldrb	r3, [r3, #11]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <_ZN15displayPhysical4fLedEv>:

///////////
// F LED //
///////////

bool displayPhysical::fLed(){
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	return this->fSignal;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	7b1b      	ldrb	r3, [r3, #12]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	370c      	adds	r7, #12
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <_ZN15displayPhysical4gLedEv>:

///////////
// G LED //
///////////

bool displayPhysical::gLed(){
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
	return this->gSignal;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	7b5b      	ldrb	r3, [r3, #13]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	370c      	adds	r7, #12
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr

08000ad8 <_ZN15displayPhysical5dpLedEv>:

////////////
// DP LED //
////////////

bool displayPhysical::dpLed(){
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
	return this->dpSignal;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	7b9b      	ldrb	r3, [r3, #14]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <_Z12bytestowritett>:
/*****************************************************************************************************************************************/
uint8_t bytes_temp[4];

// function to determine the remaining bytes
uint16_t bytestowrite (uint16_t size, uint16_t offset)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	460a      	mov	r2, r1
 8000afa:	80fb      	strh	r3, [r7, #6]
 8000afc:	4613      	mov	r3, r2
 8000afe:	80bb      	strh	r3, [r7, #4]
	if ((size+offset)<PAGE_SIZE) return size;
 8000b00:	88fa      	ldrh	r2, [r7, #6]
 8000b02:	88bb      	ldrh	r3, [r7, #4]
 8000b04:	4413      	add	r3, r2
 8000b06:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b08:	dc01      	bgt.n	8000b0e <_Z12bytestowritett+0x1e>
 8000b0a:	88fb      	ldrh	r3, [r7, #6]
 8000b0c:	e003      	b.n	8000b16 <_Z12bytestowritett+0x26>
	else return PAGE_SIZE-offset;
 8000b0e:	88bb      	ldrh	r3, [r7, #4]
 8000b10:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000b14:	b29b      	uxth	r3, r3
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
	...

08000b24 <_Z11EEPROM_ReadttPht>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Read (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b08e      	sub	sp, #56	@ 0x38
 8000b28:	af04      	add	r7, sp, #16
 8000b2a:	60ba      	str	r2, [r7, #8]
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4603      	mov	r3, r0
 8000b30:	81fb      	strh	r3, [r7, #14]
 8000b32:	460b      	mov	r3, r1
 8000b34:	81bb      	strh	r3, [r7, #12]
 8000b36:	4613      	mov	r3, r2
 8000b38:	80fb      	strh	r3, [r7, #6]
	int paddrposition = log(PAGE_SIZE)/log(2);
 8000b3a:	2306      	movs	r3, #6
 8000b3c:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 8000b3e:	89fb      	ldrh	r3, [r7, #14]
 8000b40:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 8000b42:	88fa      	ldrh	r2, [r7, #6]
 8000b44:	89bb      	ldrh	r3, [r7, #12]
 8000b46:	4413      	add	r3, r2
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	da00      	bge.n	8000b4e <_Z11EEPROM_ReadttPht+0x2a>
 8000b4c:	333f      	adds	r3, #63	@ 0x3f
 8000b4e:	119b      	asrs	r3, r3, #6
 8000b50:	b29a      	uxth	r2, r3
 8000b52:	89fb      	ldrh	r3, [r7, #14]
 8000b54:	4413      	add	r3, r2
 8000b56:	837b      	strh	r3, [r7, #26]

	uint16_t numofpages = (endPage-startPage) + 1;
 8000b58:	8b7a      	ldrh	r2, [r7, #26]
 8000b5a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	b29b      	uxth	r3, r3
 8000b60:	3301      	adds	r3, #1
 8000b62:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	84bb      	strh	r3, [r7, #36]	@ 0x24

	for (int i=0; i<numofpages; i++)
 8000b68:	2300      	movs	r3, #0
 8000b6a:	623b      	str	r3, [r7, #32]
 8000b6c:	e031      	b.n	8000bd2 <_Z11EEPROM_ReadttPht+0xae>
	{
		uint16_t MemAddress = startPage<<paddrposition | offset;
 8000b6e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000b70:	69fb      	ldr	r3, [r7, #28]
 8000b72:	fa02 f303 	lsl.w	r3, r2, r3
 8000b76:	b21a      	sxth	r2, r3
 8000b78:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	b21b      	sxth	r3, r3
 8000b80:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);
 8000b82:	89ba      	ldrh	r2, [r7, #12]
 8000b84:	88fb      	ldrh	r3, [r7, #6]
 8000b86:	4611      	mov	r1, r2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff ffb1 	bl	8000af0 <_Z12bytestowritett>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	82bb      	strh	r3, [r7, #20]
		HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);
 8000b92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000b94:	68ba      	ldr	r2, [r7, #8]
 8000b96:	4413      	add	r3, r2
 8000b98:	8af9      	ldrh	r1, [r7, #22]
 8000b9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b9e:	9202      	str	r2, [sp, #8]
 8000ba0:	8aba      	ldrh	r2, [r7, #20]
 8000ba2:	9201      	str	r2, [sp, #4]
 8000ba4:	9300      	str	r3, [sp, #0]
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	460a      	mov	r2, r1
 8000baa:	21a0      	movs	r1, #160	@ 0xa0
 8000bac:	480d      	ldr	r0, [pc, #52]	@ (8000be4 <_Z11EEPROM_ReadttPht+0xc0>)
 8000bae:	f007 feef 	bl	8008990 <HAL_I2C_Mem_Read>
		startPage += 1;
 8000bb2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	84fb      	strh	r3, [r7, #38]	@ 0x26
		offset=0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;
 8000bbc:	88fa      	ldrh	r2, [r7, #6]
 8000bbe:	8abb      	ldrh	r3, [r7, #20]
 8000bc0:	1ad3      	subs	r3, r2, r3
 8000bc2:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;
 8000bc4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000bc6:	8abb      	ldrh	r3, [r7, #20]
 8000bc8:	4413      	add	r3, r2
 8000bca:	84bb      	strh	r3, [r7, #36]	@ 0x24
	for (int i=0; i<numofpages; i++)
 8000bcc:	6a3b      	ldr	r3, [r7, #32]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	623b      	str	r3, [r7, #32]
 8000bd2:	8b3b      	ldrh	r3, [r7, #24]
 8000bd4:	6a3a      	ldr	r2, [r7, #32]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	dbc9      	blt.n	8000b6e <_Z11EEPROM_ReadttPht+0x4a>
	}
}
 8000bda:	bf00      	nop
 8000bdc:	bf00      	nop
 8000bde:	3728      	adds	r7, #40	@ 0x28
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	200006cc 	.word	0x200006cc

08000be8 <_Z3appv>:

/////////
// APP //
/////////

void app(){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
	appContent();
 8000bec:	f000 f804 	bl	8000bf8 <_Z10appContentv>
	appLora();
 8000bf0:	f000 fb4c 	bl	800128c <_Z7appLorav>
}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <_Z10appContentv>:
 * 			- Calcular valores a enviar
 * 			- Agregar comandos a Fifo
 * 			- Esperar relojes de TCP
 */

void appContent(){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0

	switch ( stateContent ){
 8000bfc:	4b73      	ldr	r3, [pc, #460]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b06      	cmp	r3, #6
 8000c02:	f200 831f 	bhi.w	8001244 <_Z10appContentv+0x64c>
 8000c06:	a201      	add	r2, pc, #4	@ (adr r2, 8000c0c <_Z10appContentv+0x14>)
 8000c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c0c:	08000c29 	.word	0x08000c29
 8000c10:	08000c45 	.word	0x08000c45
 8000c14:	08000cc9 	.word	0x08000cc9
 8000c18:	08000e15 	.word	0x08000e15
 8000c1c:	0800101d 	.word	0x0800101d
 8000c20:	080011b3 	.word	0x080011b3
 8000c24:	08001213 	.word	0x08001213
	//////////////////////////
	// S0 - WAIT FOR ENABLE //
	//////////////////////////

	case 0:
		if ( loraDecision.enable() ){	// Si el chip esta habilitado
 8000c28:	4869      	ldr	r0, [pc, #420]	@ (8000dd0 <_Z10appContentv+0x1d8>)
 8000c2a:	f003 fc63 	bl	80044f4 <_ZN12loraDecision6enableEv>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d003      	beq.n	8000c3c <_Z10appContentv+0x44>
			stateContent	= 1;		// Pasa a S1
 8000c34:	4b65      	ldr	r3, [pc, #404]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateContent	= 0;		// Espera en S0
		}
		break;
 8000c3a:	e307      	b.n	800124c <_Z10appContentv+0x654>
			stateContent	= 0;		// Espera en S0
 8000c3c:	4b63      	ldr	r3, [pc, #396]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	701a      	strb	r2, [r3, #0]
		break;
 8000c42:	e303      	b.n	800124c <_Z10appContentv+0x654>
	////////////////////////
	// S1 - WAIT FOR FLAG //
	////////////////////////

	case 1:
		bussyRN2903	= 0;
 8000c44:	4b63      	ldr	r3, [pc, #396]	@ (8000dd4 <_Z10appContentv+0x1dc>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	701a      	strb	r2, [r3, #0]

		if ( !loraDecision.enable() ){			// Si no está habilitado
 8000c4a:	4861      	ldr	r0, [pc, #388]	@ (8000dd0 <_Z10appContentv+0x1d8>)
 8000c4c:	f003 fc52 	bl	80044f4 <_ZN12loraDecision6enableEv>
 8000c50:	4603      	mov	r3, r0
 8000c52:	f083 0301 	eor.w	r3, r3, #1
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d003      	beq.n	8000c64 <_Z10appContentv+0x6c>
			stateContent	= 0;				// Vuelve a S0
 8000c5c:	4b5b      	ldr	r3, [pc, #364]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	701a      	strb	r2, [r3, #0]
			stateContent	= 4;				// Pasa a S4
		}
		else{									// Si no pasa nada
			stateContent	= 1;				// Espera en S1
		}
		break;
 8000c62:	e2f3      	b.n	800124c <_Z10appContentv+0x654>
		else if ( fifoContent.available() ){	// Si hay
 8000c64:	485c      	ldr	r0, [pc, #368]	@ (8000dd8 <_Z10appContentv+0x1e0>)
 8000c66:	f000 fdfb 	bl	8001860 <_ZN12fifoCommands9availableEv>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d003      	beq.n	8000c78 <_Z10appContentv+0x80>
			stateContent	= 5;				//
 8000c70:	4b56      	ldr	r3, [pc, #344]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000c72:	2205      	movs	r2, #5
 8000c74:	701a      	strb	r2, [r3, #0]
		break;
 8000c76:	e2e9      	b.n	800124c <_Z10appContentv+0x654>
		else if ( flagSetData ){				// Si se guardó datos de GPS
 8000c78:	4b58      	ldr	r3, [pc, #352]	@ (8000ddc <_Z10appContentv+0x1e4>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d009      	beq.n	8000c94 <_Z10appContentv+0x9c>
			count_1_data++;
 8000c80:	4b57      	ldr	r3, [pc, #348]	@ (8000de0 <_Z10appContentv+0x1e8>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	3301      	adds	r3, #1
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	4b55      	ldr	r3, [pc, #340]	@ (8000de0 <_Z10appContentv+0x1e8>)
 8000c8a:	701a      	strb	r2, [r3, #0]
			stateContent	= 2;				// Pasa a S3
 8000c8c:	4b4f      	ldr	r3, [pc, #316]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000c8e:	2202      	movs	r2, #2
 8000c90:	701a      	strb	r2, [r3, #0]
		break;
 8000c92:	e2db      	b.n	800124c <_Z10appContentv+0x654>
		else if ( flagGpsSaved ){				// Si pide guardar datos
 8000c94:	4b53      	ldr	r3, [pc, #332]	@ (8000de4 <_Z10appContentv+0x1ec>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d009      	beq.n	8000cb0 <_Z10appContentv+0xb8>
			count_0_gps++;
 8000c9c:	4b52      	ldr	r3, [pc, #328]	@ (8000de8 <_Z10appContentv+0x1f0>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	4b50      	ldr	r3, [pc, #320]	@ (8000de8 <_Z10appContentv+0x1f0>)
 8000ca6:	701a      	strb	r2, [r3, #0]
			stateContent	= 3;				// Pasa a S2
 8000ca8:	4b48      	ldr	r3, [pc, #288]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000caa:	2203      	movs	r2, #3
 8000cac:	701a      	strb	r2, [r3, #0]
		break;
 8000cae:	e2cd      	b.n	800124c <_Z10appContentv+0x654>
		else if ( flagSetSys ){					// Si se guardan datos de sistema
 8000cb0:	4b4e      	ldr	r3, [pc, #312]	@ (8000dec <_Z10appContentv+0x1f4>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d003      	beq.n	8000cc0 <_Z10appContentv+0xc8>
			stateContent	= 4;				// Pasa a S4
 8000cb8:	4b44      	ldr	r3, [pc, #272]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000cba:	2204      	movs	r2, #4
 8000cbc:	701a      	strb	r2, [r3, #0]
		break;
 8000cbe:	e2c5      	b.n	800124c <_Z10appContentv+0x654>
			stateContent	= 1;				// Espera en S1
 8000cc0:	4b42      	ldr	r3, [pc, #264]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	701a      	strb	r2, [r3, #0]
		break;
 8000cc6:	e2c1      	b.n	800124c <_Z10appContentv+0x654>
	////////////////////////////
	// S2 - SAVE SENSORS DATA //
	////////////////////////////

	case 2:
		flagSetData	= 0;					// Reinicia indicador de enviar datos
 8000cc8:	4b44      	ldr	r3, [pc, #272]	@ (8000ddc <_Z10appContentv+0x1e4>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]

		tempApp		= tempApp/10;			// Reduce resolucion de temperatura
 8000cce:	4b48      	ldr	r3, [pc, #288]	@ (8000df0 <_Z10appContentv+0x1f8>)
 8000cd0:	881b      	ldrh	r3, [r3, #0]
 8000cd2:	4a48      	ldr	r2, [pc, #288]	@ (8000df4 <_Z10appContentv+0x1fc>)
 8000cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd8:	08db      	lsrs	r3, r3, #3
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	4b44      	ldr	r3, [pc, #272]	@ (8000df0 <_Z10appContentv+0x1f8>)
 8000cde:	801a      	strh	r2, [r3, #0]
		humApp		= humApp/10;			// Reduce resolucion de humedad
 8000ce0:	4b45      	ldr	r3, [pc, #276]	@ (8000df8 <_Z10appContentv+0x200>)
 8000ce2:	881b      	ldrh	r3, [r3, #0]
 8000ce4:	4a43      	ldr	r2, [pc, #268]	@ (8000df4 <_Z10appContentv+0x1fc>)
 8000ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8000cea:	08db      	lsrs	r3, r3, #3
 8000cec:	b29a      	uxth	r2, r3
 8000cee:	4b42      	ldr	r3, [pc, #264]	@ (8000df8 <_Z10appContentv+0x200>)
 8000cf0:	801a      	strh	r2, [r3, #0]

		content[0]	= '1';					// Indica que los datos van sobre puerto 1
 8000cf2:	4b42      	ldr	r3, [pc, #264]	@ (8000dfc <_Z10appContentv+0x204>)
 8000cf4:	2231      	movs	r2, #49	@ 0x31
 8000cf6:	701a      	strb	r2, [r3, #0]

		a1_HCL	= alphaA/16;
 8000cf8:	4b41      	ldr	r3, [pc, #260]	@ (8000e00 <_Z10appContentv+0x208>)
 8000cfa:	881b      	ldrh	r3, [r3, #0]
 8000cfc:	091b      	lsrs	r3, r3, #4
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	b2da      	uxtb	r2, r3
 8000d02:	4b40      	ldr	r3, [pc, #256]	@ (8000e04 <_Z10appContentv+0x20c>)
 8000d04:	701a      	strb	r2, [r3, #0]
		b1_HCL	= alphaB/16;
 8000d06:	4b40      	ldr	r3, [pc, #256]	@ (8000e08 <_Z10appContentv+0x210>)
 8000d08:	881b      	ldrh	r3, [r3, #0]
 8000d0a:	091b      	lsrs	r3, r3, #4
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	b2da      	uxtb	r2, r3
 8000d10:	4b3e      	ldr	r3, [pc, #248]	@ (8000e0c <_Z10appContentv+0x214>)
 8000d12:	701a      	strb	r2, [r3, #0]

		content[1]	= uint2hex_A(b1_HCL);	// Guarda primeros 4 bits de B1 HCL
 8000d14:	4b3d      	ldr	r3, [pc, #244]	@ (8000e0c <_Z10appContentv+0x214>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f000 fcab 	bl	8001674 <_Z10uint2hex_Ah>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	461a      	mov	r2, r3
 8000d22:	4b36      	ldr	r3, [pc, #216]	@ (8000dfc <_Z10appContentv+0x204>)
 8000d24:	705a      	strb	r2, [r3, #1]
		content[2]	= uint2hex_B(b1_HCL);	// Guarda segundos 4 bits de B1 HCL
 8000d26:	4b39      	ldr	r3, [pc, #228]	@ (8000e0c <_Z10appContentv+0x214>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 fd08 	bl	8001740 <_Z10uint2hex_Bh>
 8000d30:	4603      	mov	r3, r0
 8000d32:	461a      	mov	r2, r3
 8000d34:	4b31      	ldr	r3, [pc, #196]	@ (8000dfc <_Z10appContentv+0x204>)
 8000d36:	709a      	strb	r2, [r3, #2]

		content[3]	= uint2hex_A(a1_HCL);	// Guarda primeros 4 bits de A1 HCL
 8000d38:	4b32      	ldr	r3, [pc, #200]	@ (8000e04 <_Z10appContentv+0x20c>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 fc99 	bl	8001674 <_Z10uint2hex_Ah>
 8000d42:	4603      	mov	r3, r0
 8000d44:	461a      	mov	r2, r3
 8000d46:	4b2d      	ldr	r3, [pc, #180]	@ (8000dfc <_Z10appContentv+0x204>)
 8000d48:	70da      	strb	r2, [r3, #3]
		content[4] 	= uint2hex_B(a1_HCL);	// Guarda segundos 4 bits de A1 HCL
 8000d4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000e04 <_Z10appContentv+0x20c>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 fcf6 	bl	8001740 <_Z10uint2hex_Bh>
 8000d54:	4603      	mov	r3, r0
 8000d56:	461a      	mov	r2, r3
 8000d58:	4b28      	ldr	r3, [pc, #160]	@ (8000dfc <_Z10appContentv+0x204>)
 8000d5a:	711a      	strb	r2, [r3, #4]

		content[5]	= uint2hex_A(tempApp);	// Guarda primeros 4 bits de Temperatura
 8000d5c:	4b24      	ldr	r3, [pc, #144]	@ (8000df0 <_Z10appContentv+0x1f8>)
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	4618      	mov	r0, r3
 8000d64:	f000 fc86 	bl	8001674 <_Z10uint2hex_Ah>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	4b23      	ldr	r3, [pc, #140]	@ (8000dfc <_Z10appContentv+0x204>)
 8000d6e:	715a      	strb	r2, [r3, #5]
		content[6]  = uint2hex_B(tempApp);	// Guarda segundos 4 bits de Temperatura
 8000d70:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <_Z10appContentv+0x1f8>)
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 fce2 	bl	8001740 <_Z10uint2hex_Bh>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	461a      	mov	r2, r3
 8000d80:	4b1e      	ldr	r3, [pc, #120]	@ (8000dfc <_Z10appContentv+0x204>)
 8000d82:	719a      	strb	r2, [r3, #6]

		content[7] 	= uint2hex_A(humApp);	// Guarda primeros 4 bits de Humedad
 8000d84:	4b1c      	ldr	r3, [pc, #112]	@ (8000df8 <_Z10appContentv+0x200>)
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 fc72 	bl	8001674 <_Z10uint2hex_Ah>
 8000d90:	4603      	mov	r3, r0
 8000d92:	461a      	mov	r2, r3
 8000d94:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <_Z10appContentv+0x204>)
 8000d96:	71da      	strb	r2, [r3, #7]
		content[8]	= uint2hex_B(humApp);	// Guarda segundos 4 bits de Humedad
 8000d98:	4b17      	ldr	r3, [pc, #92]	@ (8000df8 <_Z10appContentv+0x200>)
 8000d9a:	881b      	ldrh	r3, [r3, #0]
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f000 fcce 	bl	8001740 <_Z10uint2hex_Bh>
 8000da4:	4603      	mov	r3, r0
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b14      	ldr	r3, [pc, #80]	@ (8000dfc <_Z10appContentv+0x204>)
 8000daa:	721a      	strb	r2, [r3, #8]

		qttyMsgData++;
 8000dac:	4b18      	ldr	r3, [pc, #96]	@ (8000e10 <_Z10appContentv+0x218>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	3301      	adds	r3, #1
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	4b16      	ldr	r3, [pc, #88]	@ (8000e10 <_Z10appContentv+0x218>)
 8000db6:	701a      	strb	r2, [r3, #0]

		fifoContent.add(content, sizeof(content));	// Envia paquete a la FIFO
 8000db8:	2209      	movs	r2, #9
 8000dba:	4910      	ldr	r1, [pc, #64]	@ (8000dfc <_Z10appContentv+0x204>)
 8000dbc:	4806      	ldr	r0, [pc, #24]	@ (8000dd8 <_Z10appContentv+0x1e0>)
 8000dbe:	f000 fd5c 	bl	800187a <_ZN12fifoCommands3addEPhh>
		stateContent 	= 5;						// Pasa a S5
 8000dc2:	4b02      	ldr	r3, [pc, #8]	@ (8000dcc <_Z10appContentv+0x1d4>)
 8000dc4:	2205      	movs	r2, #5
 8000dc6:	701a      	strb	r2, [r3, #0]
		break;
 8000dc8:	e240      	b.n	800124c <_Z10appContentv+0x654>
 8000dca:	bf00      	nop
 8000dcc:	200003c0 	.word	0x200003c0
 8000dd0:	20000b80 	.word	0x20000b80
 8000dd4:	200003c4 	.word	0x200003c4
 8000dd8:	200010a4 	.word	0x200010a4
 8000ddc:	20001160 	.word	0x20001160
 8000de0:	200003c2 	.word	0x200003c2
 8000de4:	2000114a 	.word	0x2000114a
 8000de8:	200003c1 	.word	0x200003c1
 8000dec:	2000116c 	.word	0x2000116c
 8000df0:	2000051a 	.word	0x2000051a
 8000df4:	cccccccd 	.word	0xcccccccd
 8000df8:	2000051c 	.word	0x2000051c
 8000dfc:	200003c8 	.word	0x200003c8
 8000e00:	2000043e 	.word	0x2000043e
 8000e04:	200003de 	.word	0x200003de
 8000e08:	20000440 	.word	0x20000440
 8000e0c:	200003dd 	.word	0x200003dd
 8000e10:	200003ea 	.word	0x200003ea
	////////////////////////
	// S3 - SAVE LAT/LONG //
	////////////////////////

	case 3:
		flagGpsSaved	= 0;						// Reinicia indicado de enviar GPS
 8000e14:	4b76      	ldr	r3, [pc, #472]	@ (8000ff0 <_Z10appContentv+0x3f8>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	701a      	strb	r2, [r3, #0]

		latitudSend		= latitud;					// Copia valor de latitud
 8000e1a:	4b76      	ldr	r3, [pc, #472]	@ (8000ff4 <_Z10appContentv+0x3fc>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a76      	ldr	r2, [pc, #472]	@ (8000ff8 <_Z10appContentv+0x400>)
 8000e20:	6013      	str	r3, [r2, #0]
		longitudSend	= longitud;					// Copia valor de longitud
 8000e22:	4b76      	ldr	r3, [pc, #472]	@ (8000ffc <_Z10appContentv+0x404>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a76      	ldr	r2, [pc, #472]	@ (8001000 <_Z10appContentv+0x408>)
 8000e28:	6013      	str	r3, [r2, #0]

		content[0]	= '2';							// Indica que latitud va en puerto 2
 8000e2a:	4b76      	ldr	r3, [pc, #472]	@ (8001004 <_Z10appContentv+0x40c>)
 8000e2c:	2232      	movs	r2, #50	@ 0x32
 8000e2e:	701a      	strb	r2, [r3, #0]

		content[1]	= uint2hex_A(ptrFloat_Lat[0]);	// Guarda primeros 4 bits de latitud - 1byte
 8000e30:	4b75      	ldr	r3, [pc, #468]	@ (8001008 <_Z10appContentv+0x410>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 fc1c 	bl	8001674 <_Z10uint2hex_Ah>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b70      	ldr	r3, [pc, #448]	@ (8001004 <_Z10appContentv+0x40c>)
 8000e42:	705a      	strb	r2, [r3, #1]
		content[2]	= uint2hex_B(ptrFloat_Lat[0]);	// Guarda segundos 4 bits de latitud - 1byte
 8000e44:	4b70      	ldr	r3, [pc, #448]	@ (8001008 <_Z10appContentv+0x410>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f000 fc78 	bl	8001740 <_Z10uint2hex_Bh>
 8000e50:	4603      	mov	r3, r0
 8000e52:	461a      	mov	r2, r3
 8000e54:	4b6b      	ldr	r3, [pc, #428]	@ (8001004 <_Z10appContentv+0x40c>)
 8000e56:	709a      	strb	r2, [r3, #2]

		content[3]	= uint2hex_A(ptrFloat_Lat[1]);	// Guarda terceros 4 bits de latitud - 2byte
 8000e58:	4b6b      	ldr	r3, [pc, #428]	@ (8001008 <_Z10appContentv+0x410>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f000 fc07 	bl	8001674 <_Z10uint2hex_Ah>
 8000e66:	4603      	mov	r3, r0
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4b66      	ldr	r3, [pc, #408]	@ (8001004 <_Z10appContentv+0x40c>)
 8000e6c:	70da      	strb	r2, [r3, #3]
		content[4] 	= uint2hex_B(ptrFloat_Lat[1]);	// Guarda cuartos 4 bits de latitud  - 2byte
 8000e6e:	4b66      	ldr	r3, [pc, #408]	@ (8001008 <_Z10appContentv+0x410>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	3301      	adds	r3, #1
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 fc62 	bl	8001740 <_Z10uint2hex_Bh>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	461a      	mov	r2, r3
 8000e80:	4b60      	ldr	r3, [pc, #384]	@ (8001004 <_Z10appContentv+0x40c>)
 8000e82:	711a      	strb	r2, [r3, #4]

		content[5]	= uint2hex_A(ptrFloat_Lat[2]);	// Guarda quintos 4 bits de latitud  - 3byte
 8000e84:	4b60      	ldr	r3, [pc, #384]	@ (8001008 <_Z10appContentv+0x410>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	3302      	adds	r3, #2
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fbf1 	bl	8001674 <_Z10uint2hex_Ah>
 8000e92:	4603      	mov	r3, r0
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b5b      	ldr	r3, [pc, #364]	@ (8001004 <_Z10appContentv+0x40c>)
 8000e98:	715a      	strb	r2, [r3, #5]
		content[6]  = uint2hex_B(ptrFloat_Lat[2]);	// Guarda sextos 4 bits de latitud   - 3byte
 8000e9a:	4b5b      	ldr	r3, [pc, #364]	@ (8001008 <_Z10appContentv+0x410>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	3302      	adds	r3, #2
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f000 fc4c 	bl	8001740 <_Z10uint2hex_Bh>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	461a      	mov	r2, r3
 8000eac:	4b55      	ldr	r3, [pc, #340]	@ (8001004 <_Z10appContentv+0x40c>)
 8000eae:	719a      	strb	r2, [r3, #6]

		content[7] 	= uint2hex_A(ptrFloat_Lat[3]);	// Guarda septimos 4 bits de latitud - 4byte
 8000eb0:	4b55      	ldr	r3, [pc, #340]	@ (8001008 <_Z10appContentv+0x410>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	3303      	adds	r3, #3
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f000 fbdb 	bl	8001674 <_Z10uint2hex_Ah>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b50      	ldr	r3, [pc, #320]	@ (8001004 <_Z10appContentv+0x40c>)
 8000ec4:	71da      	strb	r2, [r3, #7]
		content[8]	= uint2hex_B(ptrFloat_Lat[3]);	// Guarda octavos 4 bits de latitud  - 4byte
 8000ec6:	4b50      	ldr	r3, [pc, #320]	@ (8001008 <_Z10appContentv+0x410>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	3303      	adds	r3, #3
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 fc36 	bl	8001740 <_Z10uint2hex_Bh>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	4b4a      	ldr	r3, [pc, #296]	@ (8001004 <_Z10appContentv+0x40c>)
 8000eda:	721a      	strb	r2, [r3, #8]

		fifoContent.add(content, sizeof(content));	// Añade contenido de latitud a FIFO
 8000edc:	2209      	movs	r2, #9
 8000ede:	4949      	ldr	r1, [pc, #292]	@ (8001004 <_Z10appContentv+0x40c>)
 8000ee0:	484a      	ldr	r0, [pc, #296]	@ (800100c <_Z10appContentv+0x414>)
 8000ee2:	f000 fcca 	bl	800187a <_ZN12fifoCommands3addEPhh>
		fifoContent.add(content, sizeof(content));	// Repite contenido para enviar 2 veces
 8000ee6:	2209      	movs	r2, #9
 8000ee8:	4946      	ldr	r1, [pc, #280]	@ (8001004 <_Z10appContentv+0x40c>)
 8000eea:	4848      	ldr	r0, [pc, #288]	@ (800100c <_Z10appContentv+0x414>)
 8000eec:	f000 fcc5 	bl	800187a <_ZN12fifoCommands3addEPhh>

		content[0]	= '3';							// Indica que longitud va en puerto 3
 8000ef0:	4b44      	ldr	r3, [pc, #272]	@ (8001004 <_Z10appContentv+0x40c>)
 8000ef2:	2233      	movs	r2, #51	@ 0x33
 8000ef4:	701a      	strb	r2, [r3, #0]

		content[1]	= uint2hex_A(ptrFloat_Lon[3]);	// Guarda primeros 4 bits de longitud - 1byte
 8000ef6:	4b46      	ldr	r3, [pc, #280]	@ (8001010 <_Z10appContentv+0x418>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	3303      	adds	r3, #3
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 fbb8 	bl	8001674 <_Z10uint2hex_Ah>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b3e      	ldr	r3, [pc, #248]	@ (8001004 <_Z10appContentv+0x40c>)
 8000f0a:	705a      	strb	r2, [r3, #1]
		content[2]	= uint2hex_B(ptrFloat_Lon[3]);	// Guarda segundos 4 bits de longitud - 1byte
 8000f0c:	4b40      	ldr	r3, [pc, #256]	@ (8001010 <_Z10appContentv+0x418>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	3303      	adds	r3, #3
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f000 fc13 	bl	8001740 <_Z10uint2hex_Bh>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4b39      	ldr	r3, [pc, #228]	@ (8001004 <_Z10appContentv+0x40c>)
 8000f20:	709a      	strb	r2, [r3, #2]

		content[3]	= uint2hex_A(ptrFloat_Lon[2]);	// Guarda terceros 4 bits de longitud - 2byte
 8000f22:	4b3b      	ldr	r3, [pc, #236]	@ (8001010 <_Z10appContentv+0x418>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	3302      	adds	r3, #2
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 fba2 	bl	8001674 <_Z10uint2hex_Ah>
 8000f30:	4603      	mov	r3, r0
 8000f32:	461a      	mov	r2, r3
 8000f34:	4b33      	ldr	r3, [pc, #204]	@ (8001004 <_Z10appContentv+0x40c>)
 8000f36:	70da      	strb	r2, [r3, #3]
		content[4] 	= uint2hex_B(ptrFloat_Lon[2]);	// Guarda cuartos 4 bits de longitud  - 2byte
 8000f38:	4b35      	ldr	r3, [pc, #212]	@ (8001010 <_Z10appContentv+0x418>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	3302      	adds	r3, #2
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 fbfd 	bl	8001740 <_Z10uint2hex_Bh>
 8000f46:	4603      	mov	r3, r0
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001004 <_Z10appContentv+0x40c>)
 8000f4c:	711a      	strb	r2, [r3, #4]

		content[5]	= uint2hex_A(ptrFloat_Lon[1]);	// Guarda quintos 4 bits de longitud  - 3byte
 8000f4e:	4b30      	ldr	r3, [pc, #192]	@ (8001010 <_Z10appContentv+0x418>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	3301      	adds	r3, #1
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 fb8c 	bl	8001674 <_Z10uint2hex_Ah>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	461a      	mov	r2, r3
 8000f60:	4b28      	ldr	r3, [pc, #160]	@ (8001004 <_Z10appContentv+0x40c>)
 8000f62:	715a      	strb	r2, [r3, #5]
		content[6]  = uint2hex_B(ptrFloat_Lon[1]);	// Guarda sextos 4 bits de longitud   - 3byte
 8000f64:	4b2a      	ldr	r3, [pc, #168]	@ (8001010 <_Z10appContentv+0x418>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f000 fbe7 	bl	8001740 <_Z10uint2hex_Bh>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b23      	ldr	r3, [pc, #140]	@ (8001004 <_Z10appContentv+0x40c>)
 8000f78:	719a      	strb	r2, [r3, #6]

		content[7] 	= uint2hex_A(ptrFloat_Lon[0]);	// Guarda septimos 4 bits de longitud - 4byte
 8000f7a:	4b25      	ldr	r3, [pc, #148]	@ (8001010 <_Z10appContentv+0x418>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f000 fb77 	bl	8001674 <_Z10uint2hex_Ah>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <_Z10appContentv+0x40c>)
 8000f8c:	71da      	strb	r2, [r3, #7]
		content[8]	= uint2hex_B(ptrFloat_Lon[0]);	// Guarda octavos 4 bits de longitud  - 4byte
 8000f8e:	4b20      	ldr	r3, [pc, #128]	@ (8001010 <_Z10appContentv+0x418>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 fbd3 	bl	8001740 <_Z10uint2hex_Bh>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4b19      	ldr	r3, [pc, #100]	@ (8001004 <_Z10appContentv+0x40c>)
 8000fa0:	721a      	strb	r2, [r3, #8]

		fifoContent.add(content, sizeof(content));	// Añade contenido de longitud de la FIFO
 8000fa2:	2209      	movs	r2, #9
 8000fa4:	4917      	ldr	r1, [pc, #92]	@ (8001004 <_Z10appContentv+0x40c>)
 8000fa6:	4819      	ldr	r0, [pc, #100]	@ (800100c <_Z10appContentv+0x414>)
 8000fa8:	f000 fc67 	bl	800187a <_ZN12fifoCommands3addEPhh>
		fifoContent.add(content, sizeof(content));	// Repite contenido para enviar 2 veces
 8000fac:	2209      	movs	r2, #9
 8000fae:	4915      	ldr	r1, [pc, #84]	@ (8001004 <_Z10appContentv+0x40c>)
 8000fb0:	4816      	ldr	r0, [pc, #88]	@ (800100c <_Z10appContentv+0x414>)
 8000fb2:	f000 fc62 	bl	800187a <_ZN12fifoCommands3addEPhh>

		qttyMsgGps++;
 8000fb6:	4b17      	ldr	r3, [pc, #92]	@ (8001014 <_Z10appContentv+0x41c>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <_Z10appContentv+0x41c>)
 8000fc0:	701a      	strb	r2, [r3, #0]
		qttyMsgGps++;
 8000fc2:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <_Z10appContentv+0x41c>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <_Z10appContentv+0x41c>)
 8000fcc:	701a      	strb	r2, [r3, #0]
		qttyMsgGps++;
 8000fce:	4b11      	ldr	r3, [pc, #68]	@ (8001014 <_Z10appContentv+0x41c>)
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	b2da      	uxtb	r2, r3
 8000fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001014 <_Z10appContentv+0x41c>)
 8000fd8:	701a      	strb	r2, [r3, #0]
		qttyMsgGps++;
 8000fda:	4b0e      	ldr	r3, [pc, #56]	@ (8001014 <_Z10appContentv+0x41c>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <_Z10appContentv+0x41c>)
 8000fe4:	701a      	strb	r2, [r3, #0]

		stateContent	= 5;						// Pasa a S5
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <_Z10appContentv+0x420>)
 8000fe8:	2205      	movs	r2, #5
 8000fea:	701a      	strb	r2, [r3, #0]
		break;
 8000fec:	e12e      	b.n	800124c <_Z10appContentv+0x654>
 8000fee:	bf00      	nop
 8000ff0:	2000114a 	.word	0x2000114a
 8000ff4:	20000adc 	.word	0x20000adc
 8000ff8:	200003e0 	.word	0x200003e0
 8000ffc:	20000ae0 	.word	0x20000ae0
 8001000:	200003e4 	.word	0x200003e4
 8001004:	200003c8 	.word	0x200003c8
 8001008:	20000000 	.word	0x20000000
 800100c:	200010a4 	.word	0x200010a4
 8001010:	20000004 	.word	0x20000004
 8001014:	200003eb 	.word	0x200003eb
 8001018:	200003c0 	.word	0x200003c0
	////////////////////////
	// S4 - SAVE SYS DATA //
	////////////////////////

	case 4:
		warnings	= warningHardware[0]	+ warningHardware[1]*2;			// Multiplexa warning 0 y 1
 800101c:	4b8c      	ldr	r3, [pc, #560]	@ (8001250 <_Z10appContentv+0x658>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	4b8b      	ldr	r3, [pc, #556]	@ (8001250 <_Z10appContentv+0x658>)
 8001024:	785b      	ldrb	r3, [r3, #1]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	b2db      	uxtb	r3, r3
 800102a:	4413      	add	r3, r2
 800102c:	b2da      	uxtb	r2, r3
 800102e:	4b89      	ldr	r3, [pc, #548]	@ (8001254 <_Z10appContentv+0x65c>)
 8001030:	701a      	strb	r2, [r3, #0]
		warnings	+= warningHardware[2]*4	+ warningHardware[3]*8;			// Multiplexa warning 2 y 3
 8001032:	4b87      	ldr	r3, [pc, #540]	@ (8001250 <_Z10appContentv+0x658>)
 8001034:	789b      	ldrb	r3, [r3, #2]
 8001036:	461a      	mov	r2, r3
 8001038:	4b85      	ldr	r3, [pc, #532]	@ (8001250 <_Z10appContentv+0x658>)
 800103a:	78db      	ldrb	r3, [r3, #3]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	4413      	add	r3, r2
 8001040:	b2db      	uxtb	r3, r3
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	b2da      	uxtb	r2, r3
 8001046:	4b83      	ldr	r3, [pc, #524]	@ (8001254 <_Z10appContentv+0x65c>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b81      	ldr	r3, [pc, #516]	@ (8001254 <_Z10appContentv+0x65c>)
 8001050:	701a      	strb	r2, [r3, #0]
		warnings	+= warningHardware[4]*16	+ warningHardware[5]*32;	// Multiplexa warning 4 y 5
 8001052:	4b7f      	ldr	r3, [pc, #508]	@ (8001250 <_Z10appContentv+0x658>)
 8001054:	791b      	ldrb	r3, [r3, #4]
 8001056:	461a      	mov	r2, r3
 8001058:	4b7d      	ldr	r3, [pc, #500]	@ (8001250 <_Z10appContentv+0x658>)
 800105a:	795b      	ldrb	r3, [r3, #5]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	4413      	add	r3, r2
 8001060:	b2db      	uxtb	r3, r3
 8001062:	011b      	lsls	r3, r3, #4
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4b7b      	ldr	r3, [pc, #492]	@ (8001254 <_Z10appContentv+0x65c>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	4413      	add	r3, r2
 800106c:	b2da      	uxtb	r2, r3
 800106e:	4b79      	ldr	r3, [pc, #484]	@ (8001254 <_Z10appContentv+0x65c>)
 8001070:	701a      	strb	r2, [r3, #0]
		warnings	+= warningHardware[6]*64	+ warningHardware[7]*128;	// Multiplexa warning 6 y 7
 8001072:	4b77      	ldr	r3, [pc, #476]	@ (8001250 <_Z10appContentv+0x658>)
 8001074:	799b      	ldrb	r3, [r3, #6]
 8001076:	461a      	mov	r2, r3
 8001078:	4b75      	ldr	r3, [pc, #468]	@ (8001250 <_Z10appContentv+0x658>)
 800107a:	79db      	ldrb	r3, [r3, #7]
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	4413      	add	r3, r2
 8001080:	b2db      	uxtb	r3, r3
 8001082:	019b      	lsls	r3, r3, #6
 8001084:	b2da      	uxtb	r2, r3
 8001086:	4b73      	ldr	r3, [pc, #460]	@ (8001254 <_Z10appContentv+0x65c>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	4413      	add	r3, r2
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4b71      	ldr	r3, [pc, #452]	@ (8001254 <_Z10appContentv+0x65c>)
 8001090:	701a      	strb	r2, [r3, #0]

		errorHw	= errorHardware[0] 		+ errorHardware[1]*2;				// Multiplexa error 0 y 1
 8001092:	4b71      	ldr	r3, [pc, #452]	@ (8001258 <_Z10appContentv+0x660>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	461a      	mov	r2, r3
 8001098:	4b6f      	ldr	r3, [pc, #444]	@ (8001258 <_Z10appContentv+0x660>)
 800109a:	785b      	ldrb	r3, [r3, #1]
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	4413      	add	r3, r2
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	4b6d      	ldr	r3, [pc, #436]	@ (800125c <_Z10appContentv+0x664>)
 80010a6:	701a      	strb	r2, [r3, #0]
		errorHw	+= errorHardware[2]*4 	+ errorHardware[3]*8;				// Multiplexa error 2 y 3
 80010a8:	4b6b      	ldr	r3, [pc, #428]	@ (8001258 <_Z10appContentv+0x660>)
 80010aa:	789b      	ldrb	r3, [r3, #2]
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b6a      	ldr	r3, [pc, #424]	@ (8001258 <_Z10appContentv+0x660>)
 80010b0:	78db      	ldrb	r3, [r3, #3]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	4413      	add	r3, r2
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	4b67      	ldr	r3, [pc, #412]	@ (800125c <_Z10appContentv+0x664>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	4413      	add	r3, r2
 80010c2:	b2da      	uxtb	r2, r3
 80010c4:	4b65      	ldr	r3, [pc, #404]	@ (800125c <_Z10appContentv+0x664>)
 80010c6:	701a      	strb	r2, [r3, #0]
		errorHw	+= errorHardware[4]*16 	+ errorHardware[5]*32;				// Multiplexa error 4 y 5
 80010c8:	4b63      	ldr	r3, [pc, #396]	@ (8001258 <_Z10appContentv+0x660>)
 80010ca:	791b      	ldrb	r3, [r3, #4]
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b62      	ldr	r3, [pc, #392]	@ (8001258 <_Z10appContentv+0x660>)
 80010d0:	795b      	ldrb	r3, [r3, #5]
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	4413      	add	r3, r2
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	011b      	lsls	r3, r3, #4
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	4b5f      	ldr	r3, [pc, #380]	@ (800125c <_Z10appContentv+0x664>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4413      	add	r3, r2
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b5d      	ldr	r3, [pc, #372]	@ (800125c <_Z10appContentv+0x664>)
 80010e6:	701a      	strb	r2, [r3, #0]
		errorHw	+= errorHardware[6]*64;										// Multiplexa error 6
 80010e8:	4b5b      	ldr	r3, [pc, #364]	@ (8001258 <_Z10appContentv+0x660>)
 80010ea:	799b      	ldrb	r3, [r3, #6]
 80010ec:	019b      	lsls	r3, r3, #6
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b5a      	ldr	r3, [pc, #360]	@ (800125c <_Z10appContentv+0x664>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	4413      	add	r3, r2
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	4b58      	ldr	r3, [pc, #352]	@ (800125c <_Z10appContentv+0x664>)
 80010fa:	701a      	strb	r2, [r3, #0]

		content[0]	= '4';						// Indica que longitud va en puerto 3
 80010fc:	4b58      	ldr	r3, [pc, #352]	@ (8001260 <_Z10appContentv+0x668>)
 80010fe:	2234      	movs	r2, #52	@ 0x34
 8001100:	701a      	strb	r2, [r3, #0]

		content[1]	= uint2hex_A(warnings);		// Guarda primeros 4 bits de warnings
 8001102:	4b54      	ldr	r3, [pc, #336]	@ (8001254 <_Z10appContentv+0x65c>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	4618      	mov	r0, r3
 8001108:	f000 fab4 	bl	8001674 <_Z10uint2hex_Ah>
 800110c:	4603      	mov	r3, r0
 800110e:	461a      	mov	r2, r3
 8001110:	4b53      	ldr	r3, [pc, #332]	@ (8001260 <_Z10appContentv+0x668>)
 8001112:	705a      	strb	r2, [r3, #1]
		content[2]	= uint2hex_A(warnings);		// Guarda segundos 4 bits de warnings
 8001114:	4b4f      	ldr	r3, [pc, #316]	@ (8001254 <_Z10appContentv+0x65c>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f000 faab 	bl	8001674 <_Z10uint2hex_Ah>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	4b4f      	ldr	r3, [pc, #316]	@ (8001260 <_Z10appContentv+0x668>)
 8001124:	709a      	strb	r2, [r3, #2]

		content[3]	= uint2hex_A(errorHw);		// Guarda primeros 4 bits de errores
 8001126:	4b4d      	ldr	r3, [pc, #308]	@ (800125c <_Z10appContentv+0x664>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	4618      	mov	r0, r3
 800112c:	f000 faa2 	bl	8001674 <_Z10uint2hex_Ah>
 8001130:	4603      	mov	r3, r0
 8001132:	461a      	mov	r2, r3
 8001134:	4b4a      	ldr	r3, [pc, #296]	@ (8001260 <_Z10appContentv+0x668>)
 8001136:	70da      	strb	r2, [r3, #3]
		content[4]	= uint2hex_B(errorHw);		// Guarda segundos 4 bits de errores
 8001138:	4b48      	ldr	r3, [pc, #288]	@ (800125c <_Z10appContentv+0x664>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	4618      	mov	r0, r3
 800113e:	f000 faff 	bl	8001740 <_Z10uint2hex_Bh>
 8001142:	4603      	mov	r3, r0
 8001144:	461a      	mov	r2, r3
 8001146:	4b46      	ldr	r3, [pc, #280]	@ (8001260 <_Z10appContentv+0x668>)
 8001148:	711a      	strb	r2, [r3, #4]

		content[5]	= uint2hex_A(batScaled);	// Guarda primeros 4 bits de bateria escalada
 800114a:	4b46      	ldr	r3, [pc, #280]	@ (8001264 <_Z10appContentv+0x66c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	b2db      	uxtb	r3, r3
 8001150:	4618      	mov	r0, r3
 8001152:	f000 fa8f 	bl	8001674 <_Z10uint2hex_Ah>
 8001156:	4603      	mov	r3, r0
 8001158:	461a      	mov	r2, r3
 800115a:	4b41      	ldr	r3, [pc, #260]	@ (8001260 <_Z10appContentv+0x668>)
 800115c:	715a      	strb	r2, [r3, #5]
		content[6]	= uint2hex_A(batScaled);	// Guarda segundos 4 bits de bateria escalada
 800115e:	4b41      	ldr	r3, [pc, #260]	@ (8001264 <_Z10appContentv+0x66c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4618      	mov	r0, r3
 8001166:	f000 fa85 	bl	8001674 <_Z10uint2hex_Ah>
 800116a:	4603      	mov	r3, r0
 800116c:	461a      	mov	r2, r3
 800116e:	4b3c      	ldr	r3, [pc, #240]	@ (8001260 <_Z10appContentv+0x668>)
 8001170:	719a      	strb	r2, [r3, #6]

		content[7]	= uint2hex_A(0);			// Futuro uso
 8001172:	2000      	movs	r0, #0
 8001174:	f000 fa7e 	bl	8001674 <_Z10uint2hex_Ah>
 8001178:	4603      	mov	r3, r0
 800117a:	461a      	mov	r2, r3
 800117c:	4b38      	ldr	r3, [pc, #224]	@ (8001260 <_Z10appContentv+0x668>)
 800117e:	71da      	strb	r2, [r3, #7]
		content[8]	= uint2hex_A(0);			// Futuro iso
 8001180:	2000      	movs	r0, #0
 8001182:	f000 fa77 	bl	8001674 <_Z10uint2hex_Ah>
 8001186:	4603      	mov	r3, r0
 8001188:	461a      	mov	r2, r3
 800118a:	4b35      	ldr	r3, [pc, #212]	@ (8001260 <_Z10appContentv+0x668>)
 800118c:	721a      	strb	r2, [r3, #8]

		fifoContent.add(content, sizeof(content));	// Agrega contenido a la fifo
 800118e:	2209      	movs	r2, #9
 8001190:	4933      	ldr	r1, [pc, #204]	@ (8001260 <_Z10appContentv+0x668>)
 8001192:	4835      	ldr	r0, [pc, #212]	@ (8001268 <_Z10appContentv+0x670>)
 8001194:	f000 fb71 	bl	800187a <_ZN12fifoCommands3addEPhh>

		qttyMsgSys++;
 8001198:	4b34      	ldr	r3, [pc, #208]	@ (800126c <_Z10appContentv+0x674>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	3301      	adds	r3, #1
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	4b32      	ldr	r3, [pc, #200]	@ (800126c <_Z10appContentv+0x674>)
 80011a2:	701a      	strb	r2, [r3, #0]

		flagSetSys		= 0;						// Reinicia indicador de datos de sistema
 80011a4:	4b32      	ldr	r3, [pc, #200]	@ (8001270 <_Z10appContentv+0x678>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	701a      	strb	r2, [r3, #0]
		stateContent	= 5;						// Pasa a  S5
 80011aa:	4b32      	ldr	r3, [pc, #200]	@ (8001274 <_Z10appContentv+0x67c>)
 80011ac:	2205      	movs	r2, #5
 80011ae:	701a      	strb	r2, [r3, #0]
		break;
 80011b0:	e04c      	b.n	800124c <_Z10appContentv+0x654>
	///////////////////
	// S5 - SET DATA //
	///////////////////

	case 5:
		fifoContent.read(content2, sizeof(content2));	// Lee contenido disponible en FIFO
 80011b2:	2209      	movs	r2, #9
 80011b4:	4930      	ldr	r1, [pc, #192]	@ (8001278 <_Z10appContentv+0x680>)
 80011b6:	482c      	ldr	r0, [pc, #176]	@ (8001268 <_Z10appContentv+0x670>)
 80011b8:	f000 fba2 	bl	8001900 <_ZN12fifoCommands4readEPhh>

		macTxData_RN2903[13] = content2[0];			// Copia PUERTO
 80011bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001278 <_Z10appContentv+0x680>)
 80011be:	781a      	ldrb	r2, [r3, #0]
 80011c0:	4b2e      	ldr	r3, [pc, #184]	@ (800127c <_Z10appContentv+0x684>)
 80011c2:	735a      	strb	r2, [r3, #13]
		macTxData_RN2903[15] = content2[1];			// 0 Byte
 80011c4:	4b2c      	ldr	r3, [pc, #176]	@ (8001278 <_Z10appContentv+0x680>)
 80011c6:	785a      	ldrb	r2, [r3, #1]
 80011c8:	4b2c      	ldr	r3, [pc, #176]	@ (800127c <_Z10appContentv+0x684>)
 80011ca:	73da      	strb	r2, [r3, #15]
		macTxData_RN2903[16] = content2[2];			// 0 Byte
 80011cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001278 <_Z10appContentv+0x680>)
 80011ce:	789a      	ldrb	r2, [r3, #2]
 80011d0:	4b2a      	ldr	r3, [pc, #168]	@ (800127c <_Z10appContentv+0x684>)
 80011d2:	741a      	strb	r2, [r3, #16]
		macTxData_RN2903[17] = content2[3];			// 1 Byte
 80011d4:	4b28      	ldr	r3, [pc, #160]	@ (8001278 <_Z10appContentv+0x680>)
 80011d6:	78da      	ldrb	r2, [r3, #3]
 80011d8:	4b28      	ldr	r3, [pc, #160]	@ (800127c <_Z10appContentv+0x684>)
 80011da:	745a      	strb	r2, [r3, #17]
		macTxData_RN2903[18] = content2[4];			// 1 Byte
 80011dc:	4b26      	ldr	r3, [pc, #152]	@ (8001278 <_Z10appContentv+0x680>)
 80011de:	791a      	ldrb	r2, [r3, #4]
 80011e0:	4b26      	ldr	r3, [pc, #152]	@ (800127c <_Z10appContentv+0x684>)
 80011e2:	749a      	strb	r2, [r3, #18]
		macTxData_RN2903[19] = content2[5];			// 2 Byte
 80011e4:	4b24      	ldr	r3, [pc, #144]	@ (8001278 <_Z10appContentv+0x680>)
 80011e6:	795a      	ldrb	r2, [r3, #5]
 80011e8:	4b24      	ldr	r3, [pc, #144]	@ (800127c <_Z10appContentv+0x684>)
 80011ea:	74da      	strb	r2, [r3, #19]
		macTxData_RN2903[20] = content2[6];			// 2 Byte
 80011ec:	4b22      	ldr	r3, [pc, #136]	@ (8001278 <_Z10appContentv+0x680>)
 80011ee:	799a      	ldrb	r2, [r3, #6]
 80011f0:	4b22      	ldr	r3, [pc, #136]	@ (800127c <_Z10appContentv+0x684>)
 80011f2:	751a      	strb	r2, [r3, #20]
		macTxData_RN2903[21] = content2[7];			// 3 Byte
 80011f4:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <_Z10appContentv+0x680>)
 80011f6:	79da      	ldrb	r2, [r3, #7]
 80011f8:	4b20      	ldr	r3, [pc, #128]	@ (800127c <_Z10appContentv+0x684>)
 80011fa:	755a      	strb	r2, [r3, #21]
		macTxData_RN2903[22] = content2[8];			// 3 Byte
 80011fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001278 <_Z10appContentv+0x680>)
 80011fe:	7a1a      	ldrb	r2, [r3, #8]
 8001200:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <_Z10appContentv+0x684>)
 8001202:	759a      	strb	r2, [r3, #22]

		savedData		= 1;						// Indica que se guardaron los datos		stateContent	= 6;						// Pasa a S
 8001204:	4b1e      	ldr	r3, [pc, #120]	@ (8001280 <_Z10appContentv+0x688>)
 8001206:	2201      	movs	r2, #1
 8001208:	701a      	strb	r2, [r3, #0]
		stateContent	= 6;						// Pasa a S6
 800120a:	4b1a      	ldr	r3, [pc, #104]	@ (8001274 <_Z10appContentv+0x67c>)
 800120c:	2206      	movs	r2, #6
 800120e:	701a      	strb	r2, [r3, #0]
		break;
 8001210:	e01c      	b.n	800124c <_Z10appContentv+0x654>
	//////////////////////////
	// S6 - WAIT FOR ENABLE //
	//////////////////////////

	case 6:
		if ( !loraDecision.enable() ){	// Si no está habilitado
 8001212:	481c      	ldr	r0, [pc, #112]	@ (8001284 <_Z10appContentv+0x68c>)
 8001214:	f003 f96e 	bl	80044f4 <_ZN12loraDecision6enableEv>
 8001218:	4603      	mov	r3, r0
 800121a:	f083 0301 	eor.w	r3, r3, #1
 800121e:	b2db      	uxtb	r3, r3
 8001220:	2b00      	cmp	r3, #0
 8001222:	d003      	beq.n	800122c <_Z10appContentv+0x634>
			stateContent	= 0;		// Vuelve a S0
 8001224:	4b13      	ldr	r3, [pc, #76]	@ (8001274 <_Z10appContentv+0x67c>)
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
			stateContent	= 1;		// Vuelve a S1
		}
		else{							// Si no
			stateContent	= 6;		// Espera en S6
		}
		break;
 800122a:	e00f      	b.n	800124c <_Z10appContentv+0x654>
		else if (bussyRN2903){			// Si se habilita
 800122c:	4b16      	ldr	r3, [pc, #88]	@ (8001288 <_Z10appContentv+0x690>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d003      	beq.n	800123c <_Z10appContentv+0x644>
			stateContent	= 1;		// Vuelve a S1
 8001234:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <_Z10appContentv+0x67c>)
 8001236:	2201      	movs	r2, #1
 8001238:	701a      	strb	r2, [r3, #0]
		break;
 800123a:	e007      	b.n	800124c <_Z10appContentv+0x654>
			stateContent	= 6;		// Espera en S6
 800123c:	4b0d      	ldr	r3, [pc, #52]	@ (8001274 <_Z10appContentv+0x67c>)
 800123e:	2206      	movs	r2, #6
 8001240:	701a      	strb	r2, [r3, #0]
		break;
 8001242:	e003      	b.n	800124c <_Z10appContentv+0x654>

	default:
		stateContent	= 0;
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <_Z10appContentv+0x67c>)
 8001246:	2200      	movs	r2, #0
 8001248:	701a      	strb	r2, [r3, #0]
		break;
 800124a:	bf00      	nop
	}
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}
 8001250:	200004d0 	.word	0x200004d0
 8001254:	200003e9 	.word	0x200003e9
 8001258:	200004d8 	.word	0x200004d8
 800125c:	200003e8 	.word	0x200003e8
 8001260:	200003c8 	.word	0x200003c8
 8001264:	2000052c 	.word	0x2000052c
 8001268:	200010a4 	.word	0x200010a4
 800126c:	200003ec 	.word	0x200003ec
 8001270:	2000116c 	.word	0x2000116c
 8001274:	200003c0 	.word	0x200003c0
 8001278:	200003d4 	.word	0x200003d4
 800127c:	200002f0 	.word	0x200002f0
 8001280:	200003c3 	.word	0x200003c3
 8001284:	20000b80 	.word	0x20000b80
 8001288:	200003c4 	.word	0x200003c4

0800128c <_Z7appLorav>:
 * 	chSetRN2903:	Fija configuracion de canales del chip
 * 	loopRN2903:		Fija comandos de transmision en el chip
 *
 */

void appLora(){
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0

	switch ( stateLoraApp ){
 8001290:	4ba7      	ldr	r3, [pc, #668]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b0a      	cmp	r3, #10
 8001296:	f200 81d8 	bhi.w	800164a <_Z7appLorav+0x3be>
 800129a:	a201      	add	r2, pc, #4	@ (adr r2, 80012a0 <_Z7appLorav+0x14>)
 800129c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a0:	080012cd 	.word	0x080012cd
 80012a4:	080012f3 	.word	0x080012f3
 80012a8:	08001325 	.word	0x08001325
 80012ac:	08001385 	.word	0x08001385
 80012b0:	080013d9 	.word	0x080013d9
 80012b4:	08001435 	.word	0x08001435
 80012b8:	08001487 	.word	0x08001487
 80012bc:	080014a1 	.word	0x080014a1
 80012c0:	080014d3 	.word	0x080014d3
 80012c4:	08001575 	.word	0x08001575
 80012c8:	080015d1 	.word	0x080015d1
	//////////////////////////
	// S0 - WAIT FOR ENABLE //
	//////////////////////////

	case 0:
		if ( loraDecision.enable() ){						// Si el chip esta habilitado por SW
 80012cc:	4899      	ldr	r0, [pc, #612]	@ (8001534 <_Z7appLorav+0x2a8>)
 80012ce:	f003 f911 	bl	80044f4 <_ZN12loraDecision6enableEv>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d008      	beq.n	80012ea <_Z7appLorav+0x5e>
			loraCheck.setResponsePointer( rxCommand, 14);	//
 80012d8:	220e      	movs	r2, #14
 80012da:	4997      	ldr	r1, [pc, #604]	@ (8001538 <_Z7appLorav+0x2ac>)
 80012dc:	4897      	ldr	r0, [pc, #604]	@ (800153c <_Z7appLorav+0x2b0>)
 80012de:	f002 fee1 	bl	80040a4 <_ZN9loraCheck18setResponsePointerEPPhh>
			stateLoraApp	= 7;							// Pasa a S1
 80012e2:	4b93      	ldr	r3, [pc, #588]	@ (8001530 <_Z7appLorav+0x2a4>)
 80012e4:	2207      	movs	r2, #7
 80012e6:	701a      	strb	r2, [r3, #0]
		}
		else{												// Si no
			stateLoraApp	= 0;							// Espera en S0
		}
		break;
 80012e8:	e1b3      	b.n	8001652 <_Z7appLorav+0x3c6>
			stateLoraApp	= 0;							// Espera en S0
 80012ea:	4b91      	ldr	r3, [pc, #580]	@ (8001530 <_Z7appLorav+0x2a4>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
		break;
 80012f0:	e1af      	b.n	8001652 <_Z7appLorav+0x3c6>
	////////////////////////////
	// S1 - SET SETUP COMMAND //
	////////////////////////////

	case 1:
		loraDecision.reset();
 80012f2:	4890      	ldr	r0, [pc, #576]	@ (8001534 <_Z7appLorav+0x2a8>)
 80012f4:	f003 f8db 	bl	80044ae <_ZN12loraDecision5resetEv>
		txCommandPointer	= setupRN2903.command();		// Solicita comando
 80012f8:	4891      	ldr	r0, [pc, #580]	@ (8001540 <_Z7appLorav+0x2b4>)
 80012fa:	f002 fe26 	bl	8003f4a <_ZN10loraRutine7commandEv>
 80012fe:	4603      	mov	r3, r0
 8001300:	4a90      	ldr	r2, [pc, #576]	@ (8001544 <_Z7appLorav+0x2b8>)
 8001302:	6013      	str	r3, [r2, #0]
		loraSelect.setCommand( txCommandPointer->command,	// Inserta puntero al comando
 8001304:	4b8f      	ldr	r3, [pc, #572]	@ (8001544 <_Z7appLorav+0x2b8>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6859      	ldr	r1, [r3, #4]
 800130a:	4b8e      	ldr	r3, [pc, #568]	@ (8001544 <_Z7appLorav+0x2b8>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	781a      	ldrb	r2, [r3, #0]
 8001310:	4b8c      	ldr	r3, [pc, #560]	@ (8001544 <_Z7appLorav+0x2b8>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	7a1b      	ldrb	r3, [r3, #8]
 8001316:	488c      	ldr	r0, [pc, #560]	@ (8001548 <_Z7appLorav+0x2bc>)
 8001318:	f002 ffee 	bl	80042f8 <_ZN10loraSelect10setCommandEPhhh>
			txCommandPointer->size,							// Inserta tamañp del comando
			txCommandPointer->responseSize);				// Inserta tamaño de respuesta
		stateLoraApp	= 2;								// Pasa a S2
 800131c:	4b84      	ldr	r3, [pc, #528]	@ (8001530 <_Z7appLorav+0x2a4>)
 800131e:	2202      	movs	r2, #2
 8001320:	701a      	strb	r2, [r3, #0]
		break;
 8001322:	e196      	b.n	8001652 <_Z7appLorav+0x3c6>
	// S2 - WAIT FOR NEXT //
	////////////////////////

	case 2:

		if ( !loraDecision.enable() ){									// Si el chip esta habilitado
 8001324:	4883      	ldr	r0, [pc, #524]	@ (8001534 <_Z7appLorav+0x2a8>)
 8001326:	f003 f8e5 	bl	80044f4 <_ZN12loraDecision6enableEv>
 800132a:	4603      	mov	r3, r0
 800132c:	f083 0301 	eor.w	r3, r3, #1
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <_Z7appLorav+0xb2>
			stateLoraApp	= 6;										// Pasa a S6
 8001336:	4b7e      	ldr	r3, [pc, #504]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001338:	2206      	movs	r2, #6
 800133a:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 1;										// Vuelve a S1
		}
		else{															// Si no
			stateLoraApp	= 2;										// Se queda en S2
		}
		break;
 800133c:	e189      	b.n	8001652 <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() && setupRN2903.finish() ){		// Si llegó la respuesta correcta y es la ultima
 800133e:	487d      	ldr	r0, [pc, #500]	@ (8001534 <_Z7appLorav+0x2a8>)
 8001340:	f003 f8e4 	bl	800450c <_ZN12loraDecision7correctEv>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d007      	beq.n	800135a <_Z7appLorav+0xce>
 800134a:	487d      	ldr	r0, [pc, #500]	@ (8001540 <_Z7appLorav+0x2b4>)
 800134c:	f002 fe39 	bl	8003fc2 <_ZN10loraRutine6finishEv>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <_Z7appLorav+0xce>
 8001356:	2301      	movs	r3, #1
 8001358:	e000      	b.n	800135c <_Z7appLorav+0xd0>
 800135a:	2300      	movs	r3, #0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d003      	beq.n	8001368 <_Z7appLorav+0xdc>
			stateLoraApp	= 3;										// Pasa a  S3
 8001360:	4b73      	ldr	r3, [pc, #460]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001362:	2203      	movs	r2, #3
 8001364:	701a      	strb	r2, [r3, #0]
		break;
 8001366:	e174      	b.n	8001652 <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() ){								// Si solo es correctao
 8001368:	4872      	ldr	r0, [pc, #456]	@ (8001534 <_Z7appLorav+0x2a8>)
 800136a:	f003 f8cf 	bl	800450c <_ZN12loraDecision7correctEv>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d003      	beq.n	800137c <_Z7appLorav+0xf0>
			stateLoraApp	= 1;										// Vuelve a S1
 8001374:	4b6e      	ldr	r3, [pc, #440]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001376:	2201      	movs	r2, #1
 8001378:	701a      	strb	r2, [r3, #0]
		break;
 800137a:	e16a      	b.n	8001652 <_Z7appLorav+0x3c6>
			stateLoraApp	= 2;										// Se queda en S2
 800137c:	4b6c      	ldr	r3, [pc, #432]	@ (8001530 <_Z7appLorav+0x2a4>)
 800137e:	2202      	movs	r2, #2
 8001380:	701a      	strb	r2, [r3, #0]
		break;
 8001382:	e166      	b.n	8001652 <_Z7appLorav+0x3c6>
	// S3 - GET TX COMMAND //
	/////////////////////////

	case 3:

		if ( savedData ){										//
 8001384:	4b71      	ldr	r3, [pc, #452]	@ (800154c <_Z7appLorav+0x2c0>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d021      	beq.n	80013d0 <_Z7appLorav+0x144>
			qttyMessagesInputs2++;
 800138c:	4b70      	ldr	r3, [pc, #448]	@ (8001550 <_Z7appLorav+0x2c4>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	3301      	adds	r3, #1
 8001392:	b2da      	uxtb	r2, r3
 8001394:	4b6e      	ldr	r3, [pc, #440]	@ (8001550 <_Z7appLorav+0x2c4>)
 8001396:	701a      	strb	r2, [r3, #0]
			loraDecision.reset();								//
 8001398:	4866      	ldr	r0, [pc, #408]	@ (8001534 <_Z7appLorav+0x2a8>)
 800139a:	f003 f888 	bl	80044ae <_ZN12loraDecision5resetEv>
			loopRN2903.reset();									//
 800139e:	486d      	ldr	r0, [pc, #436]	@ (8001554 <_Z7appLorav+0x2c8>)
 80013a0:	f002 fdfd 	bl	8003f9e <_ZN10loraRutine5resetEv>
			txCommandPointer	= loopRN2903.command();			// Solicita comando
 80013a4:	486b      	ldr	r0, [pc, #428]	@ (8001554 <_Z7appLorav+0x2c8>)
 80013a6:	f002 fdd0 	bl	8003f4a <_ZN10loraRutine7commandEv>
 80013aa:	4603      	mov	r3, r0
 80013ac:	4a65      	ldr	r2, [pc, #404]	@ (8001544 <_Z7appLorav+0x2b8>)
 80013ae:	6013      	str	r3, [r2, #0]

			loraSelect.setCommand( txCommandPointer->command,	// Inserta puntero al comando
 80013b0:	4b64      	ldr	r3, [pc, #400]	@ (8001544 <_Z7appLorav+0x2b8>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6859      	ldr	r1, [r3, #4]
 80013b6:	4b63      	ldr	r3, [pc, #396]	@ (8001544 <_Z7appLorav+0x2b8>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	781a      	ldrb	r2, [r3, #0]
 80013bc:	4b61      	ldr	r3, [pc, #388]	@ (8001544 <_Z7appLorav+0x2b8>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	7a1b      	ldrb	r3, [r3, #8]
 80013c2:	4861      	ldr	r0, [pc, #388]	@ (8001548 <_Z7appLorav+0x2bc>)
 80013c4:	f002 ff98 	bl	80042f8 <_ZN10loraSelect10setCommandEPhhh>
				txCommandPointer->size,							// Inserta tamañp del comando
				txCommandPointer->responseSize);				// Inserta tamaño de respuesta
			stateLoraApp	= 4;								// Pasa a S4
 80013c8:	4b59      	ldr	r3, [pc, #356]	@ (8001530 <_Z7appLorav+0x2a4>)
 80013ca:	2204      	movs	r2, #4
 80013cc:	701a      	strb	r2, [r3, #0]
		}
		else{													// Si no
			stateLoraApp	= 3;								// Espera en S3
		}
		break;
 80013ce:	e140      	b.n	8001652 <_Z7appLorav+0x3c6>
			stateLoraApp	= 3;								// Espera en S3
 80013d0:	4b57      	ldr	r3, [pc, #348]	@ (8001530 <_Z7appLorav+0x2a4>)
 80013d2:	2203      	movs	r2, #3
 80013d4:	701a      	strb	r2, [r3, #0]
		break;
 80013d6:	e13c      	b.n	8001652 <_Z7appLorav+0x3c6>
	////////////////////////////
	// S4 - WAIT FOR RESPONSE //
	////////////////////////////

	case 4:
		if ( !loraDecision.enable() ){			// Si el chip esta habilitado
 80013d8:	4856      	ldr	r0, [pc, #344]	@ (8001534 <_Z7appLorav+0x2a8>)
 80013da:	f003 f88b 	bl	80044f4 <_ZN12loraDecision6enableEv>
 80013de:	4603      	mov	r3, r0
 80013e0:	f083 0301 	eor.w	r3, r3, #1
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d003      	beq.n	80013f2 <_Z7appLorav+0x166>
			stateLoraApp	= 6;				// Pasa a S6
 80013ea:	4b51      	ldr	r3, [pc, #324]	@ (8001530 <_Z7appLorav+0x2a4>)
 80013ec:	2206      	movs	r2, #6
 80013ee:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 1;
		}
		else{									// Si no
			stateLoraApp	= 4;				// Se queda en S4
		}
		break;
 80013f0:	e12f      	b.n	8001652 <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() ){		// Si es correcto
 80013f2:	4850      	ldr	r0, [pc, #320]	@ (8001534 <_Z7appLorav+0x2a8>)
 80013f4:	f003 f88a 	bl	800450c <_ZN12loraDecision7correctEv>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <_Z7appLorav+0x17a>
			stateLoraApp	= 5;				// Vuelve a S5
 80013fe:	4b4c      	ldr	r3, [pc, #304]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001400:	2205      	movs	r2, #5
 8001402:	701a      	strb	r2, [r3, #0]
		break;
 8001404:	e125      	b.n	8001652 <_Z7appLorav+0x3c6>
		else if ( loraDecision.burn()){
 8001406:	484b      	ldr	r0, [pc, #300]	@ (8001534 <_Z7appLorav+0x2a8>)
 8001408:	f003 f88c 	bl	8004524 <_ZN12loraDecision4burnEv>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d00c      	beq.n	800142c <_Z7appLorav+0x1a0>
			setupRN2903.reset();	// Reinicia rutina
 8001412:	484b      	ldr	r0, [pc, #300]	@ (8001540 <_Z7appLorav+0x2b4>)
 8001414:	f002 fdc3 	bl	8003f9e <_ZN10loraRutine5resetEv>
			chSetRN2903.reset();	// Reinicia rutina
 8001418:	484f      	ldr	r0, [pc, #316]	@ (8001558 <_Z7appLorav+0x2cc>)
 800141a:	f002 fdc0 	bl	8003f9e <_ZN10loraRutine5resetEv>
			loopRN2903.reset();		// Reinicia rutina
 800141e:	484d      	ldr	r0, [pc, #308]	@ (8001554 <_Z7appLorav+0x2c8>)
 8001420:	f002 fdbd 	bl	8003f9e <_ZN10loraRutine5resetEv>
			stateLoraApp	= 1;
 8001424:	4b42      	ldr	r3, [pc, #264]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001426:	2201      	movs	r2, #1
 8001428:	701a      	strb	r2, [r3, #0]
		break;
 800142a:	e112      	b.n	8001652 <_Z7appLorav+0x3c6>
			stateLoraApp	= 4;				// Se queda en S4
 800142c:	4b40      	ldr	r3, [pc, #256]	@ (8001530 <_Z7appLorav+0x2a4>)
 800142e:	2204      	movs	r2, #4
 8001430:	701a      	strb	r2, [r3, #0]
		break;
 8001432:	e10e      	b.n	8001652 <_Z7appLorav+0x3c6>
	////////////////////////////////
	// S5 - WAIT FOR NEXT MESSAGE //
	////////////////////////////////

	case 5:
		savedData = 0;								// Indica que se envia
 8001434:	4b45      	ldr	r3, [pc, #276]	@ (800154c <_Z7appLorav+0x2c0>)
 8001436:	2200      	movs	r2, #0
 8001438:	701a      	strb	r2, [r3, #0]
		countLoraApp++;								// Suma 1 al contador
 800143a:	4b48      	ldr	r3, [pc, #288]	@ (800155c <_Z7appLorav+0x2d0>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	3301      	adds	r3, #1
 8001440:	4a46      	ldr	r2, [pc, #280]	@ (800155c <_Z7appLorav+0x2d0>)
 8001442:	6013      	str	r3, [r2, #0]

		if ( !loraDecision.enable() ){				// Si el chip esta habilitado
 8001444:	483b      	ldr	r0, [pc, #236]	@ (8001534 <_Z7appLorav+0x2a8>)
 8001446:	f003 f855 	bl	80044f4 <_ZN12loraDecision6enableEv>
 800144a:	4603      	mov	r3, r0
 800144c:	f083 0301 	eor.w	r3, r3, #1
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d003      	beq.n	800145e <_Z7appLorav+0x1d2>
			stateLoraApp	= 6;					// Pasa a S6
 8001456:	4b36      	ldr	r3, [pc, #216]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001458:	2206      	movs	r2, #6
 800145a:	701a      	strb	r2, [r3, #0]
		}
		else{										// Si no
			stateLoraApp	= 5;					// Espera
		}

		break;
 800145c:	e0f9      	b.n	8001652 <_Z7appLorav+0x3c6>
		else if ( countLoraApp >= limitLoraApp ){	// Si pasa el limite
 800145e:	4b3f      	ldr	r3, [pc, #252]	@ (800155c <_Z7appLorav+0x2d0>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	4b3f      	ldr	r3, [pc, #252]	@ (8001560 <_Z7appLorav+0x2d4>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	429a      	cmp	r2, r3
 8001468:	db09      	blt.n	800147e <_Z7appLorav+0x1f2>
			bussyRN2903		= 1;					// Habilita
 800146a:	4b3e      	ldr	r3, [pc, #248]	@ (8001564 <_Z7appLorav+0x2d8>)
 800146c:	2201      	movs	r2, #1
 800146e:	701a      	strb	r2, [r3, #0]
			countLoraApp	= 0;					// Reinicia contador
 8001470:	4b3a      	ldr	r3, [pc, #232]	@ (800155c <_Z7appLorav+0x2d0>)
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
			stateLoraApp	= 3;					// Pasa a S3
 8001476:	4b2e      	ldr	r3, [pc, #184]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001478:	2203      	movs	r2, #3
 800147a:	701a      	strb	r2, [r3, #0]
		break;
 800147c:	e0e9      	b.n	8001652 <_Z7appLorav+0x3c6>
			stateLoraApp	= 5;					// Espera
 800147e:	4b2c      	ldr	r3, [pc, #176]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001480:	2205      	movs	r2, #5
 8001482:	701a      	strb	r2, [r3, #0]
		break;
 8001484:	e0e5      	b.n	8001652 <_Z7appLorav+0x3c6>
	////////////////////////
	// S6 - RESET RUTINES //
	////////////////////////

	case 6:
		setupRN2903.reset();	// Reinicia rutina
 8001486:	482e      	ldr	r0, [pc, #184]	@ (8001540 <_Z7appLorav+0x2b4>)
 8001488:	f002 fd89 	bl	8003f9e <_ZN10loraRutine5resetEv>
		chSetRN2903.reset();	// Reinicia rutina
 800148c:	4832      	ldr	r0, [pc, #200]	@ (8001558 <_Z7appLorav+0x2cc>)
 800148e:	f002 fd86 	bl	8003f9e <_ZN10loraRutine5resetEv>
		loopRN2903.reset();		// Reinicia rutina
 8001492:	4830      	ldr	r0, [pc, #192]	@ (8001554 <_Z7appLorav+0x2c8>)
 8001494:	f002 fd83 	bl	8003f9e <_ZN10loraRutine5resetEv>

		stateLoraApp	= 0;	// Vuelve a S0
 8001498:	4b25      	ldr	r3, [pc, #148]	@ (8001530 <_Z7appLorav+0x2a4>)
 800149a:	2200      	movs	r2, #0
 800149c:	701a      	strb	r2, [r3, #0]
		break;
 800149e:	e0d8      	b.n	8001652 <_Z7appLorav+0x3c6>
	/////////////////////////
	// S7 - SET CH COMMAND //
	/////////////////////////

	case 7:
		loraDecision.reset();								// Reinicia decisiones
 80014a0:	4824      	ldr	r0, [pc, #144]	@ (8001534 <_Z7appLorav+0x2a8>)
 80014a2:	f003 f804 	bl	80044ae <_ZN12loraDecision5resetEv>
		txCommandPointer	= chSetRN2903.command();		// Solicita comando
 80014a6:	482c      	ldr	r0, [pc, #176]	@ (8001558 <_Z7appLorav+0x2cc>)
 80014a8:	f002 fd4f 	bl	8003f4a <_ZN10loraRutine7commandEv>
 80014ac:	4603      	mov	r3, r0
 80014ae:	4a25      	ldr	r2, [pc, #148]	@ (8001544 <_Z7appLorav+0x2b8>)
 80014b0:	6013      	str	r3, [r2, #0]
		loraSelect.setCommand( txCommandPointer->command,	// Inserta puntero al comando
 80014b2:	4b24      	ldr	r3, [pc, #144]	@ (8001544 <_Z7appLorav+0x2b8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	6859      	ldr	r1, [r3, #4]
 80014b8:	4b22      	ldr	r3, [pc, #136]	@ (8001544 <_Z7appLorav+0x2b8>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	781a      	ldrb	r2, [r3, #0]
 80014be:	4b21      	ldr	r3, [pc, #132]	@ (8001544 <_Z7appLorav+0x2b8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	7a1b      	ldrb	r3, [r3, #8]
 80014c4:	4820      	ldr	r0, [pc, #128]	@ (8001548 <_Z7appLorav+0x2bc>)
 80014c6:	f002 ff17 	bl	80042f8 <_ZN10loraSelect10setCommandEPhhh>
				txCommandPointer->size,						// Inserta tamañp del comando
				txCommandPointer->responseSize );			// Inserta tamaño de respuesta
		stateLoraApp	= 8;								// Pasa a S2
 80014ca:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <_Z7appLorav+0x2a4>)
 80014cc:	2208      	movs	r2, #8
 80014ce:	701a      	strb	r2, [r3, #0]
		break;
 80014d0:	e0bf      	b.n	8001652 <_Z7appLorav+0x3c6>
	/////////////////////////
	// S8 - CHECK RESPONSE //
	/////////////////////////

	case 8:
		if ( !loraDecision.enable() ){									// Si el chip esta habilitado
 80014d2:	4818      	ldr	r0, [pc, #96]	@ (8001534 <_Z7appLorav+0x2a8>)
 80014d4:	f003 f80e 	bl	80044f4 <_ZN12loraDecision6enableEv>
 80014d8:	4603      	mov	r3, r0
 80014da:	f083 0301 	eor.w	r3, r3, #1
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d003      	beq.n	80014ec <_Z7appLorav+0x260>
			stateLoraApp	= 6;										// Pasa a S6
 80014e4:	4b12      	ldr	r3, [pc, #72]	@ (8001530 <_Z7appLorav+0x2a4>)
 80014e6:	2206      	movs	r2, #6
 80014e8:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 7;										// Vuelve a S7
		}
		else{															// Si no
			stateLoraApp	= 8;										// Se queda en S8
		}
		break;
 80014ea:	e0b2      	b.n	8001652 <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() && chSetRN2903.finish() ){		// Si llegó la respuesta correcta y es la ultima
 80014ec:	4811      	ldr	r0, [pc, #68]	@ (8001534 <_Z7appLorav+0x2a8>)
 80014ee:	f003 f80d 	bl	800450c <_ZN12loraDecision7correctEv>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d007      	beq.n	8001508 <_Z7appLorav+0x27c>
 80014f8:	4817      	ldr	r0, [pc, #92]	@ (8001558 <_Z7appLorav+0x2cc>)
 80014fa:	f002 fd62 	bl	8003fc2 <_ZN10loraRutine6finishEv>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <_Z7appLorav+0x27c>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <_Z7appLorav+0x27e>
 8001508:	2300      	movs	r3, #0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d006      	beq.n	800151c <_Z7appLorav+0x290>
			countChSet		= 10;										// Inicia contador en 10
 800150e:	4b16      	ldr	r3, [pc, #88]	@ (8001568 <_Z7appLorav+0x2dc>)
 8001510:	220a      	movs	r2, #10
 8001512:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 9;										// Pasa a  S9
 8001514:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <_Z7appLorav+0x2a4>)
 8001516:	2209      	movs	r2, #9
 8001518:	701a      	strb	r2, [r3, #0]
		break;
 800151a:	e09a      	b.n	8001652 <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() ){								// Si solo es correctao
 800151c:	4805      	ldr	r0, [pc, #20]	@ (8001534 <_Z7appLorav+0x2a8>)
 800151e:	f002 fff5 	bl	800450c <_ZN12loraDecision7correctEv>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d021      	beq.n	800156c <_Z7appLorav+0x2e0>
			stateLoraApp	= 7;										// Vuelve a S7
 8001528:	4b01      	ldr	r3, [pc, #4]	@ (8001530 <_Z7appLorav+0x2a4>)
 800152a:	2207      	movs	r2, #7
 800152c:	701a      	strb	r2, [r3, #0]
		break;
 800152e:	e090      	b.n	8001652 <_Z7appLorav+0x3c6>
 8001530:	20000008 	.word	0x20000008
 8001534:	20000b80 	.word	0x20000b80
 8001538:	20000170 	.word	0x20000170
 800153c:	20000b6c 	.word	0x20000b6c
 8001540:	20000b90 	.word	0x20000b90
 8001544:	200003f0 	.word	0x200003f0
 8001548:	20000b88 	.word	0x20000b88
 800154c:	200003c3 	.word	0x200003c3
 8001550:	2000050a 	.word	0x2000050a
 8001554:	20000eb8 	.word	0x20000eb8
 8001558:	20000d24 	.word	0x20000d24
 800155c:	200003f4 	.word	0x200003f4
 8001560:	200003f8 	.word	0x200003f8
 8001564:	200003c4 	.word	0x200003c4
 8001568:	200003fc 	.word	0x200003fc
			stateLoraApp	= 8;										// Se queda en S8
 800156c:	4b3a      	ldr	r3, [pc, #232]	@ (8001658 <_Z7appLorav+0x3cc>)
 800156e:	2208      	movs	r2, #8
 8001570:	701a      	strb	r2, [r3, #0]
		break;
 8001572:	e06e      	b.n	8001652 <_Z7appLorav+0x3c6>
	///////////////////////////
	// S9 - GET LAST COMMAND //
	///////////////////////////

	case 9:
		loraDecision.reset();										// Reinicia decisiones
 8001574:	4839      	ldr	r0, [pc, #228]	@ (800165c <_Z7appLorav+0x3d0>)
 8001576:	f002 ff9a 	bl	80044ae <_ZN12loraDecision5resetEv>
		macSetCh10_RN2903[18]	= uint8_t(countChSet/10) + '0';		// Inserta decena del contador
 800157a:	4b39      	ldr	r3, [pc, #228]	@ (8001660 <_Z7appLorav+0x3d4>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	4a39      	ldr	r2, [pc, #228]	@ (8001664 <_Z7appLorav+0x3d8>)
 8001580:	fba2 2303 	umull	r2, r3, r2, r3
 8001584:	08db      	lsrs	r3, r3, #3
 8001586:	b2db      	uxtb	r3, r3
 8001588:	3330      	adds	r3, #48	@ 0x30
 800158a:	b2da      	uxtb	r2, r3
 800158c:	4b36      	ldr	r3, [pc, #216]	@ (8001668 <_Z7appLorav+0x3dc>)
 800158e:	749a      	strb	r2, [r3, #18]
		macSetCh10_RN2903[19]	= countChSet%10 + '0';				// Inserta unidad de contador
 8001590:	4b33      	ldr	r3, [pc, #204]	@ (8001660 <_Z7appLorav+0x3d4>)
 8001592:	781a      	ldrb	r2, [r3, #0]
 8001594:	4b33      	ldr	r3, [pc, #204]	@ (8001664 <_Z7appLorav+0x3d8>)
 8001596:	fba3 1302 	umull	r1, r3, r3, r2
 800159a:	08d9      	lsrs	r1, r3, #3
 800159c:	460b      	mov	r3, r1
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	3330      	adds	r3, #48	@ 0x30
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001668 <_Z7appLorav+0x3dc>)
 80015ae:	74da      	strb	r2, [r3, #19]
		loraSelect.setCommand( txCommandPointer->command,			// Fija comando en la salida
 80015b0:	4b2e      	ldr	r3, [pc, #184]	@ (800166c <_Z7appLorav+0x3e0>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6859      	ldr	r1, [r3, #4]
 80015b6:	4b2d      	ldr	r3, [pc, #180]	@ (800166c <_Z7appLorav+0x3e0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	781a      	ldrb	r2, [r3, #0]
 80015bc:	4b2b      	ldr	r3, [pc, #172]	@ (800166c <_Z7appLorav+0x3e0>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	7a1b      	ldrb	r3, [r3, #8]
 80015c2:	482b      	ldr	r0, [pc, #172]	@ (8001670 <_Z7appLorav+0x3e4>)
 80015c4:	f002 fe98 	bl	80042f8 <_ZN10loraSelect10setCommandEPhhh>
				txCommandPointer->size,								// Inserta tamañp del comando
				txCommandPointer->responseSize);					// Inserta tamaño de respuesta
		stateLoraApp	= 10;										// Pasa a S10
 80015c8:	4b23      	ldr	r3, [pc, #140]	@ (8001658 <_Z7appLorav+0x3cc>)
 80015ca:	220a      	movs	r2, #10
 80015cc:	701a      	strb	r2, [r3, #0]
		break;
 80015ce:	e040      	b.n	8001652 <_Z7appLorav+0x3c6>
	//////////////////////////
	// S10 - CHECK RESPONSE //
	//////////////////////////

	case 10:
		if ( !loraDecision.enable() ){									// Si el chip esta habilitado
 80015d0:	4822      	ldr	r0, [pc, #136]	@ (800165c <_Z7appLorav+0x3d0>)
 80015d2:	f002 ff8f 	bl	80044f4 <_ZN12loraDecision6enableEv>
 80015d6:	4603      	mov	r3, r0
 80015d8:	f083 0301 	eor.w	r3, r3, #1
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <_Z7appLorav+0x35e>
			stateLoraApp	= 6;										// Pasa a S6
 80015e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001658 <_Z7appLorav+0x3cc>)
 80015e4:	2206      	movs	r2, #6
 80015e6:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 9;										// Vuelve a S9
		}
		else{															// Si no
			stateLoraApp	= 10;										// Se queda en S10
		}
		break;
 80015e8:	e033      	b.n	8001652 <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() && countChSet == 71 ){			// Si llegó la respuesta correcta y es la ultima
 80015ea:	481c      	ldr	r0, [pc, #112]	@ (800165c <_Z7appLorav+0x3d0>)
 80015ec:	f002 ff8e 	bl	800450c <_ZN12loraDecision7correctEv>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d005      	beq.n	8001602 <_Z7appLorav+0x376>
 80015f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <_Z7appLorav+0x3d4>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2b47      	cmp	r3, #71	@ 0x47
 80015fc:	d101      	bne.n	8001602 <_Z7appLorav+0x376>
 80015fe:	2301      	movs	r3, #1
 8001600:	e000      	b.n	8001604 <_Z7appLorav+0x378>
 8001602:	2300      	movs	r3, #0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d00c      	beq.n	8001622 <_Z7appLorav+0x396>
			macSetCh10_RN2903[18]	= '1';								// Fija comando en valor original '1'
 8001608:	4b17      	ldr	r3, [pc, #92]	@ (8001668 <_Z7appLorav+0x3dc>)
 800160a:	2231      	movs	r2, #49	@ 0x31
 800160c:	749a      	strb	r2, [r3, #18]
			macSetCh10_RN2903[19]	= '0';								// Fija comando en valor original '0'
 800160e:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <_Z7appLorav+0x3dc>)
 8001610:	2230      	movs	r2, #48	@ 0x30
 8001612:	74da      	strb	r2, [r3, #19]
			countChSet		= 10;										// Reinicia contador en 10
 8001614:	4b12      	ldr	r3, [pc, #72]	@ (8001660 <_Z7appLorav+0x3d4>)
 8001616:	220a      	movs	r2, #10
 8001618:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 1;										// Pasa a  S3
 800161a:	4b0f      	ldr	r3, [pc, #60]	@ (8001658 <_Z7appLorav+0x3cc>)
 800161c:	2201      	movs	r2, #1
 800161e:	701a      	strb	r2, [r3, #0]
		break;
 8001620:	e017      	b.n	8001652 <_Z7appLorav+0x3c6>
		else if ( loraDecision.correct() ){								// Si solo es correctao
 8001622:	480e      	ldr	r0, [pc, #56]	@ (800165c <_Z7appLorav+0x3d0>)
 8001624:	f002 ff72 	bl	800450c <_ZN12loraDecision7correctEv>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d009      	beq.n	8001642 <_Z7appLorav+0x3b6>
			countChSet++;												// Suma 1 al contador
 800162e:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <_Z7appLorav+0x3d4>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	3301      	adds	r3, #1
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4b0a      	ldr	r3, [pc, #40]	@ (8001660 <_Z7appLorav+0x3d4>)
 8001638:	701a      	strb	r2, [r3, #0]
			stateLoraApp	= 9;										// Vuelve a S9
 800163a:	4b07      	ldr	r3, [pc, #28]	@ (8001658 <_Z7appLorav+0x3cc>)
 800163c:	2209      	movs	r2, #9
 800163e:	701a      	strb	r2, [r3, #0]
		break;
 8001640:	e007      	b.n	8001652 <_Z7appLorav+0x3c6>
			stateLoraApp	= 10;										// Se queda en S10
 8001642:	4b05      	ldr	r3, [pc, #20]	@ (8001658 <_Z7appLorav+0x3cc>)
 8001644:	220a      	movs	r2, #10
 8001646:	701a      	strb	r2, [r3, #0]
		break;
 8001648:	e003      	b.n	8001652 <_Z7appLorav+0x3c6>

	default:
		stateLoraApp	= 0;
 800164a:	4b03      	ldr	r3, [pc, #12]	@ (8001658 <_Z7appLorav+0x3cc>)
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
		break;
 8001650:	bf00      	nop
	}
}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000008 	.word	0x20000008
 800165c:	20000b80 	.word	0x20000b80
 8001660:	200003fc 	.word	0x200003fc
 8001664:	cccccccd 	.word	0xcccccccd
 8001668:	20000378 	.word	0x20000378
 800166c:	200003f0 	.word	0x200003f0
 8001670:	20000b88 	.word	0x20000b88

08001674 <_Z10uint2hex_Ah>:

uint8_t uint2hex_A( uint8_t number ){
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	71fb      	strb	r3, [r7, #7]
	uint8_t value = (number >> 4 & 0x0F);
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	091b      	lsrs	r3, r3, #4
 8001682:	73fb      	strb	r3, [r7, #15]

	switch ( value ){
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	2b0f      	cmp	r3, #15
 8001688:	d852      	bhi.n	8001730 <_Z10uint2hex_Ah+0xbc>
 800168a:	a201      	add	r2, pc, #4	@ (adr r2, 8001690 <_Z10uint2hex_Ah+0x1c>)
 800168c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001690:	080016d1 	.word	0x080016d1
 8001694:	080016d7 	.word	0x080016d7
 8001698:	080016dd 	.word	0x080016dd
 800169c:	080016e3 	.word	0x080016e3
 80016a0:	080016e9 	.word	0x080016e9
 80016a4:	080016ef 	.word	0x080016ef
 80016a8:	080016f5 	.word	0x080016f5
 80016ac:	080016fb 	.word	0x080016fb
 80016b0:	08001701 	.word	0x08001701
 80016b4:	08001707 	.word	0x08001707
 80016b8:	0800170d 	.word	0x0800170d
 80016bc:	08001713 	.word	0x08001713
 80016c0:	08001719 	.word	0x08001719
 80016c4:	0800171f 	.word	0x0800171f
 80016c8:	08001725 	.word	0x08001725
 80016cc:	0800172b 	.word	0x0800172b
	case 0:
		value = '0';
 80016d0:	2330      	movs	r3, #48	@ 0x30
 80016d2:	73fb      	strb	r3, [r7, #15]
		break;
 80016d4:	e02c      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 1:
		value = '1';
 80016d6:	2331      	movs	r3, #49	@ 0x31
 80016d8:	73fb      	strb	r3, [r7, #15]
		break;
 80016da:	e029      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 2:
		value = '2';
 80016dc:	2332      	movs	r3, #50	@ 0x32
 80016de:	73fb      	strb	r3, [r7, #15]
		break;
 80016e0:	e026      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 3:
		value = '3';
 80016e2:	2333      	movs	r3, #51	@ 0x33
 80016e4:	73fb      	strb	r3, [r7, #15]
		break;
 80016e6:	e023      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 4:
		value = '4';
 80016e8:	2334      	movs	r3, #52	@ 0x34
 80016ea:	73fb      	strb	r3, [r7, #15]
		break;
 80016ec:	e020      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 5:
		value = '5';
 80016ee:	2335      	movs	r3, #53	@ 0x35
 80016f0:	73fb      	strb	r3, [r7, #15]
		break;
 80016f2:	e01d      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 6:
		value = '6';
 80016f4:	2336      	movs	r3, #54	@ 0x36
 80016f6:	73fb      	strb	r3, [r7, #15]
		break;
 80016f8:	e01a      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 7:
		value = '7';
 80016fa:	2337      	movs	r3, #55	@ 0x37
 80016fc:	73fb      	strb	r3, [r7, #15]
		break;
 80016fe:	e017      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 8:
		value = '8';
 8001700:	2338      	movs	r3, #56	@ 0x38
 8001702:	73fb      	strb	r3, [r7, #15]
		break;
 8001704:	e014      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 9:
		value = '9';
 8001706:	2339      	movs	r3, #57	@ 0x39
 8001708:	73fb      	strb	r3, [r7, #15]
		break;
 800170a:	e011      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 10:
		value = 'A';
 800170c:	2341      	movs	r3, #65	@ 0x41
 800170e:	73fb      	strb	r3, [r7, #15]
		break;
 8001710:	e00e      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 11:
		value = 'B';
 8001712:	2342      	movs	r3, #66	@ 0x42
 8001714:	73fb      	strb	r3, [r7, #15]
		break;
 8001716:	e00b      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 12:
		value = 'C';
 8001718:	2343      	movs	r3, #67	@ 0x43
 800171a:	73fb      	strb	r3, [r7, #15]
		break;
 800171c:	e008      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 13:
		value = 'D';
 800171e:	2344      	movs	r3, #68	@ 0x44
 8001720:	73fb      	strb	r3, [r7, #15]
		break;
 8001722:	e005      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 14:
		value = 'E';
 8001724:	2345      	movs	r3, #69	@ 0x45
 8001726:	73fb      	strb	r3, [r7, #15]
		break;
 8001728:	e002      	b.n	8001730 <_Z10uint2hex_Ah+0xbc>

	case 15:
		value = 'F';
 800172a:	2346      	movs	r3, #70	@ 0x46
 800172c:	73fb      	strb	r3, [r7, #15]
		break;
 800172e:	bf00      	nop
	}
	return  value;
 8001730:	7bfb      	ldrb	r3, [r7, #15]
}
 8001732:	4618      	mov	r0, r3
 8001734:	3714      	adds	r7, #20
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop

08001740 <_Z10uint2hex_Bh>:

uint8_t uint2hex_B( uint8_t number ){
 8001740:	b480      	push	{r7}
 8001742:	b085      	sub	sp, #20
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	71fb      	strb	r3, [r7, #7]
	uint8_t value = (number & 0x0F);
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	f003 030f 	and.w	r3, r3, #15
 8001750:	73fb      	strb	r3, [r7, #15]

	switch ( value ){
 8001752:	7bfb      	ldrb	r3, [r7, #15]
 8001754:	2b0f      	cmp	r3, #15
 8001756:	d853      	bhi.n	8001800 <_Z10uint2hex_Bh+0xc0>
 8001758:	a201      	add	r2, pc, #4	@ (adr r2, 8001760 <_Z10uint2hex_Bh+0x20>)
 800175a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800175e:	bf00      	nop
 8001760:	080017a1 	.word	0x080017a1
 8001764:	080017a7 	.word	0x080017a7
 8001768:	080017ad 	.word	0x080017ad
 800176c:	080017b3 	.word	0x080017b3
 8001770:	080017b9 	.word	0x080017b9
 8001774:	080017bf 	.word	0x080017bf
 8001778:	080017c5 	.word	0x080017c5
 800177c:	080017cb 	.word	0x080017cb
 8001780:	080017d1 	.word	0x080017d1
 8001784:	080017d7 	.word	0x080017d7
 8001788:	080017dd 	.word	0x080017dd
 800178c:	080017e3 	.word	0x080017e3
 8001790:	080017e9 	.word	0x080017e9
 8001794:	080017ef 	.word	0x080017ef
 8001798:	080017f5 	.word	0x080017f5
 800179c:	080017fb 	.word	0x080017fb
	case 0:
		value = '0';
 80017a0:	2330      	movs	r3, #48	@ 0x30
 80017a2:	73fb      	strb	r3, [r7, #15]
		break;
 80017a4:	e02c      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 1:
		value = '1';
 80017a6:	2331      	movs	r3, #49	@ 0x31
 80017a8:	73fb      	strb	r3, [r7, #15]
		break;
 80017aa:	e029      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 2:
		value = '2';
 80017ac:	2332      	movs	r3, #50	@ 0x32
 80017ae:	73fb      	strb	r3, [r7, #15]
		break;
 80017b0:	e026      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 3:
		value = '3';
 80017b2:	2333      	movs	r3, #51	@ 0x33
 80017b4:	73fb      	strb	r3, [r7, #15]
		break;
 80017b6:	e023      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 4:
		value = '4';
 80017b8:	2334      	movs	r3, #52	@ 0x34
 80017ba:	73fb      	strb	r3, [r7, #15]
		break;
 80017bc:	e020      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 5:
		value = '5';
 80017be:	2335      	movs	r3, #53	@ 0x35
 80017c0:	73fb      	strb	r3, [r7, #15]
		break;
 80017c2:	e01d      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 6:
		value = '6';
 80017c4:	2336      	movs	r3, #54	@ 0x36
 80017c6:	73fb      	strb	r3, [r7, #15]
		break;
 80017c8:	e01a      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 7:
		value = '7';
 80017ca:	2337      	movs	r3, #55	@ 0x37
 80017cc:	73fb      	strb	r3, [r7, #15]
		break;
 80017ce:	e017      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 8:
		value = '8';
 80017d0:	2338      	movs	r3, #56	@ 0x38
 80017d2:	73fb      	strb	r3, [r7, #15]
		break;
 80017d4:	e014      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 9:
		value = '9';
 80017d6:	2339      	movs	r3, #57	@ 0x39
 80017d8:	73fb      	strb	r3, [r7, #15]
		break;
 80017da:	e011      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 10:
		value = 'A';
 80017dc:	2341      	movs	r3, #65	@ 0x41
 80017de:	73fb      	strb	r3, [r7, #15]
		break;
 80017e0:	e00e      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 11:
		value = 'B';
 80017e2:	2342      	movs	r3, #66	@ 0x42
 80017e4:	73fb      	strb	r3, [r7, #15]
		break;
 80017e6:	e00b      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 12:
		value = 'C';
 80017e8:	2343      	movs	r3, #67	@ 0x43
 80017ea:	73fb      	strb	r3, [r7, #15]
		break;
 80017ec:	e008      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 13:
		value = 'D';
 80017ee:	2344      	movs	r3, #68	@ 0x44
 80017f0:	73fb      	strb	r3, [r7, #15]
		break;
 80017f2:	e005      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 14:
		value = 'E';
 80017f4:	2345      	movs	r3, #69	@ 0x45
 80017f6:	73fb      	strb	r3, [r7, #15]
		break;
 80017f8:	e002      	b.n	8001800 <_Z10uint2hex_Bh+0xc0>

	case 15:
		value = 'F';
 80017fa:	2346      	movs	r3, #70	@ 0x46
 80017fc:	73fb      	strb	r3, [r7, #15]
		break;
 80017fe:	bf00      	nop
	}
	return  value;
 8001800:	7bfb      	ldrb	r3, [r7, #15]
}
 8001802:	4618      	mov	r0, r3
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop

08001810 <_Z41__static_initialization_and_destruction_0ii>:
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d10d      	bne.n	800183c <_Z41__static_initialization_and_destruction_0ii+0x2c>
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001826:	4293      	cmp	r3, r2
 8001828:	d108      	bne.n	800183c <_Z41__static_initialization_and_destruction_0ii+0x2c>
int limitLoraApp = 5000/superloop;
 800182a:	4b07      	ldr	r3, [pc, #28]	@ (8001848 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	461a      	mov	r2, r3
 8001830:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001834:	fb93 f3f2 	sdiv	r3, r3, r2
 8001838:	4a04      	ldr	r2, [pc, #16]	@ (800184c <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 800183a:	6013      	str	r3, [r2, #0]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	20000395 	.word	0x20000395
 800184c:	200003f8 	.word	0x200003f8

08001850 <_GLOBAL__sub_I_stateContent>:
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
 8001854:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001858:	2001      	movs	r0, #1
 800185a:	f7ff ffd9 	bl	8001810 <_Z41__static_initialization_and_destruction_0ii>
 800185e:	bd80      	pop	{r7, pc}

08001860 <_ZN12fifoCommands9availableEv>:

///////////////
// AVAILABLE //
///////////////

bool fifoCommands::available(){		// Indica si hay elementos en Fifo
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	return this->bussy;				// Retorna flag
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <_ZN12fifoCommands3addEPhh>:

/////////////////
// ADD COMMAND //
/////////////////

void fifoCommands::add( uint8_t *command, uint8_t size ){
 800187a:	b480      	push	{r7}
 800187c:	b087      	sub	sp, #28
 800187e:	af00      	add	r7, sp, #0
 8001880:	60f8      	str	r0, [r7, #12]
 8001882:	60b9      	str	r1, [r7, #8]
 8001884:	4613      	mov	r3, r2
 8001886:	71fb      	strb	r3, [r7, #7]
	uint8_t i;															// Crea variable

	if ( this->index < 10 ){											// Si el indice es menor a 10
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800188e:	2b09      	cmp	r3, #9
 8001890:	d828      	bhi.n	80018e4 <_ZN12fifoCommands3addEPhh+0x6a>
		for( i = 0; i < size ; i++){									// Recorre el largo del comando
 8001892:	2300      	movs	r3, #0
 8001894:	75fb      	strb	r3, [r7, #23]
 8001896:	e010      	b.n	80018ba <_ZN12fifoCommands3addEPhh+0x40>
			*(this->rxCommand[this->index] + i)  = *(command + i);		// Copia valores del comando
 8001898:	7dfb      	ldrb	r3, [r7, #23]
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	441a      	add	r2, r3
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80018a4:	68f9      	ldr	r1, [r7, #12]
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	440b      	add	r3, r1
 80018aa:	6859      	ldr	r1, [r3, #4]
 80018ac:	7dfb      	ldrb	r3, [r7, #23]
 80018ae:	440b      	add	r3, r1
 80018b0:	7812      	ldrb	r2, [r2, #0]
 80018b2:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < size ; i++){									// Recorre el largo del comando
 80018b4:	7dfb      	ldrb	r3, [r7, #23]
 80018b6:	3301      	adds	r3, #1
 80018b8:	75fb      	strb	r3, [r7, #23]
 80018ba:	7dfa      	ldrb	r2, [r7, #23]
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d3ea      	bcc.n	8001898 <_ZN12fifoCommands3addEPhh+0x1e>
		}
		this->index++;													// Suma 1 al indice
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80018c8:	3301      	adds	r3, #1
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		this->full 	= 0;												// Indica que no está full
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		this->bussy	= 1;												// Indica que hay elementos
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2201      	movs	r2, #1
 80018de:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	}
	else{																// Si no
		this->bussy	= 1;												// Indica que hay elementos
		this->full 	= 1;												// Indica que esta full
	}
}
 80018e2:	e007      	b.n	80018f4 <_ZN12fifoCommands3addEPhh+0x7a>
		this->bussy	= 1;												// Indica que hay elementos
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2201      	movs	r2, #1
 80018e8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		this->full 	= 1;												// Indica que esta full
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	2201      	movs	r2, #1
 80018f0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80018f4:	bf00      	nop
 80018f6:	371c      	adds	r7, #28
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <_ZN12fifoCommands4readEPhh>:
//////////////////

/*
 * El output de esta operacion es la variable *buffer que a su vez es una entrada
 */
void fifoCommands::read( uint8_t *buffer, uint8_t size ){
 8001900:	b480      	push	{r7}
 8001902:	b087      	sub	sp, #28
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	4613      	mov	r3, r2
 800190c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;																// Crea variable
	uint8_t j;																// Crea variable

	if ( this->index > 0 ){													// Si el indice es mayo a 0
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001914:	2b00      	cmp	r3, #0
 8001916:	d040      	beq.n	800199a <_ZN12fifoCommands4readEPhh+0x9a>
		for (i = 0; i < size; i++){											// Recorre largo del comando
 8001918:	2300      	movs	r3, #0
 800191a:	75fb      	strb	r3, [r7, #23]
 800191c:	e00b      	b.n	8001936 <_ZN12fifoCommands4readEPhh+0x36>
			buffer[i]	= this->rxCommand_0[i];								// Copia comando en buffer
 800191e:	7dfa      	ldrb	r2, [r7, #23]
 8001920:	7dfb      	ldrb	r3, [r7, #23]
 8001922:	68b9      	ldr	r1, [r7, #8]
 8001924:	440b      	add	r3, r1
 8001926:	68f9      	ldr	r1, [r7, #12]
 8001928:	440a      	add	r2, r1
 800192a:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
 800192e:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < size; i++){											// Recorre largo del comando
 8001930:	7dfb      	ldrb	r3, [r7, #23]
 8001932:	3301      	adds	r3, #1
 8001934:	75fb      	strb	r3, [r7, #23]
 8001936:	7dfa      	ldrb	r2, [r7, #23]
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	429a      	cmp	r2, r3
 800193c:	d3ef      	bcc.n	800191e <_ZN12fifoCommands4readEPhh+0x1e>
		}

		for (i = 0; i < this->index; i++){									// Recorre Fifo ocupada
 800193e:	2300      	movs	r3, #0
 8001940:	75fb      	strb	r3, [r7, #23]
 8001942:	e01c      	b.n	800197e <_ZN12fifoCommands4readEPhh+0x7e>
			for (j = 0; j < 10; j++){										// Recorre elementos de comando
 8001944:	2300      	movs	r3, #0
 8001946:	75bb      	strb	r3, [r7, #22]
 8001948:	e013      	b.n	8001972 <_ZN12fifoCommands4readEPhh+0x72>
				*(this->rxCommand[i] + j) = *(this->rxCommand[i + 1] + j);	// Realiza un shift de los comandos en fifo
 800194a:	7dfb      	ldrb	r3, [r7, #23]
 800194c:	3301      	adds	r3, #1
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	4413      	add	r3, r2
 8001954:	685a      	ldr	r2, [r3, #4]
 8001956:	7dbb      	ldrb	r3, [r7, #22]
 8001958:	441a      	add	r2, r3
 800195a:	7dfb      	ldrb	r3, [r7, #23]
 800195c:	68f9      	ldr	r1, [r7, #12]
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	440b      	add	r3, r1
 8001962:	6859      	ldr	r1, [r3, #4]
 8001964:	7dbb      	ldrb	r3, [r7, #22]
 8001966:	440b      	add	r3, r1
 8001968:	7812      	ldrb	r2, [r2, #0]
 800196a:	701a      	strb	r2, [r3, #0]
			for (j = 0; j < 10; j++){										// Recorre elementos de comando
 800196c:	7dbb      	ldrb	r3, [r7, #22]
 800196e:	3301      	adds	r3, #1
 8001970:	75bb      	strb	r3, [r7, #22]
 8001972:	7dbb      	ldrb	r3, [r7, #22]
 8001974:	2b09      	cmp	r3, #9
 8001976:	d9e8      	bls.n	800194a <_ZN12fifoCommands4readEPhh+0x4a>
		for (i = 0; i < this->index; i++){									// Recorre Fifo ocupada
 8001978:	7dfb      	ldrb	r3, [r7, #23]
 800197a:	3301      	adds	r3, #1
 800197c:	75fb      	strb	r3, [r7, #23]
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001984:	7dfa      	ldrb	r2, [r7, #23]
 8001986:	429a      	cmp	r2, r3
 8001988:	d3dc      	bcc.n	8001944 <_ZN12fifoCommands4readEPhh+0x44>
			}
		}
		this->index--;														// Resta 1 en largo de fifo ocupada
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001990:	3b01      	subs	r3, #1
 8001992:	b2da      	uxtb	r2, r3
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	}

	if ( this->index == 0){													// Si el largo es 0
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d103      	bne.n	80019ac <_ZN12fifoCommands4readEPhh+0xac>
		this->bussy	= 0;													// Indica que no está ocupada
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	}
}
 80019ac:	bf00      	nop
 80019ae:	371c      	adds	r7, #28
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_ZN8fifoUartC1Ev>:


/********************/

fifoUart::fifoUart(){
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
	this->finalElement = this->elements;	// Cuando se construye la fifo
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f103 020c 	add.w	r2, r3, #12
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	601a      	str	r2, [r3, #0]
											// El puntero de ultimo elemento
											// Apunta al primer elemento de la cadena
}
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4618      	mov	r0, r3
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <_ZN8fifoUart13insertElementEh>:

////////////////////
// INSERT ELEMENT //
////////////////////

bool fifoUart::insertElement( uint8_t element ){
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	460b      	mov	r3, r1
 80019e2:	70fb      	strb	r3, [r7, #3]

	if (!(this->bussyFifo)){							// Si no está lleno
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	795b      	ldrb	r3, [r3, #5]
 80019e8:	f083 0301 	eor.w	r3, r3, #1
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d00d      	beq.n	8001a0e <_ZN8fifoUart13insertElementEh+0x36>
		*this->finalElement	= element;					// Inserta elemento
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	78fa      	ldrb	r2, [r7, #3]
 80019f8:	701a      	strb	r2, [r3, #0]
		this->finalElement = this->finalElement + 1;	// Suma 1 al puntero
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	1c5a      	adds	r2, r3, #1
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	601a      	str	r2, [r3, #0]
		this->large++;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	1c5a      	adds	r2, r3, #1
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
	}

	if ( this->finalElement == &this->elements[50] ){	// Si el puntero es el último del array
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	333e      	adds	r3, #62	@ 0x3e
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d103      	bne.n	8001a22 <_ZN8fifoUart13insertElementEh+0x4a>
		this->bussyFifo	= 1;							// Indica que se lleno el buffer
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	715a      	strb	r2, [r3, #5]
 8001a20:	e002      	b.n	8001a28 <_ZN8fifoUart13insertElementEh+0x50>
	}
	else{												// Si no
		this->bussyFifo	= 0;							// Indica que no se ha llenado
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	715a      	strb	r2, [r3, #5]
	}

	return !(this->bussyFifo);							// 1: Se insertó correctamente
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	795b      	ldrb	r3, [r3, #5]
 8001a2c:	f083 0301 	eor.w	r3, r3, #1
 8001a30:	b2db      	uxtb	r3, r3
														// 0: No se inserto por Fifo llena
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <_ZN8fifoUart11readElementEv>:

//////////////////
// READ ELEMENT //
//////////////////

uint8_t fifoUart::readElement(){
 8001a3e:	b480      	push	{r7}
 8001a40:	b085      	sub	sp, #20
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]

	uint8_t elementy	= this->elements[0];							// Copia primer valor en fifo
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	7b1b      	ldrb	r3, [r3, #12]
 8001a4a:	72fb      	strb	r3, [r7, #11]

	for (uint8_t *j = this->elements; j < this->finalElement; j++){		// Recorre los elementos de fifo
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	330c      	adds	r3, #12
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	e006      	b.n	8001a62 <_ZN8fifoUart11readElementEv+0x24>
		*j	= *(j+1);													// Copia el elemento siguiente
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	785a      	ldrb	r2, [r3, #1]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	701a      	strb	r2, [r3, #0]
	for (uint8_t *j = this->elements; j < this->finalElement; j++){		// Recorre los elementos de fifo
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	68fa      	ldr	r2, [r7, #12]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d3f3      	bcc.n	8001a54 <_ZN8fifoUart11readElementEv+0x16>
	}

	*this->finalElement = 0;											// Rellena el último valor con 0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]

	if (this->finalElement != this->elements){							// Si el último elemento no es el primero
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	330c      	adds	r3, #12
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d00d      	beq.n	8001a9c <_ZN8fifoUart11readElementEv+0x5e>
		this->finalElement	= this->finalElement - 1;					//  Resta una posición al elemento final
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	1e5a      	subs	r2, r3, #1
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	601a      	str	r2, [r3, #0]
		this->emptyFifo	= 0;											// Indica que fifo no esta vacia
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	711a      	strb	r2, [r3, #4]
		this->large--;													// Quita 1 al largo
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	1e5a      	subs	r2, r3, #1
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	609a      	str	r2, [r3, #8]
 8001a9a:	e002      	b.n	8001aa2 <_ZN8fifoUart11readElementEv+0x64>
	}
	else{																// Si no
		this->emptyFifo	= 1;											// Indica que fifo esta vacia
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	711a      	strb	r2, [r3, #4]
	}

	return elementy;													// Retorna elementos a leer
 8001aa2:	7afb      	ldrb	r3, [r7, #11]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3714      	adds	r7, #20
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <_ZN8fifoUart9availableEv>:

///////////////
// AVAILABLE //
///////////////

bool fifoUart::available(){
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
	if (this->finalElement == &this->elements[0]){		// Si el puntero está apuntando
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	330c      	adds	r3, #12
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d103      	bne.n	8001acc <_ZN8fifoUart9availableEv+0x1c>
														// al primer elemento de la fifo
		this->emptyFifo	= 1;							// Indica que la fifo esta vacia
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	711a      	strb	r2, [r3, #4]
 8001aca:	e002      	b.n	8001ad2 <_ZN8fifoUart9availableEv+0x22>
	}
	else{												// Sino
		this->emptyFifo	= 0;							// Indica que la fifo contiene elementos
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	711a      	strb	r2, [r3, #4]
	}
	return !(this->emptyFifo);							// 1: Elementos disponibles
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	791b      	ldrb	r3, [r3, #4]
 8001ad6:	f083 0301 	eor.w	r3, r3, #1
 8001ada:	b2db      	uxtb	r3, r3
}														// 0: Sin elementos
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <_ZN8gpsInputC1Ev>:

///////////////////////////
// CONSTRUCTOR GPS INPUT //
///////////////////////////

gpsInput::gpsInput(){
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
};
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4618      	mov	r0, r3
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
	...

08001b00 <_ZN8gpsInput11insertValueEh>:

//////////////////
// INSERT VALUE //
//////////////////

void gpsInput::insertValue(uint8_t symbol){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	70fb      	strb	r3, [r7, #3]

	uint8_t *state	= &this->stateInsert;	// El estado apunta al registro del objeto
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3356      	adds	r3, #86	@ 0x56
 8001b10:	60fb      	str	r3, [r7, #12]

	this->lapsCounter++;			// Aumenta una vuelta
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	1c5a      	adds	r2, r3, #1
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	60da      	str	r2, [r3, #12]

	switch ( *state ){
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b3c      	cmp	r3, #60	@ 0x3c
 8001b22:	f200 829e 	bhi.w	8002062 <_ZN8gpsInput11insertValueEh+0x562>
 8001b26:	a201      	add	r2, pc, #4	@ (adr r2, 8001b2c <_ZN8gpsInput11insertValueEh+0x2c>)
 8001b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b2c:	08001c21 	.word	0x08001c21
 8001b30:	08001c4b 	.word	0x08001c4b
 8001b34:	08001c61 	.word	0x08001c61
 8001b38:	08001c77 	.word	0x08001c77
 8001b3c:	08001ca9 	.word	0x08001ca9
 8001b40:	08001cbf 	.word	0x08001cbf
 8001b44:	08001cd5 	.word	0x08001cd5
 8001b48:	08001d0f 	.word	0x08001d0f
 8001b4c:	08001d6d 	.word	0x08001d6d
 8001b50:	08001d8d 	.word	0x08001d8d
 8001b54:	08001de7 	.word	0x08001de7
 8001b58:	08001e03 	.word	0x08001e03
 8001b5c:	08001e5d 	.word	0x08001e5d
 8001b60:	08001e79 	.word	0x08001e79
 8001b64:	08001ed3 	.word	0x08001ed3
 8001b68:	08001f2d 	.word	0x08001f2d
 8001b6c:	08002063 	.word	0x08002063
 8001b70:	08002063 	.word	0x08002063
 8001b74:	08002063 	.word	0x08002063
 8001b78:	08002063 	.word	0x08002063
 8001b7c:	08002063 	.word	0x08002063
 8001b80:	08002063 	.word	0x08002063
 8001b84:	08002063 	.word	0x08002063
 8001b88:	08002063 	.word	0x08002063
 8001b8c:	08002063 	.word	0x08002063
 8001b90:	08002063 	.word	0x08002063
 8001b94:	08002063 	.word	0x08002063
 8001b98:	08002063 	.word	0x08002063
 8001b9c:	08002063 	.word	0x08002063
 8001ba0:	08002063 	.word	0x08002063
 8001ba4:	08002063 	.word	0x08002063
 8001ba8:	08002063 	.word	0x08002063
 8001bac:	08002063 	.word	0x08002063
 8001bb0:	08002063 	.word	0x08002063
 8001bb4:	08002063 	.word	0x08002063
 8001bb8:	08002063 	.word	0x08002063
 8001bbc:	08002063 	.word	0x08002063
 8001bc0:	08002063 	.word	0x08002063
 8001bc4:	08002063 	.word	0x08002063
 8001bc8:	08002063 	.word	0x08002063
 8001bcc:	08002063 	.word	0x08002063
 8001bd0:	08002063 	.word	0x08002063
 8001bd4:	08002063 	.word	0x08002063
 8001bd8:	08002063 	.word	0x08002063
 8001bdc:	08002063 	.word	0x08002063
 8001be0:	08002063 	.word	0x08002063
 8001be4:	08002063 	.word	0x08002063
 8001be8:	08002063 	.word	0x08002063
 8001bec:	08002063 	.word	0x08002063
 8001bf0:	08002063 	.word	0x08002063
 8001bf4:	08001f65 	.word	0x08001f65
 8001bf8:	08001f7b 	.word	0x08001f7b
 8001bfc:	08001f91 	.word	0x08001f91
 8001c00:	08001fa1 	.word	0x08001fa1
 8001c04:	08001fd3 	.word	0x08001fd3
 8001c08:	08001ff7 	.word	0x08001ff7
 8001c0c:	08002007 	.word	0x08002007
 8001c10:	08002017 	.word	0x08002017
 8001c14:	0800202d 	.word	0x0800202d
 8001c18:	0800203d 	.word	0x0800203d
 8001c1c:	08002053 	.word	0x08002053

		///////////////////////
		// S0 - FIRST SYMBOL //
		///////////////////////
		case 0:
			this->flagNew	= 0;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	749a      	strb	r2, [r3, #18]

			if ( symbol == '$' ){	// Si el simbolo es $
 8001c26:	78fb      	ldrb	r3, [r7, #3]
 8001c28:	2b24      	cmp	r3, #36	@ 0x24
 8001c2a:	d103      	bne.n	8001c34 <_ZN8gpsInput11insertValueEh+0x134>
				*state	=	1;		// Pasa a S1
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	701a      	strb	r2, [r3, #0]
				*state	= 2;
			}
			else{					// Si no
				*state	= 	0;		// Se queda en S0
			}
		break;
 8001c32:	e21a      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if( symbol == 'G' ){
 8001c34:	78fb      	ldrb	r3, [r7, #3]
 8001c36:	2b47      	cmp	r3, #71	@ 0x47
 8001c38:	d103      	bne.n	8001c42 <_ZN8gpsInput11insertValueEh+0x142>
				*state	= 2;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	701a      	strb	r2, [r3, #0]
		break;
 8001c40:	e213      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 	0;		// Se queda en S0
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2200      	movs	r2, #0
 8001c46:	701a      	strb	r2, [r3, #0]
		break;
 8001c48:	e20f      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		// S1 - SECOND SYMBOL //
		////////////////////////

		case 1:

			if ( symbol ==  'G' ){		// Si el simbolo es G
 8001c4a:	78fb      	ldrb	r3, [r7, #3]
 8001c4c:	2b47      	cmp	r3, #71	@ 0x47
 8001c4e:	d103      	bne.n	8001c58 <_ZN8gpsInput11insertValueEh+0x158>
				*state	= 2;			// Pasa a S2
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2202      	movs	r2, #2
 8001c54:	701a      	strb	r2, [r3, #0]
			}
			else{						// Si no
				*state	= 0;			// Vuelve a S0
			}
			break;
 8001c56:	e208      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;			// Vuelve a S0
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	701a      	strb	r2, [r3, #0]
			break;
 8001c5e:	e204      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		// S2 - THIRD SYMBOL //
		///////////////////////

		case 2:

			if ( symbol	== 'P'){		// Si el simbolo es P
 8001c60:	78fb      	ldrb	r3, [r7, #3]
 8001c62:	2b50      	cmp	r3, #80	@ 0x50
 8001c64:	d103      	bne.n	8001c6e <_ZN8gpsInput11insertValueEh+0x16e>
				*state	= 3;			// Pasa a S3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2203      	movs	r2, #3
 8001c6a:	701a      	strb	r2, [r3, #0]
			}
			else{						// Si no
				*state	= 0;			// Vuelve a s0
			}
			break;
 8001c6c:	e1fd      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;			// Vuelve a s0
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2200      	movs	r2, #0
 8001c72:	701a      	strb	r2, [r3, #0]
			break;
 8001c74:	e1f9      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S3 - FOURTH SYMBOL //
		////////////////////////

		case 3:
			if ( symbol == 'R'){		// Si el simbolo es R
 8001c76:	78fb      	ldrb	r3, [r7, #3]
 8001c78:	2b52      	cmp	r3, #82	@ 0x52
 8001c7a:	d103      	bne.n	8001c84 <_ZN8gpsInput11insertValueEh+0x184>
				*state	= 4;			// Pasa a S4
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2204      	movs	r2, #4
 8001c80:	701a      	strb	r2, [r3, #0]
				*state = 53;			// Pasa a S53 - DETECTA GPGSV
			}
			else{						// Si no
				*state	= 0;			// Vuelve a S0
			}
			break;
 8001c82:	e1f2      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( symbol == 'V'){	// Si el simbolo es T
 8001c84:	78fb      	ldrb	r3, [r7, #3]
 8001c86:	2b56      	cmp	r3, #86	@ 0x56
 8001c88:	d103      	bne.n	8001c92 <_ZN8gpsInput11insertValueEh+0x192>
				*state	= 50;			// Pasa a S50 - DETECTA SI ES MODO GPTVG
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2232      	movs	r2, #50	@ 0x32
 8001c8e:	701a      	strb	r2, [r3, #0]
			break;
 8001c90:	e1eb      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( symbol == 'G'){	// Si simboolo es G
 8001c92:	78fb      	ldrb	r3, [r7, #3]
 8001c94:	2b47      	cmp	r3, #71	@ 0x47
 8001c96:	d103      	bne.n	8001ca0 <_ZN8gpsInput11insertValueEh+0x1a0>
				*state = 53;			// Pasa a S53 - DETECTA GPGSV
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2235      	movs	r2, #53	@ 0x35
 8001c9c:	701a      	strb	r2, [r3, #0]
			break;
 8001c9e:	e1e4      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;			// Vuelve a S0
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	701a      	strb	r2, [r3, #0]
			break;
 8001ca6:	e1e0      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		// S4 - FIFTH SYMBOL //
		///////////////////////

		case 4:

			if ( symbol == 'M'){	// Si el simbolo es M
 8001ca8:	78fb      	ldrb	r3, [r7, #3]
 8001caa:	2b4d      	cmp	r3, #77	@ 0x4d
 8001cac:	d103      	bne.n	8001cb6 <_ZN8gpsInput11insertValueEh+0x1b6>
				*state	= 5;		// Pasa a S5
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2205      	movs	r2, #5
 8001cb2:	701a      	strb	r2, [r3, #0]
			}
			else{					// Si no
				*state	= 0;		// Vieñve a S0
			}
			break;
 8001cb4:	e1d9      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;		// Vieñve a S0
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	701a      	strb	r2, [r3, #0]
			break;
 8001cbc:	e1d5      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		// S5 - SIXTH SYMBOL //
		///////////////////////

		case 5:

			if ( symbol == 'C'){	// Si el simbolo es M
 8001cbe:	78fb      	ldrb	r3, [r7, #3]
 8001cc0:	2b43      	cmp	r3, #67	@ 0x43
 8001cc2:	d103      	bne.n	8001ccc <_ZN8gpsInput11insertValueEh+0x1cc>
				*state	= 6;		// Pasa a S6
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2206      	movs	r2, #6
 8001cc8:	701a      	strb	r2, [r3, #0]
			}
			else{					// Si no
				*state	= 0;		// Vieñve a S0
			}
			break;
 8001cca:	e1ce      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;		// Vieñve a S0
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	701a      	strb	r2, [r3, #0]
			break;
 8001cd2:	e1ca      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		///////////////////////
		// S6 - GPRMC PACKET //
		///////////////////////

		case 6:
			this->lapsBetween	= this->lapsCounter;	//Guarda valor de contador
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	609a      	str	r2, [r3, #8]
			this->lapsCounter	= 0;					// Reinicia contador
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	60da      	str	r2, [r3, #12]
			this->flagNew		= 1;					// Indica que llego mensaje
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	749a      	strb	r2, [r3, #18]

			this->setMode(1);							// Inserta el valor de mensaje tipo GPRMC
 8001ce8:	2101      	movs	r1, #1
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f000 f9c2 	bl	8002074 <_ZN8gpsInput7setModeEh>
			this->countGprmc	= 0;					// Reinicia el contador que guarda elementos
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

			if ( symbol == ','){						// Si el simbolo es , y confirma el formato del paquete
 8001cf8:	78fb      	ldrb	r3, [r7, #3]
 8001cfa:	2b2c      	cmp	r3, #44	@ 0x2c
 8001cfc:	d103      	bne.n	8001d06 <_ZN8gpsInput11insertValueEh+0x206>
				*state	= 7;							// Pasa a S7
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2207      	movs	r2, #7
 8001d02:	701a      	strb	r2, [r3, #0]
			}
			else{										// Si no
				*state	= 0;							// Vieñve a S0
			}
			break;
 8001d04:	e1b1      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;							// Vieñve a S0
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]
			break;
 8001d0c:	e1ad      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S7 - SAVE TIME //
		////////////////////

		case 7:
			this->flagNew		= 0;				// Indica que llego mensaje
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	749a      	strb	r2, [r3, #18]

			if ( symbol == ',' ){					// Si el simbolo es ,
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	2b2c      	cmp	r3, #44	@ 0x2c
 8001d18:	d107      	bne.n	8001d2a <_ZN8gpsInput11insertValueEh+0x22a>
				this->countGprmc	= 0;			// Reinicia contador
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 8;						// Pasa a S8
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2208      	movs	r2, #8
 8001d26:	701a      	strb	r2, [r3, #0]
				this->time[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;						// Suma uno al indice
				*state	= 7;							// Se queda en S7
			}

			break;
 8001d28:	e19f      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001d30:	2b09      	cmp	r3, #9
 8001d32:	d907      	bls.n	8001d44 <_ZN8gpsInput11insertValueEh+0x244>
				this->countGprmc	= 0;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	701a      	strb	r2, [r3, #0]
			break;
 8001d42:	e192      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				this->time[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4413      	add	r3, r2
 8001d50:	78fa      	ldrb	r2, [r7, #3]
 8001d52:	751a      	strb	r2, [r3, #20]
				this->countGprmc++;						// Suma uno al indice
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 7;							// Se queda en S7
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2207      	movs	r2, #7
 8001d68:	701a      	strb	r2, [r3, #0]
			break;
 8001d6a:	e17e      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			 *
			 * 	,A,
			 *
			 * 	Fija VALID hasta que encuentre ,
			 */
			if( symbol == ',' ){			// Si es ,
 8001d6c:	78fb      	ldrb	r3, [r7, #3]
 8001d6e:	2b2c      	cmp	r3, #44	@ 0x2c
 8001d70:	d103      	bne.n	8001d7a <_ZN8gpsInput11insertValueEh+0x27a>
				*state	= 9;				// Pasa a S9
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2209      	movs	r2, #9
 8001d76:	701a      	strb	r2, [r3, #0]
			}
			else{							// Si no
				this->setValid(symbol);		// Fija simbolo de valido
				*state	= 8;				// Se queda en S8
			}
			break;
 8001d78:	e177      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				this->setValid(symbol);		// Fija simbolo de valido
 8001d7a:	78fb      	ldrb	r3, [r7, #3]
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f000 fa28 	bl	80021d4 <_ZN8gpsInput8setValidEc>
				*state	= 8;				// Se queda en S8
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2208      	movs	r2, #8
 8001d88:	701a      	strb	r2, [r3, #0]
			break;
 8001d8a:	e16e      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S9 - SAVE LONGITUD //
		////////////////////////

		case 9:
			if ( symbol == ',' ){							// Si es ,
 8001d8c:	78fb      	ldrb	r3, [r7, #3]
 8001d8e:	2b2c      	cmp	r3, #44	@ 0x2c
 8001d90:	d107      	bne.n	8001da2 <_ZN8gpsInput11insertValueEh+0x2a2>
				this->countGprmc	= 0;					// Reinicia contador
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state 	= 10;								// Pasa a S10
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	220a      	movs	r2, #10
 8001d9e:	701a      	strb	r2, [r3, #0]
			else{											// Si no
				this->latitud[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;							// Suma uno al indice
				*state	= 9;								// Se queda en S9
			}
			break;
 8001da0:	e163      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001da8:	2b09      	cmp	r3, #9
 8001daa:	d907      	bls.n	8001dbc <_ZN8gpsInput11insertValueEh+0x2bc>
				this->countGprmc	= 0;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2200      	movs	r2, #0
 8001db8:	701a      	strb	r2, [r3, #0]
			break;
 8001dba:	e156      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				this->latitud[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	78fa      	ldrb	r2, [r7, #3]
 8001dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
				this->countGprmc++;							// Suma uno al indice
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	b2da      	uxtb	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 9;								// Se queda en S9
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2209      	movs	r2, #9
 8001de2:	701a      	strb	r2, [r3, #0]
			break;
 8001de4:	e141      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		///////////////////////////////////
		// S10 - SAVE LONGITUD DIRECTION //
		///////////////////////////////////

		case 10:
			if ( symbol == ',' ){			// Si es ,
 8001de6:	78fb      	ldrb	r3, [r7, #3]
 8001de8:	2b2c      	cmp	r3, #44	@ 0x2c
 8001dea:	d103      	bne.n	8001df4 <_ZN8gpsInput11insertValueEh+0x2f4>
				*state	= 11;				// Pasa a S11
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	220b      	movs	r2, #11
 8001df0:	701a      	strb	r2, [r3, #0]
			}
			else{							// Si no
				this->latDirect	= symbol;	// Guarda el simbolo
				*state	= 10;				// Pasa a S10
			}
			break;
 8001df2:	e13a      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				this->latDirect	= symbol;	// Guarda el simbolo
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	78fa      	ldrb	r2, [r7, #3]
 8001df8:	77da      	strb	r2, [r3, #31]
				*state	= 10;				// Pasa a S10
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	220a      	movs	r2, #10
 8001dfe:	701a      	strb	r2, [r3, #0]
			break;
 8001e00:	e133      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S11 - SAVE LATITUD //
		////////////////////////

		case 11:
			if ( symbol == ',' ){							// Si el simbolo es ,
 8001e02:	78fb      	ldrb	r3, [r7, #3]
 8001e04:	2b2c      	cmp	r3, #44	@ 0x2c
 8001e06:	d107      	bne.n	8001e18 <_ZN8gpsInput11insertValueEh+0x318>
				this->countGprmc	= 0;					// Reinicia contador
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 12;								// Pasa a S12
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	220c      	movs	r2, #12
 8001e14:	701a      	strb	r2, [r3, #0]
			else{											// Si no
				this->longitud[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;							// Suma uno al indice
				*state	= 11;								// Queda en S11
			}
			break;
 8001e16:	e128      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001e1e:	2b09      	cmp	r3, #9
 8001e20:	d907      	bls.n	8001e32 <_ZN8gpsInput11insertValueEh+0x332>
				this->countGprmc	= 0;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	701a      	strb	r2, [r3, #0]
			break;
 8001e30:	e11b      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				this->longitud[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001e38:	461a      	mov	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	78fa      	ldrb	r2, [r7, #3]
 8001e40:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
				this->countGprmc++;							// Suma uno al indice
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 11;								// Queda en S11
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	220b      	movs	r2, #11
 8001e58:	701a      	strb	r2, [r3, #0]
			break;
 8001e5a:	e106      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		//////////////////////////////////
		// S12 - SAVE DIRECTION LATITUD //
		//////////////////////////////////

		case 12:
			if ( symbol == ',' ){
 8001e5c:	78fb      	ldrb	r3, [r7, #3]
 8001e5e:	2b2c      	cmp	r3, #44	@ 0x2c
 8001e60:	d103      	bne.n	8001e6a <_ZN8gpsInput11insertValueEh+0x36a>
				*state = 13;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	220d      	movs	r2, #13
 8001e66:	701a      	strb	r2, [r3, #0]

			else{
				this->longDirect	= symbol;
				*state = 12;
			}
			break;
 8001e68:	e0ff      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				this->longDirect	= symbol;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	78fa      	ldrb	r2, [r7, #3]
 8001e6e:	779a      	strb	r2, [r3, #30]
				*state = 12;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	220c      	movs	r2, #12
 8001e74:	701a      	strb	r2, [r3, #0]
			break;
 8001e76:	e0f8      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S13 - VELOCITY //
		////////////////////

		case 13:
			if ( symbol == ',' ){							//
 8001e78:	78fb      	ldrb	r3, [r7, #3]
 8001e7a:	2b2c      	cmp	r3, #44	@ 0x2c
 8001e7c:	d107      	bne.n	8001e8e <_ZN8gpsInput11insertValueEh+0x38e>
				this->countGprmc	= 0;					// Reinicia contador
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 14;								//
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	220e      	movs	r2, #14
 8001e8a:	701a      	strb	r2, [r3, #0]
			else{											//
				this->velocity[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;							// Suma uno al indice
				*state 	= 13;								//
			}
			break;
 8001e8c:	e0ed      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001e94:	2b09      	cmp	r3, #9
 8001e96:	d907      	bls.n	8001ea8 <_ZN8gpsInput11insertValueEh+0x3a8>
				this->countGprmc	= 0;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]
			break;
 8001ea6:	e0e0      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				this->velocity[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001eae:	461a      	mov	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	78fa      	ldrb	r2, [r7, #3]
 8001eb6:	f883 2020 	strb.w	r2, [r3, #32]
				this->countGprmc++;							// Suma uno al indice
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	b2da      	uxtb	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state 	= 13;								//
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	220d      	movs	r2, #13
 8001ece:	701a      	strb	r2, [r3, #0]
			break;
 8001ed0:	e0cb      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		/////////////////
		// S14 - ANGLE //
		/////////////////

		case 14:
			if ( symbol == ',' ){							//
 8001ed2:	78fb      	ldrb	r3, [r7, #3]
 8001ed4:	2b2c      	cmp	r3, #44	@ 0x2c
 8001ed6:	d107      	bne.n	8001ee8 <_ZN8gpsInput11insertValueEh+0x3e8>
				this->countGprmc	= 0;					// Reinicia contador
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 15;								//
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	220f      	movs	r2, #15
 8001ee4:	701a      	strb	r2, [r3, #0]
			else{											//
				this->angle[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;							// Suma uno al indice
				*state	= 14;								//
			}
			break;
 8001ee6:	e0c0      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if ( this->countGprmc >= 10 ){
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001eee:	2b09      	cmp	r3, #9
 8001ef0:	d907      	bls.n	8001f02 <_ZN8gpsInput11insertValueEh+0x402>
				this->countGprmc	= 0;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 0;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2200      	movs	r2, #0
 8001efe:	701a      	strb	r2, [r3, #0]
			break;
 8001f00:	e0b3      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				this->angle[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001f08:	461a      	mov	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	78fa      	ldrb	r2, [r7, #3]
 8001f10:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				this->countGprmc++;							// Suma uno al indice
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 14;								//
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	220e      	movs	r2, #14
 8001f28:	701a      	strb	r2, [r3, #0]
			break;
 8001f2a:	e09e      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////
		// S15 - DATE //
		////////////////

		case 15:
			if ( symbol == ','){						// Si es una ,
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	2b2c      	cmp	r3, #44	@ 0x2c
 8001f30:	d103      	bne.n	8001f3a <_ZN8gpsInput11insertValueEh+0x43a>
				*state	= 0;							// Cierra la maquina
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2200      	movs	r2, #0
 8001f36:	701a      	strb	r2, [r3, #0]
			else{										// Si no
				this->date[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
				this->countGprmc++;						// Suma uno al indice
				*state	= 15;
			}
			break;
 8001f38:	e097      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				this->date[this->countGprmc]  =	symbol;	// Guarda el simbolo en el buffer
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001f40:	461a      	mov	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4413      	add	r3, r2
 8001f46:	78fa      	ldrb	r2, [r7, #3]
 8001f48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
				this->countGprmc++;						// Suma uno al indice
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001f52:	3301      	adds	r3, #1
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
				*state	= 15;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	220f      	movs	r2, #15
 8001f60:	701a      	strb	r2, [r3, #0]
			break;
 8001f62:	e082      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S50 - DETECT V //
		////////////////////

		case 50:
			if (symbol == 'T'){	// Si detecta V
 8001f64:	78fb      	ldrb	r3, [r7, #3]
 8001f66:	2b54      	cmp	r3, #84	@ 0x54
 8001f68:	d103      	bne.n	8001f72 <_ZN8gpsInput11insertValueEh+0x472>
				*state	= 51;	// Pasa a S51
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2233      	movs	r2, #51	@ 0x33
 8001f6e:	701a      	strb	r2, [r3, #0]
			}
			else{				// Si no
				*state	= 0;	// Vuelve a S0
			}
			break;
 8001f70:	e07b      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;	// Vuelve a S0
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	701a      	strb	r2, [r3, #0]
			break;
 8001f78:	e077      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		/////////////////////
		// S51	- DETECT G //
		/////////////////////

		case 51:
			if (symbol == 'G'){	// Si detecta G
 8001f7a:	78fb      	ldrb	r3, [r7, #3]
 8001f7c:	2b47      	cmp	r3, #71	@ 0x47
 8001f7e:	d103      	bne.n	8001f88 <_ZN8gpsInput11insertValueEh+0x488>
				*state	= 52;	// Pasa a S51
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2234      	movs	r2, #52	@ 0x34
 8001f84:	701a      	strb	r2, [r3, #0]
			}
			else{				// Si no
				*state	= 0;	// Vuelve a S0
				break;
			}
			break;
 8001f86:	e070      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;	// Vuelve a S0
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	701a      	strb	r2, [r3, #0]
				break;
 8001f8e:	e06c      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		/////////////////////////////////
		// S52 - DETECT A GPTVG PACKET //
		/////////////////////////////////

		case 52:
			this->setMode(2);
 8001f90:	2102      	movs	r1, #2
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f000 f86e 	bl	8002074 <_ZN8gpsInput7setModeEh>
			*state	= 0;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	701a      	strb	r2, [r3, #0]
			break;
 8001f9e:	e064      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		// S53 - DETECT A S //
		//////////////////////

		case 53:

			if (symbol == 'G'){
 8001fa0:	78fb      	ldrb	r3, [r7, #3]
 8001fa2:	2b47      	cmp	r3, #71	@ 0x47
 8001fa4:	d103      	bne.n	8001fae <_ZN8gpsInput11insertValueEh+0x4ae>
				*state = 54;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2236      	movs	r2, #54	@ 0x36
 8001faa:	701a      	strb	r2, [r3, #0]
				*state	= 59;
			}
			else{
				*state = 0;
			}
			break;
 8001fac:	e05d      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if (symbol == 'L'){
 8001fae:	78fb      	ldrb	r3, [r7, #3]
 8001fb0:	2b4c      	cmp	r3, #76	@ 0x4c
 8001fb2:	d103      	bne.n	8001fbc <_ZN8gpsInput11insertValueEh+0x4bc>
				*state	= 57;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2239      	movs	r2, #57	@ 0x39
 8001fb8:	701a      	strb	r2, [r3, #0]
			break;
 8001fba:	e056      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if (symbol == 'S'){
 8001fbc:	78fb      	ldrb	r3, [r7, #3]
 8001fbe:	2b53      	cmp	r3, #83	@ 0x53
 8001fc0:	d103      	bne.n	8001fca <_ZN8gpsInput11insertValueEh+0x4ca>
				*state	= 59;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	223b      	movs	r2, #59	@ 0x3b
 8001fc6:	701a      	strb	r2, [r3, #0]
			break;
 8001fc8:	e04f      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state = 0;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	701a      	strb	r2, [r3, #0]
			break;
 8001fd0:	e04b      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		//////////////////////
		// S54 - DETECT A V //
		//////////////////////

		case 54:
			if (symbol == 'A'){
 8001fd2:	78fb      	ldrb	r3, [r7, #3]
 8001fd4:	2b41      	cmp	r3, #65	@ 0x41
 8001fd6:	d103      	bne.n	8001fe0 <_ZN8gpsInput11insertValueEh+0x4e0>
				*state	= 55;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2237      	movs	r2, #55	@ 0x37
 8001fdc:	701a      	strb	r2, [r3, #0]
				*state = 56;
			}
			else{
				*state	= 0;
			}
			break;
 8001fde:	e044      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
			else if (symbol == 'V'){
 8001fe0:	78fb      	ldrb	r3, [r7, #3]
 8001fe2:	2b56      	cmp	r3, #86	@ 0x56
 8001fe4:	d103      	bne.n	8001fee <_ZN8gpsInput11insertValueEh+0x4ee>
				*state = 56;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2238      	movs	r2, #56	@ 0x38
 8001fea:	701a      	strb	r2, [r3, #0]
			break;
 8001fec:	e03d      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	701a      	strb	r2, [r3, #0]
			break;
 8001ff4:	e039      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S55 - DETECT GPGSA //
		////////////////////////

		case 55:
			this->setMode(32);
 8001ff6:	2120      	movs	r1, #32
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f000 f83b 	bl	8002074 <_ZN8gpsInput7setModeEh>
			*state	= 0;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2200      	movs	r2, #0
 8002002:	701a      	strb	r2, [r3, #0]
			break;
 8002004:	e031      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S56 - DETECT GPGSV //
		////////////////////////

		case 56:
			this->setMode(4);
 8002006:	2104      	movs	r1, #4
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 f833 	bl	8002074 <_ZN8gpsInput7setModeEh>
			*state	= 0;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	701a      	strb	r2, [r3, #0]
			break;
 8002014:	e029      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S57 - DETECT L //
		////////////////////

		case 57:
			if (symbol == 'L'){
 8002016:	78fb      	ldrb	r3, [r7, #3]
 8002018:	2b4c      	cmp	r3, #76	@ 0x4c
 800201a:	d103      	bne.n	8002024 <_ZN8gpsInput11insertValueEh+0x524>
				*state	= 58;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	223a      	movs	r2, #58	@ 0x3a
 8002020:	701a      	strb	r2, [r3, #0]
			}
			else{
				*state	= 0;
			}
			break;
 8002022:	e022      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2200      	movs	r2, #0
 8002028:	701a      	strb	r2, [r3, #0]
			break;
 800202a:	e01e      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S58 - DETECT GPGLL //
		////////////////////////

		case 58:
			this->setMode(8);
 800202c:	2108      	movs	r1, #8
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f820 	bl	8002074 <_ZN8gpsInput7setModeEh>
			*state	= 0;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
			break;
 800203a:	e016      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////
		// S59 - DETECT A //
		////////////////////

		case 59:
			if (symbol == 'V'){
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	2b56      	cmp	r3, #86	@ 0x56
 8002040:	d103      	bne.n	800204a <_ZN8gpsInput11insertValueEh+0x54a>
				*state	= 60;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	223c      	movs	r2, #60	@ 0x3c
 8002046:	701a      	strb	r2, [r3, #0]
			}
			else{
				*state	= 0;
			}
			break;
 8002048:	e00f      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
				*state	= 0;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2200      	movs	r2, #0
 800204e:	701a      	strb	r2, [r3, #0]
			break;
 8002050:	e00b      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		////////////////////////
		// S60 - DETECT GPGGA //
		////////////////////////

		case 60:
			this->setMode(16);
 8002052:	2110      	movs	r1, #16
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f000 f80d 	bl	8002074 <_ZN8gpsInput7setModeEh>
			*state = 0;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2200      	movs	r2, #0
 800205e:	701a      	strb	r2, [r3, #0]
			break;
 8002060:	e003      	b.n	800206a <_ZN8gpsInput11insertValueEh+0x56a>
		/////////////
		// DEFAULT //
		/////////////

		default:
			*state	= 0;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2200      	movs	r2, #0
 8002066:	701a      	strb	r2, [r3, #0]
			break;
 8002068:	bf00      	nop
	}
}
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop

08002074 <_ZN8gpsInput7setModeEh>:

//////////////
// SET MODE //
//////////////

void gpsInput::setMode(uint8_t mode){
 8002074:	b480      	push	{r7}
 8002076:	b087      	sub	sp, #28
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	70fb      	strb	r3, [r7, #3]
	this->limitMsgModes	= 15;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	220f      	movs	r2, #15
 8002084:	74da      	strb	r2, [r3, #19]
	uint8_t output	= 0;
 8002086:	2300      	movs	r3, #0
 8002088:	75fb      	strb	r3, [r7, #23]
	uint8_t pot2[6]	= {1, 2, 4, 8, 16, 32};
 800208a:	4a51      	ldr	r2, [pc, #324]	@ (80021d0 <_ZN8gpsInput7setModeEh+0x15c>)
 800208c:	f107 0308 	add.w	r3, r7, #8
 8002090:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002094:	6018      	str	r0, [r3, #0]
 8002096:	3304      	adds	r3, #4
 8002098:	8019      	strh	r1, [r3, #0]

	switch (mode){
 800209a:	78fb      	ldrb	r3, [r7, #3]
 800209c:	3b01      	subs	r3, #1
 800209e:	2b1f      	cmp	r3, #31
 80020a0:	d866      	bhi.n	8002170 <_ZN8gpsInput7setModeEh+0xfc>
 80020a2:	a201      	add	r2, pc, #4	@ (adr r2, 80020a8 <_ZN8gpsInput7setModeEh+0x34>)
 80020a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a8:	08002129 	.word	0x08002129
 80020ac:	08002135 	.word	0x08002135
 80020b0:	08002171 	.word	0x08002171
 80020b4:	08002141 	.word	0x08002141
 80020b8:	08002171 	.word	0x08002171
 80020bc:	08002171 	.word	0x08002171
 80020c0:	08002171 	.word	0x08002171
 80020c4:	0800214d 	.word	0x0800214d
 80020c8:	08002171 	.word	0x08002171
 80020cc:	08002171 	.word	0x08002171
 80020d0:	08002171 	.word	0x08002171
 80020d4:	08002171 	.word	0x08002171
 80020d8:	08002171 	.word	0x08002171
 80020dc:	08002171 	.word	0x08002171
 80020e0:	08002171 	.word	0x08002171
 80020e4:	08002159 	.word	0x08002159
 80020e8:	08002171 	.word	0x08002171
 80020ec:	08002171 	.word	0x08002171
 80020f0:	08002171 	.word	0x08002171
 80020f4:	08002171 	.word	0x08002171
 80020f8:	08002171 	.word	0x08002171
 80020fc:	08002171 	.word	0x08002171
 8002100:	08002171 	.word	0x08002171
 8002104:	08002171 	.word	0x08002171
 8002108:	08002171 	.word	0x08002171
 800210c:	08002171 	.word	0x08002171
 8002110:	08002171 	.word	0x08002171
 8002114:	08002171 	.word	0x08002171
 8002118:	08002171 	.word	0x08002171
 800211c:	08002171 	.word	0x08002171
 8002120:	08002171 	.word	0x08002171
 8002124:	08002165 	.word	0x08002165

	///////////
	// GPRMC //
	///////////
	case 1:
		this->countModes[0]	= this->limitMsgModes;	// Asigna valor maximo
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	7cda      	ldrb	r2, [r3, #19]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		break;
 8002132:	e01e      	b.n	8002172 <_ZN8gpsInput7setModeEh+0xfe>

	///////////
	// GPTVG //
	///////////
	case 2:
		this->countModes[1]	= this->limitMsgModes;	// Asigna valor maximo
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	7cda      	ldrb	r2, [r3, #19]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
		break;
 800213e:	e018      	b.n	8002172 <_ZN8gpsInput7setModeEh+0xfe>
	///////////
	// GPGGV //
	///////////

	case 4:
		this->countModes[2]	= this->limitMsgModes;	// Asigna valor maximo
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	7cda      	ldrb	r2, [r3, #19]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
		break;
 800214a:	e012      	b.n	8002172 <_ZN8gpsInput7setModeEh+0xfe>

	///////////
	// GPGLL //
	///////////
	case 8:
		this->countModes[3]	= this->limitMsgModes;	// Asigna valor maximo
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	7cda      	ldrb	r2, [r3, #19]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
		break;
 8002156:	e00c      	b.n	8002172 <_ZN8gpsInput7setModeEh+0xfe>

	///////////
	// GPGSV //
	///////////
	case 16:
		this->countModes[4]	= this->limitMsgModes;	// Asigna valor maximo
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	7cda      	ldrb	r2, [r3, #19]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		break;
 8002162:	e006      	b.n	8002172 <_ZN8gpsInput7setModeEh+0xfe>

	///////////
	// GPGGA //
	///////////
	case 32:
		this->countModes[5]	= this->limitMsgModes;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	7cda      	ldrb	r2, [r3, #19]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
		break;
 800216e:	e000      	b.n	8002172 <_ZN8gpsInput7setModeEh+0xfe>

	default:
		break;
 8002170:	bf00      	nop
	}

	for (int i = 0; i<6; i++){			// Recorre array de count
 8002172:	2300      	movs	r3, #0
 8002174:	613b      	str	r3, [r7, #16]
 8002176:	e01e      	b.n	80021b6 <_ZN8gpsInput7setModeEh+0x142>
		if (this->countModes[i] > 0){	// Si el contador >0
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	4413      	add	r3, r2
 800217e:	333c      	adds	r3, #60	@ 0x3c
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d014      	beq.n	80021b0 <_ZN8gpsInput7setModeEh+0x13c>
			this->countModes[i]--;		// Resta 1
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	4413      	add	r3, r2
 800218c:	333c      	adds	r3, #60	@ 0x3c
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	3b01      	subs	r3, #1
 8002192:	b2d9      	uxtb	r1, r3
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4413      	add	r3, r2
 800219a:	333c      	adds	r3, #60	@ 0x3c
 800219c:	460a      	mov	r2, r1
 800219e:	701a      	strb	r2, [r3, #0]
			output = output + pot2[i];		// Suma un exponente de 2
 80021a0:	f107 0208 	add.w	r2, r7, #8
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	4413      	add	r3, r2
 80021a8:	781a      	ldrb	r2, [r3, #0]
 80021aa:	7dfb      	ldrb	r3, [r7, #23]
 80021ac:	4413      	add	r3, r2
 80021ae:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i<6; i++){			// Recorre array de count
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	3301      	adds	r3, #1
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	2b05      	cmp	r3, #5
 80021ba:	dddd      	ble.n	8002178 <_ZN8gpsInput7setModeEh+0x104>
		}								// Genera numero unico
		else{							// Si no
			//this->countModes[i]	= 0;	// Asigna 0
		}
	}
	this->mode	= output;	// Asigna modo
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	7dfa      	ldrb	r2, [r7, #23]
 80021c0:	711a      	strb	r2, [r3, #4]
}
 80021c2:	bf00      	nop
 80021c4:	371c      	adds	r7, #28
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	0800e00c 	.word	0x0800e00c

080021d4 <_ZN8gpsInput8setValidEc>:

///////////////
// SET VALID //
///////////////

void gpsInput::setValid(char valid){
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	460b      	mov	r3, r1
 80021de:	70fb      	strb	r3, [r7, #3]
	this->flagValid	= valid;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	78fa      	ldrb	r2, [r7, #3]
 80021e4:	741a      	strb	r2, [r3, #16]
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <_ZN8gpsInput8getValidEv>:

///////////////////////
// GET VALID MESSAGE //
///////////////////////

bool gpsInput::getValid(){
 80021f2:	b480      	push	{r7}
 80021f4:	b085      	sub	sp, #20
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
	bool flag	= 0;
 80021fa:	2300      	movs	r3, #0
 80021fc:	73fb      	strb	r3, [r7, #15]

	if (this->flagValid == 'A'){
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	7c1b      	ldrb	r3, [r3, #16]
 8002202:	2b41      	cmp	r3, #65	@ 0x41
 8002204:	d102      	bne.n	800220c <_ZN8gpsInput8getValidEv+0x1a>
		flag = 1;
 8002206:	2301      	movs	r3, #1
 8002208:	73fb      	strb	r3, [r7, #15]
 800220a:	e001      	b.n	8002210 <_ZN8gpsInput8getValidEv+0x1e>
	}
	else{
		flag = 0;
 800220c:	2300      	movs	r3, #0
 800220e:	73fb      	strb	r3, [r7, #15]
	}

	return flag;
 8002210:	7bfb      	ldrb	r3, [r7, #15]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <_ZN8gpsInput13getNewMessageEv>:

//////////////////////////
// GET NEW MESSAGE FLAG //
//////////////////////////

bool gpsInput::getNewMessage(){
 800221e:	b480      	push	{r7}
 8002220:	b083      	sub	sp, #12
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
	return	this->flagNew;	// Guarda el valor de flagNew
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	7c9b      	ldrb	r3, [r3, #18]

}
 800222a:	4618      	mov	r0, r3
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <_Z7hwInputv>:
							*	7: FUTURO USO
							*/

/***** INPUT *****/

void hwInput(){
 8002236:	b580      	push	{r7, lr}
 8002238:	af00      	add	r7, sp, #0
	hwBoton();
 800223a:	f000 fa55 	bl	80026e8 <_Z7hwBotonv>
	hwSht31();
 800223e:	f000 f8fb 	bl	8002438 <_Z7hwSht31v>
	hwAds1115();
 8002242:	f000 f829 	bl	8002298 <_Z9hwAds1115v>
	hwAnalog();
 8002246:	f000 fad7 	bl	80027f8 <_Z8hwAnalogv>
	hwEEPROM();
 800224a:	f000 fb35 	bl	80028b8 <_Z8hwEEPROMv>
	hwGpsIn();
 800224e:	f000 faad 	bl	80027ac <_Z7hwGpsInv>
	hwLoraIn();
 8002252:	f000 f803 	bl	800225c <_Z8hwLoraInv>
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
	...

0800225c <_Z8hwLoraInv>:
 * Traspaso de de loraBus a loraInput
 *
 * loraInput detecta respuesta dentro de bytes entrantes
 */

void hwLoraIn(){
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
	if ( loraIn.available() ){					// Si hay elementos disponibles en FIFO desde DMA
 8002260:	480a      	ldr	r0, [pc, #40]	@ (800228c <_Z8hwLoraInv+0x30>)
 8002262:	f7ff fc25 	bl	8001ab0 <_ZN8fifoUart9availableEv>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d00c      	beq.n	8002286 <_Z8hwLoraInv+0x2a>
		loraBus	= loraIn.readElement();			// Guarda el valor
 800226c:	4807      	ldr	r0, [pc, #28]	@ (800228c <_Z8hwLoraInv+0x30>)
 800226e:	f7ff fbe6 	bl	8001a3e <_ZN8fifoUart11readElementEv>
 8002272:	4603      	mov	r3, r0
 8002274:	461a      	mov	r2, r3
 8002276:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <_Z8hwLoraInv+0x34>)
 8002278:	701a      	strb	r2, [r3, #0]
		loraInput.insertElement( loraBus );		// Inserta en Lora Input
 800227a:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <_Z8hwLoraInv+0x34>)
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	4619      	mov	r1, r3
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <_Z8hwLoraInv+0x38>)
 8002282:	f001 ffdb 	bl	800423c <_ZN9loraInput13insertElementEh>
	}
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000aec 	.word	0x20000aec
 8002290:	200004cc 	.word	0x200004cc
 8002294:	20000b2c 	.word	0x20000b2c

08002298 <_Z9hwAds1115v>:
 *	INPUT	:	I2C
 *	OUTPUT	:	alphaA, alphaB
 *				warningHardware[2]
 */

void hwAds1115(){
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0

	switch ( stateAdc ){
 800229c:	4b57      	ldr	r3, [pc, #348]	@ (80023fc <_Z9hwAds1115v+0x164>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b05      	cmp	r3, #5
 80022a2:	f200 80a8 	bhi.w	80023f6 <_Z9hwAds1115v+0x15e>
 80022a6:	a201      	add	r2, pc, #4	@ (adr r2, 80022ac <_Z9hwAds1115v+0x14>)
 80022a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ac:	080022c5 	.word	0x080022c5
 80022b0:	080022f9 	.word	0x080022f9
 80022b4:	0800232f 	.word	0x0800232f
 80022b8:	08002361 	.word	0x08002361
 80022bc:	08002387 	.word	0x08002387
 80022c0:	080023db 	.word	0x080023db
	////////////////////////////
	// S0 - WAIT FOR SAMPLING //
	////////////////////////////
	case 0:

		countAdc++;									// Suma 1 al contador
 80022c4:	4b4e      	ldr	r3, [pc, #312]	@ (8002400 <_Z9hwAds1115v+0x168>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	3301      	adds	r3, #1
 80022ca:	4a4d      	ldr	r2, [pc, #308]	@ (8002400 <_Z9hwAds1115v+0x168>)
 80022cc:	6013      	str	r3, [r2, #0]

		if ( countAdc >= sampleAdc && enableI2C ){	// Si pasa limite de medición y el I2C esta habilitado
 80022ce:	4b4c      	ldr	r3, [pc, #304]	@ (8002400 <_Z9hwAds1115v+0x168>)
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	4b4c      	ldr	r3, [pc, #304]	@ (8002404 <_Z9hwAds1115v+0x16c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	db0a      	blt.n	80022f0 <_Z9hwAds1115v+0x58>
 80022da:	4b4b      	ldr	r3, [pc, #300]	@ (8002408 <_Z9hwAds1115v+0x170>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d006      	beq.n	80022f0 <_Z9hwAds1115v+0x58>
			enableI2C	= 0;						// Deshabilita I2C
 80022e2:	4b49      	ldr	r3, [pc, #292]	@ (8002408 <_Z9hwAds1115v+0x170>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	701a      	strb	r2, [r3, #0]
			stateAdc	= 1;						// Pasa a S1
 80022e8:	4b44      	ldr	r3, [pc, #272]	@ (80023fc <_Z9hwAds1115v+0x164>)
 80022ea:	2201      	movs	r2, #1
 80022ec:	701a      	strb	r2, [r3, #0]
		}
		else{										// Si no
			stateAdc	= 0;						// Espera en S0
		}
		break;
 80022ee:	e083      	b.n	80023f8 <_Z9hwAds1115v+0x160>
			stateAdc	= 0;						// Espera en S0
 80022f0:	4b42      	ldr	r3, [pc, #264]	@ (80023fc <_Z9hwAds1115v+0x164>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	701a      	strb	r2, [r3, #0]
		break;
 80022f6:	e07f      	b.n	80023f8 <_Z9hwAds1115v+0x160>
	////////////////////////////
	// S1 - TRANSMIT COMMANDS //
	////////////////////////////

	case 1:
		countAdc	= 0;																// Reinicia contador
 80022f8:	4b41      	ldr	r3, [pc, #260]	@ (8002400 <_Z9hwAds1115v+0x168>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]

		if ( selectChannelAds ){														// Si esta seleccionado channel 0
 80022fe:	4b43      	ldr	r3, [pc, #268]	@ (800240c <_Z9hwAds1115v+0x174>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d006      	beq.n	8002314 <_Z9hwAds1115v+0x7c>
			HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_0, 3);	// Transmite comando
 8002306:	2303      	movs	r3, #3
 8002308:	4a41      	ldr	r2, [pc, #260]	@ (8002410 <_Z9hwAds1115v+0x178>)
 800230a:	2190      	movs	r1, #144	@ 0x90
 800230c:	4841      	ldr	r0, [pc, #260]	@ (8002414 <_Z9hwAds1115v+0x17c>)
 800230e:	f006 f93b 	bl	8008588 <HAL_I2C_Master_Transmit_DMA>
 8002312:	e005      	b.n	8002320 <_Z9hwAds1115v+0x88>
		}
		else{																			// Si esta seleccionado channel 1
			HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_2, 3);	// Transmite comando
 8002314:	2303      	movs	r3, #3
 8002316:	4a40      	ldr	r2, [pc, #256]	@ (8002418 <_Z9hwAds1115v+0x180>)
 8002318:	2190      	movs	r1, #144	@ 0x90
 800231a:	483e      	ldr	r0, [pc, #248]	@ (8002414 <_Z9hwAds1115v+0x17c>)
 800231c:	f006 f934 	bl	8008588 <HAL_I2C_Master_Transmit_DMA>
		}

		flagI2C_DMA	= 0;																// Reinicia flag DMA
 8002320:	4b3e      	ldr	r3, [pc, #248]	@ (800241c <_Z9hwAds1115v+0x184>)
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
		stateAdc	= 2;																// Pasa a S2
 8002326:	4b35      	ldr	r3, [pc, #212]	@ (80023fc <_Z9hwAds1115v+0x164>)
 8002328:	2202      	movs	r2, #2
 800232a:	701a      	strb	r2, [r3, #0]

		break;
 800232c:	e064      	b.n	80023f8 <_Z9hwAds1115v+0x160>
	/////////////////////////
	// S2 - CHECK TRANSMIT //
	/////////////////////////

	case 2:
		HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_1, 1);	// Transmite comando
 800232e:	2301      	movs	r3, #1
 8002330:	4a3b      	ldr	r2, [pc, #236]	@ (8002420 <_Z9hwAds1115v+0x188>)
 8002332:	2190      	movs	r1, #144	@ 0x90
 8002334:	4837      	ldr	r0, [pc, #220]	@ (8002414 <_Z9hwAds1115v+0x17c>)
 8002336:	f006 f927 	bl	8008588 <HAL_I2C_Master_Transmit_DMA>
		errorHardware[5]	= !flagI2C_DMA;											// Registra si no hay ADS
 800233a:	4b38      	ldr	r3, [pc, #224]	@ (800241c <_Z9hwAds1115v+0x184>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	f083 0301 	eor.w	r3, r3, #1
 8002342:	b2da      	uxtb	r2, r3
 8002344:	4b37      	ldr	r3, [pc, #220]	@ (8002424 <_Z9hwAds1115v+0x18c>)
 8002346:	715a      	strb	r2, [r3, #5]

		if ( flagI2C_DMA ){					// Si HAY ADC
 8002348:	4b34      	ldr	r3, [pc, #208]	@ (800241c <_Z9hwAds1115v+0x184>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <_Z9hwAds1115v+0xc0>
			stateAdc	= 3;				// Pasa a S3
 8002350:	4b2a      	ldr	r3, [pc, #168]	@ (80023fc <_Z9hwAds1115v+0x164>)
 8002352:	2203      	movs	r2, #3
 8002354:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateAdc	= 5;				// Pasa  s5
		}
		break;
 8002356:	e04f      	b.n	80023f8 <_Z9hwAds1115v+0x160>
			stateAdc	= 5;				// Pasa  s5
 8002358:	4b28      	ldr	r3, [pc, #160]	@ (80023fc <_Z9hwAds1115v+0x164>)
 800235a:	2205      	movs	r2, #5
 800235c:	701a      	strb	r2, [r3, #0]
		break;
 800235e:	e04b      	b.n	80023f8 <_Z9hwAds1115v+0x160>
	////////////////////////////
	// S3 - WAIT FOR RESPONSE //
	////////////////////////////

	case 3:
		countAdc++;							// Suma 1 al contador
 8002360:	4b27      	ldr	r3, [pc, #156]	@ (8002400 <_Z9hwAds1115v+0x168>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	3301      	adds	r3, #1
 8002366:	4a26      	ldr	r2, [pc, #152]	@ (8002400 <_Z9hwAds1115v+0x168>)
 8002368:	6013      	str	r3, [r2, #0]

		if ( countAdc >= limitAds_i2c ){	// Si pasa el limite de espera de respuesta
 800236a:	4b25      	ldr	r3, [pc, #148]	@ (8002400 <_Z9hwAds1115v+0x168>)
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	4b2e      	ldr	r3, [pc, #184]	@ (8002428 <_Z9hwAds1115v+0x190>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	db03      	blt.n	800237e <_Z9hwAds1115v+0xe6>
			stateAdc	= 4;				// Pasa a S4
 8002376:	4b21      	ldr	r3, [pc, #132]	@ (80023fc <_Z9hwAds1115v+0x164>)
 8002378:	2204      	movs	r2, #4
 800237a:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateAdc	= 3;				// Pasa a S3
		}
		break;
 800237c:	e03c      	b.n	80023f8 <_Z9hwAds1115v+0x160>
			stateAdc	= 3;				// Pasa a S3
 800237e:	4b1f      	ldr	r3, [pc, #124]	@ (80023fc <_Z9hwAds1115v+0x164>)
 8002380:	2203      	movs	r2, #3
 8002382:	701a      	strb	r2, [r3, #0]
		break;
 8002384:	e038      	b.n	80023f8 <_Z9hwAds1115v+0x160>
	//////////////////////
	// S4 - RECEIVE I2C //
	//////////////////////

	case 4:
		countAdc	= 0;																// Reinicia contador
 8002386:	4b1e      	ldr	r3, [pc, #120]	@ (8002400 <_Z9hwAds1115v+0x168>)
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
		HAL_I2C_Master_Receive_DMA(&hi2c1, ADS1115_ADDRESS<<1, buffer_ADS_I2C_IN, 2);	// Solicita datos del buffer
 800238c:	2302      	movs	r3, #2
 800238e:	4a27      	ldr	r2, [pc, #156]	@ (800242c <_Z9hwAds1115v+0x194>)
 8002390:	2190      	movs	r1, #144	@ 0x90
 8002392:	4820      	ldr	r0, [pc, #128]	@ (8002414 <_Z9hwAds1115v+0x17c>)
 8002394:	f006 fa0c 	bl	80087b0 <HAL_I2C_Master_Receive_DMA>
		if ( selectChannelAds ){														// Si esta seleccionado channel 0
 8002398:	4b1c      	ldr	r3, [pc, #112]	@ (800240c <_Z9hwAds1115v+0x174>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d00c      	beq.n	80023ba <_Z9hwAds1115v+0x122>
			alphaA = ( buffer_ADS_I2C_IN[0] << 8 | buffer_ADS_I2C_IN[1] );				// Guarda en Alpha0
 80023a0:	4b22      	ldr	r3, [pc, #136]	@ (800242c <_Z9hwAds1115v+0x194>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	021b      	lsls	r3, r3, #8
 80023a6:	b21a      	sxth	r2, r3
 80023a8:	4b20      	ldr	r3, [pc, #128]	@ (800242c <_Z9hwAds1115v+0x194>)
 80023aa:	785b      	ldrb	r3, [r3, #1]
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	4313      	orrs	r3, r2
 80023b0:	b21b      	sxth	r3, r3
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002430 <_Z9hwAds1115v+0x198>)
 80023b6:	801a      	strh	r2, [r3, #0]
 80023b8:	e00b      	b.n	80023d2 <_Z9hwAds1115v+0x13a>
		}
		else{																			// Si esta seleccionado channel 1
			alphaB = ( buffer_ADS_I2C_IN[0] << 8 | buffer_ADS_I2C_IN[1] );				// Guarda en Alpha1
 80023ba:	4b1c      	ldr	r3, [pc, #112]	@ (800242c <_Z9hwAds1115v+0x194>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	021b      	lsls	r3, r3, #8
 80023c0:	b21a      	sxth	r2, r3
 80023c2:	4b1a      	ldr	r3, [pc, #104]	@ (800242c <_Z9hwAds1115v+0x194>)
 80023c4:	785b      	ldrb	r3, [r3, #1]
 80023c6:	b21b      	sxth	r3, r3
 80023c8:	4313      	orrs	r3, r2
 80023ca:	b21b      	sxth	r3, r3
 80023cc:	b29a      	uxth	r2, r3
 80023ce:	4b19      	ldr	r3, [pc, #100]	@ (8002434 <_Z9hwAds1115v+0x19c>)
 80023d0:	801a      	strh	r2, [r3, #0]
		}
		stateAdc	= 5;																// Pasa a S5
 80023d2:	4b0a      	ldr	r3, [pc, #40]	@ (80023fc <_Z9hwAds1115v+0x164>)
 80023d4:	2205      	movs	r2, #5
 80023d6:	701a      	strb	r2, [r3, #0]
		break;
 80023d8:	e00e      	b.n	80023f8 <_Z9hwAds1115v+0x160>
	/////////////////////
	// S5 - CLOSE LOOP //
	/////////////////////

	case 5:
		selectChannelAds	= !selectChannelAds;	// Cambia canal
 80023da:	4b0c      	ldr	r3, [pc, #48]	@ (800240c <_Z9hwAds1115v+0x174>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	f083 0301 	eor.w	r3, r3, #1
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	4b09      	ldr	r3, [pc, #36]	@ (800240c <_Z9hwAds1115v+0x174>)
 80023e6:	701a      	strb	r2, [r3, #0]
		enableI2C	= 1;							// Habilita uso de I2C
 80023e8:	4b07      	ldr	r3, [pc, #28]	@ (8002408 <_Z9hwAds1115v+0x170>)
 80023ea:	2201      	movs	r2, #1
 80023ec:	701a      	strb	r2, [r3, #0]
		stateAdc	= 0;							// Vuelve a S0
 80023ee:	4b03      	ldr	r3, [pc, #12]	@ (80023fc <_Z9hwAds1115v+0x164>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	701a      	strb	r2, [r3, #0]
		break;
 80023f4:	e000      	b.n	80023f8 <_Z9hwAds1115v+0x160>

	default:
		break;
 80023f6:	bf00      	nop
	}
}
 80023f8:	bf00      	nop
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20000428 	.word	0x20000428
 8002400:	2000042c 	.word	0x2000042c
 8002404:	20000430 	.word	0x20000430
 8002408:	2000000f 	.word	0x2000000f
 800240c:	20000442 	.word	0x20000442
 8002410:	20000010 	.word	0x20000010
 8002414:	200006cc 	.word	0x200006cc
 8002418:	20000014 	.word	0x20000014
 800241c:	200010a3 	.word	0x200010a3
 8002420:	20000438 	.word	0x20000438
 8002424:	200004d8 	.word	0x200004d8
 8002428:	20000434 	.word	0x20000434
 800242c:	2000043c 	.word	0x2000043c
 8002430:	2000043e 	.word	0x2000043e
 8002434:	20000440 	.word	0x20000440

08002438 <_Z7hwSht31v>:
 *	OUTPUT	: 	tempIntern, tempExtern
 *				humIntern, humExtern
 *				warningHardware[0], warningHardware[1]
 */

void hwSht31(){
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0

	switch ( stateSht31 ){
 800243c:	4b98      	ldr	r3, [pc, #608]	@ (80026a0 <_Z7hwSht31v+0x268>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	2b06      	cmp	r3, #6
 8002442:	f200 8126 	bhi.w	8002692 <_Z7hwSht31v+0x25a>
 8002446:	a201      	add	r2, pc, #4	@ (adr r2, 800244c <_Z7hwSht31v+0x14>)
 8002448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800244c:	08002469 	.word	0x08002469
 8002450:	0800249d 	.word	0x0800249d
 8002454:	080024db 	.word	0x080024db
 8002458:	0800251f 	.word	0x0800251f
 800245c:	08002545 	.word	0x08002545
 8002460:	08002565 	.word	0x08002565
 8002464:	08002661 	.word	0x08002661
	///////////////////////////
	// S0 - WAIT FOR MEASURE //
	///////////////////////////

	case 0:
		countSht31++;							// Suma 1 al contador
 8002468:	4b8e      	ldr	r3, [pc, #568]	@ (80026a4 <_Z7hwSht31v+0x26c>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	3301      	adds	r3, #1
 800246e:	4a8d      	ldr	r2, [pc, #564]	@ (80026a4 <_Z7hwSht31v+0x26c>)
 8002470:	6013      	str	r3, [r2, #0]

		if ( countSht31 >= limitSht31_measure && enableI2C ){// Si el contador pasa limite
 8002472:	4b8c      	ldr	r3, [pc, #560]	@ (80026a4 <_Z7hwSht31v+0x26c>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	4b8c      	ldr	r3, [pc, #560]	@ (80026a8 <_Z7hwSht31v+0x270>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	429a      	cmp	r2, r3
 800247c:	db0a      	blt.n	8002494 <_Z7hwSht31v+0x5c>
 800247e:	4b8b      	ldr	r3, [pc, #556]	@ (80026ac <_Z7hwSht31v+0x274>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d006      	beq.n	8002494 <_Z7hwSht31v+0x5c>
			enableI2C	= 0;					// Deshabilita uso de I2C
 8002486:	4b89      	ldr	r3, [pc, #548]	@ (80026ac <_Z7hwSht31v+0x274>)
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
			stateSht31	= 1;					// Pasa a S1
 800248c:	4b84      	ldr	r3, [pc, #528]	@ (80026a0 <_Z7hwSht31v+0x268>)
 800248e:	2201      	movs	r2, #1
 8002490:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no
			stateSht31	= 0;					// Espera
		}
		break;
 8002492:	e102      	b.n	800269a <_Z7hwSht31v+0x262>
			stateSht31	= 0;					// Espera
 8002494:	4b82      	ldr	r3, [pc, #520]	@ (80026a0 <_Z7hwSht31v+0x268>)
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]
		break;
 800249a:	e0fe      	b.n	800269a <_Z7hwSht31v+0x262>
	///////////////////////////
	// S1 - TRANSMIT COMMAND //
	///////////////////////////

	case 1:
		countSht31	= 0;				// Reinicia contador
 800249c:	4b81      	ldr	r3, [pc, #516]	@ (80026a4 <_Z7hwSht31v+0x26c>)
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
										// Transmite comando por I2C al SHT31 correspondiente
										// Solicita respuesta del proceso

		buffer_SHT31_I2C_OUT[0]	= command_Sht31 >> 8;				// Copia primer byte del comando
 80024a2:	4b83      	ldr	r3, [pc, #524]	@ (80026b0 <_Z7hwSht31v+0x278>)
 80024a4:	881b      	ldrh	r3, [r3, #0]
 80024a6:	0a1b      	lsrs	r3, r3, #8
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	b2da      	uxtb	r2, r3
 80024ac:	4b81      	ldr	r3, [pc, #516]	@ (80026b4 <_Z7hwSht31v+0x27c>)
 80024ae:	701a      	strb	r2, [r3, #0]
		buffer_SHT31_I2C_OUT[1]	= uint8_t ( command_Sht31 & 0xFF );	// Copia segundo byte del comando
 80024b0:	4b7f      	ldr	r3, [pc, #508]	@ (80026b0 <_Z7hwSht31v+0x278>)
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	4b7f      	ldr	r3, [pc, #508]	@ (80026b4 <_Z7hwSht31v+0x27c>)
 80024b8:	705a      	strb	r2, [r3, #1]

		flagI2C_DMA	= 0;											// Reinicia flag de envio de datos
 80024ba:	4b7f      	ldr	r3, [pc, #508]	@ (80026b8 <_Z7hwSht31v+0x280>)
 80024bc:	2200      	movs	r2, #0
 80024be:	701a      	strb	r2, [r3, #0]
														 			// Transmite comando
		HAL_I2C_Master_Transmit_DMA(&hi2c1, addressSht31<<1, buffer_SHT31_I2C_OUT, 2);
 80024c0:	4b7e      	ldr	r3, [pc, #504]	@ (80026bc <_Z7hwSht31v+0x284>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	b299      	uxth	r1, r3
 80024c8:	2302      	movs	r3, #2
 80024ca:	4a7a      	ldr	r2, [pc, #488]	@ (80026b4 <_Z7hwSht31v+0x27c>)
 80024cc:	487c      	ldr	r0, [pc, #496]	@ (80026c0 <_Z7hwSht31v+0x288>)
 80024ce:	f006 f85b 	bl	8008588 <HAL_I2C_Master_Transmit_DMA>

		stateSht31	= 2;											// Pasa a S2
 80024d2:	4b73      	ldr	r3, [pc, #460]	@ (80026a0 <_Z7hwSht31v+0x268>)
 80024d4:	2202      	movs	r2, #2
 80024d6:	701a      	strb	r2, [r3, #0]
		break;
 80024d8:	e0df      	b.n	800269a <_Z7hwSht31v+0x262>
										// PERO CON FALTA DE INFORMACIÓN PARA EL SENSOR
										// flagI2C_DMA -> 0: No hay sensor | 1: Hay sensor
										// flagI2C_DMA se actualiza en HAL_I2C_MasterTxCpltCallback
										// HAL_I2C_MasterTxCpltCallback se activa cuando el DMA transmitió correctamente

		if ( !selectSht31 ){					// Si esta seleccionado SHT31 interno
 80024da:	4b7a      	ldr	r3, [pc, #488]	@ (80026c4 <_Z7hwSht31v+0x28c>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	f083 0301 	eor.w	r3, r3, #1
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d007      	beq.n	80024f8 <_Z7hwSht31v+0xc0>
			errorHardware[0]	= !flagI2C_DMA;	// Marca estado del sensor
 80024e8:	4b73      	ldr	r3, [pc, #460]	@ (80026b8 <_Z7hwSht31v+0x280>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	f083 0301 	eor.w	r3, r3, #1
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	4b75      	ldr	r3, [pc, #468]	@ (80026c8 <_Z7hwSht31v+0x290>)
 80024f4:	701a      	strb	r2, [r3, #0]
 80024f6:	e006      	b.n	8002506 <_Z7hwSht31v+0xce>
		}
		else{									// Si esta seleccionado SHT31 externo
			errorHardware[1]	= !flagI2C_DMA;	// Marca estado del sensor
 80024f8:	4b6f      	ldr	r3, [pc, #444]	@ (80026b8 <_Z7hwSht31v+0x280>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	f083 0301 	eor.w	r3, r3, #1
 8002500:	b2da      	uxtb	r2, r3
 8002502:	4b71      	ldr	r3, [pc, #452]	@ (80026c8 <_Z7hwSht31v+0x290>)
 8002504:	705a      	strb	r2, [r3, #1]
		}

		if ( flagI2C_DMA ){						// Si hay sensor
 8002506:	4b6c      	ldr	r3, [pc, #432]	@ (80026b8 <_Z7hwSht31v+0x280>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <_Z7hwSht31v+0xde>
			stateSht31	= 3;					// Pasa a S3 para recibir datos
 800250e:	4b64      	ldr	r3, [pc, #400]	@ (80026a0 <_Z7hwSht31v+0x268>)
 8002510:	2203      	movs	r2, #3
 8002512:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no hay sensor
			stateSht31	= 6;					// Pasa a S6 - cambio de sensor
		}
		break;
 8002514:	e0c1      	b.n	800269a <_Z7hwSht31v+0x262>
			stateSht31	= 6;					// Pasa a S6 - cambio de sensor
 8002516:	4b62      	ldr	r3, [pc, #392]	@ (80026a0 <_Z7hwSht31v+0x268>)
 8002518:	2206      	movs	r2, #6
 800251a:	701a      	strb	r2, [r3, #0]
		break;
 800251c:	e0bd      	b.n	800269a <_Z7hwSht31v+0x262>
	///////////////////////////
	// S3 - ESPERA RESPUESTA //
	///////////////////////////

	case 3:
		countSht31++;							// Suma 1 al contador
 800251e:	4b61      	ldr	r3, [pc, #388]	@ (80026a4 <_Z7hwSht31v+0x26c>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	3301      	adds	r3, #1
 8002524:	4a5f      	ldr	r2, [pc, #380]	@ (80026a4 <_Z7hwSht31v+0x26c>)
 8002526:	6013      	str	r3, [r2, #0]

		if ( countSht31 >= limitSht31_i2c ){	// Si pasa el limite de respuesta
 8002528:	4b5e      	ldr	r3, [pc, #376]	@ (80026a4 <_Z7hwSht31v+0x26c>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4b67      	ldr	r3, [pc, #412]	@ (80026cc <_Z7hwSht31v+0x294>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	429a      	cmp	r2, r3
 8002532:	db03      	blt.n	800253c <_Z7hwSht31v+0x104>
			stateSht31	= 4;					// Pasa a S4
 8002534:	4b5a      	ldr	r3, [pc, #360]	@ (80026a0 <_Z7hwSht31v+0x268>)
 8002536:	2204      	movs	r2, #4
 8002538:	701a      	strb	r2, [r3, #0]
		}
		else{									// Sino
			stateSht31	= 3;					// Espera en S3
		}
		break;
 800253a:	e0ae      	b.n	800269a <_Z7hwSht31v+0x262>
			stateSht31	= 3;					// Espera en S3
 800253c:	4b58      	ldr	r3, [pc, #352]	@ (80026a0 <_Z7hwSht31v+0x268>)
 800253e:	2203      	movs	r2, #3
 8002540:	701a      	strb	r2, [r3, #0]
		break;
 8002542:	e0aa      	b.n	800269a <_Z7hwSht31v+0x262>

	///////////////////////
	// S4 - RECIBE DATOS //
	///////////////////////
	case 4:
		countSht31	= 0;	// Reinicia contador
 8002544:	4b57      	ldr	r3, [pc, #348]	@ (80026a4 <_Z7hwSht31v+0x26c>)
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
							// RECIBE LOS DATOS DEL BUS I2C
		HAL_I2C_Master_Receive_DMA(&hi2c1, addressSht31<<1, buffer_SHT31_I2C_IN, 6);
 800254a:	4b5c      	ldr	r3, [pc, #368]	@ (80026bc <_Z7hwSht31v+0x284>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	b299      	uxth	r1, r3
 8002552:	2306      	movs	r3, #6
 8002554:	4a5e      	ldr	r2, [pc, #376]	@ (80026d0 <_Z7hwSht31v+0x298>)
 8002556:	485a      	ldr	r0, [pc, #360]	@ (80026c0 <_Z7hwSht31v+0x288>)
 8002558:	f006 f92a 	bl	80087b0 <HAL_I2C_Master_Receive_DMA>
		stateSht31	= 5;	// Pasa a S5 para
 800255c:	4b50      	ldr	r3, [pc, #320]	@ (80026a0 <_Z7hwSht31v+0x268>)
 800255e:	2205      	movs	r2, #5
 8002560:	701a      	strb	r2, [r3, #0]
		break;
 8002562:	e09a      	b.n	800269a <_Z7hwSht31v+0x262>
	// S5 - ESCALA DE VARIABLES //
	//////////////////////////////

	case 5:

		if ( !selectSht31 ){														// Si esta seleccionado SHT INTERNO
 8002564:	4b57      	ldr	r3, [pc, #348]	@ (80026c4 <_Z7hwSht31v+0x28c>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	f083 0301 	eor.w	r3, r3, #1
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d039      	beq.n	80025e6 <_Z7hwSht31v+0x1ae>
			tempIntern	= (buffer_SHT31_I2C_IN[0] << 8) + buffer_SHT31_I2C_IN[1];	// Une valores del bus para temperatura
 8002572:	4b57      	ldr	r3, [pc, #348]	@ (80026d0 <_Z7hwSht31v+0x298>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	021b      	lsls	r3, r3, #8
 8002578:	b29b      	uxth	r3, r3
 800257a:	4a55      	ldr	r2, [pc, #340]	@ (80026d0 <_Z7hwSht31v+0x298>)
 800257c:	7852      	ldrb	r2, [r2, #1]
 800257e:	4413      	add	r3, r2
 8002580:	b29a      	uxth	r2, r3
 8002582:	4b54      	ldr	r3, [pc, #336]	@ (80026d4 <_Z7hwSht31v+0x29c>)
 8002584:	801a      	strh	r2, [r3, #0]
			tempIntern	= 1750*tempIntern/65535 - 450;								// Escala sugerida
 8002586:	4b53      	ldr	r3, [pc, #332]	@ (80026d4 <_Z7hwSht31v+0x29c>)
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	461a      	mov	r2, r3
 800258c:	f240 63d6 	movw	r3, #1750	@ 0x6d6
 8002590:	fb02 f303 	mul.w	r3, r2, r3
 8002594:	4a50      	ldr	r2, [pc, #320]	@ (80026d8 <_Z7hwSht31v+0x2a0>)
 8002596:	fb82 1203 	smull	r1, r2, r2, r3
 800259a:	441a      	add	r2, r3
 800259c:	13d2      	asrs	r2, r2, #15
 800259e:	17db      	asrs	r3, r3, #31
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	4b4a      	ldr	r3, [pc, #296]	@ (80026d4 <_Z7hwSht31v+0x29c>)
 80025ac:	801a      	strh	r2, [r3, #0]

			humIntern	= (buffer_SHT31_I2C_IN[3] << 8) + buffer_SHT31_I2C_IN[4];	// Une los valores del bus para humedad
 80025ae:	4b48      	ldr	r3, [pc, #288]	@ (80026d0 <_Z7hwSht31v+0x298>)
 80025b0:	78db      	ldrb	r3, [r3, #3]
 80025b2:	021b      	lsls	r3, r3, #8
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	4a46      	ldr	r2, [pc, #280]	@ (80026d0 <_Z7hwSht31v+0x298>)
 80025b8:	7912      	ldrb	r2, [r2, #4]
 80025ba:	4413      	add	r3, r2
 80025bc:	b29a      	uxth	r2, r3
 80025be:	4b47      	ldr	r3, [pc, #284]	@ (80026dc <_Z7hwSht31v+0x2a4>)
 80025c0:	801a      	strh	r2, [r3, #0]
			humIntern	= 1000*humIntern/65535;										// Escala sugerida
 80025c2:	4b46      	ldr	r3, [pc, #280]	@ (80026dc <_Z7hwSht31v+0x2a4>)
 80025c4:	881b      	ldrh	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025cc:	fb02 f303 	mul.w	r3, r2, r3
 80025d0:	4a41      	ldr	r2, [pc, #260]	@ (80026d8 <_Z7hwSht31v+0x2a0>)
 80025d2:	fb82 1203 	smull	r1, r2, r2, r3
 80025d6:	441a      	add	r2, r3
 80025d8:	13d2      	asrs	r2, r2, #15
 80025da:	17db      	asrs	r3, r3, #31
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	b29a      	uxth	r2, r3
 80025e0:	4b3e      	ldr	r3, [pc, #248]	@ (80026dc <_Z7hwSht31v+0x2a4>)
 80025e2:	801a      	strh	r2, [r3, #0]
 80025e4:	e038      	b.n	8002658 <_Z7hwSht31v+0x220>
		}
		else{																		// Si esta seleccionado SHT EXTERNO
			tempExtern	= (buffer_SHT31_I2C_IN[0] << 8) + buffer_SHT31_I2C_IN[1];	// Une valores del bus paa temperatura externa
 80025e6:	4b3a      	ldr	r3, [pc, #232]	@ (80026d0 <_Z7hwSht31v+0x298>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	021b      	lsls	r3, r3, #8
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	4a38      	ldr	r2, [pc, #224]	@ (80026d0 <_Z7hwSht31v+0x298>)
 80025f0:	7852      	ldrb	r2, [r2, #1]
 80025f2:	4413      	add	r3, r2
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	4b3a      	ldr	r3, [pc, #232]	@ (80026e0 <_Z7hwSht31v+0x2a8>)
 80025f8:	801a      	strh	r2, [r3, #0]
			tempExtern	= 1750*tempExtern/65535 - 450;								// Escala sugerida
 80025fa:	4b39      	ldr	r3, [pc, #228]	@ (80026e0 <_Z7hwSht31v+0x2a8>)
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	461a      	mov	r2, r3
 8002600:	f240 63d6 	movw	r3, #1750	@ 0x6d6
 8002604:	fb02 f303 	mul.w	r3, r2, r3
 8002608:	4a33      	ldr	r2, [pc, #204]	@ (80026d8 <_Z7hwSht31v+0x2a0>)
 800260a:	fb82 1203 	smull	r1, r2, r2, r3
 800260e:	441a      	add	r2, r3
 8002610:	13d2      	asrs	r2, r2, #15
 8002612:	17db      	asrs	r3, r3, #31
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	b29b      	uxth	r3, r3
 8002618:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 800261c:	b29a      	uxth	r2, r3
 800261e:	4b30      	ldr	r3, [pc, #192]	@ (80026e0 <_Z7hwSht31v+0x2a8>)
 8002620:	801a      	strh	r2, [r3, #0]

			humExtern	= (buffer_SHT31_I2C_IN[3] << 8) + buffer_SHT31_I2C_IN[4];	// Une valores del bus para humedad
 8002622:	4b2b      	ldr	r3, [pc, #172]	@ (80026d0 <_Z7hwSht31v+0x298>)
 8002624:	78db      	ldrb	r3, [r3, #3]
 8002626:	021b      	lsls	r3, r3, #8
 8002628:	b29b      	uxth	r3, r3
 800262a:	4a29      	ldr	r2, [pc, #164]	@ (80026d0 <_Z7hwSht31v+0x298>)
 800262c:	7912      	ldrb	r2, [r2, #4]
 800262e:	4413      	add	r3, r2
 8002630:	b29a      	uxth	r2, r3
 8002632:	4b2c      	ldr	r3, [pc, #176]	@ (80026e4 <_Z7hwSht31v+0x2ac>)
 8002634:	801a      	strh	r2, [r3, #0]
			humExtern	= 1000*humExtern/65535;										// Escala sugerida
 8002636:	4b2b      	ldr	r3, [pc, #172]	@ (80026e4 <_Z7hwSht31v+0x2ac>)
 8002638:	881b      	ldrh	r3, [r3, #0]
 800263a:	461a      	mov	r2, r3
 800263c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002640:	fb02 f303 	mul.w	r3, r2, r3
 8002644:	4a24      	ldr	r2, [pc, #144]	@ (80026d8 <_Z7hwSht31v+0x2a0>)
 8002646:	fb82 1203 	smull	r1, r2, r2, r3
 800264a:	441a      	add	r2, r3
 800264c:	13d2      	asrs	r2, r2, #15
 800264e:	17db      	asrs	r3, r3, #31
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	b29a      	uxth	r2, r3
 8002654:	4b23      	ldr	r3, [pc, #140]	@ (80026e4 <_Z7hwSht31v+0x2ac>)
 8002656:	801a      	strh	r2, [r3, #0]
		}
		stateSht31	= 6;
 8002658:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <_Z7hwSht31v+0x268>)
 800265a:	2206      	movs	r2, #6
 800265c:	701a      	strb	r2, [r3, #0]
		break;
 800265e:	e01c      	b.n	800269a <_Z7hwSht31v+0x262>

	///////////////////////////
	// S6 - CAMBIO DE SENSOR //
	///////////////////////////
	case 6:
		enableI2C	= 1;
 8002660:	4b12      	ldr	r3, [pc, #72]	@ (80026ac <_Z7hwSht31v+0x274>)
 8002662:	2201      	movs	r2, #1
 8002664:	701a      	strb	r2, [r3, #0]
		selectSht31	= !selectSht31;				//	Cambia sht31 seleccionado
 8002666:	4b17      	ldr	r3, [pc, #92]	@ (80026c4 <_Z7hwSht31v+0x28c>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	f083 0301 	eor.w	r3, r3, #1
 800266e:	b2da      	uxtb	r2, r3
 8002670:	4b14      	ldr	r3, [pc, #80]	@ (80026c4 <_Z7hwSht31v+0x28c>)
 8002672:	701a      	strb	r2, [r3, #0]

		if ( selectSht31 ){						// Si selecciona SHT31 Externo
 8002674:	4b13      	ldr	r3, [pc, #76]	@ (80026c4 <_Z7hwSht31v+0x28c>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <_Z7hwSht31v+0x24c>
			addressSht31	= SHT31_ADDRESS_A;	// Dija address 0x4
 800267c:	4b0f      	ldr	r3, [pc, #60]	@ (80026bc <_Z7hwSht31v+0x284>)
 800267e:	2244      	movs	r2, #68	@ 0x44
 8002680:	701a      	strb	r2, [r3, #0]
 8002682:	e002      	b.n	800268a <_Z7hwSht31v+0x252>
		}
		else{									// Si selecciona SHT31 Interno
			addressSht31	= SHT31_ADDRESS_B;	// Fija address 0x45
 8002684:	4b0d      	ldr	r3, [pc, #52]	@ (80026bc <_Z7hwSht31v+0x284>)
 8002686:	2245      	movs	r2, #69	@ 0x45
 8002688:	701a      	strb	r2, [r3, #0]
		}

		stateSht31	= 0;						// Cierra el ciclo
 800268a:	4b05      	ldr	r3, [pc, #20]	@ (80026a0 <_Z7hwSht31v+0x268>)
 800268c:	2200      	movs	r2, #0
 800268e:	701a      	strb	r2, [r3, #0]
		break;
 8002690:	e003      	b.n	800269a <_Z7hwSht31v+0x262>

	default:
		stateSht31	= 0;
 8002692:	4b03      	ldr	r3, [pc, #12]	@ (80026a0 <_Z7hwSht31v+0x268>)
 8002694:	2200      	movs	r2, #0
 8002696:	701a      	strb	r2, [r3, #0]
		break;
 8002698:	bf00      	nop
	}
}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000409 	.word	0x20000409
 80026a4:	2000040c 	.word	0x2000040c
 80026a8:	20000410 	.word	0x20000410
 80026ac:	2000000f 	.word	0x2000000f
 80026b0:	2000000a 	.word	0x2000000a
 80026b4:	2000000c 	.word	0x2000000c
 80026b8:	200010a3 	.word	0x200010a3
 80026bc:	2000000e 	.word	0x2000000e
 80026c0:	200006cc 	.word	0x200006cc
 80026c4:	2000041e 	.word	0x2000041e
 80026c8:	200004d8 	.word	0x200004d8
 80026cc:	20000414 	.word	0x20000414
 80026d0:	20000418 	.word	0x20000418
 80026d4:	20000420 	.word	0x20000420
 80026d8:	80008001 	.word	0x80008001
 80026dc:	20000422 	.word	0x20000422
 80026e0:	20000424 	.word	0x20000424
 80026e4:	20000426 	.word	0x20000426

080026e8 <_Z7hwBotonv>:
 *	INPUT 	: GPIO_A, PIN_3
 *	OUTPUT	: flagBoton
 *
 */

void hwBoton(){
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
	///////////
	// BOTON //
	///////////

	boton	= ! HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);	// Invierte la entrada
 80026ec:	2108      	movs	r1, #8
 80026ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026f2:	f005 fe7d 	bl	80083f0 <HAL_GPIO_ReadPin>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	bf0c      	ite	eq
 80026fc:	2301      	moveq	r3, #1
 80026fe:	2300      	movne	r3, #0
 8002700:	b2da      	uxtb	r2, r3
 8002702:	4b25      	ldr	r3, [pc, #148]	@ (8002798 <_Z7hwBotonv+0xb0>)
 8002704:	701a      	strb	r2, [r3, #0]

	switch (stateBoton){
 8002706:	4b25      	ldr	r3, [pc, #148]	@ (800279c <_Z7hwBotonv+0xb4>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d03a      	beq.n	8002784 <_Z7hwBotonv+0x9c>
 800270e:	2b02      	cmp	r3, #2
 8002710:	dc3f      	bgt.n	8002792 <_Z7hwBotonv+0xaa>
 8002712:	2b00      	cmp	r3, #0
 8002714:	d002      	beq.n	800271c <_Z7hwBotonv+0x34>
 8002716:	2b01      	cmp	r3, #1
 8002718:	d012      	beq.n	8002740 <_Z7hwBotonv+0x58>
		flagBoton	= 1;		// Indica que se presiono el boton
		stateBoton	= 0;		// Vuelve a S0
		break;

	default:
		break;
 800271a:	e03a      	b.n	8002792 <_Z7hwBotonv+0xaa>
		countBoton	= 0;		//	Reinicia contador
 800271c:	4b20      	ldr	r3, [pc, #128]	@ (80027a0 <_Z7hwBotonv+0xb8>)
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
		flagBoton	= 0;		//	Reinicia flag de boton apretado
 8002722:	4b20      	ldr	r3, [pc, #128]	@ (80027a4 <_Z7hwBotonv+0xbc>)
 8002724:	2200      	movs	r2, #0
 8002726:	701a      	strb	r2, [r3, #0]
		if ( boton ){			//	Si se presiona el boton
 8002728:	4b1b      	ldr	r3, [pc, #108]	@ (8002798 <_Z7hwBotonv+0xb0>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <_Z7hwBotonv+0x50>
			stateBoton	= 1;	//	Pasa a S1
 8002730:	4b1a      	ldr	r3, [pc, #104]	@ (800279c <_Z7hwBotonv+0xb4>)
 8002732:	2201      	movs	r2, #1
 8002734:	701a      	strb	r2, [r3, #0]
		break;
 8002736:	e02d      	b.n	8002794 <_Z7hwBotonv+0xac>
			stateBoton	= 0;	// Se queda en S0
 8002738:	4b18      	ldr	r3, [pc, #96]	@ (800279c <_Z7hwBotonv+0xb4>)
 800273a:	2200      	movs	r2, #0
 800273c:	701a      	strb	r2, [r3, #0]
		break;
 800273e:	e029      	b.n	8002794 <_Z7hwBotonv+0xac>
		countBoton++;								// Suma 1 al contador
 8002740:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <_Z7hwBotonv+0xb8>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	3301      	adds	r3, #1
 8002746:	4a16      	ldr	r2, [pc, #88]	@ (80027a0 <_Z7hwBotonv+0xb8>)
 8002748:	6013      	str	r3, [r2, #0]
		if ( boton && countBoton >= limitBoton ){	// Si el boton esta presionado y llega al limite del contador
 800274a:	4b13      	ldr	r3, [pc, #76]	@ (8002798 <_Z7hwBotonv+0xb0>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d009      	beq.n	8002766 <_Z7hwBotonv+0x7e>
 8002752:	4b13      	ldr	r3, [pc, #76]	@ (80027a0 <_Z7hwBotonv+0xb8>)
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	4b14      	ldr	r3, [pc, #80]	@ (80027a8 <_Z7hwBotonv+0xc0>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	429a      	cmp	r2, r3
 800275c:	db03      	blt.n	8002766 <_Z7hwBotonv+0x7e>
			stateBoton	= 2;						// Pasa a S2
 800275e:	4b0f      	ldr	r3, [pc, #60]	@ (800279c <_Z7hwBotonv+0xb4>)
 8002760:	2202      	movs	r2, #2
 8002762:	701a      	strb	r2, [r3, #0]
		break;
 8002764:	e016      	b.n	8002794 <_Z7hwBotonv+0xac>
		else if ( !boton ){							// Si el boton no estaba apretado
 8002766:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <_Z7hwBotonv+0xb0>)
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	f083 0301 	eor.w	r3, r3, #1
 800276e:	b2db      	uxtb	r3, r3
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <_Z7hwBotonv+0x94>
			stateBoton	= 0;						// Vuelve a S0
 8002774:	4b09      	ldr	r3, [pc, #36]	@ (800279c <_Z7hwBotonv+0xb4>)
 8002776:	2200      	movs	r2, #0
 8002778:	701a      	strb	r2, [r3, #0]
		break;
 800277a:	e00b      	b.n	8002794 <_Z7hwBotonv+0xac>
			stateBoton	= 1;						// Se queda en S1
 800277c:	4b07      	ldr	r3, [pc, #28]	@ (800279c <_Z7hwBotonv+0xb4>)
 800277e:	2201      	movs	r2, #1
 8002780:	701a      	strb	r2, [r3, #0]
		break;
 8002782:	e007      	b.n	8002794 <_Z7hwBotonv+0xac>
		flagBoton	= 1;		// Indica que se presiono el boton
 8002784:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <_Z7hwBotonv+0xbc>)
 8002786:	2201      	movs	r2, #1
 8002788:	701a      	strb	r2, [r3, #0]
		stateBoton	= 0;		// Vuelve a S0
 800278a:	4b04      	ldr	r3, [pc, #16]	@ (800279c <_Z7hwBotonv+0xb4>)
 800278c:	2200      	movs	r2, #0
 800278e:	701a      	strb	r2, [r3, #0]
		break;
 8002790:	e000      	b.n	8002794 <_Z7hwBotonv+0xac>
		break;
 8002792:	bf00      	nop
	}
}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}
 8002798:	200003fd 	.word	0x200003fd
 800279c:	20000408 	.word	0x20000408
 80027a0:	20000400 	.word	0x20000400
 80027a4:	20000a3c 	.word	0x20000a3c
 80027a8:	20000404 	.word	0x20000404

080027ac <_Z7hwGpsInv>:
 *
 *	INPUT	:	gpsIn.available()
 *	OUTPUT	:	gpsInput.inserValue()
 */

void hwGpsIn(){
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
	if ( gpsIn.available() ){			// Si hay un elemento en fifo
 80027b0:	480e      	ldr	r0, [pc, #56]	@ (80027ec <_Z7hwGpsInv+0x40>)
 80027b2:	f7ff f97d 	bl	8001ab0 <_ZN8fifoUart9availableEv>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d015      	beq.n	80027e8 <_Z7hwGpsInv+0x3c>
		gpsBus = gpsIn.readElement();	// Lee valor en fifo
 80027bc:	480b      	ldr	r0, [pc, #44]	@ (80027ec <_Z7hwGpsInv+0x40>)
 80027be:	f7ff f93e 	bl	8001a3e <_ZN8fifoUart11readElementEv>
 80027c2:	4603      	mov	r3, r0
 80027c4:	461a      	mov	r2, r3
 80027c6:	4b0a      	ldr	r3, [pc, #40]	@ (80027f0 <_Z7hwGpsInv+0x44>)
 80027c8:	701a      	strb	r2, [r3, #0]
		gpsInput.insertValue( gpsBus );	// Pasa el simbolo al otro metodo
 80027ca:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <_Z7hwGpsInv+0x44>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	4619      	mov	r1, r3
 80027d0:	4808      	ldr	r0, [pc, #32]	@ (80027f4 <_Z7hwGpsInv+0x48>)
 80027d2:	f7ff f995 	bl	8001b00 <_ZN8gpsInput11insertValueEh>

		if ( gpsInput.stateInsert == 7){
 80027d6:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <_Z7hwGpsInv+0x48>)
 80027d8:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80027dc:	2b07      	cmp	r3, #7
 80027de:	d103      	bne.n	80027e8 <_Z7hwGpsInv+0x3c>
			gpsBus = gpsBus;
 80027e0:	4b03      	ldr	r3, [pc, #12]	@ (80027f0 <_Z7hwGpsInv+0x44>)
 80027e2:	781a      	ldrb	r2, [r3, #0]
 80027e4:	4b02      	ldr	r3, [pc, #8]	@ (80027f0 <_Z7hwGpsInv+0x44>)
 80027e6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80027e8:	bf00      	nop
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000a98 	.word	0x20000a98
 80027f0:	200004cb 	.word	0x200004cb
 80027f4:	20000a40 	.word	0x20000a40

080027f8 <_Z8hwAnalogv>:
 *
 *	INPUT	:	analog[0],	analog[1], flagAnalog
 *	OUTPUT	:	battery, alphaAnalog_A, alphaAnalog_B
 */

void hwAnalog(){
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
	switch ( stateAnalog ){
 80027fc:	4b25      	ldr	r3, [pc, #148]	@ (8002894 <_Z8hwAnalogv+0x9c>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b02      	cmp	r3, #2
 8002802:	d025      	beq.n	8002850 <_Z8hwAnalogv+0x58>
 8002804:	2b02      	cmp	r3, #2
 8002806:	dc42      	bgt.n	800288e <_Z8hwAnalogv+0x96>
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <_Z8hwAnalogv+0x1a>
 800280c:	2b01      	cmp	r3, #1
 800280e:	d013      	beq.n	8002838 <_Z8hwAnalogv+0x40>
		else{												// Si no ha guardado
			stateAnalog		= 2;							// Espera en S2
		}
		break;
	}
}
 8002810:	e03d      	b.n	800288e <_Z8hwAnalogv+0x96>
		countAnalog++;						// Suma 1 al contador
 8002812:	4b21      	ldr	r3, [pc, #132]	@ (8002898 <_Z8hwAnalogv+0xa0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	3301      	adds	r3, #1
 8002818:	4a1f      	ldr	r2, [pc, #124]	@ (8002898 <_Z8hwAnalogv+0xa0>)
 800281a:	6013      	str	r3, [r2, #0]
		if ( countAnalog >= sampleAnalog ){	// Si cumple el tiempo de muestreo
 800281c:	4b1e      	ldr	r3, [pc, #120]	@ (8002898 <_Z8hwAnalogv+0xa0>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	4b1e      	ldr	r3, [pc, #120]	@ (800289c <_Z8hwAnalogv+0xa4>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	429a      	cmp	r2, r3
 8002826:	db03      	blt.n	8002830 <_Z8hwAnalogv+0x38>
			stateAnalog	= 1;				// Pasa a S1
 8002828:	4b1a      	ldr	r3, [pc, #104]	@ (8002894 <_Z8hwAnalogv+0x9c>)
 800282a:	2201      	movs	r2, #1
 800282c:	701a      	strb	r2, [r3, #0]
		break;
 800282e:	e02e      	b.n	800288e <_Z8hwAnalogv+0x96>
			stateAnalog	= 0;				// Espera en S0
 8002830:	4b18      	ldr	r3, [pc, #96]	@ (8002894 <_Z8hwAnalogv+0x9c>)
 8002832:	2200      	movs	r2, #0
 8002834:	701a      	strb	r2, [r3, #0]
		break;
 8002836:	e02a      	b.n	800288e <_Z8hwAnalogv+0x96>
		countAnalog	= 0;									// Reinicia contador
 8002838:	4b17      	ldr	r3, [pc, #92]	@ (8002898 <_Z8hwAnalogv+0xa0>)
 800283a:	2200      	movs	r2, #0
 800283c:	601a      	str	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, 3);	// Inicia muestreo
 800283e:	2203      	movs	r2, #3
 8002840:	4917      	ldr	r1, [pc, #92]	@ (80028a0 <_Z8hwAnalogv+0xa8>)
 8002842:	4818      	ldr	r0, [pc, #96]	@ (80028a4 <_Z8hwAnalogv+0xac>)
 8002844:	f003 fdd4 	bl	80063f0 <HAL_ADC_Start_DMA>
		stateAnalog	= 2;									// Pasa a S2
 8002848:	4b12      	ldr	r3, [pc, #72]	@ (8002894 <_Z8hwAnalogv+0x9c>)
 800284a:	2202      	movs	r2, #2
 800284c:	701a      	strb	r2, [r3, #0]
		break;
 800284e:	e01e      	b.n	800288e <_Z8hwAnalogv+0x96>
		if ( flagAnalog ){									// Si guardo correctamente
 8002850:	4b15      	ldr	r3, [pc, #84]	@ (80028a8 <_Z8hwAnalogv+0xb0>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d016      	beq.n	8002886 <_Z8hwAnalogv+0x8e>
			battery			= (analog[0] & 0xFFFF);			// Guarda valor bateria
 8002858:	4b11      	ldr	r3, [pc, #68]	@ (80028a0 <_Z8hwAnalogv+0xa8>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	b29a      	uxth	r2, r3
 800285e:	4b13      	ldr	r3, [pc, #76]	@ (80028ac <_Z8hwAnalogv+0xb4>)
 8002860:	801a      	strh	r2, [r3, #0]
			alphaAnalog_A	= (analog[0] >> 16 & 0xFFFF);	// Guarda valor Alpha A
 8002862:	4b0f      	ldr	r3, [pc, #60]	@ (80028a0 <_Z8hwAnalogv+0xa8>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	0c1b      	lsrs	r3, r3, #16
 8002868:	b29a      	uxth	r2, r3
 800286a:	4b11      	ldr	r3, [pc, #68]	@ (80028b0 <_Z8hwAnalogv+0xb8>)
 800286c:	801a      	strh	r2, [r3, #0]
			alphaAnalog_B	= (analog[1] & 0xFFFF);			// Guarda valor Alpha B
 800286e:	4b0c      	ldr	r3, [pc, #48]	@ (80028a0 <_Z8hwAnalogv+0xa8>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	b29a      	uxth	r2, r3
 8002874:	4b0f      	ldr	r3, [pc, #60]	@ (80028b4 <_Z8hwAnalogv+0xbc>)
 8002876:	801a      	strh	r2, [r3, #0]
			flagAnalog		= 0;							// Reinicia flag de medicion analogica
 8002878:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <_Z8hwAnalogv+0xb0>)
 800287a:	2200      	movs	r2, #0
 800287c:	701a      	strb	r2, [r3, #0]
			stateAnalog		= 0;							// Vuelve a S0
 800287e:	4b05      	ldr	r3, [pc, #20]	@ (8002894 <_Z8hwAnalogv+0x9c>)
 8002880:	2200      	movs	r2, #0
 8002882:	701a      	strb	r2, [r3, #0]
		break;
 8002884:	e002      	b.n	800288c <_Z8hwAnalogv+0x94>
			stateAnalog		= 2;							// Espera en S2
 8002886:	4b03      	ldr	r3, [pc, #12]	@ (8002894 <_Z8hwAnalogv+0x9c>)
 8002888:	2202      	movs	r2, #2
 800288a:	701a      	strb	r2, [r3, #0]
		break;
 800288c:	bf00      	nop
}
 800288e:	bf00      	nop
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20000454 	.word	0x20000454
 8002898:	2000044c 	.word	0x2000044c
 800289c:	20000450 	.word	0x20000450
 80028a0:	2000113c 	.word	0x2000113c
 80028a4:	2000061c 	.word	0x2000061c
 80028a8:	20001148 	.word	0x20001148
 80028ac:	20000444 	.word	0x20000444
 80028b0:	20000446 	.word	0x20000446
 80028b4:	20000448 	.word	0x20000448

080028b8 <_Z8hwEEPROMv>:
 * 1. Indicar cada uno de los pasos de calibracion
 * 2. Guardas datos de forma periodica en EEPROM
 * 3.
 */

void hwEEPROM(){
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0

	switch ( stateEEPROM ){
 80028be:	4b70      	ldr	r3, [pc, #448]	@ (8002a80 <_Z8hwEEPROMv+0x1c8>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b06      	cmp	r3, #6
 80028c4:	f200 80d2 	bhi.w	8002a6c <_Z8hwEEPROMv+0x1b4>
 80028c8:	a201      	add	r2, pc, #4	@ (adr r2, 80028d0 <_Z8hwEEPROMv+0x18>)
 80028ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ce:	bf00      	nop
 80028d0:	080028ed 	.word	0x080028ed
 80028d4:	08002925 	.word	0x08002925
 80028d8:	0800295d 	.word	0x0800295d
 80028dc:	08002995 	.word	0x08002995
 80028e0:	080029cd 	.word	0x080029cd
 80028e4:	08002a01 	.word	0x08002a01
 80028e8:	08002a75 	.word	0x08002a75
	//////////////////////
	// S0 - READ PAGE 0 //
	//////////////////////

	case 0:
		EEPROM_Read(0, 0,  nameSensor_0,	sizeof(nameSensor_0));		// Name of sensor
 80028ec:	2314      	movs	r3, #20
 80028ee:	4a65      	ldr	r2, [pc, #404]	@ (8002a84 <_Z8hwEEPROMv+0x1cc>)
 80028f0:	2100      	movs	r1, #0
 80028f2:	2000      	movs	r0, #0
 80028f4:	f7fe f916 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 20, idSensor_0,		sizeof(idSensor_0));		// ID of sensor
 80028f8:	2304      	movs	r3, #4
 80028fa:	4a63      	ldr	r2, [pc, #396]	@ (8002a88 <_Z8hwEEPROMv+0x1d0>)
 80028fc:	2114      	movs	r1, #20
 80028fe:	2000      	movs	r0, #0
 8002900:	f7fe f910 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 24, rangeSensor_0,	sizeof(rangeSensor_0));		// Range of sensor
 8002904:	2304      	movs	r3, #4
 8002906:	4a61      	ldr	r2, [pc, #388]	@ (8002a8c <_Z8hwEEPROMv+0x1d4>)
 8002908:	2118      	movs	r1, #24
 800290a:	2000      	movs	r0, #0
 800290c:	f7fe f90a 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 28, amplifier_10,	sizeof(amplifier_10));		// Amplifier 1 of sensor
 8002910:	2304      	movs	r3, #4
 8002912:	4a5f      	ldr	r2, [pc, #380]	@ (8002a90 <_Z8hwEEPROMv+0x1d8>)
 8002914:	211c      	movs	r1, #28
 8002916:	2000      	movs	r0, #0
 8002918:	f7fe f904 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 1;												// S1 to read page 1
 800291c:	4b58      	ldr	r3, [pc, #352]	@ (8002a80 <_Z8hwEEPROMv+0x1c8>)
 800291e:	2201      	movs	r2, #1
 8002920:	701a      	strb	r2, [r3, #0]
		break;
 8002922:	e0a8      	b.n	8002a76 <_Z8hwEEPROMv+0x1be>

	case 1:
		EEPROM_Read(0, 32, amplifier_20,	sizeof(amplifier_20));		// Amplifier 2 of sensor
 8002924:	2304      	movs	r3, #4
 8002926:	4a5b      	ldr	r2, [pc, #364]	@ (8002a94 <_Z8hwEEPROMv+0x1dc>)
 8002928:	2120      	movs	r1, #32
 800292a:	2000      	movs	r0, #0
 800292c:	f7fe f8fa 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 36, groundSensor_0,	sizeof(groundSensor_0));	// N of curve
 8002930:	2304      	movs	r3, #4
 8002932:	4a59      	ldr	r2, [pc, #356]	@ (8002a98 <_Z8hwEEPROMv+0x1e0>)
 8002934:	2124      	movs	r1, #36	@ 0x24
 8002936:	2000      	movs	r0, #0
 8002938:	f7fe f8f4 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 40, curveSensor_0,	sizeof(curveSensor_0));		// M of curve
 800293c:	2304      	movs	r3, #4
 800293e:	4a57      	ldr	r2, [pc, #348]	@ (8002a9c <_Z8hwEEPROMv+0x1e4>)
 8002940:	2128      	movs	r1, #40	@ 0x28
 8002942:	2000      	movs	r0, #0
 8002944:	f7fe f8ee 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 44, dateCalib_0,		sizeof(dateCalib_0));		// Date of calibration
 8002948:	230a      	movs	r3, #10
 800294a:	4a55      	ldr	r2, [pc, #340]	@ (8002aa0 <_Z8hwEEPROMv+0x1e8>)
 800294c:	212c      	movs	r1, #44	@ 0x2c
 800294e:	2000      	movs	r0, #0
 8002950:	f7fe f8e8 	bl	8000b24 <_Z11EEPROM_ReadttPht>

		stateEEPROM	= 2;
 8002954:	4b4a      	ldr	r3, [pc, #296]	@ (8002a80 <_Z8hwEEPROMv+0x1c8>)
 8002956:	2202      	movs	r2, #2
 8002958:	701a      	strb	r2, [r3, #0]
		break;
 800295a:	e08c      	b.n	8002a76 <_Z8hwEEPROMv+0x1be>
	//////////////////////
	// S1 - READ PAGE 1 //
	//////////////////////

	case 2:
		EEPROM_Read(1, 0,  nameSensor_1,	sizeof(nameSensor_1));		// Name of sensor
 800295c:	2314      	movs	r3, #20
 800295e:	4a51      	ldr	r2, [pc, #324]	@ (8002aa4 <_Z8hwEEPROMv+0x1ec>)
 8002960:	2100      	movs	r1, #0
 8002962:	2001      	movs	r0, #1
 8002964:	f7fe f8de 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 20, idSensor_1,		sizeof(idSensor_1));		// ID of sensor
 8002968:	2304      	movs	r3, #4
 800296a:	4a4f      	ldr	r2, [pc, #316]	@ (8002aa8 <_Z8hwEEPROMv+0x1f0>)
 800296c:	2114      	movs	r1, #20
 800296e:	2001      	movs	r0, #1
 8002970:	f7fe f8d8 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 24, rangeSensor_1,	sizeof(rangeSensor_1));		// Range of sensor
 8002974:	2304      	movs	r3, #4
 8002976:	4a4d      	ldr	r2, [pc, #308]	@ (8002aac <_Z8hwEEPROMv+0x1f4>)
 8002978:	2118      	movs	r1, #24
 800297a:	2001      	movs	r0, #1
 800297c:	f7fe f8d2 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 28, amplifier_11,	sizeof(amplifier_11));		// Amplifier 1 of sensor
 8002980:	2304      	movs	r3, #4
 8002982:	4a4b      	ldr	r2, [pc, #300]	@ (8002ab0 <_Z8hwEEPROMv+0x1f8>)
 8002984:	211c      	movs	r1, #28
 8002986:	2001      	movs	r0, #1
 8002988:	f7fe f8cc 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 3;												// S2 to stop of read
 800298c:	4b3c      	ldr	r3, [pc, #240]	@ (8002a80 <_Z8hwEEPROMv+0x1c8>)
 800298e:	2203      	movs	r2, #3
 8002990:	701a      	strb	r2, [r3, #0]
		break;
 8002992:	e070      	b.n	8002a76 <_Z8hwEEPROMv+0x1be>


	case 3:
		EEPROM_Read(1, 32, amplifier_21,	sizeof(amplifier_21));		// Amplifier 2 of sensor
 8002994:	2304      	movs	r3, #4
 8002996:	4a47      	ldr	r2, [pc, #284]	@ (8002ab4 <_Z8hwEEPROMv+0x1fc>)
 8002998:	2120      	movs	r1, #32
 800299a:	2001      	movs	r0, #1
 800299c:	f7fe f8c2 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 36, groundSensor_1,	sizeof(groundSensor_1));	// N of curve
 80029a0:	2304      	movs	r3, #4
 80029a2:	4a45      	ldr	r2, [pc, #276]	@ (8002ab8 <_Z8hwEEPROMv+0x200>)
 80029a4:	2124      	movs	r1, #36	@ 0x24
 80029a6:	2001      	movs	r0, #1
 80029a8:	f7fe f8bc 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 40, curveSensor_1,	sizeof(curveSensor_1));		// M of curve
 80029ac:	2304      	movs	r3, #4
 80029ae:	4a43      	ldr	r2, [pc, #268]	@ (8002abc <_Z8hwEEPROMv+0x204>)
 80029b0:	2128      	movs	r1, #40	@ 0x28
 80029b2:	2001      	movs	r0, #1
 80029b4:	f7fe f8b6 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 44, dateCalib_1,		sizeof(dateCalib_1));		// Date of calibration
 80029b8:	230a      	movs	r3, #10
 80029ba:	4a41      	ldr	r2, [pc, #260]	@ (8002ac0 <_Z8hwEEPROMv+0x208>)
 80029bc:	212c      	movs	r1, #44	@ 0x2c
 80029be:	2001      	movs	r0, #1
 80029c0:	f7fe f8b0 	bl	8000b24 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 4;
 80029c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002a80 <_Z8hwEEPROMv+0x1c8>)
 80029c6:	2204      	movs	r2, #4
 80029c8:	701a      	strb	r2, [r3, #0]
		break;
 80029ca:	e054      	b.n	8002a76 <_Z8hwEEPROMv+0x1be>
	// S2 - CHECK ERRORS //
	///////////////////////

	case 4:

		groundAlphaA	= groundSensor_0[0] + (groundSensor_0[1] << 8);
 80029cc:	4b32      	ldr	r3, [pc, #200]	@ (8002a98 <_Z8hwEEPROMv+0x1e0>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	461a      	mov	r2, r3
 80029d2:	4b31      	ldr	r3, [pc, #196]	@ (8002a98 <_Z8hwEEPROMv+0x1e0>)
 80029d4:	785b      	ldrb	r3, [r3, #1]
 80029d6:	021b      	lsls	r3, r3, #8
 80029d8:	b29b      	uxth	r3, r3
 80029da:	4413      	add	r3, r2
 80029dc:	b29a      	uxth	r2, r3
 80029de:	4b39      	ldr	r3, [pc, #228]	@ (8002ac4 <_Z8hwEEPROMv+0x20c>)
 80029e0:	801a      	strh	r2, [r3, #0]
		curveAlphaA		= curveSensor_0[0] + (curveSensor_0[1] << 8);
 80029e2:	4b2e      	ldr	r3, [pc, #184]	@ (8002a9c <_Z8hwEEPROMv+0x1e4>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	4b2c      	ldr	r3, [pc, #176]	@ (8002a9c <_Z8hwEEPROMv+0x1e4>)
 80029ea:	785b      	ldrb	r3, [r3, #1]
 80029ec:	021b      	lsls	r3, r3, #8
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	4413      	add	r3, r2
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	4b34      	ldr	r3, [pc, #208]	@ (8002ac8 <_Z8hwEEPROMv+0x210>)
 80029f6:	801a      	strh	r2, [r3, #0]
		EEPROM_Write(1, 32, amplifier2_1, sizeof(amplifier2_0));
		EEPROM_Write(1, 36, groundSensor1, sizeof(groundSensor0));
		EEPROM_Write(1, 40, curveSensor1, sizeof(curveSensor0));
		EEPROM_Write(1, 44, dateCalib1, sizeof(dateCalib0));
		*/
		stateEEPROM	= 5;								// Pasa a S3
 80029f8:	4b21      	ldr	r3, [pc, #132]	@ (8002a80 <_Z8hwEEPROMv+0x1c8>)
 80029fa:	2205      	movs	r2, #5
 80029fc:	701a      	strb	r2, [r3, #0]
		break;
 80029fe:	e03a      	b.n	8002a76 <_Z8hwEEPROMv+0x1be>
	// S3 - STOP READING //
	///////////////////////

	case 5:
		uint8_t i;										// Inicia contador
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter
 8002a00:	2300      	movs	r3, #0
 8002a02:	71fb      	strb	r3, [r7, #7]
 8002a04:	e012      	b.n	8002a2c <_Z8hwEEPROMv+0x174>
			if ( nameAlphaB[i]	== nameSensor_0[i] ){	// Compara caracter ideal y caracter leido
 8002a06:	79fb      	ldrb	r3, [r7, #7]
 8002a08:	4a30      	ldr	r2, [pc, #192]	@ (8002acc <_Z8hwEEPROMv+0x214>)
 8002a0a:	5cd2      	ldrb	r2, [r2, r3]
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	491d      	ldr	r1, [pc, #116]	@ (8002a84 <_Z8hwEEPROMv+0x1cc>)
 8002a10:	5ccb      	ldrb	r3, [r1, r3]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d103      	bne.n	8002a1e <_Z8hwEEPROMv+0x166>
				errorHardware[4]	= 0;				// Si son iguales  no hay error
 8002a16:	4b2e      	ldr	r3, [pc, #184]	@ (8002ad0 <_Z8hwEEPROMv+0x218>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	711a      	strb	r2, [r3, #4]
 8002a1c:	e003      	b.n	8002a26 <_Z8hwEEPROMv+0x16e>
			}
			else{										// Si son distintos
				errorHardware[4]	= 1;				// Indica error
 8002a1e:	4b2c      	ldr	r3, [pc, #176]	@ (8002ad0 <_Z8hwEEPROMv+0x218>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	711a      	strb	r2, [r3, #4]
				break;									// Termina loop
 8002a24:	e005      	b.n	8002a32 <_Z8hwEEPROMv+0x17a>
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	71fb      	strb	r3, [r7, #7]
 8002a2c:	79fb      	ldrb	r3, [r7, #7]
 8002a2e:	2b11      	cmp	r3, #17
 8002a30:	d9e9      	bls.n	8002a06 <_Z8hwEEPROMv+0x14e>
			}
		}

		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter del valor ideal
 8002a32:	2300      	movs	r3, #0
 8002a34:	71fb      	strb	r3, [r7, #7]
 8002a36:	e012      	b.n	8002a5e <_Z8hwEEPROMv+0x1a6>
			if ( nameAlphaB[i]	== nameSensor_0[i] ){	// Compara caracter ideal y caracter leido
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	4a24      	ldr	r2, [pc, #144]	@ (8002acc <_Z8hwEEPROMv+0x214>)
 8002a3c:	5cd2      	ldrb	r2, [r2, r3]
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	4910      	ldr	r1, [pc, #64]	@ (8002a84 <_Z8hwEEPROMv+0x1cc>)
 8002a42:	5ccb      	ldrb	r3, [r1, r3]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d103      	bne.n	8002a50 <_Z8hwEEPROMv+0x198>
				errorHardware[4]	= 0;				// Si son iguales no idnica error
 8002a48:	4b21      	ldr	r3, [pc, #132]	@ (8002ad0 <_Z8hwEEPROMv+0x218>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	711a      	strb	r2, [r3, #4]
 8002a4e:	e003      	b.n	8002a58 <_Z8hwEEPROMv+0x1a0>
			}
			else{										// Si son distintos
				errorHardware[4]	= 1;				// Indica error
 8002a50:	4b1f      	ldr	r3, [pc, #124]	@ (8002ad0 <_Z8hwEEPROMv+0x218>)
 8002a52:	2201      	movs	r2, #1
 8002a54:	711a      	strb	r2, [r3, #4]
				break;									// Termina loop
 8002a56:	e005      	b.n	8002a64 <_Z8hwEEPROMv+0x1ac>
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter del valor ideal
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	71fb      	strb	r3, [r7, #7]
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	2b11      	cmp	r3, #17
 8002a62:	d9e9      	bls.n	8002a38 <_Z8hwEEPROMv+0x180>
			}
		}
		stateEEPROM	= 6;
 8002a64:	4b06      	ldr	r3, [pc, #24]	@ (8002a80 <_Z8hwEEPROMv+0x1c8>)
 8002a66:	2206      	movs	r2, #6
 8002a68:	701a      	strb	r2, [r3, #0]
		break;
 8002a6a:	e004      	b.n	8002a76 <_Z8hwEEPROMv+0x1be>

	case 6:
		break;
	default:
		stateEEPROM	= 0;
 8002a6c:	4b04      	ldr	r3, [pc, #16]	@ (8002a80 <_Z8hwEEPROMv+0x1c8>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	701a      	strb	r2, [r3, #0]
		break;
 8002a72:	e000      	b.n	8002a76 <_Z8hwEEPROMv+0x1be>
		break;
 8002a74:	bf00      	nop
	}
}
 8002a76:	bf00      	nop
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	200004ca 	.word	0x200004ca
 8002a84:	2000045c 	.word	0x2000045c
 8002a88:	20000470 	.word	0x20000470
 8002a8c:	20000474 	.word	0x20000474
 8002a90:	20000478 	.word	0x20000478
 8002a94:	2000047c 	.word	0x2000047c
 8002a98:	20000480 	.word	0x20000480
 8002a9c:	20000484 	.word	0x20000484
 8002aa0:	20000488 	.word	0x20000488
 8002aa4:	20000494 	.word	0x20000494
 8002aa8:	200004a8 	.word	0x200004a8
 8002aac:	200004ac 	.word	0x200004ac
 8002ab0:	200004b0 	.word	0x200004b0
 8002ab4:	200004b4 	.word	0x200004b4
 8002ab8:	200004b8 	.word	0x200004b8
 8002abc:	200004bc 	.word	0x200004bc
 8002ac0:	200004c0 	.word	0x200004c0
 8002ac4:	20000456 	.word	0x20000456
 8002ac8:	20000458 	.word	0x20000458
 8002acc:	20000018 	.word	0x20000018
 8002ad0:	200004d8 	.word	0x200004d8

08002ad4 <_Z41__static_initialization_and_destruction_0ii>:
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d137      	bne.n	8002b54 <_Z41__static_initialization_and_destruction_0ii+0x80>
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d132      	bne.n	8002b54 <_Z41__static_initialization_and_destruction_0ii+0x80>
int limitBoton	= 400/superloop;	// 400 milisegundos en 100 microsegundos
 8002aee:	4b1c      	ldr	r3, [pc, #112]	@ (8002b60 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	461a      	mov	r2, r3
 8002af4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002af8:	fb93 f3f2 	sdiv	r3, r3, r2
 8002afc:	4a19      	ldr	r2, [pc, #100]	@ (8002b64 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8002afe:	6013      	str	r3, [r2, #0]
int limitSht31_measure	= 2000/superloop;		// Limite de espera entre operaciones
 8002b00:	4b17      	ldr	r3, [pc, #92]	@ (8002b60 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	461a      	mov	r2, r3
 8002b06:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002b0a:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b0e:	4a16      	ldr	r2, [pc, #88]	@ (8002b68 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8002b10:	6013      	str	r3, [r2, #0]
int limitSht31_i2c		= 50/superloop;			// Limite
 8002b12:	4b13      	ldr	r3, [pc, #76]	@ (8002b60 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	461a      	mov	r2, r3
 8002b18:	2332      	movs	r3, #50	@ 0x32
 8002b1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b1e:	4a13      	ldr	r2, [pc, #76]	@ (8002b6c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8002b20:	6013      	str	r3, [r2, #0]
const int sampleAdc	= 100/superloop;			// Tiempo de medicion
 8002b22:	4b0f      	ldr	r3, [pc, #60]	@ (8002b60 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	461a      	mov	r2, r3
 8002b28:	2364      	movs	r3, #100	@ 0x64
 8002b2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b2e:	4a10      	ldr	r2, [pc, #64]	@ (8002b70 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8002b30:	6013      	str	r3, [r2, #0]
const int limitAds_i2c = 20/superloop-1;		// Tiempo que espera respuesta
 8002b32:	4b0b      	ldr	r3, [pc, #44]	@ (8002b60 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	461a      	mov	r2, r3
 8002b38:	2314      	movs	r3, #20
 8002b3a:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	4a0c      	ldr	r2, [pc, #48]	@ (8002b74 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8002b42:	6013      	str	r3, [r2, #0]
int sampleAnalog	= 50/superloop;	// Frecuencia de muestreo
 8002b44:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	2332      	movs	r3, #50	@ 0x32
 8002b4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b50:	4a09      	ldr	r2, [pc, #36]	@ (8002b78 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8002b52:	6013      	str	r3, [r2, #0]
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	20000395 	.word	0x20000395
 8002b64:	20000404 	.word	0x20000404
 8002b68:	20000410 	.word	0x20000410
 8002b6c:	20000414 	.word	0x20000414
 8002b70:	20000430 	.word	0x20000430
 8002b74:	20000434 	.word	0x20000434
 8002b78:	20000450 	.word	0x20000450

08002b7c <_GLOBAL__sub_I_boton>:
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002b84:	2001      	movs	r0, #1
 8002b86:	f7ff ffa5 	bl	8002ad4 <_Z41__static_initialization_and_destruction_0ii>
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <_Z8hwOutputv>:
uint16_t limitUartGps	= 20000/superloop;


/***** OUTPUT	*****/

void hwOutput(){
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
	hwDisplay();
 8002b90:	f000 f9ea 	bl	8002f68 <_Z9hwDisplayv>
	//hwAlarms();
	hwLoraOut();
 8002b94:	f000 f966 	bl	8002e64 <_Z9hwLoraOutv>
	hwGpsOut();
 8002b98:	f000 f802 	bl	8002ba0 <_Z8hwGpsOutv>
}
 8002b9c:	bf00      	nop
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <_Z8hwGpsOutv>:

/////////
// GPS //
/////////

void hwGpsOut(){
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0

	////////////
	// ENABLE //
	////////////

	switch ( stateUartGps ){
 8002ba4:	4b9d      	ldr	r3, [pc, #628]	@ (8002e1c <_Z8hwGpsOutv+0x27c>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d03d      	beq.n	8002c28 <_Z8hwGpsOutv+0x88>
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	dc4a      	bgt.n	8002c46 <_Z8hwGpsOutv+0xa6>
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d002      	beq.n	8002bba <_Z8hwGpsOutv+0x1a>
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d011      	beq.n	8002bdc <_Z8hwGpsOutv+0x3c>
 8002bb8:	e045      	b.n	8002c46 <_Z8hwGpsOutv+0xa6>
	/////////////////////////
	// S0 - WAIT AVAILABLE //
	/////////////////////////

	case 0:
		if ( availableGps ){										// Si
 8002bba:	4b99      	ldr	r3, [pc, #612]	@ (8002e20 <_Z8hwGpsOutv+0x280>)
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d008      	beq.n	8002bd4 <_Z8hwGpsOutv+0x34>
			HAL_UART_Receive_DMA(&huart5,	rxGps, sizeof(rxGps));	//
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	4997      	ldr	r1, [pc, #604]	@ (8002e24 <_Z8hwGpsOutv+0x284>)
 8002bc6:	4898      	ldr	r0, [pc, #608]	@ (8002e28 <_Z8hwGpsOutv+0x288>)
 8002bc8:	f009 ff50 	bl	800ca6c <HAL_UART_Receive_DMA>
			stateUartGps	= 1;									//
 8002bcc:	4b93      	ldr	r3, [pc, #588]	@ (8002e1c <_Z8hwGpsOutv+0x27c>)
 8002bce:	2201      	movs	r2, #1
 8002bd0:	701a      	strb	r2, [r3, #0]
		}
		else{														//
			stateUartGps	= 0;									//
		}
		break;
 8002bd2:	e03c      	b.n	8002c4e <_Z8hwGpsOutv+0xae>
			stateUartGps	= 0;									//
 8002bd4:	4b91      	ldr	r3, [pc, #580]	@ (8002e1c <_Z8hwGpsOutv+0x27c>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	701a      	strb	r2, [r3, #0]
		break;
 8002bda:	e038      	b.n	8002c4e <_Z8hwGpsOutv+0xae>

	case 1:
		countUartGps++;
 8002bdc:	4b93      	ldr	r3, [pc, #588]	@ (8002e2c <_Z8hwGpsOutv+0x28c>)
 8002bde:	881b      	ldrh	r3, [r3, #0]
 8002be0:	3301      	adds	r3, #1
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	4b91      	ldr	r3, [pc, #580]	@ (8002e2c <_Z8hwGpsOutv+0x28c>)
 8002be6:	801a      	strh	r2, [r3, #0]

		if ( !availableGps ){
 8002be8:	4b8d      	ldr	r3, [pc, #564]	@ (8002e20 <_Z8hwGpsOutv+0x280>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	f083 0301 	eor.w	r3, r3, #1
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d006      	beq.n	8002c04 <_Z8hwGpsOutv+0x64>
			countUartGps	= 0;
 8002bf6:	4b8d      	ldr	r3, [pc, #564]	@ (8002e2c <_Z8hwGpsOutv+0x28c>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	801a      	strh	r2, [r3, #0]
			stateUartGps	= 0;
 8002bfc:	4b87      	ldr	r3, [pc, #540]	@ (8002e1c <_Z8hwGpsOutv+0x27c>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	701a      	strb	r2, [r3, #0]
			stateUartGps	= 2;
		}
		else{
			stateUartGps	= 1;
		}
		break;
 8002c02:	e024      	b.n	8002c4e <_Z8hwGpsOutv+0xae>
		else if ( (countUartGps >= limitUartGps || flagUartGps)){
 8002c04:	4b89      	ldr	r3, [pc, #548]	@ (8002e2c <_Z8hwGpsOutv+0x28c>)
 8002c06:	881a      	ldrh	r2, [r3, #0]
 8002c08:	4b89      	ldr	r3, [pc, #548]	@ (8002e30 <_Z8hwGpsOutv+0x290>)
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d203      	bcs.n	8002c18 <_Z8hwGpsOutv+0x78>
 8002c10:	4b88      	ldr	r3, [pc, #544]	@ (8002e34 <_Z8hwGpsOutv+0x294>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <_Z8hwGpsOutv+0x80>
			stateUartGps	= 2;
 8002c18:	4b80      	ldr	r3, [pc, #512]	@ (8002e1c <_Z8hwGpsOutv+0x27c>)
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	701a      	strb	r2, [r3, #0]
		break;
 8002c1e:	e016      	b.n	8002c4e <_Z8hwGpsOutv+0xae>
			stateUartGps	= 1;
 8002c20:	4b7e      	ldr	r3, [pc, #504]	@ (8002e1c <_Z8hwGpsOutv+0x27c>)
 8002c22:	2201      	movs	r2, #1
 8002c24:	701a      	strb	r2, [r3, #0]
		break;
 8002c26:	e012      	b.n	8002c4e <_Z8hwGpsOutv+0xae>

	case 2:
		flagUartGps		= 0;
 8002c28:	4b82      	ldr	r3, [pc, #520]	@ (8002e34 <_Z8hwGpsOutv+0x294>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	701a      	strb	r2, [r3, #0]
		countUartGps	= 0;
 8002c2e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e2c <_Z8hwGpsOutv+0x28c>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5,	rxGps, sizeof(rxGps));
 8002c34:	2202      	movs	r2, #2
 8002c36:	497b      	ldr	r1, [pc, #492]	@ (8002e24 <_Z8hwGpsOutv+0x284>)
 8002c38:	487b      	ldr	r0, [pc, #492]	@ (8002e28 <_Z8hwGpsOutv+0x288>)
 8002c3a:	f009 ff17 	bl	800ca6c <HAL_UART_Receive_DMA>
		stateUartGps	= 1;
 8002c3e:	4b77      	ldr	r3, [pc, #476]	@ (8002e1c <_Z8hwGpsOutv+0x27c>)
 8002c40:	2201      	movs	r2, #1
 8002c42:	701a      	strb	r2, [r3, #0]
		break;
 8002c44:	e003      	b.n	8002c4e <_Z8hwGpsOutv+0xae>
	default:
		stateUartGps	= 0;
 8002c46:	4b75      	ldr	r3, [pc, #468]	@ (8002e1c <_Z8hwGpsOutv+0x27c>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	701a      	strb	r2, [r3, #0]
		break;
 8002c4c:	bf00      	nop

	/////////////
	// MESSAGE //
	/////////////

	switch ( stateHwGpsEnable ){
 8002c4e:	4b7a      	ldr	r3, [pc, #488]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	2b03      	cmp	r3, #3
 8002c54:	d869      	bhi.n	8002d2a <_Z8hwGpsOutv+0x18a>
 8002c56:	a201      	add	r2, pc, #4	@ (adr r2, 8002c5c <_Z8hwGpsOutv+0xbc>)
 8002c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5c:	08002c6d 	.word	0x08002c6d
 8002c60:	08002c9b 	.word	0x08002c9b
 8002c64:	08002ccf 	.word	0x08002ccf
 8002c68:	08002d0d 	.word	0x08002d0d

		case 0:
			availableGps	= 0;
 8002c6c:	4b6c      	ldr	r3, [pc, #432]	@ (8002e20 <_Z8hwGpsOutv+0x280>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8002c72:	2200      	movs	r2, #0
 8002c74:	2101      	movs	r1, #1
 8002c76:	4871      	ldr	r0, [pc, #452]	@ (8002e3c <_Z8hwGpsOutv+0x29c>)
 8002c78:	f005 fbd2 	bl	8008420 <HAL_GPIO_WritePin>
			//HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
			//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
			if ( enableGps ){
 8002c7c:	4b70      	ldr	r3, [pc, #448]	@ (8002e40 <_Z8hwGpsOutv+0x2a0>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d006      	beq.n	8002c92 <_Z8hwGpsOutv+0xf2>
				HAL_UART_Init(&huart5);
 8002c84:	4868      	ldr	r0, [pc, #416]	@ (8002e28 <_Z8hwGpsOutv+0x288>)
 8002c86:	f009 fde9 	bl	800c85c <HAL_UART_Init>
				stateHwGpsEnable	= 1;
 8002c8a:	4b6b      	ldr	r3, [pc, #428]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	701a      	strb	r2, [r3, #0]
			}
			else{
				stateHwGpsEnable	= 0;
			}
			break;
 8002c90:	e04f      	b.n	8002d32 <_Z8hwGpsOutv+0x192>
				stateHwGpsEnable	= 0;
 8002c92:	4b69      	ldr	r3, [pc, #420]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
			break;
 8002c98:	e04b      	b.n	8002d32 <_Z8hwGpsOutv+0x192>

		case 1:
			availableGps	= 0;
 8002c9a:	4b61      	ldr	r3, [pc, #388]	@ (8002e20 <_Z8hwGpsOutv+0x280>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	701a      	strb	r2, [r3, #0]
			countGpsAvailable++;
 8002ca0:	4b68      	ldr	r3, [pc, #416]	@ (8002e44 <_Z8hwGpsOutv+0x2a4>)
 8002ca2:	881b      	ldrh	r3, [r3, #0]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	4b66      	ldr	r3, [pc, #408]	@ (8002e44 <_Z8hwGpsOutv+0x2a4>)
 8002caa:	801a      	strh	r2, [r3, #0]

			if ( countGpsAvailable >= limitGpsAvailable ) {
 8002cac:	4b65      	ldr	r3, [pc, #404]	@ (8002e44 <_Z8hwGpsOutv+0x2a4>)
 8002cae:	881a      	ldrh	r2, [r3, #0]
 8002cb0:	4b65      	ldr	r3, [pc, #404]	@ (8002e48 <_Z8hwGpsOutv+0x2a8>)
 8002cb2:	881b      	ldrh	r3, [r3, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d306      	bcc.n	8002cc6 <_Z8hwGpsOutv+0x126>
				countGpsAvailable	= 0;
 8002cb8:	4b62      	ldr	r3, [pc, #392]	@ (8002e44 <_Z8hwGpsOutv+0x2a4>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	801a      	strh	r2, [r3, #0]
				stateHwGpsEnable	= 2;
 8002cbe:	4b5e      	ldr	r3, [pc, #376]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	701a      	strb	r2, [r3, #0]
			}
			else{
				stateHwGpsEnable	= 1;
			}
			break;
 8002cc4:	e035      	b.n	8002d32 <_Z8hwGpsOutv+0x192>
				stateHwGpsEnable	= 1;
 8002cc6:	4b5c      	ldr	r3, [pc, #368]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002cc8:	2201      	movs	r2, #1
 8002cca:	701a      	strb	r2, [r3, #0]
			break;
 8002ccc:	e031      	b.n	8002d32 <_Z8hwGpsOutv+0x192>

		case 2:
			availableGps	= 1;
 8002cce:	4b54      	ldr	r3, [pc, #336]	@ (8002e20 <_Z8hwGpsOutv+0x280>)
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	4858      	ldr	r0, [pc, #352]	@ (8002e3c <_Z8hwGpsOutv+0x29c>)
 8002cda:	f005 fba1 	bl	8008420 <HAL_GPIO_WritePin>
			countGpsAvailable++;
 8002cde:	4b59      	ldr	r3, [pc, #356]	@ (8002e44 <_Z8hwGpsOutv+0x2a4>)
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	4b57      	ldr	r3, [pc, #348]	@ (8002e44 <_Z8hwGpsOutv+0x2a4>)
 8002ce8:	801a      	strh	r2, [r3, #0]

			if ( countGpsAvailable >= limitGpsAvailable ) {
 8002cea:	4b56      	ldr	r3, [pc, #344]	@ (8002e44 <_Z8hwGpsOutv+0x2a4>)
 8002cec:	881a      	ldrh	r2, [r3, #0]
 8002cee:	4b56      	ldr	r3, [pc, #344]	@ (8002e48 <_Z8hwGpsOutv+0x2a8>)
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d306      	bcc.n	8002d04 <_Z8hwGpsOutv+0x164>
				countGpsAvailable	= 0;
 8002cf6:	4b53      	ldr	r3, [pc, #332]	@ (8002e44 <_Z8hwGpsOutv+0x2a4>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	801a      	strh	r2, [r3, #0]
				stateHwGpsEnable	= 3;
 8002cfc:	4b4e      	ldr	r3, [pc, #312]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002cfe:	2203      	movs	r2, #3
 8002d00:	701a      	strb	r2, [r3, #0]
			}
			else{
				stateHwGpsEnable	= 2;
			}
			break;
 8002d02:	e016      	b.n	8002d32 <_Z8hwGpsOutv+0x192>
				stateHwGpsEnable	= 2;
 8002d04:	4b4c      	ldr	r3, [pc, #304]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002d06:	2202      	movs	r2, #2
 8002d08:	701a      	strb	r2, [r3, #0]
			break;
 8002d0a:	e012      	b.n	8002d32 <_Z8hwGpsOutv+0x192>

		case 3:
			if ( enableGps ){
 8002d0c:	4b4c      	ldr	r3, [pc, #304]	@ (8002e40 <_Z8hwGpsOutv+0x2a0>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <_Z8hwGpsOutv+0x17c>
				stateHwGpsEnable	= 3;
 8002d14:	4b48      	ldr	r3, [pc, #288]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002d16:	2203      	movs	r2, #3
 8002d18:	701a      	strb	r2, [r3, #0]
			else{

				HAL_UART_DeInit(&huart5);
				stateHwGpsEnable	= 0;
			}
			break;
 8002d1a:	e00a      	b.n	8002d32 <_Z8hwGpsOutv+0x192>
				HAL_UART_DeInit(&huart5);
 8002d1c:	4842      	ldr	r0, [pc, #264]	@ (8002e28 <_Z8hwGpsOutv+0x288>)
 8002d1e:	f009 fdeb 	bl	800c8f8 <HAL_UART_DeInit>
				stateHwGpsEnable	= 0;
 8002d22:	4b45      	ldr	r3, [pc, #276]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
			break;
 8002d28:	e003      	b.n	8002d32 <_Z8hwGpsOutv+0x192>
		default:
			stateHwGpsEnable	= 0;
 8002d2a:	4b43      	ldr	r3, [pc, #268]	@ (8002e38 <_Z8hwGpsOutv+0x298>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	701a      	strb	r2, [r3, #0]
			break;
 8002d30:	bf00      	nop
		}

	switch( stateConfigGps ){
 8002d32:	4b46      	ldr	r3, [pc, #280]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	2b0a      	cmp	r3, #10
 8002d38:	d86d      	bhi.n	8002e16 <_Z8hwGpsOutv+0x276>
 8002d3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d40 <_Z8hwGpsOutv+0x1a0>)
 8002d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d40:	08002d6d 	.word	0x08002d6d
 8002d44:	08002d85 	.word	0x08002d85
 8002d48:	08002d97 	.word	0x08002d97
 8002d4c:	08002d9f 	.word	0x08002d9f
 8002d50:	08002db1 	.word	0x08002db1
 8002d54:	08002db9 	.word	0x08002db9
 8002d58:	08002dcb 	.word	0x08002dcb
 8002d5c:	08002dd3 	.word	0x08002dd3
 8002d60:	08002de5 	.word	0x08002de5
 8002d64:	08002ded 	.word	0x08002ded
 8002d68:	08002dff 	.word	0x08002dff
	case 0:
		if ( availableGps ){
 8002d6c:	4b2c      	ldr	r3, [pc, #176]	@ (8002e20 <_Z8hwGpsOutv+0x280>)
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <_Z8hwGpsOutv+0x1dc>
			//HAL_UART_Receive_DMA(&huart5,	rxGps, sizeof(rxGps));
			stateConfigGps	= 1;
 8002d74:	4b35      	ldr	r3, [pc, #212]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002d76:	2201      	movs	r2, #1
 8002d78:	701a      	strb	r2, [r3, #0]
		}
		else{
			stateConfigGps	= 0;
		}
		break;
 8002d7a:	e04c      	b.n	8002e16 <_Z8hwGpsOutv+0x276>
			stateConfigGps	= 0;
 8002d7c:	4b33      	ldr	r3, [pc, #204]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	701a      	strb	r2, [r3, #0]
		break;
 8002d82:	e048      	b.n	8002e16 <_Z8hwGpsOutv+0x276>

	case 1:
		HAL_UART_Transmit_DMA(&huart5, commandUart, sizeof(commandUart) - 1);
 8002d84:	2219      	movs	r2, #25
 8002d86:	4932      	ldr	r1, [pc, #200]	@ (8002e50 <_Z8hwGpsOutv+0x2b0>)
 8002d88:	4827      	ldr	r0, [pc, #156]	@ (8002e28 <_Z8hwGpsOutv+0x288>)
 8002d8a:	f009 fdf3 	bl	800c974 <HAL_UART_Transmit_DMA>
		stateConfigGps	= 2;
 8002d8e:	4b2f      	ldr	r3, [pc, #188]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002d90:	2202      	movs	r2, #2
 8002d92:	701a      	strb	r2, [r3, #0]
		break;
 8002d94:	e03f      	b.n	8002e16 <_Z8hwGpsOutv+0x276>

	case 2:

		stateConfigGps	= 3;
 8002d96:	4b2d      	ldr	r3, [pc, #180]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002d98:	2203      	movs	r2, #3
 8002d9a:	701a      	strb	r2, [r3, #0]
		break;
 8002d9c:	e03b      	b.n	8002e16 <_Z8hwGpsOutv+0x276>

	case 3:
		HAL_UART_Transmit_DMA(&huart5, commandUart3, sizeof(commandUart2) - 1);
 8002d9e:	2219      	movs	r2, #25
 8002da0:	492c      	ldr	r1, [pc, #176]	@ (8002e54 <_Z8hwGpsOutv+0x2b4>)
 8002da2:	4821      	ldr	r0, [pc, #132]	@ (8002e28 <_Z8hwGpsOutv+0x288>)
 8002da4:	f009 fde6 	bl	800c974 <HAL_UART_Transmit_DMA>
		stateConfigGps	= 4;
 8002da8:	4b28      	ldr	r3, [pc, #160]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002daa:	2204      	movs	r2, #4
 8002dac:	701a      	strb	r2, [r3, #0]
		break;
 8002dae:	e032      	b.n	8002e16 <_Z8hwGpsOutv+0x276>

	case 4:
		//HAL_UART_Transmit_DMA(&huart5, commandUart4, sizeof(commandUart4) - 1);
		stateConfigGps	= 5;
 8002db0:	4b26      	ldr	r3, [pc, #152]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002db2:	2205      	movs	r2, #5
 8002db4:	701a      	strb	r2, [r3, #0]
		break;
 8002db6:	e02e      	b.n	8002e16 <_Z8hwGpsOutv+0x276>

	case 5:
		HAL_UART_Transmit_DMA(&huart5, commandUart2, sizeof(commandUart3) - 1);
 8002db8:	2219      	movs	r2, #25
 8002dba:	4927      	ldr	r1, [pc, #156]	@ (8002e58 <_Z8hwGpsOutv+0x2b8>)
 8002dbc:	481a      	ldr	r0, [pc, #104]	@ (8002e28 <_Z8hwGpsOutv+0x288>)
 8002dbe:	f009 fdd9 	bl	800c974 <HAL_UART_Transmit_DMA>
		//HAL_UART_Transmit_DMA(&huart5, commandUart5, sizeof(commandUart5) - 1);
		stateConfigGps	= 6;
 8002dc2:	4b22      	ldr	r3, [pc, #136]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002dc4:	2206      	movs	r2, #6
 8002dc6:	701a      	strb	r2, [r3, #0]
		break;
 8002dc8:	e025      	b.n	8002e16 <_Z8hwGpsOutv+0x276>

	case 6:
		//HAL_UART_Transmit_DMA(&huart5, commandUart6, sizeof(commandUart6) - 1);
		stateConfigGps	= 7;
 8002dca:	4b20      	ldr	r3, [pc, #128]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002dcc:	2207      	movs	r2, #7
 8002dce:	701a      	strb	r2, [r3, #0]
		break;
 8002dd0:	e021      	b.n	8002e16 <_Z8hwGpsOutv+0x276>

	case 7:
		HAL_UART_Transmit_DMA(&huart5, commandUart8, sizeof(commandUart8) - 1);
 8002dd2:	2211      	movs	r2, #17
 8002dd4:	4921      	ldr	r1, [pc, #132]	@ (8002e5c <_Z8hwGpsOutv+0x2bc>)
 8002dd6:	4814      	ldr	r0, [pc, #80]	@ (8002e28 <_Z8hwGpsOutv+0x288>)
 8002dd8:	f009 fdcc 	bl	800c974 <HAL_UART_Transmit_DMA>
		//HAL_UART_Transmit_DMA(&huart5, commandUart7, sizeof(commandUart7) - 1);
		stateConfigGps	= 8;
 8002ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002dde:	2208      	movs	r2, #8
 8002de0:	701a      	strb	r2, [r3, #0]
		break;
 8002de2:	e018      	b.n	8002e16 <_Z8hwGpsOutv+0x276>

	case 8:

		stateConfigGps	= 9;
 8002de4:	4b19      	ldr	r3, [pc, #100]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002de6:	2209      	movs	r2, #9
 8002de8:	701a      	strb	r2, [r3, #0]
		break;
 8002dea:	e014      	b.n	8002e16 <_Z8hwGpsOutv+0x276>

	case 9:
		HAL_UART_Transmit_DMA(&huart5, commandUart9, sizeof(commandUart9) - 1);
 8002dec:	220d      	movs	r2, #13
 8002dee:	491c      	ldr	r1, [pc, #112]	@ (8002e60 <_Z8hwGpsOutv+0x2c0>)
 8002df0:	480d      	ldr	r0, [pc, #52]	@ (8002e28 <_Z8hwGpsOutv+0x288>)
 8002df2:	f009 fdbf 	bl	800c974 <HAL_UART_Transmit_DMA>
		stateConfigGps	= 10;
 8002df6:	4b15      	ldr	r3, [pc, #84]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002df8:	220a      	movs	r2, #10
 8002dfa:	701a      	strb	r2, [r3, #0]
		break;
 8002dfc:	e00b      	b.n	8002e16 <_Z8hwGpsOutv+0x276>
	case 10:
		if ( enableGps ){
 8002dfe:	4b10      	ldr	r3, [pc, #64]	@ (8002e40 <_Z8hwGpsOutv+0x2a0>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <_Z8hwGpsOutv+0x26e>
			stateConfigGps	= 10;
 8002e06:	4b11      	ldr	r3, [pc, #68]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002e08:	220a      	movs	r2, #10
 8002e0a:	701a      	strb	r2, [r3, #0]
		}
		else{
			stateConfigGps	= 0;
		}
		break;
 8002e0c:	e002      	b.n	8002e14 <_Z8hwGpsOutv+0x274>
			stateConfigGps	= 0;
 8002e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002e4c <_Z8hwGpsOutv+0x2ac>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	701a      	strb	r2, [r3, #0]
		break;
 8002e14:	bf00      	nop
	}
}
 8002e16:	bf00      	nop
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	200004f1 	.word	0x200004f1
 8002e20:	200004e0 	.word	0x200004e0
 8002e24:	20000ad8 	.word	0x20000ad8
 8002e28:	20000838 	.word	0x20000838
 8002e2c:	200004f2 	.word	0x200004f2
 8002e30:	200004f4 	.word	0x200004f4
 8002e34:	200004e8 	.word	0x200004e8
 8002e38:	200004e6 	.word	0x200004e6
 8002e3c:	48000c00 	.word	0x48000c00
 8002e40:	20000394 	.word	0x20000394
 8002e44:	200004e2 	.word	0x200004e2
 8002e48:	200004e4 	.word	0x200004e4
 8002e4c:	200004e7 	.word	0x200004e7
 8002e50:	2000002c 	.word	0x2000002c
 8002e54:	20000064 	.word	0x20000064
 8002e58:	20000048 	.word	0x20000048
 8002e5c:	20000080 	.word	0x20000080
 8002e60:	20000094 	.word	0x20000094

08002e64 <_Z9hwLoraOutv>:

//////////
// LORA //
//////////

void hwLoraOut(){
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
	 *
	 * Transmite un comando por hardware
	 *
	 */

	if ( flagTxLora ){													// Si hay una señal de transmision
 8002e68:	4b33      	ldr	r3, [pc, #204]	@ (8002f38 <_Z9hwLoraOutv+0xd4>)
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d012      	beq.n	8002e96 <_Z9hwLoraOutv+0x32>
		flagTxLora	= 0;												// Reinicia señal
 8002e70:	4b31      	ldr	r3, [pc, #196]	@ (8002f38 <_Z9hwLoraOutv+0xd4>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_DMA(&huart4, loraTxCommand0, sizeTxCommand0);	// Transmite por DMA para no estancar procesamiento
 8002e76:	4b31      	ldr	r3, [pc, #196]	@ (8002f3c <_Z9hwLoraOutv+0xd8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a31      	ldr	r2, [pc, #196]	@ (8002f40 <_Z9hwLoraOutv+0xdc>)
 8002e7c:	7812      	ldrb	r2, [r2, #0]
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4830      	ldr	r0, [pc, #192]	@ (8002f44 <_Z9hwLoraOutv+0xe0>)
 8002e82:	f009 fd77 	bl	800c974 <HAL_UART_Transmit_DMA>
		HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));			// Inicia recepcion por DMA
 8002e86:	2201      	movs	r2, #1
 8002e88:	492f      	ldr	r1, [pc, #188]	@ (8002f48 <_Z9hwLoraOutv+0xe4>)
 8002e8a:	482e      	ldr	r0, [pc, #184]	@ (8002f44 <_Z9hwLoraOutv+0xe0>)
 8002e8c:	f009 fdee 	bl	800ca6c <HAL_UART_Receive_DMA>
		flagUartGps	= 1;
 8002e90:	4b2e      	ldr	r3, [pc, #184]	@ (8002f4c <_Z9hwLoraOutv+0xe8>)
 8002e92:	2201      	movs	r2, #1
 8002e94:	701a      	strb	r2, [r3, #0]
	 * S0: Espera 500ms, indica que esta deshabilitado
	 * S1: Indica que esta deshabiltiado, espera señal de RESET
	 *
	 */

	switch ( stateResetHwLora ){
 8002e96:	4b2e      	ldr	r3, [pc, #184]	@ (8002f50 <_Z9hwLoraOutv+0xec>)
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d002      	beq.n	8002ea4 <_Z9hwLoraOutv+0x40>
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d020      	beq.n	8002ee4 <_Z9hwLoraOutv+0x80>
 8002ea2:	e042      	b.n	8002f2a <_Z9hwLoraOutv+0xc6>
	// S0 - DISABLE //
	//////////////////

	case 0:

		countResetHwLora++;										// Suma 1 al contador
 8002ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8002f54 <_Z9hwLoraOutv+0xf0>)
 8002ea6:	881b      	ldrh	r3, [r3, #0]
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	4b29      	ldr	r3, [pc, #164]	@ (8002f54 <_Z9hwLoraOutv+0xf0>)
 8002eae:	801a      	strh	r2, [r3, #0]
		flagEnableHwLora	= 0;								// Indica que el chip esta deshabilitado
 8002eb0:	4b29      	ldr	r3, [pc, #164]	@ (8002f58 <_Z9hwLoraOutv+0xf4>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);	// Pin en RESET
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	2104      	movs	r1, #4
 8002eba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ebe:	f005 faaf 	bl	8008420 <HAL_GPIO_WritePin>

		if ( countResetHwLora >= resetHwLora ){					// Si pasa el limite de reset
 8002ec2:	4b24      	ldr	r3, [pc, #144]	@ (8002f54 <_Z9hwLoraOutv+0xf0>)
 8002ec4:	881a      	ldrh	r2, [r3, #0]
 8002ec6:	4b25      	ldr	r3, [pc, #148]	@ (8002f5c <_Z9hwLoraOutv+0xf8>)
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d306      	bcc.n	8002edc <_Z9hwLoraOutv+0x78>
			countResetHwLora	= 0;							// Reinicia contador
 8002ece:	4b21      	ldr	r3, [pc, #132]	@ (8002f54 <_Z9hwLoraOutv+0xf0>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	801a      	strh	r2, [r3, #0]
			stateResetHwLora	= 1;							// Pasa a S1
 8002ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8002f50 <_Z9hwLoraOutv+0xec>)
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	701a      	strb	r2, [r3, #0]
		}
		else{													// Si no
			stateResetHwLora	= 0;							// Espera en S0
		}
		break;
 8002eda:	e02a      	b.n	8002f32 <_Z9hwLoraOutv+0xce>
			stateResetHwLora	= 0;							// Espera en S0
 8002edc:	4b1c      	ldr	r3, [pc, #112]	@ (8002f50 <_Z9hwLoraOutv+0xec>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	701a      	strb	r2, [r3, #0]
		break;
 8002ee2:	e026      	b.n	8002f32 <_Z9hwLoraOutv+0xce>
	/////////////////
	// S1 - ENABLE //
	/////////////////

	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);	// Pin en SET
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	2104      	movs	r1, #4
 8002ee8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002eec:	f005 fa98 	bl	8008420 <HAL_GPIO_WritePin>
		flagEnableHwLora	= 1;							// Indica que el chip esta habilitado
 8002ef0:	4b19      	ldr	r3, [pc, #100]	@ (8002f58 <_Z9hwLoraOutv+0xf4>)
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	701a      	strb	r2, [r3, #0]

		if ( flagResetHwLora ){								// Si se da la señal de reinicio
 8002ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f60 <_Z9hwLoraOutv+0xfc>)
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d011      	beq.n	8002f22 <_Z9hwLoraOutv+0xbe>
			flagResetHwLora		= 0;						// Apaga señal
 8002efe:	4b18      	ldr	r3, [pc, #96]	@ (8002f60 <_Z9hwLoraOutv+0xfc>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));
 8002f04:	2201      	movs	r2, #1
 8002f06:	4910      	ldr	r1, [pc, #64]	@ (8002f48 <_Z9hwLoraOutv+0xe4>)
 8002f08:	480e      	ldr	r0, [pc, #56]	@ (8002f44 <_Z9hwLoraOutv+0xe0>)
 8002f0a:	f009 fdaf 	bl	800ca6c <HAL_UART_Receive_DMA>
			countResetHwLora2++;
 8002f0e:	4b15      	ldr	r3, [pc, #84]	@ (8002f64 <_Z9hwLoraOutv+0x100>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	3301      	adds	r3, #1
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	4b13      	ldr	r3, [pc, #76]	@ (8002f64 <_Z9hwLoraOutv+0x100>)
 8002f18:	701a      	strb	r2, [r3, #0]
			stateResetHwLora	= 0;						// Pasa  S0
 8002f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f50 <_Z9hwLoraOutv+0xec>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	701a      	strb	r2, [r3, #0]
		}
		else{												// Si no
			stateResetHwLora	= 1;						// Espera en S1
		}
		break;
 8002f20:	e007      	b.n	8002f32 <_Z9hwLoraOutv+0xce>
			stateResetHwLora	= 1;						// Espera en S1
 8002f22:	4b0b      	ldr	r3, [pc, #44]	@ (8002f50 <_Z9hwLoraOutv+0xec>)
 8002f24:	2201      	movs	r2, #1
 8002f26:	701a      	strb	r2, [r3, #0]
		break;
 8002f28:	e003      	b.n	8002f32 <_Z9hwLoraOutv+0xce>

	default:
		stateResetHwLora	= 0;
 8002f2a:	4b09      	ldr	r3, [pc, #36]	@ (8002f50 <_Z9hwLoraOutv+0xec>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	701a      	strb	r2, [r3, #0]
		break;
 8002f30:	bf00      	nop

	}
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	200004e9 	.word	0x200004e9
 8002f3c:	20001170 	.word	0x20001170
 8002f40:	20001174 	.word	0x20001174
 8002f44:	200007b0 	.word	0x200007b0
 8002f48:	20000ae8 	.word	0x20000ae8
 8002f4c:	200004e8 	.word	0x200004e8
 8002f50:	200004ea 	.word	0x200004ea
 8002f54:	200004ec 	.word	0x200004ec
 8002f58:	200004eb 	.word	0x200004eb
 8002f5c:	200004ee 	.word	0x200004ee
 8002f60:	20000536 	.word	0x20000536
 8002f64:	200004f0 	.word	0x200004f0

08002f68 <_Z9hwDisplayv>:
 *
 *	Accion sobre leds
 *
 */

void hwDisplay(){
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0

	/////////////////
	// FIRST DIGIT //
	/////////////////

	if ( displayPhy.firstNumber() ){
 8002f6c:	486e      	ldr	r0, [pc, #440]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 8002f6e:	f7fd fd2f 	bl	80009d0 <_ZN15displayPhysical11firstNumberEv>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d005      	beq.n	8002f84 <_Z9hwDisplayv+0x1c>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_SET);
 8002f78:	2201      	movs	r2, #1
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	486b      	ldr	r0, [pc, #428]	@ (800312c <_Z9hwDisplayv+0x1c4>)
 8002f7e:	f005 fa4f 	bl	8008420 <HAL_GPIO_WritePin>
 8002f82:	e004      	b.n	8002f8e <_Z9hwDisplayv+0x26>
	}
	else{
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_RESET);
 8002f84:	2200      	movs	r2, #0
 8002f86:	2101      	movs	r1, #1
 8002f88:	4868      	ldr	r0, [pc, #416]	@ (800312c <_Z9hwDisplayv+0x1c4>)
 8002f8a:	f005 fa49 	bl	8008420 <HAL_GPIO_WritePin>

	//////////////////
	// SECOND DIGIT //
	//////////////////

	if ( displayPhy.secondNumber() ){
 8002f8e:	4866      	ldr	r0, [pc, #408]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 8002f90:	f7fd fd2a 	bl	80009e8 <_ZN15displayPhysical12secondNumberEv>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d005      	beq.n	8002fa6 <_Z9hwDisplayv+0x3e>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	2102      	movs	r1, #2
 8002f9e:	4863      	ldr	r0, [pc, #396]	@ (800312c <_Z9hwDisplayv+0x1c4>)
 8002fa0:	f005 fa3e 	bl	8008420 <HAL_GPIO_WritePin>
 8002fa4:	e004      	b.n	8002fb0 <_Z9hwDisplayv+0x48>
	}
	else{
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	2102      	movs	r1, #2
 8002faa:	4860      	ldr	r0, [pc, #384]	@ (800312c <_Z9hwDisplayv+0x1c4>)
 8002fac:	f005 fa38 	bl	8008420 <HAL_GPIO_WritePin>

	/////////////////
	// THIRD DIGIT //
	/////////////////

	if ( displayPhy.thirdNumber() ){
 8002fb0:	485d      	ldr	r0, [pc, #372]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 8002fb2:	f7fd fd25 	bl	8000a00 <_ZN15displayPhysical11thirdNumberEv>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d005      	beq.n	8002fc8 <_Z9hwDisplayv+0x60>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_SET);
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	2104      	movs	r1, #4
 8002fc0:	485a      	ldr	r0, [pc, #360]	@ (800312c <_Z9hwDisplayv+0x1c4>)
 8002fc2:	f005 fa2d 	bl	8008420 <HAL_GPIO_WritePin>
 8002fc6:	e004      	b.n	8002fd2 <_Z9hwDisplayv+0x6a>
	}
	else{
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8002fc8:	2200      	movs	r2, #0
 8002fca:	2104      	movs	r1, #4
 8002fcc:	4857      	ldr	r0, [pc, #348]	@ (800312c <_Z9hwDisplayv+0x1c4>)
 8002fce:	f005 fa27 	bl	8008420 <HAL_GPIO_WritePin>

	//////////////////
	// FOURTH DIGIT //
	//////////////////

	if ( displayPhy.fourthNumber() ){
 8002fd2:	4855      	ldr	r0, [pc, #340]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 8002fd4:	f7fd fd20 	bl	8000a18 <_ZN15displayPhysical12fourthNumberEv>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d005      	beq.n	8002fea <_Z9hwDisplayv+0x82>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8002fde:	2201      	movs	r2, #1
 8002fe0:	2108      	movs	r1, #8
 8002fe2:	4852      	ldr	r0, [pc, #328]	@ (800312c <_Z9hwDisplayv+0x1c4>)
 8002fe4:	f005 fa1c 	bl	8008420 <HAL_GPIO_WritePin>
 8002fe8:	e004      	b.n	8002ff4 <_Z9hwDisplayv+0x8c>
	}
	else{
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8002fea:	2200      	movs	r2, #0
 8002fec:	2108      	movs	r1, #8
 8002fee:	484f      	ldr	r0, [pc, #316]	@ (800312c <_Z9hwDisplayv+0x1c4>)
 8002ff0:	f005 fa16 	bl	8008420 <HAL_GPIO_WritePin>

	///////////
	// A LED //
	///////////

	if ( displayPhy.aLed() ){
 8002ff4:	484c      	ldr	r0, [pc, #304]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 8002ff6:	f7fd fd1b 	bl	8000a30 <_ZN15displayPhysical4aLedEv>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d006      	beq.n	800300e <_Z9hwDisplayv+0xa6>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8,  GPIO_PIN_SET);
 8003000:	2201      	movs	r2, #1
 8003002:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003006:	484a      	ldr	r0, [pc, #296]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 8003008:	f005 fa0a 	bl	8008420 <HAL_GPIO_WritePin>
 800300c:	e005      	b.n	800301a <_Z9hwDisplayv+0xb2>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8,  GPIO_PIN_RESET);
 800300e:	2200      	movs	r2, #0
 8003010:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003014:	4846      	ldr	r0, [pc, #280]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 8003016:	f005 fa03 	bl	8008420 <HAL_GPIO_WritePin>

	///////////
	// B LED //
	///////////

	if ( displayPhy.bLed() ){
 800301a:	4843      	ldr	r0, [pc, #268]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 800301c:	f7fd fd14 	bl	8000a48 <_ZN15displayPhysical4bLedEv>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d006      	beq.n	8003034 <_Z9hwDisplayv+0xcc>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9,  GPIO_PIN_SET);
 8003026:	2201      	movs	r2, #1
 8003028:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800302c:	4840      	ldr	r0, [pc, #256]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 800302e:	f005 f9f7 	bl	8008420 <HAL_GPIO_WritePin>
 8003032:	e005      	b.n	8003040 <_Z9hwDisplayv+0xd8>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9,  GPIO_PIN_RESET);
 8003034:	2200      	movs	r2, #0
 8003036:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800303a:	483d      	ldr	r0, [pc, #244]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 800303c:	f005 f9f0 	bl	8008420 <HAL_GPIO_WritePin>

	///////////
	// C LED //
	///////////

	if ( displayPhy.cLed() ){
 8003040:	4839      	ldr	r0, [pc, #228]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 8003042:	f7fd fd0d 	bl	8000a60 <_ZN15displayPhysical4cLedEv>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d006      	beq.n	800305a <_Z9hwDisplayv+0xf2>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 800304c:	2201      	movs	r2, #1
 800304e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003052:	4837      	ldr	r0, [pc, #220]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 8003054:	f005 f9e4 	bl	8008420 <HAL_GPIO_WritePin>
 8003058:	e005      	b.n	8003066 <_Z9hwDisplayv+0xfe>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 800305a:	2200      	movs	r2, #0
 800305c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003060:	4833      	ldr	r0, [pc, #204]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 8003062:	f005 f9dd 	bl	8008420 <HAL_GPIO_WritePin>

	///////////
	// D LED //
	///////////

	if ( displayPhy.dLed() ){
 8003066:	4830      	ldr	r0, [pc, #192]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 8003068:	f7fd fd06 	bl	8000a78 <_ZN15displayPhysical4dLedEv>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d006      	beq.n	8003080 <_Z9hwDisplayv+0x118>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8003072:	2201      	movs	r2, #1
 8003074:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003078:	482d      	ldr	r0, [pc, #180]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 800307a:	f005 f9d1 	bl	8008420 <HAL_GPIO_WritePin>
 800307e:	e005      	b.n	800308c <_Z9hwDisplayv+0x124>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8003080:	2200      	movs	r2, #0
 8003082:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003086:	482a      	ldr	r0, [pc, #168]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 8003088:	f005 f9ca 	bl	8008420 <HAL_GPIO_WritePin>

	///////////
	// E LED //
	///////////

	if ( displayPhy.eLed() ){
 800308c:	4826      	ldr	r0, [pc, #152]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 800308e:	f7fd fcff 	bl	8000a90 <_ZN15displayPhysical4eLedEv>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d006      	beq.n	80030a6 <_Z9hwDisplayv+0x13e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8003098:	2201      	movs	r2, #1
 800309a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800309e:	4824      	ldr	r0, [pc, #144]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 80030a0:	f005 f9be 	bl	8008420 <HAL_GPIO_WritePin>
 80030a4:	e005      	b.n	80030b2 <_Z9hwDisplayv+0x14a>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80030a6:	2200      	movs	r2, #0
 80030a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80030ac:	4820      	ldr	r0, [pc, #128]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 80030ae:	f005 f9b7 	bl	8008420 <HAL_GPIO_WritePin>

	///////////
	// F LED //
	///////////

	if ( displayPhy.fLed() ){
 80030b2:	481d      	ldr	r0, [pc, #116]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 80030b4:	f7fd fcf8 	bl	8000aa8 <_ZN15displayPhysical4fLedEv>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d006      	beq.n	80030cc <_Z9hwDisplayv+0x164>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80030be:	2201      	movs	r2, #1
 80030c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80030c4:	481a      	ldr	r0, [pc, #104]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 80030c6:	f005 f9ab 	bl	8008420 <HAL_GPIO_WritePin>
 80030ca:	e005      	b.n	80030d8 <_Z9hwDisplayv+0x170>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80030cc:	2200      	movs	r2, #0
 80030ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80030d2:	4817      	ldr	r0, [pc, #92]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 80030d4:	f005 f9a4 	bl	8008420 <HAL_GPIO_WritePin>

	///////////
	// G LED //
	///////////

	if ( displayPhy.gLed() ){
 80030d8:	4813      	ldr	r0, [pc, #76]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 80030da:	f7fd fcf1 	bl	8000ac0 <_ZN15displayPhysical4gLedEv>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d006      	beq.n	80030f2 <_Z9hwDisplayv+0x18a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80030e4:	2201      	movs	r2, #1
 80030e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80030ea:	4811      	ldr	r0, [pc, #68]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 80030ec:	f005 f998 	bl	8008420 <HAL_GPIO_WritePin>
 80030f0:	e005      	b.n	80030fe <_Z9hwDisplayv+0x196>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80030f2:	2200      	movs	r2, #0
 80030f4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80030f8:	480d      	ldr	r0, [pc, #52]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 80030fa:	f005 f991 	bl	8008420 <HAL_GPIO_WritePin>

	////////////
	// DP LED //
	////////////

	if ( displayPhy.dpLed() ){
 80030fe:	480a      	ldr	r0, [pc, #40]	@ (8003128 <_Z9hwDisplayv+0x1c0>)
 8003100:	f7fd fcea 	bl	8000ad8 <_ZN15displayPhysical5dpLedEv>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d006      	beq.n	8003118 <_Z9hwDisplayv+0x1b0>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 800310a:	2201      	movs	r2, #1
 800310c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003110:	4807      	ldr	r0, [pc, #28]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 8003112:	f005 f985 	bl	8008420 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
	}
}
 8003116:	e005      	b.n	8003124 <_Z9hwDisplayv+0x1bc>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8003118:	2200      	movs	r2, #0
 800311a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800311e:	4804      	ldr	r0, [pc, #16]	@ (8003130 <_Z9hwDisplayv+0x1c8>)
 8003120:	f005 f97e 	bl	8008420 <HAL_GPIO_WritePin>
}
 8003124:	bf00      	nop
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20001094 	.word	0x20001094
 800312c:	48001000 	.word	0x48001000
 8003130:	48000c00 	.word	0x48000c00

08003134 <_Z41__static_initialization_and_destruction_0ii>:
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d122      	bne.n	800318a <_Z41__static_initialization_and_destruction_0ii+0x56>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800314a:	4293      	cmp	r3, r2
 800314c:	d11d      	bne.n	800318a <_Z41__static_initialization_and_destruction_0ii+0x56>
uint16_t limitGpsAvailable	= 5000/superloop;
 800314e:	4b12      	ldr	r3, [pc, #72]	@ (8003198 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	461a      	mov	r2, r3
 8003154:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003158:	fb93 f3f2 	sdiv	r3, r3, r2
 800315c:	b29a      	uxth	r2, r3
 800315e:	4b0f      	ldr	r3, [pc, #60]	@ (800319c <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8003160:	801a      	strh	r2, [r3, #0]
uint16_t resetHwLora		= 500/superloop;	// Tiempo que deshabilita chip
 8003162:	4b0d      	ldr	r3, [pc, #52]	@ (8003198 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	461a      	mov	r2, r3
 8003168:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800316c:	fb93 f3f2 	sdiv	r3, r3, r2
 8003170:	b29a      	uxth	r2, r3
 8003172:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8003174:	801a      	strh	r2, [r3, #0]
uint16_t limitUartGps	= 20000/superloop;
 8003176:	4b08      	ldr	r3, [pc, #32]	@ (8003198 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	461a      	mov	r2, r3
 800317c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8003180:	fb93 f3f2 	sdiv	r3, r3, r2
 8003184:	b29a      	uxth	r2, r3
 8003186:	4b07      	ldr	r3, [pc, #28]	@ (80031a4 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8003188:	801a      	strh	r2, [r3, #0]
}
 800318a:	bf00      	nop
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	20000395 	.word	0x20000395
 800319c:	200004e4 	.word	0x200004e4
 80031a0:	200004ee 	.word	0x200004ee
 80031a4:	200004f4 	.word	0x200004f4

080031a8 <_GLOBAL__sub_I_availableGps>:
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80031b0:	2001      	movs	r0, #1
 80031b2:	f7ff ffbf 	bl	8003134 <_Z41__static_initialization_and_destruction_0ii>
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <_Z9linkInputv>:
uint16_t limitBat	= 5000/superloop;	// Tiempo que la bateria se considera en estado fijo
uint16_t countBat;						// Contador bateria

/***** INPUT *****/

void linkInput(){
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
	linkInGps();
 80031bc:	f000 f94c 	bl	8003458 <_Z9linkInGpsv>
	linkInLora();
 80031c0:	f000 f8cc 	bl	800335c <_Z10linkInLorav>
	linkBoton();
 80031c4:	f000 fb6a 	bl	800389c <_Z9linkBotonv>
	linkAnalog();
 80031c8:	f000 fbea 	bl	80039a0 <_Z10linkAnalogv>
	linkBattery();
 80031cc:	f000 f802 	bl	80031d4 <_Z11linkBatteryv>
}
 80031d0:	bf00      	nop
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <_Z11linkBatteryv>:
 * Output:
 * 		errorHardware[6]
 *
 */

void linkBattery(){
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0

	batScaled = battery *510/10000;		// Escalamiento de bateria
 80031d8:	4b58      	ldr	r3, [pc, #352]	@ (800333c <_Z11linkBatteryv+0x168>)
 80031da:	881b      	ldrh	r3, [r3, #0]
 80031dc:	461a      	mov	r2, r3
 80031de:	4613      	mov	r3, r2
 80031e0:	021b      	lsls	r3, r3, #8
 80031e2:	1a9b      	subs	r3, r3, r2
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	4a56      	ldr	r2, [pc, #344]	@ (8003340 <_Z11linkBatteryv+0x16c>)
 80031e8:	fb82 1203 	smull	r1, r2, r2, r3
 80031ec:	1312      	asrs	r2, r2, #12
 80031ee:	17db      	asrs	r3, r3, #31
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	4a54      	ldr	r2, [pc, #336]	@ (8003344 <_Z11linkBatteryv+0x170>)
 80031f4:	6013      	str	r3, [r2, #0]

	switch ( stateBattery ){
 80031f6:	4b54      	ldr	r3, [pc, #336]	@ (8003348 <_Z11linkBatteryv+0x174>)
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	f200 8095 	bhi.w	800332a <_Z11linkBatteryv+0x156>
 8003200:	a201      	add	r2, pc, #4	@ (adr r2, 8003208 <_Z11linkBatteryv+0x34>)
 8003202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003206:	bf00      	nop
 8003208:	0800321d 	.word	0x0800321d
 800320c:	0800324b 	.word	0x0800324b
 8003210:	0800326d 	.word	0x0800326d
 8003214:	080032bb 	.word	0x080032bb
 8003218:	080032dd 	.word	0x080032dd
	//////////////////////////
	// S0 -  WAIT STABILITY //
	//////////////////////////

	case 0:
		countBat++;						// Suma 1 al contador
 800321c:	4b4b      	ldr	r3, [pc, #300]	@ (800334c <_Z11linkBatteryv+0x178>)
 800321e:	881b      	ldrh	r3, [r3, #0]
 8003220:	3301      	adds	r3, #1
 8003222:	b29a      	uxth	r2, r3
 8003224:	4b49      	ldr	r3, [pc, #292]	@ (800334c <_Z11linkBatteryv+0x178>)
 8003226:	801a      	strh	r2, [r3, #0]

		if ( countBat >= limitBat ){	// Si pasa limite
 8003228:	4b48      	ldr	r3, [pc, #288]	@ (800334c <_Z11linkBatteryv+0x178>)
 800322a:	881a      	ldrh	r2, [r3, #0]
 800322c:	4b48      	ldr	r3, [pc, #288]	@ (8003350 <_Z11linkBatteryv+0x17c>)
 800322e:	881b      	ldrh	r3, [r3, #0]
 8003230:	429a      	cmp	r2, r3
 8003232:	d306      	bcc.n	8003242 <_Z11linkBatteryv+0x6e>
			countBat		= 0;		// Reinicia contador
 8003234:	4b45      	ldr	r3, [pc, #276]	@ (800334c <_Z11linkBatteryv+0x178>)
 8003236:	2200      	movs	r2, #0
 8003238:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;		// Pasa a S1
 800323a:	4b43      	ldr	r3, [pc, #268]	@ (8003348 <_Z11linkBatteryv+0x174>)
 800323c:	2201      	movs	r2, #1
 800323e:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateBattery	= 0;		// Queda en S0
		}
		break;
 8003240:	e077      	b.n	8003332 <_Z11linkBatteryv+0x15e>
			stateBattery	= 0;		// Queda en S0
 8003242:	4b41      	ldr	r3, [pc, #260]	@ (8003348 <_Z11linkBatteryv+0x174>)
 8003244:	2200      	movs	r2, #0
 8003246:	701a      	strb	r2, [r3, #0]
		break;
 8003248:	e073      	b.n	8003332 <_Z11linkBatteryv+0x15e>
	////////////////////////
	// S1 - CHECK BATTERY //
	////////////////////////

	case 1:
		errorHardware[6]	= 0;			// Sin error
 800324a:	4b42      	ldr	r3, [pc, #264]	@ (8003354 <_Z11linkBatteryv+0x180>)
 800324c:	2200      	movs	r2, #0
 800324e:	719a      	strb	r2, [r3, #6]

		if ( batScaled < thresholdBat ){	// Si la bateria baja del limite
 8003250:	4b3c      	ldr	r3, [pc, #240]	@ (8003344 <_Z11linkBatteryv+0x170>)
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	4b40      	ldr	r3, [pc, #256]	@ (8003358 <_Z11linkBatteryv+0x184>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	429a      	cmp	r2, r3
 800325a:	da03      	bge.n	8003264 <_Z11linkBatteryv+0x90>
			stateBattery	= 2;			// Pasa a S2
 800325c:	4b3a      	ldr	r3, [pc, #232]	@ (8003348 <_Z11linkBatteryv+0x174>)
 800325e:	2202      	movs	r2, #2
 8003260:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateBattery	= 1;			// Queda en S1
		}
		break;
 8003262:	e066      	b.n	8003332 <_Z11linkBatteryv+0x15e>
			stateBattery	= 1;			// Queda en S1
 8003264:	4b38      	ldr	r3, [pc, #224]	@ (8003348 <_Z11linkBatteryv+0x174>)
 8003266:	2201      	movs	r2, #1
 8003268:	701a      	strb	r2, [r3, #0]
		break;
 800326a:	e062      	b.n	8003332 <_Z11linkBatteryv+0x15e>
	//////////////////////////
	// S2 - CHECK STABILITY //
	//////////////////////////

	case 2:
		errorHardware[6]	= 0;			// Sin error
 800326c:	4b39      	ldr	r3, [pc, #228]	@ (8003354 <_Z11linkBatteryv+0x180>)
 800326e:	2200      	movs	r2, #0
 8003270:	719a      	strb	r2, [r3, #6]
		countBat++;							// Suma 1 al contador
 8003272:	4b36      	ldr	r3, [pc, #216]	@ (800334c <_Z11linkBatteryv+0x178>)
 8003274:	881b      	ldrh	r3, [r3, #0]
 8003276:	3301      	adds	r3, #1
 8003278:	b29a      	uxth	r2, r3
 800327a:	4b34      	ldr	r3, [pc, #208]	@ (800334c <_Z11linkBatteryv+0x178>)
 800327c:	801a      	strh	r2, [r3, #0]

		if ( batScaled > thresholdBat ){	// Si la bateria esta Ok
 800327e:	4b31      	ldr	r3, [pc, #196]	@ (8003344 <_Z11linkBatteryv+0x170>)
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	4b35      	ldr	r3, [pc, #212]	@ (8003358 <_Z11linkBatteryv+0x184>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	dd06      	ble.n	8003298 <_Z11linkBatteryv+0xc4>
			countBat		= 0;			// Reinicia contador
 800328a:	4b30      	ldr	r3, [pc, #192]	@ (800334c <_Z11linkBatteryv+0x178>)
 800328c:	2200      	movs	r2, #0
 800328e:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;			// Vuelve a S1
 8003290:	4b2d      	ldr	r3, [pc, #180]	@ (8003348 <_Z11linkBatteryv+0x174>)
 8003292:	2201      	movs	r2, #1
 8003294:	701a      	strb	r2, [r3, #0]
			stateBattery	= 3;			// Pasa a S3
		}
		else{								// Si no
			stateBattery	= 2;			// Queda en S2
		}
		break;
 8003296:	e04c      	b.n	8003332 <_Z11linkBatteryv+0x15e>
		else if ( countBat >= limitBat ){	// Si el contador pasa limite
 8003298:	4b2c      	ldr	r3, [pc, #176]	@ (800334c <_Z11linkBatteryv+0x178>)
 800329a:	881a      	ldrh	r2, [r3, #0]
 800329c:	4b2c      	ldr	r3, [pc, #176]	@ (8003350 <_Z11linkBatteryv+0x17c>)
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d306      	bcc.n	80032b2 <_Z11linkBatteryv+0xde>
			countBat		= 0;			// Reinicia contador
 80032a4:	4b29      	ldr	r3, [pc, #164]	@ (800334c <_Z11linkBatteryv+0x178>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	801a      	strh	r2, [r3, #0]
			stateBattery	= 3;			// Pasa a S3
 80032aa:	4b27      	ldr	r3, [pc, #156]	@ (8003348 <_Z11linkBatteryv+0x174>)
 80032ac:	2203      	movs	r2, #3
 80032ae:	701a      	strb	r2, [r3, #0]
		break;
 80032b0:	e03f      	b.n	8003332 <_Z11linkBatteryv+0x15e>
			stateBattery	= 2;			// Queda en S2
 80032b2:	4b25      	ldr	r3, [pc, #148]	@ (8003348 <_Z11linkBatteryv+0x174>)
 80032b4:	2202      	movs	r2, #2
 80032b6:	701a      	strb	r2, [r3, #0]
		break;
 80032b8:	e03b      	b.n	8003332 <_Z11linkBatteryv+0x15e>
	///////////////////////////////////
	// S3 - CHECK BATTERY WITH ERROR //
	///////////////////////////////////

	case 3:
		errorHardware[6]	= 1;			// Indica error
 80032ba:	4b26      	ldr	r3, [pc, #152]	@ (8003354 <_Z11linkBatteryv+0x180>)
 80032bc:	2201      	movs	r2, #1
 80032be:	719a      	strb	r2, [r3, #6]

		if ( batScaled < thresholdBat ){	// Si la bateria esta baja
 80032c0:	4b20      	ldr	r3, [pc, #128]	@ (8003344 <_Z11linkBatteryv+0x170>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	4b24      	ldr	r3, [pc, #144]	@ (8003358 <_Z11linkBatteryv+0x184>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	da03      	bge.n	80032d4 <_Z11linkBatteryv+0x100>
			stateBattery	= 3;			// Sigue en S3
 80032cc:	4b1e      	ldr	r3, [pc, #120]	@ (8003348 <_Z11linkBatteryv+0x174>)
 80032ce:	2203      	movs	r2, #3
 80032d0:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateBattery	= 4;			// Pasa a S4
		}
		break;
 80032d2:	e02e      	b.n	8003332 <_Z11linkBatteryv+0x15e>
			stateBattery	= 4;			// Pasa a S4
 80032d4:	4b1c      	ldr	r3, [pc, #112]	@ (8003348 <_Z11linkBatteryv+0x174>)
 80032d6:	2204      	movs	r2, #4
 80032d8:	701a      	strb	r2, [r3, #0]
		break;
 80032da:	e02a      	b.n	8003332 <_Z11linkBatteryv+0x15e>
	//////////////////////////
	// S4 - CHECK STABILITY //
	//////////////////////////

	case 4:
		errorHardware[6]	= 1;			// Indica error
 80032dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003354 <_Z11linkBatteryv+0x180>)
 80032de:	2201      	movs	r2, #1
 80032e0:	719a      	strb	r2, [r3, #6]
		countBat++;							// Suma 1 al contador
 80032e2:	4b1a      	ldr	r3, [pc, #104]	@ (800334c <_Z11linkBatteryv+0x178>)
 80032e4:	881b      	ldrh	r3, [r3, #0]
 80032e6:	3301      	adds	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	4b18      	ldr	r3, [pc, #96]	@ (800334c <_Z11linkBatteryv+0x178>)
 80032ec:	801a      	strh	r2, [r3, #0]

		if ( batScaled < thresholdBat ){	// Si la bateria sigue baja
 80032ee:	4b15      	ldr	r3, [pc, #84]	@ (8003344 <_Z11linkBatteryv+0x170>)
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	4b19      	ldr	r3, [pc, #100]	@ (8003358 <_Z11linkBatteryv+0x184>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	da06      	bge.n	8003308 <_Z11linkBatteryv+0x134>
			countBat		= 0;			// Reinicia contador
 80032fa:	4b14      	ldr	r3, [pc, #80]	@ (800334c <_Z11linkBatteryv+0x178>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	801a      	strh	r2, [r3, #0]
			stateBattery	= 3;			// Vuelve a S3
 8003300:	4b11      	ldr	r3, [pc, #68]	@ (8003348 <_Z11linkBatteryv+0x174>)
 8003302:	2203      	movs	r2, #3
 8003304:	701a      	strb	r2, [r3, #0]
			stateBattery	= 1;			// Pasa a S3
		}
		else{								// Si no
			stateBattery	= 4;			// Queda en S4
		}
		break;
 8003306:	e014      	b.n	8003332 <_Z11linkBatteryv+0x15e>
		else if ( countBat >= limitBat ){	// Si contador pasa limite
 8003308:	4b10      	ldr	r3, [pc, #64]	@ (800334c <_Z11linkBatteryv+0x178>)
 800330a:	881a      	ldrh	r2, [r3, #0]
 800330c:	4b10      	ldr	r3, [pc, #64]	@ (8003350 <_Z11linkBatteryv+0x17c>)
 800330e:	881b      	ldrh	r3, [r3, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	d306      	bcc.n	8003322 <_Z11linkBatteryv+0x14e>
			countBat		= 0;			// Reinicia contador
 8003314:	4b0d      	ldr	r3, [pc, #52]	@ (800334c <_Z11linkBatteryv+0x178>)
 8003316:	2200      	movs	r2, #0
 8003318:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;			// Pasa a S3
 800331a:	4b0b      	ldr	r3, [pc, #44]	@ (8003348 <_Z11linkBatteryv+0x174>)
 800331c:	2201      	movs	r2, #1
 800331e:	701a      	strb	r2, [r3, #0]
		break;
 8003320:	e007      	b.n	8003332 <_Z11linkBatteryv+0x15e>
			stateBattery	= 4;			// Queda en S4
 8003322:	4b09      	ldr	r3, [pc, #36]	@ (8003348 <_Z11linkBatteryv+0x174>)
 8003324:	2204      	movs	r2, #4
 8003326:	701a      	strb	r2, [r3, #0]
		break;
 8003328:	e003      	b.n	8003332 <_Z11linkBatteryv+0x15e>

	default:
		stateBattery	= 0;
 800332a:	4b07      	ldr	r3, [pc, #28]	@ (8003348 <_Z11linkBatteryv+0x174>)
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
		break;
 8003330:	bf00      	nop
	}
}
 8003332:	bf00      	nop
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	20000444 	.word	0x20000444
 8003340:	68db8bad 	.word	0x68db8bad
 8003344:	2000052c 	.word	0x2000052c
 8003348:	2000052a 	.word	0x2000052a
 800334c:	20000532 	.word	0x20000532
 8003350:	20000530 	.word	0x20000530
 8003354:	200004d8 	.word	0x200004d8
 8003358:	200000a4 	.word	0x200000a4

0800335c <_Z10linkInLorav>:
 *				INPUT	:	flagEnableHwLora
 *
 *				OUTPUT	:	flagWdLora
 */

void linkInLora(){
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0

	//////////////
	// SOFTWARE //
	//////////////

	if ( loraInput.newResponse() ){						// Si hay nueva respuesta desde el modulo lora
 8003360:	4833      	ldr	r0, [pc, #204]	@ (8003430 <_Z10linkInLorav+0xd4>)
 8003362:	f000 ff9d 	bl	80042a0 <_ZN9loraInput11newResponseEv>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d020      	beq.n	80033ae <_Z10linkInLorav+0x52>
		responseLora	 = loraInput.response();		// Guarda la respuesta
 800336c:	4830      	ldr	r0, [pc, #192]	@ (8003430 <_Z10linkInLorav+0xd4>)
 800336e:	f000 ffaa 	bl	80042c6 <_ZN9loraInput8responseEv>
 8003372:	4603      	mov	r3, r0
 8003374:	4a2f      	ldr	r2, [pc, #188]	@ (8003434 <_Z10linkInLorav+0xd8>)
 8003376:	6013      	str	r3, [r2, #0]
		responseLoraSize = loraInput.responseSize();	// Guarda tamaño de la respuesta
 8003378:	482d      	ldr	r0, [pc, #180]	@ (8003430 <_Z10linkInLorav+0xd4>)
 800337a:	f000 ffb0 	bl	80042de <_ZN9loraInput12responseSizeEv>
 800337e:	4603      	mov	r3, r0
 8003380:	461a      	mov	r2, r3
 8003382:	4b2d      	ldr	r3, [pc, #180]	@ (8003438 <_Z10linkInLorav+0xdc>)
 8003384:	701a      	strb	r2, [r3, #0]

		loraCheck.newResponse(responseLora, responseLoraSize);	// Inserta respuesta en modulo de checkeo de respuesta
 8003386:	4b2b      	ldr	r3, [pc, #172]	@ (8003434 <_Z10linkInLorav+0xd8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a2b      	ldr	r2, [pc, #172]	@ (8003438 <_Z10linkInLorav+0xdc>)
 800338c:	7812      	ldrb	r2, [r2, #0]
 800338e:	4619      	mov	r1, r3
 8003390:	482a      	ldr	r0, [pc, #168]	@ (800343c <_Z10linkInLorav+0xe0>)
 8003392:	f000 fea9 	bl	80040e8 <_ZN9loraCheck11newResponseEPhh>
		loraTimeWd.setInput();									// Indica al watchdog que llego mensaje
 8003396:	482a      	ldr	r0, [pc, #168]	@ (8003440 <_Z10linkInLorav+0xe4>)
 8003398:	f000 fe5f 	bl	800405a <_ZN9wdTimeout8setInputEv>
		qttyMessagesInputs++;									// Contador de respuestas recibidas
 800339c:	4b29      	ldr	r3, [pc, #164]	@ (8003444 <_Z10linkInLorav+0xe8>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	3301      	adds	r3, #1
 80033a2:	b2da      	uxtb	r2, r3
 80033a4:	4b27      	ldr	r3, [pc, #156]	@ (8003444 <_Z10linkInLorav+0xe8>)
 80033a6:	701a      	strb	r2, [r3, #0]
		flagUartGps	= 1;
 80033a8:	4b27      	ldr	r3, [pc, #156]	@ (8003448 <_Z10linkInLorav+0xec>)
 80033aa:	2201      	movs	r2, #1
 80033ac:	701a      	strb	r2, [r3, #0]

	//////////////
	// WATCHDOG //
	//////////////

	switch ( stateWdLora ){
 80033ae:	4b27      	ldr	r3, [pc, #156]	@ (800344c <_Z10linkInLorav+0xf0>)
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d031      	beq.n	800341a <_Z10linkInLorav+0xbe>
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	dc36      	bgt.n	8003428 <_Z10linkInLorav+0xcc>
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <_Z10linkInLorav+0x68>
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d012      	beq.n	80033e8 <_Z10linkInLorav+0x8c>
		flagWdLora	= 1;			// Reinicia chip por hw
		stateWdLora	= 0;			// Vuelve a S0
		break;

	default:
		break;
 80033c2:	e031      	b.n	8003428 <_Z10linkInLorav+0xcc>
		flagWdLora	= 0;			// Reinicia indicador de reset
 80033c4:	4b22      	ldr	r3, [pc, #136]	@ (8003450 <_Z10linkInLorav+0xf4>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	701a      	strb	r2, [r3, #0]
		if ( flagEnableHwLora ){	// Si el chip esta habilitado
 80033ca:	4b22      	ldr	r3, [pc, #136]	@ (8003454 <_Z10linkInLorav+0xf8>)
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d006      	beq.n	80033e0 <_Z10linkInLorav+0x84>
			loraTimeWd.setOutput();	// Indica que salio un mensaje
 80033d2:	481b      	ldr	r0, [pc, #108]	@ (8003440 <_Z10linkInLorav+0xe4>)
 80033d4:	f000 fe11 	bl	8003ffa <_ZN9wdTimeout9setOutputEv>
			stateWdLora = 1;		// Pasa a S1
 80033d8:	4b1c      	ldr	r3, [pc, #112]	@ (800344c <_Z10linkInLorav+0xf0>)
 80033da:	2201      	movs	r2, #1
 80033dc:	701a      	strb	r2, [r3, #0]
		break;
 80033de:	e024      	b.n	800342a <_Z10linkInLorav+0xce>
			stateWdLora = 0;		// Espera en S0
 80033e0:	4b1a      	ldr	r3, [pc, #104]	@ (800344c <_Z10linkInLorav+0xf0>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	701a      	strb	r2, [r3, #0]
		break;
 80033e6:	e020      	b.n	800342a <_Z10linkInLorav+0xce>
		loraTimeWd.addOne();			// Suma 1 al wd
 80033e8:	4815      	ldr	r0, [pc, #84]	@ (8003440 <_Z10linkInLorav+0xe4>)
 80033ea:	f000 fe16 	bl	800401a <_ZN9wdTimeout6addOneEv>
		if ( loraTimeWd.timeOut() ){	// Si se cumple timeout
 80033ee:	4814      	ldr	r0, [pc, #80]	@ (8003440 <_Z10linkInLorav+0xe4>)
 80033f0:	f000 fe47 	bl	8004082 <_ZN9wdTimeout7timeOutEv>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <_Z10linkInLorav+0xa6>
			stateWdLora = 2;			// Pasa a S2
 80033fa:	4b14      	ldr	r3, [pc, #80]	@ (800344c <_Z10linkInLorav+0xf0>)
 80033fc:	2202      	movs	r2, #2
 80033fe:	701a      	strb	r2, [r3, #0]
		break;
 8003400:	e013      	b.n	800342a <_Z10linkInLorav+0xce>
		else if ( flagEnableHwLora ){	// Si sigue habilitado por hw
 8003402:	4b14      	ldr	r3, [pc, #80]	@ (8003454 <_Z10linkInLorav+0xf8>)
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d003      	beq.n	8003412 <_Z10linkInLorav+0xb6>
			stateWdLora = 1;			// Espera en S1
 800340a:	4b10      	ldr	r3, [pc, #64]	@ (800344c <_Z10linkInLorav+0xf0>)
 800340c:	2201      	movs	r2, #1
 800340e:	701a      	strb	r2, [r3, #0]
		break;
 8003410:	e00b      	b.n	800342a <_Z10linkInLorav+0xce>
			stateWdLora	= 0;			// Pasa a S0
 8003412:	4b0e      	ldr	r3, [pc, #56]	@ (800344c <_Z10linkInLorav+0xf0>)
 8003414:	2200      	movs	r2, #0
 8003416:	701a      	strb	r2, [r3, #0]
		break;
 8003418:	e007      	b.n	800342a <_Z10linkInLorav+0xce>
		flagWdLora	= 1;			// Reinicia chip por hw
 800341a:	4b0d      	ldr	r3, [pc, #52]	@ (8003450 <_Z10linkInLorav+0xf4>)
 800341c:	2201      	movs	r2, #1
 800341e:	701a      	strb	r2, [r3, #0]
		stateWdLora	= 0;			// Vuelve a S0
 8003420:	4b0a      	ldr	r3, [pc, #40]	@ (800344c <_Z10linkInLorav+0xf0>)
 8003422:	2200      	movs	r2, #0
 8003424:	701a      	strb	r2, [r3, #0]
		break;
 8003426:	e000      	b.n	800342a <_Z10linkInLorav+0xce>
		break;
 8003428:	bf00      	nop
	}
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	20000b2c 	.word	0x20000b2c
 8003434:	20000504 	.word	0x20000504
 8003438:	20000508 	.word	0x20000508
 800343c:	20000b6c 	.word	0x20000b6c
 8003440:	20001080 	.word	0x20001080
 8003444:	20000509 	.word	0x20000509
 8003448:	200004e8 	.word	0x200004e8
 800344c:	2000050b 	.word	0x2000050b
 8003450:	20000535 	.word	0x20000535
 8003454:	200004eb 	.word	0x200004eb

08003458 <_Z9linkInGpsv>:
 *				stopGps		|	Indicador detener GPS
 *				warning[]	|	Indica que no hay gps validos
 *
 */

void linkInGps(){
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0

	switch ( stateGpsLink ){
 800345c:	4b45      	ldr	r3, [pc, #276]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	2b05      	cmp	r3, #5
 8003462:	f200 8204 	bhi.w	800386e <_Z9linkInGpsv+0x416>
 8003466:	a201      	add	r2, pc, #4	@ (adr r2, 800346c <_Z9linkInGpsv+0x14>)
 8003468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346c:	08003485 	.word	0x08003485
 8003470:	080034a3 	.word	0x080034a3
 8003474:	08003507 	.word	0x08003507
 8003478:	0800352d 	.word	0x0800352d
 800347c:	08003551 	.word	0x08003551
 8003480:	080035a1 	.word	0x080035a1
	/////////////////////////
	// S0 - WAIT FOR START //
	/////////////////////////

	case 0:
		if ( startGps ){			// Si se inicia GPS
 8003484:	4b3c      	ldr	r3, [pc, #240]	@ (8003578 <_Z9linkInGpsv+0x120>)
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d006      	beq.n	800349a <_Z9linkInGpsv+0x42>
			startGps		= 0;	// Reinicia indicador
 800348c:	4b3a      	ldr	r3, [pc, #232]	@ (8003578 <_Z9linkInGpsv+0x120>)
 800348e:	2200      	movs	r2, #0
 8003490:	701a      	strb	r2, [r3, #0]
			stateGpsLink	= 1;	// Pasa a S1
 8003492:	4b38      	ldr	r3, [pc, #224]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 8003494:	2201      	movs	r2, #1
 8003496:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateGpsLink	= 0;	// Espera en S0
		}
		break;
 8003498:	e1e9      	b.n	800386e <_Z9linkInGpsv+0x416>
			stateGpsLink	= 0;	// Espera en S0
 800349a:	4b36      	ldr	r3, [pc, #216]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 800349c:	2200      	movs	r2, #0
 800349e:	701a      	strb	r2, [r3, #0]
		break;
 80034a0:	e1e5      	b.n	800386e <_Z9linkInGpsv+0x416>
	///////////////////////////
	// S1 - WAIT FOR MESSAGE //
	///////////////////////////

	case 1:
		countGpsLink++;								// Suma 1 al contador
 80034a2:	4b36      	ldr	r3, [pc, #216]	@ (800357c <_Z9linkInGpsv+0x124>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	3301      	adds	r3, #1
 80034a8:	4a34      	ldr	r2, [pc, #208]	@ (800357c <_Z9linkInGpsv+0x124>)
 80034aa:	6013      	str	r3, [r2, #0]
		gpsNewMessage	= 0;						// Reinicia flag nuevo mensaje
 80034ac:	4b34      	ldr	r3, [pc, #208]	@ (8003580 <_Z9linkInGpsv+0x128>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	701a      	strb	r2, [r3, #0]

		if ( gpsInput.getNewMessage() ){			// Si llega nuevo mensaje
 80034b2:	4834      	ldr	r0, [pc, #208]	@ (8003584 <_Z9linkInGpsv+0x12c>)
 80034b4:	f7fe feb3 	bl	800221e <_ZN8gpsInput13getNewMessageEv>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d009      	beq.n	80034d2 <_Z9linkInGpsv+0x7a>
			gpsNewMessage	= 1;					// Marca flag de nuevo mensaje
 80034be:	4b30      	ldr	r3, [pc, #192]	@ (8003580 <_Z9linkInGpsv+0x128>)
 80034c0:	2201      	movs	r2, #1
 80034c2:	701a      	strb	r2, [r3, #0]
			gpsValid		= gpsInput.getValid();	// Copia mensaje valido
 80034c4:	482f      	ldr	r0, [pc, #188]	@ (8003584 <_Z9linkInGpsv+0x12c>)
 80034c6:	f7fe fe94 	bl	80021f2 <_ZN8gpsInput8getValidEv>
 80034ca:	4603      	mov	r3, r0
 80034cc:	461a      	mov	r2, r3
 80034ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003588 <_Z9linkInGpsv+0x130>)
 80034d0:	701a      	strb	r2, [r3, #0]
		}

		if ( countGpsLink >= limitGpsLink ){		// Si pasa limite de 5 min
 80034d2:	4b2a      	ldr	r3, [pc, #168]	@ (800357c <_Z9linkInGpsv+0x124>)
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	4b2d      	ldr	r3, [pc, #180]	@ (800358c <_Z9linkInGpsv+0x134>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	429a      	cmp	r2, r3
 80034dc:	db03      	blt.n	80034e6 <_Z9linkInGpsv+0x8e>
			stateGpsLink	= 2;					// Cierra en S2
 80034de:	4b25      	ldr	r3, [pc, #148]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 80034e0:	2202      	movs	r2, #2
 80034e2:	701a      	strb	r2, [r3, #0]
			stateGpsLink	= 4;					// Pasa a S4
		}*/
		else{										// Si no
			stateGpsLink	= 1;					// Espera
		}
		break;
 80034e4:	e1c3      	b.n	800386e <_Z9linkInGpsv+0x416>
		else if ( gpsNewMessage && gpsValid ){		// Si llega mensaje valido
 80034e6:	4b26      	ldr	r3, [pc, #152]	@ (8003580 <_Z9linkInGpsv+0x128>)
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d007      	beq.n	80034fe <_Z9linkInGpsv+0xa6>
 80034ee:	4b26      	ldr	r3, [pc, #152]	@ (8003588 <_Z9linkInGpsv+0x130>)
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d003      	beq.n	80034fe <_Z9linkInGpsv+0xa6>
			stateGpsLink	= 3;					// Pasa a S3
 80034f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 80034f8:	2203      	movs	r2, #3
 80034fa:	701a      	strb	r2, [r3, #0]
		break;
 80034fc:	e1b7      	b.n	800386e <_Z9linkInGpsv+0x416>
			stateGpsLink	= 1;					// Espera
 80034fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 8003500:	2201      	movs	r2, #1
 8003502:	701a      	strb	r2, [r3, #0]
		break;
 8003504:	e1b3      	b.n	800386e <_Z9linkInGpsv+0x416>
	///////////////////////
	// S2 - STOP MEASURE //
	///////////////////////

	case 2:
		savedGps			= 0;	//  Reinicia indicador coordenadas guardadas
 8003506:	4b22      	ldr	r3, [pc, #136]	@ (8003590 <_Z9linkInGpsv+0x138>)
 8003508:	2200      	movs	r2, #0
 800350a:	701a      	strb	r2, [r3, #0]
		countValidMsgGps	= 0;	//	Reinicia contador mensajes validos
 800350c:	4b21      	ldr	r3, [pc, #132]	@ (8003594 <_Z9linkInGpsv+0x13c>)
 800350e:	2200      	movs	r2, #0
 8003510:	701a      	strb	r2, [r3, #0]
		countInvalidMsgGps	= 0;	//	Reinicia contador mensajes invalidos
 8003512:	4b21      	ldr	r3, [pc, #132]	@ (8003598 <_Z9linkInGpsv+0x140>)
 8003514:	2200      	movs	r2, #0
 8003516:	701a      	strb	r2, [r3, #0]
		countGpsLink		= 0;	//	Reinicia contador de espera mensajes gps
 8003518:	4b18      	ldr	r3, [pc, #96]	@ (800357c <_Z9linkInGpsv+0x124>)
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
		stopGps				= 1;	//	Fija apagado de GPS
 800351e:	4b1f      	ldr	r3, [pc, #124]	@ (800359c <_Z9linkInGpsv+0x144>)
 8003520:	2201      	movs	r2, #1
 8003522:	701a      	strb	r2, [r3, #0]
		stateGpsLink		= 0;	//	Vuelve a S0
 8003524:	4b13      	ldr	r3, [pc, #76]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 8003526:	2200      	movs	r2, #0
 8003528:	701a      	strb	r2, [r3, #0]
		break;
 800352a:	e1a0      	b.n	800386e <_Z9linkInGpsv+0x416>
	////////////////////////////
	// S3 - NEW VALID MESSAGE //
	////////////////////////////

	case 3:
		countValidMsgGps++;				// Suma 1 a mensaje valids nuevos
 800352c:	4b19      	ldr	r3, [pc, #100]	@ (8003594 <_Z9linkInGpsv+0x13c>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	3301      	adds	r3, #1
 8003532:	b2da      	uxtb	r2, r3
 8003534:	4b17      	ldr	r3, [pc, #92]	@ (8003594 <_Z9linkInGpsv+0x13c>)
 8003536:	701a      	strb	r2, [r3, #0]

		if ( countValidMsgGps >= 4 ){	// Si es mayor a 10 mensajes
 8003538:	4b16      	ldr	r3, [pc, #88]	@ (8003594 <_Z9linkInGpsv+0x13c>)
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	2b03      	cmp	r3, #3
 800353e:	d903      	bls.n	8003548 <_Z9linkInGpsv+0xf0>
			stateGpsLink	= 5;		// Pasa a S5
 8003540:	4b0c      	ldr	r3, [pc, #48]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 8003542:	2205      	movs	r2, #5
 8003544:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateGpsLink	= 1;		// Vuelve a S5
		}
		break;
 8003546:	e192      	b.n	800386e <_Z9linkInGpsv+0x416>
			stateGpsLink	= 1;		// Vuelve a S5
 8003548:	4b0a      	ldr	r3, [pc, #40]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 800354a:	2201      	movs	r2, #1
 800354c:	701a      	strb	r2, [r3, #0]
		break;
 800354e:	e18e      	b.n	800386e <_Z9linkInGpsv+0x416>
	//////////////////////////////
	// S4 - NEW INVALID MESSAGE //
	//////////////////////////////

	case 4:
		countInvalidMsgGps++;				// Suma 1 a mensaje invalido nuevos
 8003550:	4b11      	ldr	r3, [pc, #68]	@ (8003598 <_Z9linkInGpsv+0x140>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	3301      	adds	r3, #1
 8003556:	b2da      	uxtb	r2, r3
 8003558:	4b0f      	ldr	r3, [pc, #60]	@ (8003598 <_Z9linkInGpsv+0x140>)
 800355a:	701a      	strb	r2, [r3, #0]

		if ( countInvalidMsgGps >= 30 ){	// Si es mayor a 10 mensajes
 800355c:	4b0e      	ldr	r3, [pc, #56]	@ (8003598 <_Z9linkInGpsv+0x140>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	2b1d      	cmp	r3, #29
 8003562:	d903      	bls.n	800356c <_Z9linkInGpsv+0x114>
			stateGpsLink	= 2;			// Pasa a S2
 8003564:	4b03      	ldr	r3, [pc, #12]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 8003566:	2202      	movs	r2, #2
 8003568:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateGpsLink	= 1;			// Pasa a S1
		}
		break;
 800356a:	e180      	b.n	800386e <_Z9linkInGpsv+0x416>
			stateGpsLink	= 1;			// Pasa a S1
 800356c:	4b01      	ldr	r3, [pc, #4]	@ (8003574 <_Z9linkInGpsv+0x11c>)
 800356e:	2201      	movs	r2, #1
 8003570:	701a      	strb	r2, [r3, #0]
		break;
 8003572:	e17c      	b.n	800386e <_Z9linkInGpsv+0x416>
 8003574:	200004f6 	.word	0x200004f6
 8003578:	20000393 	.word	0x20000393
 800357c:	200004f8 	.word	0x200004f8
 8003580:	200004f7 	.word	0x200004f7
 8003584:	20000a40 	.word	0x20000a40
 8003588:	20000ae4 	.word	0x20000ae4
 800358c:	200004fc 	.word	0x200004fc
 8003590:	20000ae6 	.word	0x20000ae6
 8003594:	20000500 	.word	0x20000500
 8003598:	20000501 	.word	0x20000501
 800359c:	20000ae5 	.word	0x20000ae5
	////////////////////////////////
	// S5 - SAVE LATITUD/LONGITUD //
	////////////////////////////////

	case 5:
		savedGps	= 1;										// Indica que se guardó valor correctamente
 80035a0:	4bb4      	ldr	r3, [pc, #720]	@ (8003874 <_Z9linkInGpsv+0x41c>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	701a      	strb	r2, [r3, #0]

		latitud =	(gpsInput.latitud[0] - '0')*1000;			// Guarda unidad de mil latitud
 80035a6:	4bb4      	ldr	r3, [pc, #720]	@ (8003878 <_Z9linkInGpsv+0x420>)
 80035a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80035ac:	3b30      	subs	r3, #48	@ 0x30
 80035ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80035b2:	fb02 f303 	mul.w	r3, r2, r3
 80035b6:	ee07 3a90 	vmov	s15, r3
 80035ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035be:	4baf      	ldr	r3, [pc, #700]	@ (800387c <_Z9linkInGpsv+0x424>)
 80035c0:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	(gpsInput.latitud[1] - '0')*100;			// Guarda centena de latitud
 80035c4:	4bac      	ldr	r3, [pc, #688]	@ (8003878 <_Z9linkInGpsv+0x420>)
 80035c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80035ca:	3b30      	subs	r3, #48	@ 0x30
 80035cc:	2264      	movs	r2, #100	@ 0x64
 80035ce:	fb02 f303 	mul.w	r3, r2, r3
 80035d2:	ee07 3a90 	vmov	s15, r3
 80035d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035da:	4ba8      	ldr	r3, [pc, #672]	@ (800387c <_Z9linkInGpsv+0x424>)
 80035dc:	edd3 7a00 	vldr	s15, [r3]
 80035e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e4:	4ba5      	ldr	r3, [pc, #660]	@ (800387c <_Z9linkInGpsv+0x424>)
 80035e6:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	(gpsInput.latitud[2] - '0')*10;				// Guarda decena de latitud
 80035ea:	4ba3      	ldr	r3, [pc, #652]	@ (8003878 <_Z9linkInGpsv+0x420>)
 80035ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80035f0:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80035f4:	4613      	mov	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	ee07 3a90 	vmov	s15, r3
 8003600:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003604:	4b9d      	ldr	r3, [pc, #628]	@ (800387c <_Z9linkInGpsv+0x424>)
 8003606:	edd3 7a00 	vldr	s15, [r3]
 800360a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800360e:	4b9b      	ldr	r3, [pc, #620]	@ (800387c <_Z9linkInGpsv+0x424>)
 8003610:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	(gpsInput.latitud[3] - '0')*1;				// Guarda unidad de latitud
 8003614:	4b98      	ldr	r3, [pc, #608]	@ (8003878 <_Z9linkInGpsv+0x420>)
 8003616:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800361a:	3b30      	subs	r3, #48	@ 0x30
 800361c:	ee07 3a90 	vmov	s15, r3
 8003620:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003624:	4b95      	ldr	r3, [pc, #596]	@ (800387c <_Z9linkInGpsv+0x424>)
 8003626:	edd3 7a00 	vldr	s15, [r3]
 800362a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800362e:	4b93      	ldr	r3, [pc, #588]	@ (800387c <_Z9linkInGpsv+0x424>)
 8003630:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[5]) - '0')/10;		// Guarda decima de latitud
 8003634:	4b90      	ldr	r3, [pc, #576]	@ (8003878 <_Z9linkInGpsv+0x420>)
 8003636:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800363a:	ee07 3a90 	vmov	s15, r3
 800363e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003642:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8003880 <_Z9linkInGpsv+0x428>
 8003646:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800364a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800364e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003652:	4b8a      	ldr	r3, [pc, #552]	@ (800387c <_Z9linkInGpsv+0x424>)
 8003654:	edd3 7a00 	vldr	s15, [r3]
 8003658:	ee77 7a27 	vadd.f32	s15, s14, s15
 800365c:	4b87      	ldr	r3, [pc, #540]	@ (800387c <_Z9linkInGpsv+0x424>)
 800365e:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[6]) - '0')/100;	// Guarda centecina de latitud
 8003662:	4b85      	ldr	r3, [pc, #532]	@ (8003878 <_Z9linkInGpsv+0x420>)
 8003664:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8003668:	ee07 3a90 	vmov	s15, r3
 800366c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003670:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8003880 <_Z9linkInGpsv+0x428>
 8003674:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003678:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8003884 <_Z9linkInGpsv+0x42c>
 800367c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003680:	4b7e      	ldr	r3, [pc, #504]	@ (800387c <_Z9linkInGpsv+0x424>)
 8003682:	edd3 7a00 	vldr	s15, [r3]
 8003686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800368a:	4b7c      	ldr	r3, [pc, #496]	@ (800387c <_Z9linkInGpsv+0x424>)
 800368c:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[7]) - '0')/1000;	// Guarda milecima de latitud
 8003690:	4b79      	ldr	r3, [pc, #484]	@ (8003878 <_Z9linkInGpsv+0x420>)
 8003692:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8003696:	ee07 3a90 	vmov	s15, r3
 800369a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800369e:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8003880 <_Z9linkInGpsv+0x428>
 80036a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036a6:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8003888 <_Z9linkInGpsv+0x430>
 80036aa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80036ae:	4b73      	ldr	r3, [pc, #460]	@ (800387c <_Z9linkInGpsv+0x424>)
 80036b0:	edd3 7a00 	vldr	s15, [r3]
 80036b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036b8:	4b70      	ldr	r3, [pc, #448]	@ (800387c <_Z9linkInGpsv+0x424>)
 80036ba:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[8]) - '0')/10000;	// Guarda decima de milecima de latitud
 80036be:	4b6e      	ldr	r3, [pc, #440]	@ (8003878 <_Z9linkInGpsv+0x420>)
 80036c0:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80036c4:	ee07 3a90 	vmov	s15, r3
 80036c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036cc:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8003880 <_Z9linkInGpsv+0x428>
 80036d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036d4:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 800388c <_Z9linkInGpsv+0x434>
 80036d8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80036dc:	4b67      	ldr	r3, [pc, #412]	@ (800387c <_Z9linkInGpsv+0x424>)
 80036de:	edd3 7a00 	vldr	s15, [r3]
 80036e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036e6:	4b65      	ldr	r3, [pc, #404]	@ (800387c <_Z9linkInGpsv+0x424>)
 80036e8:	edc3 7a00 	vstr	s15, [r3]

		longitud =	(gpsInput.longitud[0] - '0')*10000;			// Guarda decena de mil longitud
 80036ec:	4b62      	ldr	r3, [pc, #392]	@ (8003878 <_Z9linkInGpsv+0x420>)
 80036ee:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80036f2:	3b30      	subs	r3, #48	@ 0x30
 80036f4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80036f8:	fb02 f303 	mul.w	r3, r2, r3
 80036fc:	ee07 3a90 	vmov	s15, r3
 8003700:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003704:	4b62      	ldr	r3, [pc, #392]	@ (8003890 <_Z9linkInGpsv+0x438>)
 8003706:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[1] - '0')*1000;			// Guarda unidad de mil longitud
 800370a:	4b5b      	ldr	r3, [pc, #364]	@ (8003878 <_Z9linkInGpsv+0x420>)
 800370c:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003710:	3b30      	subs	r3, #48	@ 0x30
 8003712:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003716:	fb02 f303 	mul.w	r3, r2, r3
 800371a:	ee07 3a90 	vmov	s15, r3
 800371e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003722:	4b5b      	ldr	r3, [pc, #364]	@ (8003890 <_Z9linkInGpsv+0x438>)
 8003724:	edd3 7a00 	vldr	s15, [r3]
 8003728:	ee77 7a27 	vadd.f32	s15, s14, s15
 800372c:	4b58      	ldr	r3, [pc, #352]	@ (8003890 <_Z9linkInGpsv+0x438>)
 800372e:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[2] - '0')*100;			// Guarda centecima de longitud
 8003732:	4b51      	ldr	r3, [pc, #324]	@ (8003878 <_Z9linkInGpsv+0x420>)
 8003734:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8003738:	3b30      	subs	r3, #48	@ 0x30
 800373a:	2264      	movs	r2, #100	@ 0x64
 800373c:	fb02 f303 	mul.w	r3, r2, r3
 8003740:	ee07 3a90 	vmov	s15, r3
 8003744:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003748:	4b51      	ldr	r3, [pc, #324]	@ (8003890 <_Z9linkInGpsv+0x438>)
 800374a:	edd3 7a00 	vldr	s15, [r3]
 800374e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003752:	4b4f      	ldr	r3, [pc, #316]	@ (8003890 <_Z9linkInGpsv+0x438>)
 8003754:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[3] - '0')*10;			// Guarda decena de longitud
 8003758:	4b47      	ldr	r3, [pc, #284]	@ (8003878 <_Z9linkInGpsv+0x420>)
 800375a:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 800375e:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8003762:	4613      	mov	r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	4413      	add	r3, r2
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	ee07 3a90 	vmov	s15, r3
 800376e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003772:	4b47      	ldr	r3, [pc, #284]	@ (8003890 <_Z9linkInGpsv+0x438>)
 8003774:	edd3 7a00 	vldr	s15, [r3]
 8003778:	ee77 7a27 	vadd.f32	s15, s14, s15
 800377c:	4b44      	ldr	r3, [pc, #272]	@ (8003890 <_Z9linkInGpsv+0x438>)
 800377e:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[4] - '0')*1;				// Guarda unidad de longitud
 8003782:	4b3d      	ldr	r3, [pc, #244]	@ (8003878 <_Z9linkInGpsv+0x420>)
 8003784:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003788:	3b30      	subs	r3, #48	@ 0x30
 800378a:	ee07 3a90 	vmov	s15, r3
 800378e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003792:	4b3f      	ldr	r3, [pc, #252]	@ (8003890 <_Z9linkInGpsv+0x438>)
 8003794:	edd3 7a00 	vldr	s15, [r3]
 8003798:	ee77 7a27 	vadd.f32	s15, s14, s15
 800379c:	4b3c      	ldr	r3, [pc, #240]	@ (8003890 <_Z9linkInGpsv+0x438>)
 800379e:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[6]) - '0')/10;	// Guarda decima de longitud
 80037a2:	4b35      	ldr	r3, [pc, #212]	@ (8003878 <_Z9linkInGpsv+0x420>)
 80037a4:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80037a8:	ee07 3a90 	vmov	s15, r3
 80037ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037b0:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8003880 <_Z9linkInGpsv+0x428>
 80037b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037b8:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80037bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037c0:	4b33      	ldr	r3, [pc, #204]	@ (8003890 <_Z9linkInGpsv+0x438>)
 80037c2:	edd3 7a00 	vldr	s15, [r3]
 80037c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037ca:	4b31      	ldr	r3, [pc, #196]	@ (8003890 <_Z9linkInGpsv+0x438>)
 80037cc:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[7]) - '0')/100;	// Guarda centecima de longitud
 80037d0:	4b29      	ldr	r3, [pc, #164]	@ (8003878 <_Z9linkInGpsv+0x420>)
 80037d2:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 80037d6:	ee07 3a90 	vmov	s15, r3
 80037da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037de:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8003880 <_Z9linkInGpsv+0x428>
 80037e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037e6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8003884 <_Z9linkInGpsv+0x42c>
 80037ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037ee:	4b28      	ldr	r3, [pc, #160]	@ (8003890 <_Z9linkInGpsv+0x438>)
 80037f0:	edd3 7a00 	vldr	s15, [r3]
 80037f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037f8:	4b25      	ldr	r3, [pc, #148]	@ (8003890 <_Z9linkInGpsv+0x438>)
 80037fa:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[8]) - '0')/1000;	// Guarda milesima de longitud
 80037fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003878 <_Z9linkInGpsv+0x420>)
 8003800:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003804:	ee07 3a90 	vmov	s15, r3
 8003808:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800380c:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8003880 <_Z9linkInGpsv+0x428>
 8003810:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003814:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8003888 <_Z9linkInGpsv+0x430>
 8003818:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800381c:	4b1c      	ldr	r3, [pc, #112]	@ (8003890 <_Z9linkInGpsv+0x438>)
 800381e:	edd3 7a00 	vldr	s15, [r3]
 8003822:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003826:	4b1a      	ldr	r3, [pc, #104]	@ (8003890 <_Z9linkInGpsv+0x438>)
 8003828:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[9]) - '0')/10000;	// Guarda decima de milesima de longitud
 800382c:	4b12      	ldr	r3, [pc, #72]	@ (8003878 <_Z9linkInGpsv+0x420>)
 800382e:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8003832:	ee07 3a90 	vmov	s15, r3
 8003836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800383a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8003880 <_Z9linkInGpsv+0x428>
 800383e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003842:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800388c <_Z9linkInGpsv+0x434>
 8003846:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800384a:	4b11      	ldr	r3, [pc, #68]	@ (8003890 <_Z9linkInGpsv+0x438>)
 800384c:	edd3 7a00 	vldr	s15, [r3]
 8003850:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003854:	4b0e      	ldr	r3, [pc, #56]	@ (8003890 <_Z9linkInGpsv+0x438>)
 8003856:	edc3 7a00 	vstr	s15, [r3]

		countSavedGps++;										// Contador de veces que se guardó un valor correctamente
 800385a:	4b0e      	ldr	r3, [pc, #56]	@ (8003894 <_Z9linkInGpsv+0x43c>)
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	3301      	adds	r3, #1
 8003860:	b2da      	uxtb	r2, r3
 8003862:	4b0c      	ldr	r3, [pc, #48]	@ (8003894 <_Z9linkInGpsv+0x43c>)
 8003864:	701a      	strb	r2, [r3, #0]
		stateGpsLink	= 2;									// Pasa a S2
 8003866:	4b0c      	ldr	r3, [pc, #48]	@ (8003898 <_Z9linkInGpsv+0x440>)
 8003868:	2202      	movs	r2, #2
 800386a:	701a      	strb	r2, [r3, #0]
		break;
 800386c:	bf00      	nop
	}

}
 800386e:	bf00      	nop
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	20000ae6 	.word	0x20000ae6
 8003878:	20000a40 	.word	0x20000a40
 800387c:	20000adc 	.word	0x20000adc
 8003880:	42400000 	.word	0x42400000
 8003884:	42c80000 	.word	0x42c80000
 8003888:	447a0000 	.word	0x447a0000
 800388c:	461c4000 	.word	0x461c4000
 8003890:	20000ae0 	.word	0x20000ae0
 8003894:	20000502 	.word	0x20000502
 8003898:	200004f6 	.word	0x200004f6

0800389c <_Z9linkBotonv>:
 *	INPUT	:	flagBoton
 *	OUTPUT	:	displayPhy.enable
 */


void linkBoton(){
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0

	switch ( stateEnableDisplay ){
 80038a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003910 <_Z9linkBotonv+0x74>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d002      	beq.n	80038ae <_Z9linkBotonv+0x12>
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d013      	beq.n	80038d4 <_Z9linkBotonv+0x38>
 80038ac:	e029      	b.n	8003902 <_Z9linkBotonv+0x66>
	//////////////////////
	// S0 - WAIT BUTTON //
	//////////////////////

	case 0:
		displayPhy.enable(0);			//	Inhabilita display
 80038ae:	2100      	movs	r1, #0
 80038b0:	4818      	ldr	r0, [pc, #96]	@ (8003914 <_Z9linkBotonv+0x78>)
 80038b2:	f7fc febf 	bl	8000634 <_ZN15displayPhysical6enableEb>
		countEnableDisplay	= 0;		//	Reinicia contador
 80038b6:	4b18      	ldr	r3, [pc, #96]	@ (8003918 <_Z9linkBotonv+0x7c>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	601a      	str	r2, [r3, #0]

		if ( flagBoton ){				//	Si se presiona el boton
 80038bc:	4b17      	ldr	r3, [pc, #92]	@ (800391c <_Z9linkBotonv+0x80>)
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d003      	beq.n	80038cc <_Z9linkBotonv+0x30>
			stateEnableDisplay	= 1;	//	Pasa a S1
 80038c4:	4b12      	ldr	r3, [pc, #72]	@ (8003910 <_Z9linkBotonv+0x74>)
 80038c6:	2201      	movs	r2, #1
 80038c8:	701a      	strb	r2, [r3, #0]
		}
		else{							//	Si no
			stateEnableDisplay	= 0;	//	Espera en S0
		}
		break;
 80038ca:	e01e      	b.n	800390a <_Z9linkBotonv+0x6e>
			stateEnableDisplay	= 0;	//	Espera en S0
 80038cc:	4b10      	ldr	r3, [pc, #64]	@ (8003910 <_Z9linkBotonv+0x74>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	701a      	strb	r2, [r3, #0]
		break;
 80038d2:	e01a      	b.n	800390a <_Z9linkBotonv+0x6e>
	/////////////////
	// S1 - ENABLE //
	/////////////////

	case 1:
		displayPhy.enable(1);							// Habilita display
 80038d4:	2101      	movs	r1, #1
 80038d6:	480f      	ldr	r0, [pc, #60]	@ (8003914 <_Z9linkBotonv+0x78>)
 80038d8:	f7fc feac 	bl	8000634 <_ZN15displayPhysical6enableEb>

		countEnableDisplay++;							// Suma 1 al contador
 80038dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003918 <_Z9linkBotonv+0x7c>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	3301      	adds	r3, #1
 80038e2:	4a0d      	ldr	r2, [pc, #52]	@ (8003918 <_Z9linkBotonv+0x7c>)
 80038e4:	6013      	str	r3, [r2, #0]

		if ( countEnableDisplay > limitEnableDisplay ){	// Si llega al limite
 80038e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003918 <_Z9linkBotonv+0x7c>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003920 <_Z9linkBotonv+0x84>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	dd03      	ble.n	80038fa <_Z9linkBotonv+0x5e>
			stateEnableDisplay	= 0;					// Vuelve a S0
 80038f2:	4b07      	ldr	r3, [pc, #28]	@ (8003910 <_Z9linkBotonv+0x74>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateEnableDisplay	= 1;					// Espera en S1
		}
		break;
 80038f8:	e007      	b.n	800390a <_Z9linkBotonv+0x6e>
			stateEnableDisplay	= 1;					// Espera en S1
 80038fa:	4b05      	ldr	r3, [pc, #20]	@ (8003910 <_Z9linkBotonv+0x74>)
 80038fc:	2201      	movs	r2, #1
 80038fe:	701a      	strb	r2, [r3, #0]
		break;
 8003900:	e003      	b.n	800390a <_Z9linkBotonv+0x6e>

	default:
		stateEnableDisplay	= 0;
 8003902:	4b03      	ldr	r3, [pc, #12]	@ (8003910 <_Z9linkBotonv+0x74>)
 8003904:	2200      	movs	r2, #0
 8003906:	701a      	strb	r2, [r3, #0]
		break;
 8003908:	bf00      	nop

	}
}
 800390a:	bf00      	nop
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	20000514 	.word	0x20000514
 8003914:	20001094 	.word	0x20001094
 8003918:	2000050c 	.word	0x2000050c
 800391c:	20000a3c 	.word	0x20000a3c
 8003920:	20000510 	.word	0x20000510

08003924 <_Z7adc2PPMth>:
 *	MODE 2	:	ADC interno A1
 *	MODE 3	:	ADC externo B1
 *	MODE 4	:	ADC interno B1
 */

uint16_t adc2PPM( uint16_t signal, uint8_t mode){
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	4603      	mov	r3, r0
 800392c:	460a      	mov	r2, r1
 800392e:	80fb      	strh	r3, [r7, #6]
 8003930:	4613      	mov	r3, r2
 8003932:	717b      	strb	r3, [r7, #5]
	uint16_t result;

	switch ( mode ){
 8003934:	797b      	ldrb	r3, [r7, #5]
 8003936:	3b01      	subs	r3, #1
 8003938:	2b03      	cmp	r3, #3
 800393a:	d822      	bhi.n	8003982 <_Z7adc2PPMth+0x5e>
 800393c:	a201      	add	r2, pc, #4	@ (adr r2, 8003944 <_Z7adc2PPMth+0x20>)
 800393e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003942:	bf00      	nop
 8003944:	08003955 	.word	0x08003955
 8003948:	0800397d 	.word	0x0800397d
 800394c:	08003989 	.word	0x08003989
 8003950:	08003989 	.word	0x08003989
	////////////
	// MODE 1 //
	////////////

	case 1:
		if ( signal > groundAlphaA){
 8003954:	4b10      	ldr	r3, [pc, #64]	@ (8003998 <_Z7adc2PPMth+0x74>)
 8003956:	881b      	ldrh	r3, [r3, #0]
 8003958:	88fa      	ldrh	r2, [r7, #6]
 800395a:	429a      	cmp	r2, r3
 800395c:	d905      	bls.n	800396a <_Z7adc2PPMth+0x46>
			result	= signal - groundAlphaA;
 800395e:	4b0e      	ldr	r3, [pc, #56]	@ (8003998 <_Z7adc2PPMth+0x74>)
 8003960:	881b      	ldrh	r3, [r3, #0]
 8003962:	88fa      	ldrh	r2, [r7, #6]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	81fb      	strh	r3, [r7, #14]
 8003968:	e001      	b.n	800396e <_Z7adc2PPMth+0x4a>
		}
		else{
			result	= 0;
 800396a:	2300      	movs	r3, #0
 800396c:	81fb      	strh	r3, [r7, #14]
		}
		result	= result/curveAlphaA;
 800396e:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <_Z7adc2PPMth+0x78>)
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	89fa      	ldrh	r2, [r7, #14]
 8003974:	fbb2 f3f3 	udiv	r3, r2, r3
 8003978:	81fb      	strh	r3, [r7, #14]
		break;
 800397a:	e006      	b.n	800398a <_Z7adc2PPMth+0x66>
	////////////
	// MODE 2 //
	////////////

	case 2:
		result = signal;//(signal - groundAlphaA)/curveAlphaA;
 800397c:	88fb      	ldrh	r3, [r7, #6]
 800397e:	81fb      	strh	r3, [r7, #14]
		break;
 8003980:	e003      	b.n	800398a <_Z7adc2PPMth+0x66>

	case 4:
		break;

	default:
		result	= 1;
 8003982:	2301      	movs	r3, #1
 8003984:	81fb      	strh	r3, [r7, #14]
		break;
 8003986:	e000      	b.n	800398a <_Z7adc2PPMth+0x66>
		break;
 8003988:	bf00      	nop
	}

	return result;
 800398a:	89fb      	ldrh	r3, [r7, #14]
}
 800398c:	4618      	mov	r0, r3
 800398e:	3714      	adds	r7, #20
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr
 8003998:	20000456 	.word	0x20000456
 800399c:	20000458 	.word	0x20000458

080039a0 <_Z10linkAnalogv>:
 *				flagAlarm_PPM,
 *				flagAlarm_TEMP
 *				flagAlarm_HUM
 */

void linkAnalog(){
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0

	/////////////////
	// CALIBRATION //
	/////////////////

	switch ( stateCalibration ){
 80039a4:	4b6c      	ldr	r3, [pc, #432]	@ (8003b58 <_Z10linkAnalogv+0x1b8>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d002      	beq.n	80039b2 <_Z10linkAnalogv+0x12>
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d01d      	beq.n	80039ec <_Z10linkAnalogv+0x4c>
 80039b0:	e018      	b.n	80039e4 <_Z10linkAnalogv+0x44>
	///////////////////////////////
	// S0 - WAIT FOR CALIBRATION //
	///////////////////////////////

	case 0:
		countCalibration++;								// Suma 1 al contador
 80039b2:	4b6a      	ldr	r3, [pc, #424]	@ (8003b5c <_Z10linkAnalogv+0x1bc>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	3301      	adds	r3, #1
 80039b8:	4a68      	ldr	r2, [pc, #416]	@ (8003b5c <_Z10linkAnalogv+0x1bc>)
 80039ba:	6013      	str	r3, [r2, #0]
		enableSensors	= 0;							// Deshabilita sensores
 80039bc:	4b68      	ldr	r3, [pc, #416]	@ (8003b60 <_Z10linkAnalogv+0x1c0>)
 80039be:	2200      	movs	r2, #0
 80039c0:	701a      	strb	r2, [r3, #0]

		if ( countCalibration >= limitCalibration ){	// Si se cumple el tiempo de calibracion
 80039c2:	4b66      	ldr	r3, [pc, #408]	@ (8003b5c <_Z10linkAnalogv+0x1bc>)
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	4b67      	ldr	r3, [pc, #412]	@ (8003b64 <_Z10linkAnalogv+0x1c4>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	db06      	blt.n	80039dc <_Z10linkAnalogv+0x3c>
			enableSensors		= 1;					// Habilita sensores
 80039ce:	4b64      	ldr	r3, [pc, #400]	@ (8003b60 <_Z10linkAnalogv+0x1c0>)
 80039d0:	2201      	movs	r2, #1
 80039d2:	701a      	strb	r2, [r3, #0]
			stateCalibration	= 1;					// Pasa a S1
 80039d4:	4b60      	ldr	r3, [pc, #384]	@ (8003b58 <_Z10linkAnalogv+0x1b8>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateCalibration	= 0;					// Espera en S0
		}
		break;
 80039da:	e008      	b.n	80039ee <_Z10linkAnalogv+0x4e>
			stateCalibration	= 0;					// Espera en S0
 80039dc:	4b5e      	ldr	r3, [pc, #376]	@ (8003b58 <_Z10linkAnalogv+0x1b8>)
 80039de:	2200      	movs	r2, #0
 80039e0:	701a      	strb	r2, [r3, #0]
		break;
 80039e2:	e004      	b.n	80039ee <_Z10linkAnalogv+0x4e>
	////////////////////
	case 1:
		break;

	default:
		stateCalibration	= 0;
 80039e4:	4b5c      	ldr	r3, [pc, #368]	@ (8003b58 <_Z10linkAnalogv+0x1b8>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	701a      	strb	r2, [r3, #0]
		break;
 80039ea:	e000      	b.n	80039ee <_Z10linkAnalogv+0x4e>
		break;
 80039ec:	bf00      	nop

	////////////
	// A1 HCL //
	////////////

	if ( !errorHardware[5] ){										// Si esta habilitado el ADC
 80039ee:	4b5e      	ldr	r3, [pc, #376]	@ (8003b68 <_Z10linkAnalogv+0x1c8>)
 80039f0:	795b      	ldrb	r3, [r3, #5]
 80039f2:	f083 0301 	eor.w	r3, r3, #1
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00a      	beq.n	8003a12 <_Z10linkAnalogv+0x72>
		alpha_A1_PPM = adc2PPM(alphaA, 1);// * enableSensors;			// Convierte en PPM
 80039fc:	4b5b      	ldr	r3, [pc, #364]	@ (8003b6c <_Z10linkAnalogv+0x1cc>)
 80039fe:	881b      	ldrh	r3, [r3, #0]
 8003a00:	2101      	movs	r1, #1
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7ff ff8e 	bl	8003924 <_Z7adc2PPMth>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	4b58      	ldr	r3, [pc, #352]	@ (8003b70 <_Z10linkAnalogv+0x1d0>)
 8003a0e:	801a      	strh	r2, [r3, #0]
 8003a10:	e009      	b.n	8003a26 <_Z10linkAnalogv+0x86>
	}
	else{															// Si no esta habiltiado el ADC
		alpha_A1_PPM = adc2PPM(alphaAnalog_A, 2); //* enableSensors;	// Convierte en PPM
 8003a12:	4b58      	ldr	r3, [pc, #352]	@ (8003b74 <_Z10linkAnalogv+0x1d4>)
 8003a14:	881b      	ldrh	r3, [r3, #0]
 8003a16:	2102      	movs	r1, #2
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff ff83 	bl	8003924 <_Z7adc2PPMth>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	461a      	mov	r2, r3
 8003a22:	4b53      	ldr	r3, [pc, #332]	@ (8003b70 <_Z10linkAnalogv+0x1d0>)
 8003a24:	801a      	strh	r2, [r3, #0]
	}

	if ( alpha_A1_PPM > 50 && enableSensors){		// Si pasa de 5 ppm
 8003a26:	4b52      	ldr	r3, [pc, #328]	@ (8003b70 <_Z10linkAnalogv+0x1d0>)
 8003a28:	881b      	ldrh	r3, [r3, #0]
 8003a2a:	2b32      	cmp	r3, #50	@ 0x32
 8003a2c:	d907      	bls.n	8003a3e <_Z10linkAnalogv+0x9e>
 8003a2e:	4b4c      	ldr	r3, [pc, #304]	@ (8003b60 <_Z10linkAnalogv+0x1c0>)
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <_Z10linkAnalogv+0x9e>
		flagAlarm_PPM	= 1;						// Indica alarma
 8003a36:	4b50      	ldr	r3, [pc, #320]	@ (8003b78 <_Z10linkAnalogv+0x1d8>)
 8003a38:	2201      	movs	r2, #1
 8003a3a:	701a      	strb	r2, [r3, #0]
 8003a3c:	e002      	b.n	8003a44 <_Z10linkAnalogv+0xa4>
	}
	else{											// Si no
		flagAlarm_PPM	= 0;						// No hay alarma
 8003a3e:	4b4e      	ldr	r3, [pc, #312]	@ (8003b78 <_Z10linkAnalogv+0x1d8>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	701a      	strb	r2, [r3, #0]

	////////////
	// B1 HCL //
	////////////

	if ( !errorHardware[5] ){										// Si esta habitado el ADC
 8003a44:	4b48      	ldr	r3, [pc, #288]	@ (8003b68 <_Z10linkAnalogv+0x1c8>)
 8003a46:	795b      	ldrb	r3, [r3, #5]
 8003a48:	f083 0301 	eor.w	r3, r3, #1
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d016      	beq.n	8003a80 <_Z10linkAnalogv+0xe0>
		alpha_B1_PPM = adc2PPM(alphaA, 3) * enableSensors;			// Convierte en PPM
 8003a52:	4b46      	ldr	r3, [pc, #280]	@ (8003b6c <_Z10linkAnalogv+0x1cc>)
 8003a54:	881b      	ldrh	r3, [r3, #0]
 8003a56:	2103      	movs	r1, #3
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff ff63 	bl	8003924 <_Z7adc2PPMth>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	461a      	mov	r2, r3
 8003a62:	4b3f      	ldr	r3, [pc, #252]	@ (8003b60 <_Z10linkAnalogv+0x1c0>)
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	fb12 f303 	smulbb	r3, r2, r3
 8003a6a:	b29a      	uxth	r2, r3
 8003a6c:	4b43      	ldr	r3, [pc, #268]	@ (8003b7c <_Z10linkAnalogv+0x1dc>)
 8003a6e:	801a      	strh	r2, [r3, #0]
		displayLink.inputDisplay(alpha_B1_PPM, 2);
 8003a70:	4b42      	ldr	r3, [pc, #264]	@ (8003b7c <_Z10linkAnalogv+0x1dc>)
 8003a72:	881b      	ldrh	r3, [r3, #0]
 8003a74:	2202      	movs	r2, #2
 8003a76:	4619      	mov	r1, r3
 8003a78:	4841      	ldr	r0, [pc, #260]	@ (8003b80 <_Z10linkAnalogv+0x1e0>)
 8003a7a:	f7fc fd3b 	bl	80004f4 <_ZN11displayLink12inputDisplayEih>
 8003a7e:	e015      	b.n	8003aac <_Z10linkAnalogv+0x10c>
	}
	else{															// Si no esta habilitado el ADC
		alpha_B1_PPM = adc2PPM(alphaAnalog_A, 4) * enableSensors;	// Convierte en PPM
 8003a80:	4b3c      	ldr	r3, [pc, #240]	@ (8003b74 <_Z10linkAnalogv+0x1d4>)
 8003a82:	881b      	ldrh	r3, [r3, #0]
 8003a84:	2104      	movs	r1, #4
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7ff ff4c 	bl	8003924 <_Z7adc2PPMth>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	461a      	mov	r2, r3
 8003a90:	4b33      	ldr	r3, [pc, #204]	@ (8003b60 <_Z10linkAnalogv+0x1c0>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	fb12 f303 	smulbb	r3, r2, r3
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	4b38      	ldr	r3, [pc, #224]	@ (8003b7c <_Z10linkAnalogv+0x1dc>)
 8003a9c:	801a      	strh	r2, [r3, #0]
		displayLink.inputDisplay(alpha_B1_PPM, 2);
 8003a9e:	4b37      	ldr	r3, [pc, #220]	@ (8003b7c <_Z10linkAnalogv+0x1dc>)
 8003aa0:	881b      	ldrh	r3, [r3, #0]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4836      	ldr	r0, [pc, #216]	@ (8003b80 <_Z10linkAnalogv+0x1e0>)
 8003aa8:	f7fc fd24 	bl	80004f4 <_ZN11displayLink12inputDisplayEih>
	}

	if ( alpha_B1_PPM > 50 && enableSensors ){		// Si pasa de 5 ppm
 8003aac:	4b33      	ldr	r3, [pc, #204]	@ (8003b7c <_Z10linkAnalogv+0x1dc>)
 8003aae:	881b      	ldrh	r3, [r3, #0]
 8003ab0:	2b32      	cmp	r3, #50	@ 0x32
 8003ab2:	d907      	bls.n	8003ac4 <_Z10linkAnalogv+0x124>
 8003ab4:	4b2a      	ldr	r3, [pc, #168]	@ (8003b60 <_Z10linkAnalogv+0x1c0>)
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <_Z10linkAnalogv+0x124>
		flagAlarm_PPM	= 1;						// Indica alarma
 8003abc:	4b2e      	ldr	r3, [pc, #184]	@ (8003b78 <_Z10linkAnalogv+0x1d8>)
 8003abe:	2201      	movs	r2, #1
 8003ac0:	701a      	strb	r2, [r3, #0]
 8003ac2:	e002      	b.n	8003aca <_Z10linkAnalogv+0x12a>
	}
	else{											// Si no
		flagAlarm_PPM	= 0;						// No hay alarma
 8003ac4:	4b2c      	ldr	r3, [pc, #176]	@ (8003b78 <_Z10linkAnalogv+0x1d8>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	701a      	strb	r2, [r3, #0]

	//////////////
	// TEMP HUM //
	///////////////

	if ( !errorHardware[1] ){			// Si hay sensor externo
 8003aca:	4b27      	ldr	r3, [pc, #156]	@ (8003b68 <_Z10linkAnalogv+0x1c8>)
 8003acc:	785b      	ldrb	r3, [r3, #1]
 8003ace:	f083 0301 	eor.w	r3, r3, #1
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d008      	beq.n	8003aea <_Z10linkAnalogv+0x14a>
		tempApp	= tempExtern;			// Copia temperatura
 8003ad8:	4b2a      	ldr	r3, [pc, #168]	@ (8003b84 <_Z10linkAnalogv+0x1e4>)
 8003ada:	881a      	ldrh	r2, [r3, #0]
 8003adc:	4b2a      	ldr	r3, [pc, #168]	@ (8003b88 <_Z10linkAnalogv+0x1e8>)
 8003ade:	801a      	strh	r2, [r3, #0]
		humApp	= humExtern;			// Copia humedad
 8003ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b8c <_Z10linkAnalogv+0x1ec>)
 8003ae2:	881a      	ldrh	r2, [r3, #0]
 8003ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8003b90 <_Z10linkAnalogv+0x1f0>)
 8003ae6:	801a      	strh	r2, [r3, #0]
 8003ae8:	e015      	b.n	8003b16 <_Z10linkAnalogv+0x176>
	}
	else if ( !errorHardware[0] ){	// Si hay sensor interno
 8003aea:	4b1f      	ldr	r3, [pc, #124]	@ (8003b68 <_Z10linkAnalogv+0x1c8>)
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	f083 0301 	eor.w	r3, r3, #1
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d008      	beq.n	8003b0a <_Z10linkAnalogv+0x16a>
		tempApp	= tempIntern;			// Copia temperatura
 8003af8:	4b26      	ldr	r3, [pc, #152]	@ (8003b94 <_Z10linkAnalogv+0x1f4>)
 8003afa:	881a      	ldrh	r2, [r3, #0]
 8003afc:	4b22      	ldr	r3, [pc, #136]	@ (8003b88 <_Z10linkAnalogv+0x1e8>)
 8003afe:	801a      	strh	r2, [r3, #0]
		humApp	= humIntern;			// Copia humedad
 8003b00:	4b25      	ldr	r3, [pc, #148]	@ (8003b98 <_Z10linkAnalogv+0x1f8>)
 8003b02:	881a      	ldrh	r2, [r3, #0]
 8003b04:	4b22      	ldr	r3, [pc, #136]	@ (8003b90 <_Z10linkAnalogv+0x1f0>)
 8003b06:	801a      	strh	r2, [r3, #0]
 8003b08:	e005      	b.n	8003b16 <_Z10linkAnalogv+0x176>
	}
	else{								// Si no hay ninguno de ambos sensores
		tempApp	= 0;					// Copia 0
 8003b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8003b88 <_Z10linkAnalogv+0x1e8>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	801a      	strh	r2, [r3, #0]
		humApp	= 0;					// Copia 0
 8003b10:	4b1f      	ldr	r3, [pc, #124]	@ (8003b90 <_Z10linkAnalogv+0x1f0>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	801a      	strh	r2, [r3, #0]

	////////////
	// ALARMS //
	////////////

	if ( tempApp > 60 || tempApp < 5 ){	// Si pasa limite de sensores
 8003b16:	4b1c      	ldr	r3, [pc, #112]	@ (8003b88 <_Z10linkAnalogv+0x1e8>)
 8003b18:	881b      	ldrh	r3, [r3, #0]
 8003b1a:	2b3c      	cmp	r3, #60	@ 0x3c
 8003b1c:	d803      	bhi.n	8003b26 <_Z10linkAnalogv+0x186>
 8003b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8003b88 <_Z10linkAnalogv+0x1e8>)
 8003b20:	881b      	ldrh	r3, [r3, #0]
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d803      	bhi.n	8003b2e <_Z10linkAnalogv+0x18e>
		warningHardware[0]	= 1;			// Indica alarma
 8003b26:	4b1d      	ldr	r3, [pc, #116]	@ (8003b9c <_Z10linkAnalogv+0x1fc>)
 8003b28:	2201      	movs	r2, #1
 8003b2a:	701a      	strb	r2, [r3, #0]
 8003b2c:	e002      	b.n	8003b34 <_Z10linkAnalogv+0x194>
	}
	else{								// Si no
		warningHardware[0]	= 0;			// No hay alarma
 8003b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8003b9c <_Z10linkAnalogv+0x1fc>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	701a      	strb	r2, [r3, #0]
	}

	if ( humApp < 5 || humApp > 90){	// Si pasa limite de sensores
 8003b34:	4b16      	ldr	r3, [pc, #88]	@ (8003b90 <_Z10linkAnalogv+0x1f0>)
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	2b04      	cmp	r3, #4
 8003b3a:	d903      	bls.n	8003b44 <_Z10linkAnalogv+0x1a4>
 8003b3c:	4b14      	ldr	r3, [pc, #80]	@ (8003b90 <_Z10linkAnalogv+0x1f0>)
 8003b3e:	881b      	ldrh	r3, [r3, #0]
 8003b40:	2b5a      	cmp	r3, #90	@ 0x5a
 8003b42:	d903      	bls.n	8003b4c <_Z10linkAnalogv+0x1ac>
		warningHardware[1]	= 1;			// Indica alarma
 8003b44:	4b15      	ldr	r3, [pc, #84]	@ (8003b9c <_Z10linkAnalogv+0x1fc>)
 8003b46:	2201      	movs	r2, #1
 8003b48:	705a      	strb	r2, [r3, #1]
 8003b4a:	e003      	b.n	8003b54 <_Z10linkAnalogv+0x1b4>
	}
	else{								// Si no
		warningHardware[1]	= 0;			// No hay alarma
 8003b4c:	4b13      	ldr	r3, [pc, #76]	@ (8003b9c <_Z10linkAnalogv+0x1fc>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	705a      	strb	r2, [r3, #1]
	}
}
 8003b52:	bf00      	nop
 8003b54:	bf00      	nop
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	2000051e 	.word	0x2000051e
 8003b5c:	20000520 	.word	0x20000520
 8003b60:	20000528 	.word	0x20000528
 8003b64:	20000524 	.word	0x20000524
 8003b68:	200004d8 	.word	0x200004d8
 8003b6c:	2000043e 	.word	0x2000043e
 8003b70:	20000516 	.word	0x20000516
 8003b74:	20000446 	.word	0x20000446
 8003b78:	20000529 	.word	0x20000529
 8003b7c:	20000518 	.word	0x20000518
 8003b80:	2000108c 	.word	0x2000108c
 8003b84:	20000424 	.word	0x20000424
 8003b88:	2000051a 	.word	0x2000051a
 8003b8c:	20000426 	.word	0x20000426
 8003b90:	2000051c 	.word	0x2000051c
 8003b94:	20000420 	.word	0x20000420
 8003b98:	20000422 	.word	0x20000422
 8003b9c:	200004d0 	.word	0x200004d0

08003ba0 <_Z41__static_initialization_and_destruction_0ii>:
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d127      	bne.n	8003c00 <_Z41__static_initialization_and_destruction_0ii+0x60>
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d122      	bne.n	8003c00 <_Z41__static_initialization_and_destruction_0ii+0x60>
long int limitGpsLink	= 240000/superloop;	// Limite de tiempo esperando mensajes validos
 8003bba:	4b14      	ldr	r3, [pc, #80]	@ (8003c0c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	4b13      	ldr	r3, [pc, #76]	@ (8003c10 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8003bc2:	fb93 f3f2 	sdiv	r3, r3, r2
 8003bc6:	4a13      	ldr	r2, [pc, #76]	@ (8003c14 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8003bc8:	6013      	str	r3, [r2, #0]
int limitEnableDisplay		= 3000/superloop;	//	Limite de display habilitado
 8003bca:	4b10      	ldr	r3, [pc, #64]	@ (8003c0c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	461a      	mov	r2, r3
 8003bd0:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8003bd4:	fb93 f3f2 	sdiv	r3, r3, r2
 8003bd8:	4a0f      	ldr	r2, [pc, #60]	@ (8003c18 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8003bda:	6013      	str	r3, [r2, #0]
long limitCalibration	= 900000/superloop;	// Limite de calibracion
 8003bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8003c0c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	461a      	mov	r2, r3
 8003be2:	4b0e      	ldr	r3, [pc, #56]	@ (8003c1c <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8003be4:	fb93 f3f2 	sdiv	r3, r3, r2
 8003be8:	4a0d      	ldr	r2, [pc, #52]	@ (8003c20 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8003bea:	6013      	str	r3, [r2, #0]
uint16_t limitBat	= 5000/superloop;	// Tiempo que la bateria se considera en estado fijo
 8003bec:	4b07      	ldr	r3, [pc, #28]	@ (8003c0c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003bf6:	fb93 f3f2 	sdiv	r3, r3, r2
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	4b09      	ldr	r3, [pc, #36]	@ (8003c24 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8003bfe:	801a      	strh	r2, [r3, #0]
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr
 8003c0c:	20000395 	.word	0x20000395
 8003c10:	0003a980 	.word	0x0003a980
 8003c14:	200004fc 	.word	0x200004fc
 8003c18:	20000510 	.word	0x20000510
 8003c1c:	000dbba0 	.word	0x000dbba0
 8003c20:	20000524 	.word	0x20000524
 8003c24:	20000530 	.word	0x20000530

08003c28 <_GLOBAL__sub_I_stateGpsLink>:
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003c30:	2001      	movs	r0, #1
 8003c32:	f7ff ffb5 	bl	8003ba0 <_Z41__static_initialization_and_destruction_0ii>
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <_Z10linkOutputv>:
extern wdTimeout loraTimeWd;	// Watchdog de Lorawan
extern bool flagTxLora;			// Indica que se envía un mensaje

/***** OUTPUT *****/

void linkOutput(){
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
	linkOutLora();
 8003c3c:	f000 f806 	bl	8003c4c <_Z11linkOutLorav>
	linkOutGps();
 8003c40:	f000 f81e 	bl	8003c80 <_Z10linkOutGpsv>
	linkOutDisplay();
 8003c44:	f000 f83a 	bl	8003cbc <_Z14linkOutDisplayv>
}
 8003c48:	bf00      	nop
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <_Z11linkOutLorav>:
/************************
 *****	LORA OUTPUT *****
 ************************
 *
 */
void linkOutLora(){
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0

	//////////////
	// SOFTWARE //
	//////////////

	if ( flagTxLora ){				// Si sale un comando
 8003c50:	4b07      	ldr	r3, [pc, #28]	@ (8003c70 <_Z11linkOutLorav+0x24>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d002      	beq.n	8003c5e <_Z11linkOutLorav+0x12>
		loraTimeWd.setOutput();		// Se indica a wd
 8003c58:	4806      	ldr	r0, [pc, #24]	@ (8003c74 <_Z11linkOutLorav+0x28>)
 8003c5a:	f000 f9ce 	bl	8003ffa <_ZN9wdTimeout9setOutputEv>

	//////////////
	// HARDWARE //
	//////////////

	if ( flagWdLora ){			// Si vence wd
 8003c5e:	4b06      	ldr	r3, [pc, #24]	@ (8003c78 <_Z11linkOutLorav+0x2c>)
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d002      	beq.n	8003c6c <_Z11linkOutLorav+0x20>
		flagResetHwLora	= 1;	// Reinicia chip
 8003c66:	4b05      	ldr	r3, [pc, #20]	@ (8003c7c <_Z11linkOutLorav+0x30>)
 8003c68:	2201      	movs	r2, #1
 8003c6a:	701a      	strb	r2, [r3, #0]
	}
}
 8003c6c:	bf00      	nop
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	200004e9 	.word	0x200004e9
 8003c74:	20001080 	.word	0x20001080
 8003c78:	20000535 	.word	0x20000535
 8003c7c:	20000536 	.word	0x20000536

08003c80 <_Z10linkOutGpsv>:

/**********************
 ***** GPS OUTPUT *****
 **********************
 */
void linkOutGps(){
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0

	if ( startGps ){		// Si se inicia Gps
 8003c84:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb0 <_Z10linkOutGpsv+0x30>)
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d002      	beq.n	8003c92 <_Z10linkOutGpsv+0x12>
		enableGps	= 1;	// Habilita gps
 8003c8c:	4b09      	ldr	r3, [pc, #36]	@ (8003cb4 <_Z10linkOutGpsv+0x34>)
 8003c8e:	2201      	movs	r2, #1
 8003c90:	701a      	strb	r2, [r3, #0]
	}

	if ( stopGps ){			// Si se detiene gps
 8003c92:	4b09      	ldr	r3, [pc, #36]	@ (8003cb8 <_Z10linkOutGpsv+0x38>)
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d005      	beq.n	8003ca6 <_Z10linkOutGpsv+0x26>
		stopGps		= 0;	// Reinicia Flag
 8003c9a:	4b07      	ldr	r3, [pc, #28]	@ (8003cb8 <_Z10linkOutGpsv+0x38>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	701a      	strb	r2, [r3, #0]
		enableGps	= 0;	// Deshabilita gps
 8003ca0:	4b04      	ldr	r3, [pc, #16]	@ (8003cb4 <_Z10linkOutGpsv+0x34>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	701a      	strb	r2, [r3, #0]
	}
}
 8003ca6:	bf00      	nop
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	20000393 	.word	0x20000393
 8003cb4:	20000394 	.word	0x20000394
 8003cb8:	20000ae5 	.word	0x20000ae5

08003cbc <_Z14linkOutDisplayv>:
 *	Interactua con physical layer a traves de displayPhy
 *	La instancia  displayLink contiene los valores en cada digito del display
 *	Incluye el punto
 *
 */
void linkOutDisplay(){
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0

	digit	= displayPhy.next();					// Copia el valor del digito que se desplegara
 8003cc0:	4812      	ldr	r0, [pc, #72]	@ (8003d0c <_Z14linkOutDisplayv+0x50>)
 8003cc2:	f7fc fcdf 	bl	8000684 <_ZN15displayPhysical4nextEv>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	461a      	mov	r2, r3
 8003cca:	4b11      	ldr	r3, [pc, #68]	@ (8003d10 <_Z14linkOutDisplayv+0x54>)
 8003ccc:	701a      	strb	r2, [r3, #0]

	digit	= displayLink.numberInDigit( digit );	// Indica valor en Display
 8003cce:	4b10      	ldr	r3, [pc, #64]	@ (8003d10 <_Z14linkOutDisplayv+0x54>)
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	480f      	ldr	r0, [pc, #60]	@ (8003d14 <_Z14linkOutDisplayv+0x58>)
 8003cd6:	f7fc fc7d 	bl	80005d4 <_ZN11displayLink13numberInDigitEh>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	461a      	mov	r2, r3
 8003cde:	4b0c      	ldr	r3, [pc, #48]	@ (8003d10 <_Z14linkOutDisplayv+0x54>)
 8003ce0:	701a      	strb	r2, [r3, #0]
	displayPhy.setNumber(digit);					// Inserta numero en capa fisica
 8003ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8003d10 <_Z14linkOutDisplayv+0x54>)
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	4808      	ldr	r0, [pc, #32]	@ (8003d0c <_Z14linkOutDisplayv+0x50>)
 8003cea:	f7fc fcd7 	bl	800069c <_ZN15displayPhysical9setNumberEh>

	digit	= displayLink.dotPosition();			// Guarda valor del digito con punto
 8003cee:	4809      	ldr	r0, [pc, #36]	@ (8003d14 <_Z14linkOutDisplayv+0x58>)
 8003cf0:	f7fc fbf4 	bl	80004dc <_ZN11displayLink11dotPositionEv>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	4b05      	ldr	r3, [pc, #20]	@ (8003d10 <_Z14linkOutDisplayv+0x54>)
 8003cfa:	701a      	strb	r2, [r3, #0]
	displayPhy.setDot( digit );						// Inserta punto en digito indicado
 8003cfc:	4b04      	ldr	r3, [pc, #16]	@ (8003d10 <_Z14linkOutDisplayv+0x54>)
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	4619      	mov	r1, r3
 8003d02:	4802      	ldr	r0, [pc, #8]	@ (8003d0c <_Z14linkOutDisplayv+0x50>)
 8003d04:	f7fc fcaf 	bl	8000666 <_ZN15displayPhysical6setDotEh>

}
 8003d08:	bf00      	nop
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	20001094 	.word	0x20001094
 8003d10:	20000534 	.word	0x20000534
 8003d14:	2000108c 	.word	0x2000108c

08003d18 <_Z12setupLoraAppv>:

rn2903Command macSetCh8;
rn2903Command macSetCh9;
rn2903Command macSetCh10;

void setupLoraApp(){
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
	///////////////
	// SYS RESET //
	///////////////

	sysReset.command		= sysReset_RN2903;
 8003d1c:	4b57      	ldr	r3, [pc, #348]	@ (8003e7c <_Z12setupLoraAppv+0x164>)
 8003d1e:	4a58      	ldr	r2, [pc, #352]	@ (8003e80 <_Z12setupLoraAppv+0x168>)
 8003d20:	605a      	str	r2, [r3, #4]
	sysReset.size			= sizeof( sysReset_RN2903 );
 8003d22:	4b56      	ldr	r3, [pc, #344]	@ (8003e7c <_Z12setupLoraAppv+0x164>)
 8003d24:	220c      	movs	r2, #12
 8003d26:	701a      	strb	r2, [r3, #0]
	sysReset.responseSize	= 1;
 8003d28:	4b54      	ldr	r3, [pc, #336]	@ (8003e7c <_Z12setupLoraAppv+0x164>)
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	721a      	strb	r2, [r3, #8]

	///////////////////
	// RADIO SET MOD //
	///////////////////

	radioSetMod.command		= radioSetMod_RN2903;
 8003d2e:	4b55      	ldr	r3, [pc, #340]	@ (8003e84 <_Z12setupLoraAppv+0x16c>)
 8003d30:	4a55      	ldr	r2, [pc, #340]	@ (8003e88 <_Z12setupLoraAppv+0x170>)
 8003d32:	605a      	str	r2, [r3, #4]
	radioSetMod.size		= sizeof( radioSetMod_RN2903 ) - 1;
 8003d34:	4b53      	ldr	r3, [pc, #332]	@ (8003e84 <_Z12setupLoraAppv+0x16c>)
 8003d36:	2214      	movs	r2, #20
 8003d38:	701a      	strb	r2, [r3, #0]
	radioSetMod.responseSize= 3;
 8003d3a:	4b52      	ldr	r3, [pc, #328]	@ (8003e84 <_Z12setupLoraAppv+0x16c>)
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	721a      	strb	r2, [r3, #8]

	//////////////////
	// RADIO SET SF //
	//////////////////

	radioSetSf.command		= radioSetSf_RN2903;
 8003d40:	4b52      	ldr	r3, [pc, #328]	@ (8003e8c <_Z12setupLoraAppv+0x174>)
 8003d42:	4a53      	ldr	r2, [pc, #332]	@ (8003e90 <_Z12setupLoraAppv+0x178>)
 8003d44:	605a      	str	r2, [r3, #4]
	radioSetSf.size			= sizeof( radioSetSf_RN2903 ) - 1;
 8003d46:	4b51      	ldr	r3, [pc, #324]	@ (8003e8c <_Z12setupLoraAppv+0x174>)
 8003d48:	2213      	movs	r2, #19
 8003d4a:	701a      	strb	r2, [r3, #0]
	radioSetSf.responseSize	= 3;
 8003d4c:	4b4f      	ldr	r3, [pc, #316]	@ (8003e8c <_Z12setupLoraAppv+0x174>)
 8003d4e:	2203      	movs	r2, #3
 8003d50:	721a      	strb	r2, [r3, #8]

	//////////////////
	// RADIO SET BW //
	//////////////////

	radioSetBw.command		= radioSetBw_RN2903;
 8003d52:	4b50      	ldr	r3, [pc, #320]	@ (8003e94 <_Z12setupLoraAppv+0x17c>)
 8003d54:	4a50      	ldr	r2, [pc, #320]	@ (8003e98 <_Z12setupLoraAppv+0x180>)
 8003d56:	605a      	str	r2, [r3, #4]
	radioSetBw.size			= sizeof( radioSetBw_RN2903 ) - 1;
 8003d58:	4b4e      	ldr	r3, [pc, #312]	@ (8003e94 <_Z12setupLoraAppv+0x17c>)
 8003d5a:	2212      	movs	r2, #18
 8003d5c:	701a      	strb	r2, [r3, #0]
	radioSetBw.responseSize = 3;
 8003d5e:	4b4d      	ldr	r3, [pc, #308]	@ (8003e94 <_Z12setupLoraAppv+0x17c>)
 8003d60:	2203      	movs	r2, #3
 8003d62:	721a      	strb	r2, [r3, #8]

	///////////////////
	// RADIO SET PWR //
	///////////////////

	radioSetPwr.command		= radioSetPwr_RN2903;
 8003d64:	4b4d      	ldr	r3, [pc, #308]	@ (8003e9c <_Z12setupLoraAppv+0x184>)
 8003d66:	4a4e      	ldr	r2, [pc, #312]	@ (8003ea0 <_Z12setupLoraAppv+0x188>)
 8003d68:	605a      	str	r2, [r3, #4]
	radioSetPwr.size		= sizeof( radioSetPwr_RN2903 ) - 1;
 8003d6a:	4b4c      	ldr	r3, [pc, #304]	@ (8003e9c <_Z12setupLoraAppv+0x184>)
 8003d6c:	2212      	movs	r2, #18
 8003d6e:	701a      	strb	r2, [r3, #0]
	radioSetPwr.responseSize= 3;
 8003d70:	4b4a      	ldr	r3, [pc, #296]	@ (8003e9c <_Z12setupLoraAppv+0x184>)
 8003d72:	2203      	movs	r2, #3
 8003d74:	721a      	strb	r2, [r3, #8]

	////////////////////
	// MAC SET DEVEUI //
	////////////////////

	macSetDeveui.command	= macSetDevEui_RN2903;
 8003d76:	4b4b      	ldr	r3, [pc, #300]	@ (8003ea4 <_Z12setupLoraAppv+0x18c>)
 8003d78:	4a4b      	ldr	r2, [pc, #300]	@ (8003ea8 <_Z12setupLoraAppv+0x190>)
 8003d7a:	605a      	str	r2, [r3, #4]
	macSetDeveui.size		= sizeof( macSetDevEui_RN2903 ) - 1;
 8003d7c:	4b49      	ldr	r3, [pc, #292]	@ (8003ea4 <_Z12setupLoraAppv+0x18c>)
 8003d7e:	2221      	movs	r2, #33	@ 0x21
 8003d80:	701a      	strb	r2, [r3, #0]
	macSetDeveui.responseSize	= 3;
 8003d82:	4b48      	ldr	r3, [pc, #288]	@ (8003ea4 <_Z12setupLoraAppv+0x18c>)
 8003d84:	2203      	movs	r2, #3
 8003d86:	721a      	strb	r2, [r3, #8]

	/////////////////////////
	// MAC SET NETWORK KEY //
	/////////////////////////

	macSetNwkskey.command	= macSetNwkskey_RN2903;
 8003d88:	4b48      	ldr	r3, [pc, #288]	@ (8003eac <_Z12setupLoraAppv+0x194>)
 8003d8a:	4a49      	ldr	r2, [pc, #292]	@ (8003eb0 <_Z12setupLoraAppv+0x198>)
 8003d8c:	605a      	str	r2, [r3, #4]
	macSetNwkskey.size		= sizeof( macSetNwkskey_RN2903 ) - 1;
 8003d8e:	4b47      	ldr	r3, [pc, #284]	@ (8003eac <_Z12setupLoraAppv+0x194>)
 8003d90:	2232      	movs	r2, #50	@ 0x32
 8003d92:	701a      	strb	r2, [r3, #0]
	macSetNwkskey.responseSize	= 3;
 8003d94:	4b45      	ldr	r3, [pc, #276]	@ (8003eac <_Z12setupLoraAppv+0x194>)
 8003d96:	2203      	movs	r2, #3
 8003d98:	721a      	strb	r2, [r3, #8]

	//////////////////////
	// MAC SET APPS KEY //
	//////////////////////

	macSetAppskey.command	= macSetAppskey_RN2903;
 8003d9a:	4b46      	ldr	r3, [pc, #280]	@ (8003eb4 <_Z12setupLoraAppv+0x19c>)
 8003d9c:	4a46      	ldr	r2, [pc, #280]	@ (8003eb8 <_Z12setupLoraAppv+0x1a0>)
 8003d9e:	605a      	str	r2, [r3, #4]
	macSetAppskey.size		= sizeof( macSetAppskey_RN2903 ) - 1;
 8003da0:	4b44      	ldr	r3, [pc, #272]	@ (8003eb4 <_Z12setupLoraAppv+0x19c>)
 8003da2:	2232      	movs	r2, #50	@ 0x32
 8003da4:	701a      	strb	r2, [r3, #0]
	macSetAppskey.responseSize	= 3;
 8003da6:	4b43      	ldr	r3, [pc, #268]	@ (8003eb4 <_Z12setupLoraAppv+0x19c>)
 8003da8:	2203      	movs	r2, #3
 8003daa:	721a      	strb	r2, [r3, #8]

	/////////////////////////
	// MAC SET DEV ADDRESS //
	/////////////////////////

	macSetDevAddr.command		= macSetDevAddr_RN2903;
 8003dac:	4b43      	ldr	r3, [pc, #268]	@ (8003ebc <_Z12setupLoraAppv+0x1a4>)
 8003dae:	4a44      	ldr	r2, [pc, #272]	@ (8003ec0 <_Z12setupLoraAppv+0x1a8>)
 8003db0:	605a      	str	r2, [r3, #4]
	macSetDevAddr.size			= sizeof ( macSetDevAddr_RN2903 ) - 1;
 8003db2:	4b42      	ldr	r3, [pc, #264]	@ (8003ebc <_Z12setupLoraAppv+0x1a4>)
 8003db4:	221a      	movs	r2, #26
 8003db6:	701a      	strb	r2, [r3, #0]
	macSetDevAddr.responseSize	= 2;
 8003db8:	4b40      	ldr	r3, [pc, #256]	@ (8003ebc <_Z12setupLoraAppv+0x1a4>)
 8003dba:	2202      	movs	r2, #2
 8003dbc:	721a      	strb	r2, [r3, #8]

	///////////////////
	// MAC JOIN OTAA //
	///////////////////

	macJoinOtaa.command			= macJoinOtaa_RN2903;
 8003dbe:	4b41      	ldr	r3, [pc, #260]	@ (8003ec4 <_Z12setupLoraAppv+0x1ac>)
 8003dc0:	4a41      	ldr	r2, [pc, #260]	@ (8003ec8 <_Z12setupLoraAppv+0x1b0>)
 8003dc2:	605a      	str	r2, [r3, #4]
	macJoinOtaa.size			= sizeof ( macJoinOtaa_RN2903 ) - 1;
 8003dc4:	4b3f      	ldr	r3, [pc, #252]	@ (8003ec4 <_Z12setupLoraAppv+0x1ac>)
 8003dc6:	220f      	movs	r2, #15
 8003dc8:	701a      	strb	r2, [r3, #0]
	macJoinOtaa.responseSize	= 7;
 8003dca:	4b3e      	ldr	r3, [pc, #248]	@ (8003ec4 <_Z12setupLoraAppv+0x1ac>)
 8003dcc:	2207      	movs	r2, #7
 8003dce:	721a      	strb	r2, [r3, #8]

	//////////////////
	// MAC JOIN ABP //
	//////////////////

	macJoinAbp.command		= macJoinAbp_RN2903;
 8003dd0:	4b3e      	ldr	r3, [pc, #248]	@ (8003ecc <_Z12setupLoraAppv+0x1b4>)
 8003dd2:	4a3f      	ldr	r2, [pc, #252]	@ (8003ed0 <_Z12setupLoraAppv+0x1b8>)
 8003dd4:	605a      	str	r2, [r3, #4]
	macJoinAbp.size			= sizeof( macJoinAbp_RN2903 ) - 1;
 8003dd6:	4b3d      	ldr	r3, [pc, #244]	@ (8003ecc <_Z12setupLoraAppv+0x1b4>)
 8003dd8:	220e      	movs	r2, #14
 8003dda:	701a      	strb	r2, [r3, #0]
	macJoinAbp.responseSize	= 2;
 8003ddc:	4b3b      	ldr	r3, [pc, #236]	@ (8003ecc <_Z12setupLoraAppv+0x1b4>)
 8003dde:	2202      	movs	r2, #2
 8003de0:	721a      	strb	r2, [r3, #8]

	//////////////////
	// MAC SET SYNC //
	//////////////////

	macSetSync.command		= macSetSync_RN2903;
 8003de2:	4b3c      	ldr	r3, [pc, #240]	@ (8003ed4 <_Z12setupLoraAppv+0x1bc>)
 8003de4:	4a3c      	ldr	r2, [pc, #240]	@ (8003ed8 <_Z12setupLoraAppv+0x1c0>)
 8003de6:	605a      	str	r2, [r3, #4]
	macSetSync.size			= sizeof( macSetSync_RN2903 ) - 1;
 8003de8:	4b3a      	ldr	r3, [pc, #232]	@ (8003ed4 <_Z12setupLoraAppv+0x1bc>)
 8003dea:	2211      	movs	r2, #17
 8003dec:	701a      	strb	r2, [r3, #0]
	macSetSync.responseSize	= 3;
 8003dee:	4b39      	ldr	r3, [pc, #228]	@ (8003ed4 <_Z12setupLoraAppv+0x1bc>)
 8003df0:	2203      	movs	r2, #3
 8003df2:	721a      	strb	r2, [r3, #8]

	//////////////
	// MAC SAVE //
	//////////////

	macSave.command			= macSave_RN2903;
 8003df4:	4b39      	ldr	r3, [pc, #228]	@ (8003edc <_Z12setupLoraAppv+0x1c4>)
 8003df6:	4a3a      	ldr	r2, [pc, #232]	@ (8003ee0 <_Z12setupLoraAppv+0x1c8>)
 8003df8:	605a      	str	r2, [r3, #4]
	macSave.size			= sizeof( macSave_RN2903 ) - 1;
 8003dfa:	4b38      	ldr	r3, [pc, #224]	@ (8003edc <_Z12setupLoraAppv+0x1c4>)
 8003dfc:	220a      	movs	r2, #10
 8003dfe:	701a      	strb	r2, [r3, #0]
	macSave.responseSize	= 3;
 8003e00:	4b36      	ldr	r3, [pc, #216]	@ (8003edc <_Z12setupLoraAppv+0x1c4>)
 8003e02:	2203      	movs	r2, #3
 8003e04:	721a      	strb	r2, [r3, #8]

	/////////////////
	// MAC TX DATA //
	/////////////////

	 macTxData.command		= macTxData_RN2903;
 8003e06:	4b37      	ldr	r3, [pc, #220]	@ (8003ee4 <_Z12setupLoraAppv+0x1cc>)
 8003e08:	4a37      	ldr	r2, [pc, #220]	@ (8003ee8 <_Z12setupLoraAppv+0x1d0>)
 8003e0a:	605a      	str	r2, [r3, #4]
	 macTxData.size			= sizeof( macTxData_RN2903 ) - 1;
 8003e0c:	4b35      	ldr	r3, [pc, #212]	@ (8003ee4 <_Z12setupLoraAppv+0x1cc>)
 8003e0e:	2219      	movs	r2, #25
 8003e10:	701a      	strb	r2, [r3, #0]
	 macTxData.responseSize	= 14;
 8003e12:	4b34      	ldr	r3, [pc, #208]	@ (8003ee4 <_Z12setupLoraAppv+0x1cc>)
 8003e14:	220e      	movs	r2, #14
 8003e16:	721a      	strb	r2, [r3, #8]

	 /////////////////
	 // MAC TX DATA //
	 /////////////////

	 macTxGps.command		= macTxGps_RN2903;
 8003e18:	4b34      	ldr	r3, [pc, #208]	@ (8003eec <_Z12setupLoraAppv+0x1d4>)
 8003e1a:	4a35      	ldr	r2, [pc, #212]	@ (8003ef0 <_Z12setupLoraAppv+0x1d8>)
 8003e1c:	605a      	str	r2, [r3, #4]
	 macTxGps.size			= sizeof( macTxGps_RN2903 ) - 1;
 8003e1e:	4b33      	ldr	r3, [pc, #204]	@ (8003eec <_Z12setupLoraAppv+0x1d4>)
 8003e20:	2219      	movs	r2, #25
 8003e22:	701a      	strb	r2, [r3, #0]
	 macTxGps.responseSize	= 14;
 8003e24:	4b31      	ldr	r3, [pc, #196]	@ (8003eec <_Z12setupLoraAppv+0x1d4>)
 8003e26:	220e      	movs	r2, #14
 8003e28:	721a      	strb	r2, [r3, #8]

	 /////////////////
	 // MAC TX DATA //
	 /////////////////

	  macTxSys.command		= macTxSys_RN2903;
 8003e2a:	4b32      	ldr	r3, [pc, #200]	@ (8003ef4 <_Z12setupLoraAppv+0x1dc>)
 8003e2c:	4a32      	ldr	r2, [pc, #200]	@ (8003ef8 <_Z12setupLoraAppv+0x1e0>)
 8003e2e:	605a      	str	r2, [r3, #4]
	  macTxSys.size			= sizeof( macTxSys_RN2903 ) - 1;
 8003e30:	4b30      	ldr	r3, [pc, #192]	@ (8003ef4 <_Z12setupLoraAppv+0x1dc>)
 8003e32:	2215      	movs	r2, #21
 8003e34:	701a      	strb	r2, [r3, #0]
	  macTxSys.responseSize	= 14;
 8003e36:	4b2f      	ldr	r3, [pc, #188]	@ (8003ef4 <_Z12setupLoraAppv+0x1dc>)
 8003e38:	220e      	movs	r2, #14
 8003e3a:	721a      	strb	r2, [r3, #8]

	  //////////////////
	  // MAC SET CH 8 //
	  //////////////////

	  macSetCh8.command		= macSetCh8_RN2903;
 8003e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8003efc <_Z12setupLoraAppv+0x1e4>)
 8003e3e:	4a30      	ldr	r2, [pc, #192]	@ (8003f00 <_Z12setupLoraAppv+0x1e8>)
 8003e40:	605a      	str	r2, [r3, #4]
	  macSetCh8.size		= sizeof( macSetCh8_RN2903 ) - 1;
 8003e42:	4b2e      	ldr	r3, [pc, #184]	@ (8003efc <_Z12setupLoraAppv+0x1e4>)
 8003e44:	2219      	movs	r2, #25
 8003e46:	701a      	strb	r2, [r3, #0]
	  macSetCh8.responseSize	= 9;
 8003e48:	4b2c      	ldr	r3, [pc, #176]	@ (8003efc <_Z12setupLoraAppv+0x1e4>)
 8003e4a:	2209      	movs	r2, #9
 8003e4c:	721a      	strb	r2, [r3, #8]

	  //////////////////
	  // MAC SET CH 9 //
	  //////////////////

	  macSetCh9.command		= macSetCh9_RN2903;
 8003e4e:	4b2d      	ldr	r3, [pc, #180]	@ (8003f04 <_Z12setupLoraAppv+0x1ec>)
 8003e50:	4a2d      	ldr	r2, [pc, #180]	@ (8003f08 <_Z12setupLoraAppv+0x1f0>)
 8003e52:	605a      	str	r2, [r3, #4]
	  macSetCh9.size		= sizeof( macSetCh9_RN2903 ) - 1;
 8003e54:	4b2b      	ldr	r3, [pc, #172]	@ (8003f04 <_Z12setupLoraAppv+0x1ec>)
 8003e56:	2219      	movs	r2, #25
 8003e58:	701a      	strb	r2, [r3, #0]
	  macSetCh9.responseSize	= 9;
 8003e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8003f04 <_Z12setupLoraAppv+0x1ec>)
 8003e5c:	2209      	movs	r2, #9
 8003e5e:	721a      	strb	r2, [r3, #8]

	  ///////////////////
	  // MAC SET CH 10 //
	  ///////////////////
	  macSetCh10.command		= macSetCh10_RN2903;
 8003e60:	4b2a      	ldr	r3, [pc, #168]	@ (8003f0c <_Z12setupLoraAppv+0x1f4>)
 8003e62:	4a2b      	ldr	r2, [pc, #172]	@ (8003f10 <_Z12setupLoraAppv+0x1f8>)
 8003e64:	605a      	str	r2, [r3, #4]
	  macSetCh10.size			= sizeof( macSetCh10_RN2903 ) - 1;
 8003e66:	4b29      	ldr	r3, [pc, #164]	@ (8003f0c <_Z12setupLoraAppv+0x1f4>)
 8003e68:	221a      	movs	r2, #26
 8003e6a:	701a      	strb	r2, [r3, #0]
	  macSetCh10.responseSize	= 9;
 8003e6c:	4b27      	ldr	r3, [pc, #156]	@ (8003f0c <_Z12setupLoraAppv+0x1f4>)
 8003e6e:	2209      	movs	r2, #9
 8003e70:	721a      	strb	r2, [r3, #8]

}
 8003e72:	bf00      	nop
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr
 8003e7c:	20000538 	.word	0x20000538
 8003e80:	200001a8 	.word	0x200001a8
 8003e84:	20000544 	.word	0x20000544
 8003e88:	200001b4 	.word	0x200001b4
 8003e8c:	20000550 	.word	0x20000550
 8003e90:	200001cc 	.word	0x200001cc
 8003e94:	2000055c 	.word	0x2000055c
 8003e98:	200001e0 	.word	0x200001e0
 8003e9c:	20000568 	.word	0x20000568
 8003ea0:	200001f4 	.word	0x200001f4
 8003ea4:	20000574 	.word	0x20000574
 8003ea8:	20000208 	.word	0x20000208
 8003eac:	2000058c 	.word	0x2000058c
 8003eb0:	20000248 	.word	0x20000248
 8003eb4:	20000598 	.word	0x20000598
 8003eb8:	2000027c 	.word	0x2000027c
 8003ebc:	20000580 	.word	0x20000580
 8003ec0:	2000022c 	.word	0x2000022c
 8003ec4:	200005a4 	.word	0x200005a4
 8003ec8:	200002b0 	.word	0x200002b0
 8003ecc:	200005b0 	.word	0x200005b0
 8003ed0:	200002c0 	.word	0x200002c0
 8003ed4:	200005bc 	.word	0x200005bc
 8003ed8:	200002d0 	.word	0x200002d0
 8003edc:	200005c8 	.word	0x200005c8
 8003ee0:	200002e4 	.word	0x200002e4
 8003ee4:	200005d4 	.word	0x200005d4
 8003ee8:	200002f0 	.word	0x200002f0
 8003eec:	200005e0 	.word	0x200005e0
 8003ef0:	2000030c 	.word	0x2000030c
 8003ef4:	200005ec 	.word	0x200005ec
 8003ef8:	20000328 	.word	0x20000328
 8003efc:	200005f8 	.word	0x200005f8
 8003f00:	20000340 	.word	0x20000340
 8003f04:	20000604 	.word	0x20000604
 8003f08:	2000035c 	.word	0x2000035c
 8003f0c:	20000610 	.word	0x20000610
 8003f10:	20000378 	.word	0x20000378

08003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>:

/////////////////
// ADD COMMAND //
/////////////////

void loraRutine::addCommand ( rn2903Command *command ){
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
	this->listCommands[ this->sizeList ]	= command;	// AÑADE PUNTERO A LISTA
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8003f24:	4619      	mov	r1, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
	this->sizeList++;									// Suma 1 al largo de lista
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8003f34:	3301      	adds	r3, #1
 8003f36:	b2da      	uxtb	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr

08003f4a <_ZN10loraRutine7commandEv>:

/////////////
// COMMAND //
/////////////

rn2903Command *loraRutine::command(){
 8003f4a:	b480      	push	{r7}
 8003f4c:	b085      	sub	sp, #20
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
	uint8_t count	= this->actual;			// Copia elemento actual de rutina
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 8003f58:	73fb      	strb	r3, [r7, #15]

	this->actual++;							// Suma 1 al elemento actuañ
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 8003f60:	3301      	adds	r3, #1
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192

	if (this->actual >= this->sizeList){	// Si es el ultimo de la lista
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 2192 	ldrb.w	r2, [r3, #402]	@ 0x192
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d307      	bcc.n	8003f8a <_ZN10loraRutine7commandEv+0x40>
		this->actual	= 0;				// Reinicia la lista
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
		this->stopped	= 1;				// Indica que es el ultimo elemento
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
	}
	return this->listCommands[count];		// Retorta puntero
 8003f8a:	7bfa      	ldrb	r2, [r7, #15]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3714      	adds	r7, #20
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <_ZN10loraRutine5resetEv>:

///////////
// RESET //
///////////

void loraRutine::reset(){
 8003f9e:	b480      	push	{r7}
 8003fa0:	b083      	sub	sp, #12
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
	this->actual	= 0;	// Reinicia contador de lista
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
	this->stopped	= 0;	// No esta en el ultimo elemento
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
}
 8003fb6:	bf00      	nop
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <_ZN10loraRutine6finishEv>:

////////////
// FINISH //
////////////
bool loraRutine::finish(){
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
	return this->stopped;	// Indica si es el ultimo elemento
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190

}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <_ZN9wdTimeoutC1El>:
 *		5.- newMessage:	Indica si se recibió un mensaje
 *		6.- timeout:	Indica si hubo un timeout
 *
 */

wdTimeout::wdTimeout( long limit ){	// Constructor
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
	this->limit	= limit;			// Se debe fijar el limite de timeout
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	609a      	str	r2, [r3, #8]
}
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr

08003ffa <_ZN9wdTimeout9setOutputEv>:

////////////////
// SET OUTPUT //
////////////////

void wdTimeout::setOutput(){	//
 8003ffa:	b480      	push	{r7}
 8003ffc:	b083      	sub	sp, #12
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
	this->flagOutput	= 1;	// Indica que salió un comando
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	705a      	strb	r2, [r3, #1]
	this->counter		= 0;	// Reinicia contador
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	605a      	str	r2, [r3, #4]
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <_ZN9wdTimeout6addOneEv>:

/////////////
// ADD ONE //
/////////////

void wdTimeout::addOne(){
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
	if ( this->flagOutput ){			// Si salió un comando
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	785b      	ldrb	r3, [r3, #1]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d004      	beq.n	8004034 <_ZN9wdTimeout6addOneEv+0x1a>
		this->counter++;				// Suma uno al contador
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	1c5a      	adds	r2, r3, #1
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	605a      	str	r2, [r3, #4]
	}

	if (this->counter >= this->limit ){	// Si pasa el límite
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	429a      	cmp	r2, r3
 800403e:	db03      	blt.n	8004048 <_ZN9wdTimeout6addOneEv+0x2e>
		this->flagTimeout	= 1;		// Se considera timeout
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	709a      	strb	r2, [r3, #2]
	}
	else{								// Si no
		this->flagTimeout	= 0;		// No indica timeout
	}
}
 8004046:	e002      	b.n	800404e <_ZN9wdTimeout6addOneEv+0x34>
		this->flagTimeout	= 0;		// No indica timeout
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	709a      	strb	r2, [r3, #2]
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <_ZN9wdTimeout8setInputEv>:

///////////////
// SET INPUT //
///////////////

void wdTimeout::setInput(){
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
	this->flagInput		= this->flagOutput;		// Copia indicador salida de comando )
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	785a      	ldrb	r2, [r3, #1]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	701a      	strb	r2, [r3, #0]
												// Si hay multiples respuestas toma sentido
	this->flagOutput	= 0;					// Reinicia indicador de salida comando
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	705a      	strb	r2, [r3, #1]
	this->counter		= 0;					// Reinicia contador
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	605a      	str	r2, [r3, #4]
}
 8004076:	bf00      	nop
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <_ZN9wdTimeout7timeOutEv>:

/////////////
// TIMEOUT //
/////////////

bool wdTimeout::timeOut(){
 8004082:	b480      	push	{r7}
 8004084:	b085      	sub	sp, #20
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
	bool flag			= this->flagTimeout;	// Copia indicador timeout
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	789b      	ldrb	r3, [r3, #2]
 800408e:	73fb      	strb	r3, [r7, #15]
	this->flagTimeout	= 0;					// Reinicia indicador timeout
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	709a      	strb	r2, [r3, #2]
	return flag;								// Retorna valor guardado
 8004096:	7bfb      	ldrb	r3, [r7, #15]
}
 8004098:	4618      	mov	r0, r3
 800409a:	3714      	adds	r7, #20
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <_ZN9loraCheck18setResponsePointerEPPhh>:

//////////////////////////
// SET RESPONSE POINTER //
//////////////////////////

void loraCheck::setResponsePointer( uint8_t *pointer[], uint8_t sizeIdealResponses ){
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	4613      	mov	r3, r2
 80040b0:	71fb      	strb	r3, [r7, #7]
	this->idealResponses		= &pointer[0];
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	68ba      	ldr	r2, [r7, #8]
 80040b6:	609a      	str	r2, [r3, #8]
	this->sizeIdealResponses	= sizeIdealResponses;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	79fa      	ldrb	r2, [r7, #7]
 80040bc:	731a      	strb	r2, [r3, #12]
}
 80040be:	bf00      	nop
 80040c0:	3714      	adds	r7, #20
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <_ZN9loraCheck17setIdealResponsesEh>:

////////////////////////
// SET IDEAL RESPONSE //
////////////////////////

void loraCheck::setIdealResponses( uint8_t qtty ){
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
 80040d2:	460b      	mov	r3, r1
 80040d4:	70fb      	strb	r3, [r7, #3]
	this->qtty				= qtty;				// Copia el largo del arreglo
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	78fa      	ldrb	r2, [r7, #3]
 80040da:	705a      	strb	r2, [r3, #1]
}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <_ZN9loraCheck11newResponseEPhh>:

//////////////////
// NEW RESPONSE //
//////////////////

void loraCheck::newResponse( uint8_t *response, uint8_t sizeResponse ){
 80040e8:	b480      	push	{r7}
 80040ea:	b087      	sub	sp, #28
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	4613      	mov	r3, r2
 80040f4:	71fb      	strb	r3, [r7, #7]
	this->realResponse	= response;			// Copia la respuesta entregada por el modulo
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	68ba      	ldr	r2, [r7, #8]
 80040fa:	611a      	str	r2, [r3, #16]
	this->sizeResponse	= sizeResponse;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	79fa      	ldrb	r2, [r7, #7]
 8004100:	701a      	strb	r2, [r3, #0]

	uint8_t i;	// Crea variable auxiliar
	uint8_t j;

	for( i = 0; i < this->qtty; i++ ){								// Recorre el arreglo con for
 8004102:	2300      	movs	r3, #0
 8004104:	75fb      	strb	r3, [r7, #23]
 8004106:	e029      	b.n	800415c <_ZN9loraCheck11newResponseEPhh+0x74>
		for ( j = 0; j < this->sizeResponse; j++ ){
 8004108:	2300      	movs	r3, #0
 800410a:	75bb      	strb	r3, [r7, #22]
 800410c:	e01a      	b.n	8004144 <_ZN9loraCheck11newResponseEPhh+0x5c>
			if ( *(this->idealResponses[i] + j) == this->realResponse[j]){
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	689a      	ldr	r2, [r3, #8]
 8004112:	7dfb      	ldrb	r3, [r7, #23]
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4413      	add	r3, r2
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	7dbb      	ldrb	r3, [r7, #22]
 800411c:	4413      	add	r3, r2
 800411e:	781a      	ldrb	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6919      	ldr	r1, [r3, #16]
 8004124:	7dbb      	ldrb	r3, [r7, #22]
 8004126:	440b      	add	r3, r1
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	429a      	cmp	r2, r3
 800412c:	d103      	bne.n	8004136 <_ZN9loraCheck11newResponseEPhh+0x4e>
				this->flagCorrect	= 1;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	70da      	strb	r2, [r3, #3]
 8004134:	e003      	b.n	800413e <_ZN9loraCheck11newResponseEPhh+0x56>
			}
			else{
				this->flagCorrect	= 0;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	70da      	strb	r2, [r3, #3]
				break;
 800413c:	e007      	b.n	800414e <_ZN9loraCheck11newResponseEPhh+0x66>
		for ( j = 0; j < this->sizeResponse; j++ ){
 800413e:	7dbb      	ldrb	r3, [r7, #22]
 8004140:	3301      	adds	r3, #1
 8004142:	75bb      	strb	r3, [r7, #22]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	7dba      	ldrb	r2, [r7, #22]
 800414a:	429a      	cmp	r2, r3
 800414c:	d3df      	bcc.n	800410e <_ZN9loraCheck11newResponseEPhh+0x26>
			}
		}
		if (this->flagCorrect){
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	78db      	ldrb	r3, [r3, #3]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d108      	bne.n	8004168 <_ZN9loraCheck11newResponseEPhh+0x80>
	for( i = 0; i < this->qtty; i++ ){								// Recorre el arreglo con for
 8004156:	7dfb      	ldrb	r3, [r7, #23]
 8004158:	3301      	adds	r3, #1
 800415a:	75fb      	strb	r3, [r7, #23]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	785b      	ldrb	r3, [r3, #1]
 8004160:	7dfa      	ldrb	r2, [r7, #23]
 8004162:	429a      	cmp	r2, r3
 8004164:	d3d0      	bcc.n	8004108 <_ZN9loraCheck11newResponseEPhh+0x20>
 8004166:	e000      	b.n	800416a <_ZN9loraCheck11newResponseEPhh+0x82>
			break;
 8004168:	bf00      	nop
		}
	}

	this->position	= i;											// Copia posicion final
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	7dfa      	ldrb	r2, [r7, #23]
 800416e:	709a      	strb	r2, [r3, #2]
	this->flagCheck	= 1;											// Indica que hay nuevo resultado
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2201      	movs	r2, #1
 8004174:	711a      	strb	r2, [r3, #4]
}
 8004176:	bf00      	nop
 8004178:	371c      	adds	r7, #28
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr

08004182 <_ZN9loraCheck5checkEv>:

////////////////////
// CHECK RESPONSE //
////////////////////

bool loraCheck::check(){
 8004182:	b480      	push	{r7}
 8004184:	b085      	sub	sp, #20
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
	bool flag;							// Crea variable auxiliar
	flag			= this->flagCheck;	// Copia resultado de flag
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	791b      	ldrb	r3, [r3, #4]
 800418e:	73fb      	strb	r3, [r7, #15]
	this->flagCheck	= 0;				// Reinicia el indicador de nuevo resultado
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	711a      	strb	r2, [r3, #4]

	return 	flag;						// Entrega resultado
 8004196:	7bfb      	ldrb	r3, [r7, #15]
}
 8004198:	4618      	mov	r0, r3
 800419a:	3714      	adds	r7, #20
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <_ZN9loraCheck8responseEv>:

//////////////
// RESPONSE //
//////////////

uint8_t loraCheck::response(){
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
	uint8_t	finalResult;				// Crea variable auxiliar
	uint8_t i;

	if (this->flagCorrect){				// Si hubo respuesta correcta
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	78db      	ldrb	r3, [r3, #3]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d003      	beq.n	80041bc <_ZN9loraCheck8responseEv+0x18>
		finalResult	= this->position;	// Copia posición
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	789b      	ldrb	r3, [r3, #2]
 80041b8:	73fb      	strb	r3, [r7, #15]
 80041ba:	e001      	b.n	80041c0 <_ZN9loraCheck8responseEv+0x1c>
	}
	else{								// Si no
		finalResult	= 99;				// Entrega 99
 80041bc:	2363      	movs	r3, #99	@ 0x63
 80041be:	73fb      	strb	r3, [r7, #15]
	}
	finalResult = this->position;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	789b      	ldrb	r3, [r3, #2]
 80041c4:	73fb      	strb	r3, [r7, #15]

	if ( this->sizeResponse > 30 ){
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	2b1e      	cmp	r3, #30
 80041cc:	d91c      	bls.n	8004208 <_ZN9loraCheck8responseEv+0x64>
		for (i = 0; i < this->sizeResponse-1; i++){
 80041ce:	2300      	movs	r3, #0
 80041d0:	73bb      	strb	r3, [r7, #14]
 80041d2:	e013      	b.n	80041fc <_ZN9loraCheck8responseEv+0x58>
			if ( this->realResponse[i] == 'R' && this->realResponse[i+1] == 'N'){
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	691a      	ldr	r2, [r3, #16]
 80041d8:	7bbb      	ldrb	r3, [r7, #14]
 80041da:	4413      	add	r3, r2
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	2b52      	cmp	r3, #82	@ 0x52
 80041e0:	d109      	bne.n	80041f6 <_ZN9loraCheck8responseEv+0x52>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	691a      	ldr	r2, [r3, #16]
 80041e6:	7bbb      	ldrb	r3, [r7, #14]
 80041e8:	3301      	adds	r3, #1
 80041ea:	4413      	add	r3, r2
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	2b4e      	cmp	r3, #78	@ 0x4e
 80041f0:	d101      	bne.n	80041f6 <_ZN9loraCheck8responseEv+0x52>
				finalResult	= 98;
 80041f2:	2362      	movs	r3, #98	@ 0x62
 80041f4:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < this->sizeResponse-1; i++){
 80041f6:	7bbb      	ldrb	r3, [r7, #14]
 80041f8:	3301      	adds	r3, #1
 80041fa:	73bb      	strb	r3, [r7, #14]
 80041fc:	7bba      	ldrb	r2, [r7, #14]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	3b01      	subs	r3, #1
 8004204:	429a      	cmp	r2, r3
 8004206:	dbe5      	blt.n	80041d4 <_ZN9loraCheck8responseEv+0x30>
			}
		}
	}

	return finalResult;					// Retorna decisión
 8004208:	7bfb      	ldrb	r3, [r7, #15]
}
 800420a:	4618      	mov	r0, r3
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <_ZN9loraInput12insertBufferEPhh>:

///////////////////
// INSERT BUFFER //
///////////////////

void loraInput::insertBuffer(uint8_t *buffer, uint8_t sizeBuffer){
 8004216:	b480      	push	{r7}
 8004218:	b085      	sub	sp, #20
 800421a:	af00      	add	r7, sp, #0
 800421c:	60f8      	str	r0, [r7, #12]
 800421e:	60b9      	str	r1, [r7, #8]
 8004220:	4613      	mov	r3, r2
 8004222:	71fb      	strb	r3, [r7, #7]
	this->buffer		= buffer;		// Guarda puntero inicial del buffer
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	605a      	str	r2, [r3, #4]
	this->sizeBuffer	= sizeBuffer;	// Guarda tamaño del buffer
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	79fa      	ldrb	r2, [r7, #7]
 800422e:	721a      	strb	r2, [r3, #8]
}
 8004230:	bf00      	nop
 8004232:	3714      	adds	r7, #20
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <_ZN9loraInput13insertElementEh>:

////////////////////
// INSERT ELEMENT //
////////////////////

void loraInput::insertElement(uint8_t element){
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	460b      	mov	r3, r1
 8004246:	70fb      	strb	r3, [r7, #3]
	if (element == '\n'){							// Si llega un salto de linea
 8004248:	78fb      	ldrb	r3, [r7, #3]
 800424a:	2b0a      	cmp	r3, #10
 800424c:	d10c      	bne.n	8004268 <_ZN9loraInput13insertElementEh+0x2c>
		this->sizeResponse		= this->count;		// Guarda tamaño de la respuesta
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	781a      	ldrb	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
		this->count				= 0;				// Reinicia contador
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	701a      	strb	r2, [r3, #0]
		this->flagNewResponse	= 1;				// Indica que llego mensaje nuevo
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
			this->count	= 0;						// Reinicia buffer
		}
		this->buffer[this->count]	= element;	// Copia elemento en buffer
		this->count++;
	}
}
 8004266:	e015      	b.n	8004294 <_ZN9loraInput13insertElementEh+0x58>
		if (this->count >= this->sizeBuffer){		// Si el contador se pasa del buffero
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	781a      	ldrb	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	7a1b      	ldrb	r3, [r3, #8]
 8004270:	429a      	cmp	r2, r3
 8004272:	d302      	bcc.n	800427a <_ZN9loraInput13insertElementEh+0x3e>
			this->count	= 0;						// Reinicia buffer
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
		this->buffer[this->count]	= element;	// Copia elemento en buffer
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	7812      	ldrb	r2, [r2, #0]
 8004282:	4413      	add	r3, r2
 8004284:	78fa      	ldrb	r2, [r7, #3]
 8004286:	701a      	strb	r2, [r3, #0]
		this->count++;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	3301      	adds	r3, #1
 800428e:	b2da      	uxtb	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	701a      	strb	r2, [r3, #0]
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <_ZN9loraInput11newResponseEv>:

//////////////////
// NEW RESPONSE //
//////////////////

bool loraInput::newResponse(){						// Se reinicia cuando es consultado
 80042a0:	b480      	push	{r7}
 80042a2:	b085      	sub	sp, #20
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
	bool flag				= this->flagNewResponse;	// Copia flag de nuevo mensaje
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ae:	73fb      	strb	r3, [r7, #15]
	this->flagNewResponse	= 0;						// Reinicia flag
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	return flag;										// Retorna respuesta guardada
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3714      	adds	r7, #20
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr

080042c6 <_ZN9loraInput8responseEv>:

//////////////
// RESPONSE //
//////////////

uint8_t* loraInput::response(){	//
 80042c6:	b480      	push	{r7}
 80042c8:	b083      	sub	sp, #12
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
	return this->buffer;		// Entrega la respuesta final
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr

080042de <_ZN9loraInput12responseSizeEv>:

uint8_t loraInput::responseSize(){
 80042de:	b480      	push	{r7}
 80042e0:	b083      	sub	sp, #12
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
	return this->sizeResponse;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <_ZN10loraSelect10setCommandEPhhh>:

/////////////////
// SET COMMAND //
/////////////////

void loraSelect::setCommand( uint8_t *command, uint8_t sizeCommand, uint8_t qtty ){
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	4611      	mov	r1, r2
 8004304:	461a      	mov	r2, r3
 8004306:	460b      	mov	r3, r1
 8004308:	71fb      	strb	r3, [r7, #7]
 800430a:	4613      	mov	r3, r2
 800430c:	71bb      	strb	r3, [r7, #6]
	this->command		= command;		//	Copia comando
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	68ba      	ldr	r2, [r7, #8]
 8004312:	601a      	str	r2, [r3, #0]
	this->commandSize	= sizeCommand;	//	Copia lista de respuestas
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	79fa      	ldrb	r2, [r7, #7]
 8004318:	711a      	strb	r2, [r3, #4]
	this->qtty			= qtty;			//	Copia cantidad de respeustas
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	79ba      	ldrb	r2, [r7, #6]
 800431e:	715a      	strb	r2, [r3, #5]
	this->flagNew		= 1;			//	Indica que hay nuevo comando
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2201      	movs	r2, #1
 8004324:	71da      	strb	r2, [r3, #7]
}
 8004326:	bf00      	nop
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <_ZN10loraSelect10newCommandEv>:

/////////////////
// NEW COMMAND //
/////////////////

bool loraSelect::newCommand(){
 8004332:	b480      	push	{r7}
 8004334:	b085      	sub	sp, #20
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
	bool flag = this->flagNew;								// Crea variable
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	79db      	ldrb	r3, [r3, #7]
 800433e:	73fb      	strb	r3, [r7, #15]
	this->flagNew	= 0;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	71da      	strb	r2, [r3, #7]

	return flag;							// Retorna salida
 8004346:	7bfb      	ldrb	r3, [r7, #15]
}
 8004348:	4618      	mov	r0, r3
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <_ZN10loraSelect10getCommandEv>:

/////////////////
// GET COMMAND //
/////////////////

uint8_t	*loraSelect::getCommand(){
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
	return this->command;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
}
 8004360:	4618      	mov	r0, r3
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <_ZN10loraSelect14getCommandSizeEv>:

///////////////////
// GET RESPONSES //
///////////////////

uint8_t loraSelect::getCommandSize(){
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
	return this->commandSize;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	791b      	ldrb	r3, [r3, #4]
}
 8004378:	4618      	mov	r0, r3
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <_ZN10loraSelect13qttyResponsesEv>:

////////////////////////
// QUANTITY RESPONSES //
////////////////////////

uint8_t loraSelect::qttyResponses(){
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
	return this->qtty;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	795b      	ldrb	r3, [r3, #5]
}
 8004390:	4618      	mov	r0, r3
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <_ZN12loraDecision10setRetriesEh>:

//////////////////
// SET RETRIES  //
//////////////////

void loraDecision::setRetries( uint8_t retries ){
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	460b      	mov	r3, r1
 80043a6:	70fb      	strb	r3, [r7, #3]
	this->retries	= retries;					//
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	78fa      	ldrb	r2, [r7, #3]
 80043ac:	701a      	strb	r2, [r3, #0]
}
 80043ae:	bf00      	nop
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <_ZN12loraDecision8responseEh>:
//////////////
// RESPONSE //
//////////////


void loraDecision::response ( uint8_t position ){
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
 80043c2:	460b      	mov	r3, r1
 80043c4:	70fb      	strb	r3, [r7, #3]
	this->position	= position;					//	Copia posicion
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	78fa      	ldrb	r2, [r7, #3]
 80043ca:	705a      	strb	r2, [r3, #1]

	if ( position == 0 || position == 12 ){						//	Si no hay error
 80043cc:	78fb      	ldrb	r3, [r7, #3]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d002      	beq.n	80043d8 <_ZN12loraDecision8responseEh+0x1e>
 80043d2:	78fb      	ldrb	r3, [r7, #3]
 80043d4:	2b0c      	cmp	r3, #12
 80043d6:	d10f      	bne.n	80043f8 <_ZN12loraDecision8responseEh+0x3e>
		this->flagCorrect	= 1;				//	Indica que la respuesta es correcta
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	70da      	strb	r2, [r3, #3]
		this->flagEnable	= 1;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2201      	movs	r2, #1
 80043e2:	719a      	strb	r2, [r3, #6]
		this->flagBurn		= 0;				//	Reinicia flag quemado
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;				//	Reinicia flag repetir
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	715a      	strb	r2, [r3, #5]
		this->count			= 0;				//	Reinicia contador
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	709a      	strb	r2, [r3, #2]
		else{									//	Si no pasa  limite
			this->flagBurn		= 0;			//	No esta quemado
			this->flagRepeat	= 1;			//	Solicita repetir
		}
	}
}
 80043f6:	e054      	b.n	80044a2 <_ZN12loraDecision8responseEh+0xe8>
	else if ( position == 10 ){
 80043f8:	78fb      	ldrb	r3, [r7, #3]
 80043fa:	2b0a      	cmp	r3, #10
 80043fc:	d10f      	bne.n	800441e <_ZN12loraDecision8responseEh+0x64>
		this->flagCorrect	= 0;				//	Indica que la respuesta es correcta
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	70da      	strb	r2, [r3, #3]
		this->flagEnable	= 1;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	719a      	strb	r2, [r3, #6]
		this->flagBurn		= 1;				//	Reinicia flag quemado
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;				//	Reinicia flag repetir
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	715a      	strb	r2, [r3, #5]
		this->count			= 0;				//	Reinicia contador
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	709a      	strb	r2, [r3, #2]
}
 800441c:	e041      	b.n	80044a2 <_ZN12loraDecision8responseEh+0xe8>
	else if ( position < 98 ){
 800441e:	78fb      	ldrb	r3, [r7, #3]
 8004420:	2b61      	cmp	r3, #97	@ 0x61
 8004422:	d80f      	bhi.n	8004444 <_ZN12loraDecision8responseEh+0x8a>
		this->flagCorrect	= 1;				//	Indica que la respuesta es correcta
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	70da      	strb	r2, [r3, #3]
		this->flagEnable	= 1;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2201      	movs	r2, #1
 800442e:	719a      	strb	r2, [r3, #6]
		this->flagBurn		= 0;				//	Reinicia flag quemado
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;				//	Reinicia flag repetir
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	715a      	strb	r2, [r3, #5]
		this->count			= 0;				//	Reinicia contador
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	709a      	strb	r2, [r3, #2]
}
 8004442:	e02e      	b.n	80044a2 <_ZN12loraDecision8responseEh+0xe8>
	else if ( position == 98 ){
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	2b62      	cmp	r3, #98	@ 0x62
 8004448:	d10f      	bne.n	800446a <_ZN12loraDecision8responseEh+0xb0>
		this->flagCorrect	= 0;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	70da      	strb	r2, [r3, #3]
		this->flagBurn		= 0;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	715a      	strb	r2, [r3, #5]
		this->count			= 0;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	709a      	strb	r2, [r3, #2]
		this->flagEnable	= 1;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	719a      	strb	r2, [r3, #6]
}
 8004468:	e01b      	b.n	80044a2 <_ZN12loraDecision8responseEh+0xe8>
		this->flagCorrect	= 0;				//	Reinicia flag correcto
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	70da      	strb	r2, [r3, #3]
		this->count++;							//	Suma uno al contador
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	789b      	ldrb	r3, [r3, #2]
 8004474:	3301      	adds	r3, #1
 8004476:	b2da      	uxtb	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	709a      	strb	r2, [r3, #2]
		if ( this->count >= this->retries ){	//	Si pasa limite de reintentos
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	789a      	ldrb	r2, [r3, #2]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	d306      	bcc.n	8004496 <_ZN12loraDecision8responseEh+0xdc>
			this->flagBurn		= 1;			//	Indica que esta quemado
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	711a      	strb	r2, [r3, #4]
			this->flagRepeat	= 0;			//	No hay que repetir
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	715a      	strb	r2, [r3, #5]
}
 8004494:	e005      	b.n	80044a2 <_ZN12loraDecision8responseEh+0xe8>
			this->flagBurn		= 0;			//	No esta quemado
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	711a      	strb	r2, [r3, #4]
			this->flagRepeat	= 1;			//	Solicita repetir
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	715a      	strb	r2, [r3, #5]
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr

080044ae <_ZN12loraDecision5resetEv>:

///////////
// RESET //
///////////

void loraDecision::reset(){
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
	this->flagCorrect	= 0;	//	Reinicia indicador de msj correcto
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	70da      	strb	r2, [r3, #3]
	this->flagBurn		= 0;	//	Reinicia indicador de msj quemado
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	711a      	strb	r2, [r3, #4]
	this->flagRepeat	= 0;	//	Reinicia indicador de repetir mensaje
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	715a      	strb	r2, [r3, #5]
	this->count			= 0;	//	Reinicia contador
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	709a      	strb	r2, [r3, #2]
}
 80044ce:	bf00      	nop
 80044d0:	370c      	adds	r7, #12
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr

080044da <_ZN12loraDecision7disableEv>:

void loraDecision::disable(){
 80044da:	b480      	push	{r7}
 80044dc:	b083      	sub	sp, #12
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
	this->flagEnable	= 0;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	719a      	strb	r2, [r3, #6]
}
 80044e8:	bf00      	nop
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <_ZN12loraDecision6enableEv>:

bool loraDecision::enable(){
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
	return this->flagEnable;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	799b      	ldrb	r3, [r3, #6]
}
 8004500:	4618      	mov	r0, r3
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <_ZN12loraDecision7correctEv>:

/////////////
// CORRECT //
/////////////

bool loraDecision::correct(){
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
	return this->flagCorrect;	//
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	78db      	ldrb	r3, [r3, #3]
}
 8004518:	4618      	mov	r0, r3
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <_ZN12loraDecision4burnEv>:

//////////
// BURN //
//////////

bool loraDecision::burn(){
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
	return this->flagBurn;		//
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	791b      	ldrb	r3, [r3, #4]
}
 8004530:	4618      	mov	r0, r3
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <_ZN12fifoCommandsC1Ev>:
////////////////////////
// FIFO COMMAND CLASS //
////////////////////////


class fifoCommands{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f103 022f 	add.w	r2, r3, #47	@ 0x2f
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	605a      	str	r2, [r3, #4]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f103 0239 	add.w	r2, r3, #57	@ 0x39
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	609a      	str	r2, [r3, #8]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f103 0243 	add.w	r2, r3, #67	@ 0x43
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	60da      	str	r2, [r3, #12]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f103 024d 	add.w	r2, r3, #77	@ 0x4d
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	611a      	str	r2, [r3, #16]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f103 0257 	add.w	r2, r3, #87	@ 0x57
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	615a      	str	r2, [r3, #20]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f103 0261 	add.w	r2, r3, #97	@ 0x61
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	619a      	str	r2, [r3, #24]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f103 026b 	add.w	r2, r3, #107	@ 0x6b
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	61da      	str	r2, [r3, #28]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f103 0275 	add.w	r2, r3, #117	@ 0x75
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	621a      	str	r2, [r3, #32]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f103 027f 	add.w	r2, r3, #127	@ 0x7f
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	625a      	str	r2, [r3, #36]	@ 0x24
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f103 0289 	add.w	r2, r3, #137	@ 0x89
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4618      	mov	r0, r3
 80045ac:	370c      	adds	r7, #12
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
	...

080045b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80045bc:	f001 fb25 	bl	8005c0a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80045c0:	f000 f8e8 	bl	8004794 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80045c4:	f000 fb62 	bl	8004c8c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80045c8:	f000 fb06 	bl	8004bd8 <_ZL11MX_DMA_Initv>
  MX_UART4_Init();
 80045cc:	f000 fa9c 	bl	8004b08 <_ZL13MX_UART4_Initv>
  MX_UART5_Init();
 80045d0:	f000 face 	bl	8004b70 <_ZL13MX_UART5_Initv>
  MX_I2C1_Init();
 80045d4:	f000 fa0a 	bl	80049ec <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 80045d8:	f000 fa56 	bl	8004a88 <_ZL12MX_TIM6_Initv>
  MX_ADC1_Init();
 80045dc:	f000 f956 	bl	800488c <_ZL12MX_ADC1_Initv>
  MX_IWDG_Init();
 80045e0:	f000 f930 	bl	8004844 <_ZL12MX_IWDG_Initv>

  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT	(&htim6);
 80045e4:	484b      	ldr	r0, [pc, #300]	@ (8004714 <main+0x15c>)
 80045e6:	f007 fe5f 	bl	800c2a8 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA	(&huart4,	rxLora, sizeof(rxLora));
 80045ea:	2201      	movs	r2, #1
 80045ec:	494a      	ldr	r1, [pc, #296]	@ (8004718 <main+0x160>)
 80045ee:	484b      	ldr	r0, [pc, #300]	@ (800471c <main+0x164>)
 80045f0:	f008 fa3c 	bl	800ca6c <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA	(&huart5,	rxGps, sizeof(rxGps));
 80045f4:	2202      	movs	r2, #2
 80045f6:	494a      	ldr	r1, [pc, #296]	@ (8004720 <main+0x168>)
 80045f8:	484a      	ldr	r0, [pc, #296]	@ (8004724 <main+0x16c>)
 80045fa:	f008 fa37 	bl	800ca6c <HAL_UART_Receive_DMA>
  HAL_ADC_Start_DMA		(&hadc1, analog, 3);
 80045fe:	2203      	movs	r2, #3
 8004600:	4949      	ldr	r1, [pc, #292]	@ (8004728 <main+0x170>)
 8004602:	484a      	ldr	r0, [pc, #296]	@ (800472c <main+0x174>)
 8004604:	f001 fef4 	bl	80063f0 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setupLoraApp();
 8004608:	f7ff fb86 	bl	8003d18 <_Z12setupLoraAppv>



  chSetRN2903.addCommand( &macSetCh8 );
 800460c:	4948      	ldr	r1, [pc, #288]	@ (8004730 <main+0x178>)
 800460e:	4849      	ldr	r0, [pc, #292]	@ (8004734 <main+0x17c>)
 8004610:	f7ff fc80 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  chSetRN2903.addCommand( &macSetCh9 );
 8004614:	4948      	ldr	r1, [pc, #288]	@ (8004738 <main+0x180>)
 8004616:	4847      	ldr	r0, [pc, #284]	@ (8004734 <main+0x17c>)
 8004618:	f7ff fc7c 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  chSetRN2903.addCommand( &macSetCh10 );
 800461c:	4947      	ldr	r1, [pc, #284]	@ (800473c <main+0x184>)
 800461e:	4845      	ldr	r0, [pc, #276]	@ (8004734 <main+0x17c>)
 8004620:	f7ff fc78 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>

  setupRN2903.addCommand( &radioSetMod	);
 8004624:	4946      	ldr	r1, [pc, #280]	@ (8004740 <main+0x188>)
 8004626:	4847      	ldr	r0, [pc, #284]	@ (8004744 <main+0x18c>)
 8004628:	f7ff fc74 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetSf 	);
 800462c:	4946      	ldr	r1, [pc, #280]	@ (8004748 <main+0x190>)
 800462e:	4845      	ldr	r0, [pc, #276]	@ (8004744 <main+0x18c>)
 8004630:	f7ff fc70 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetBw 	);
 8004634:	4945      	ldr	r1, [pc, #276]	@ (800474c <main+0x194>)
 8004636:	4843      	ldr	r0, [pc, #268]	@ (8004744 <main+0x18c>)
 8004638:	f7ff fc6c 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetPwr 	);
 800463c:	4944      	ldr	r1, [pc, #272]	@ (8004750 <main+0x198>)
 800463e:	4841      	ldr	r0, [pc, #260]	@ (8004744 <main+0x18c>)
 8004640:	f7ff fc68 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>

  setupRN2903.addCommand( &macSetDeveui );
 8004644:	4943      	ldr	r1, [pc, #268]	@ (8004754 <main+0x19c>)
 8004646:	483f      	ldr	r0, [pc, #252]	@ (8004744 <main+0x18c>)
 8004648:	f7ff fc64 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetDevAddr );
 800464c:	4942      	ldr	r1, [pc, #264]	@ (8004758 <main+0x1a0>)
 800464e:	483d      	ldr	r0, [pc, #244]	@ (8004744 <main+0x18c>)
 8004650:	f7ff fc60 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetNwkskey );
 8004654:	4941      	ldr	r1, [pc, #260]	@ (800475c <main+0x1a4>)
 8004656:	483b      	ldr	r0, [pc, #236]	@ (8004744 <main+0x18c>)
 8004658:	f7ff fc5c 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetAppskey );
 800465c:	4940      	ldr	r1, [pc, #256]	@ (8004760 <main+0x1a8>)
 800465e:	4839      	ldr	r0, [pc, #228]	@ (8004744 <main+0x18c>)
 8004660:	f7ff fc58 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macJoinAbp );
 8004664:	493f      	ldr	r1, [pc, #252]	@ (8004764 <main+0x1ac>)
 8004666:	4837      	ldr	r0, [pc, #220]	@ (8004744 <main+0x18c>)
 8004668:	f7ff fc54 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetSync );
 800466c:	493e      	ldr	r1, [pc, #248]	@ (8004768 <main+0x1b0>)
 800466e:	4835      	ldr	r0, [pc, #212]	@ (8004744 <main+0x18c>)
 8004670:	f7ff fc50 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSave );
 8004674:	493d      	ldr	r1, [pc, #244]	@ (800476c <main+0x1b4>)
 8004676:	4833      	ldr	r0, [pc, #204]	@ (8004744 <main+0x18c>)
 8004678:	f7ff fc4c 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>

  loopRN2903.addCommand( &macTxData );
 800467c:	493c      	ldr	r1, [pc, #240]	@ (8004770 <main+0x1b8>)
 800467e:	483d      	ldr	r0, [pc, #244]	@ (8004774 <main+0x1bc>)
 8004680:	f7ff fc48 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>
  loopRN2903.addCommand( &macTxData );
 8004684:	493a      	ldr	r1, [pc, #232]	@ (8004770 <main+0x1b8>)
 8004686:	483b      	ldr	r0, [pc, #236]	@ (8004774 <main+0x1bc>)
 8004688:	f7ff fc44 	bl	8003f14 <_ZN10loraRutine10addCommandEP13rn2903Command>

  loraCheck.setResponsePointer( rxCommand, 13);
 800468c:	220d      	movs	r2, #13
 800468e:	493a      	ldr	r1, [pc, #232]	@ (8004778 <main+0x1c0>)
 8004690:	483a      	ldr	r0, [pc, #232]	@ (800477c <main+0x1c4>)
 8004692:	f7ff fd07 	bl	80040a4 <_ZN9loraCheck18setResponsePointerEPPhh>
  loraDecision.setRetries(3);
 8004696:	2103      	movs	r1, #3
 8004698:	4839      	ldr	r0, [pc, #228]	@ (8004780 <main+0x1c8>)
 800469a:	f7ff fe7f 	bl	800439c <_ZN12loraDecision10setRetriesEh>

  loraInput.insertBuffer( bufferLoraIn, sizeof(bufferLoraIn));
 800469e:	2232      	movs	r2, #50	@ 0x32
 80046a0:	4938      	ldr	r1, [pc, #224]	@ (8004784 <main+0x1cc>)
 80046a2:	4839      	ldr	r0, [pc, #228]	@ (8004788 <main+0x1d0>)
 80046a4:	f7ff fdb7 	bl	8004216 <_ZN9loraInput12insertBufferEPhh>
  //displayLink.inputDisplay(8888, 3);
  //
  HAL_IWDG_Init(&hiwdg);
 80046a8:	4838      	ldr	r0, [pc, #224]	@ (800478c <main+0x1d4>)
 80046aa:	f006 f966 	bl	800a97a <HAL_IWDG_Init>
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80046ae:	2201      	movs	r2, #1
 80046b0:	2110      	movs	r1, #16
 80046b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046b6:	f003 feb3 	bl	8008420 <HAL_GPIO_WritePin>

	  hwInput();
 80046ba:	f7fd fdbc 	bl	8002236 <_Z7hwInputv>
	  linkInput();
 80046be:	f7fe fd7b 	bl	80031b8 <_Z9linkInputv>
	  tcpInput();
 80046c2:	f001 f8a3 	bl	800580c <_Z8tcpInputv>
	  app();
 80046c6:	f7fc fa8f 	bl	8000be8 <_Z3appv>
	  tcpOutput();
 80046ca:	f001 f9db 	bl	8005a84 <_Z9tcpOutputv>
	  linkOutput();
 80046ce:	f7ff fab3 	bl	8003c38 <_Z10linkOutputv>
	  hwOutput();
 80046d2:	f7fe fa5b 	bl	8002b8c <_Z8hwOutputv>

	  /* USER CODE END WHILE */

	  /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80046d6:	2200      	movs	r2, #0
 80046d8:	2110      	movs	r1, #16
 80046da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046de:	f003 fe9f 	bl	8008420 <HAL_GPIO_WritePin>

	  HAL_SuspendTick();
 80046e2:	f001 fb07 	bl	8005cf4 <HAL_SuspendTick>
	  HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80046e6:	2101      	movs	r1, #1
 80046e8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80046ec:	f006 f99c 	bl	800aa28 <HAL_PWR_EnterSLEEPMode>

	  while (!flagSuperloop){	// SI NO SE HA CUMPLIDO L TIMER
 80046f0:	bf00      	nop
 80046f2:	4b27      	ldr	r3, [pc, #156]	@ (8004790 <main+0x1d8>)
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	f083 0301 	eor.w	r3, r3, #1
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1f8      	bne.n	80046f2 <main+0x13a>
	  }							// ESPERA ETERNAMENTE
	  flagSuperloop	= 0;		// REINICIA FLAG
 8004700:	4b23      	ldr	r3, [pc, #140]	@ (8004790 <main+0x1d8>)
 8004702:	2200      	movs	r2, #0
 8004704:	701a      	strb	r2, [r3, #0]

	  HAL_ResumeTick();
 8004706:	f001 fb05 	bl	8005d14 <HAL_ResumeTick>
	  HAL_IWDG_Refresh(&hiwdg);
 800470a:	4820      	ldr	r0, [pc, #128]	@ (800478c <main+0x1d4>)
 800470c:	f006 f97b 	bl	800aa06 <HAL_IWDG_Refresh>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8004710:	e7cd      	b.n	80046ae <main+0xf6>
 8004712:	bf00      	nop
 8004714:	200009e0 	.word	0x200009e0
 8004718:	20000ae8 	.word	0x20000ae8
 800471c:	200007b0 	.word	0x200007b0
 8004720:	20000ad8 	.word	0x20000ad8
 8004724:	20000838 	.word	0x20000838
 8004728:	2000113c 	.word	0x2000113c
 800472c:	2000061c 	.word	0x2000061c
 8004730:	200005f8 	.word	0x200005f8
 8004734:	20000d24 	.word	0x20000d24
 8004738:	20000604 	.word	0x20000604
 800473c:	20000610 	.word	0x20000610
 8004740:	20000544 	.word	0x20000544
 8004744:	20000b90 	.word	0x20000b90
 8004748:	20000550 	.word	0x20000550
 800474c:	2000055c 	.word	0x2000055c
 8004750:	20000568 	.word	0x20000568
 8004754:	20000574 	.word	0x20000574
 8004758:	20000580 	.word	0x20000580
 800475c:	2000058c 	.word	0x2000058c
 8004760:	20000598 	.word	0x20000598
 8004764:	200005b0 	.word	0x200005b0
 8004768:	200005bc 	.word	0x200005bc
 800476c:	200005c8 	.word	0x200005c8
 8004770:	200005d4 	.word	0x200005d4
 8004774:	20000eb8 	.word	0x20000eb8
 8004778:	20000170 	.word	0x20000170
 800477c:	20000b6c 	.word	0x20000b6c
 8004780:	20000b80 	.word	0x20000b80
 8004784:	2000104c 	.word	0x2000104c
 8004788:	20000b2c 	.word	0x20000b2c
 800478c:	20000a2c 	.word	0x20000a2c
 8004790:	20001138 	.word	0x20001138

08004794 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b096      	sub	sp, #88	@ 0x58
 8004798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800479a:	f107 0314 	add.w	r3, r7, #20
 800479e:	2244      	movs	r2, #68	@ 0x44
 80047a0:	2100      	movs	r1, #0
 80047a2:	4618      	mov	r0, r3
 80047a4:	f009 fbf9 	bl	800df9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80047a8:	463b      	mov	r3, r7
 80047aa:	2200      	movs	r2, #0
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	605a      	str	r2, [r3, #4]
 80047b0:	609a      	str	r2, [r3, #8]
 80047b2:	60da      	str	r2, [r3, #12]
 80047b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80047b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80047ba:	f006 f977 	bl	800aaac <HAL_PWREx_ControlVoltageScaling>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	bf14      	ite	ne
 80047c4:	2301      	movne	r3, #1
 80047c6:	2300      	moveq	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80047ce:	f000 fb8d 	bl	8004eec <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80047d2:	2303      	movs	r3, #3
 80047d4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80047d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80047da:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80047dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047e0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80047e2:	2340      	movs	r3, #64	@ 0x40
 80047e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80047e6:	2300      	movs	r3, #0
 80047e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80047ea:	f107 0314 	add.w	r3, r7, #20
 80047ee:	4618      	mov	r0, r3
 80047f0:	f006 f9fa 	bl	800abe8 <HAL_RCC_OscConfig>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	bf14      	ite	ne
 80047fa:	2301      	movne	r3, #1
 80047fc:	2300      	moveq	r3, #0
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8004804:	f000 fb72 	bl	8004eec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004808:	230f      	movs	r3, #15
 800480a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800480c:	2302      	movs	r3, #2
 800480e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004810:	2300      	movs	r3, #0
 8004812:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004814:	2300      	movs	r3, #0
 8004816:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004818:	2300      	movs	r3, #0
 800481a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800481c:	463b      	mov	r3, r7
 800481e:	2100      	movs	r1, #0
 8004820:	4618      	mov	r0, r3
 8004822:	f006 fdfb 	bl	800b41c <HAL_RCC_ClockConfig>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	bf14      	ite	ne
 800482c:	2301      	movne	r3, #1
 800482e:	2300      	moveq	r3, #0
 8004830:	b2db      	uxtb	r3, r3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d001      	beq.n	800483a <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8004836:	f000 fb59 	bl	8004eec <Error_Handler>
  }
}
 800483a:	bf00      	nop
 800483c:	3758      	adds	r7, #88	@ 0x58
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
	...

08004844 <_ZL12MX_IWDG_Initv>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
void MX_IWDG_Init(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IWDG_Init 0 */

  /* USER CODE END IWDG_Init 0 */

  /* Initialize the IWDG peripheral */
  hiwdg.Instance = IWDG;
 8004848:	4b0e      	ldr	r3, [pc, #56]	@ (8004884 <_ZL12MX_IWDG_Initv+0x40>)
 800484a:	4a0f      	ldr	r2, [pc, #60]	@ (8004888 <_ZL12MX_IWDG_Initv+0x44>)
 800484c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800484e:	4b0d      	ldr	r3, [pc, #52]	@ (8004884 <_ZL12MX_IWDG_Initv+0x40>)
 8004850:	2200      	movs	r2, #0
 8004852:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 399;
 8004854:	4b0b      	ldr	r3, [pc, #44]	@ (8004884 <_ZL12MX_IWDG_Initv+0x40>)
 8004856:	f240 128f 	movw	r2, #399	@ 0x18f
 800485a:	609a      	str	r2, [r3, #8]
  hiwdg.Init.Window	= 390;
 800485c:	4b09      	ldr	r3, [pc, #36]	@ (8004884 <_ZL12MX_IWDG_Initv+0x40>)
 800485e:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 8004862:	60da      	str	r2, [r3, #12]

  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004864:	4807      	ldr	r0, [pc, #28]	@ (8004884 <_ZL12MX_IWDG_Initv+0x40>)
 8004866:	f006 f888 	bl	800a97a <HAL_IWDG_Init>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	bf14      	ite	ne
 8004870:	2301      	movne	r3, #1
 8004872:	2300      	moveq	r3, #0
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <_ZL12MX_IWDG_Initv+0x3a>
  {
    Error_Handler();
 800487a:	f000 fb37 	bl	8004eec <Error_Handler>
  }

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
}
 800487e:	bf00      	nop
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	20000a2c 	.word	0x20000a2c
 8004888:	40003000 	.word	0x40003000

0800488c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b08a      	sub	sp, #40	@ 0x28
 8004890:	af00      	add	r7, sp, #0
	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_MultiModeTypeDef multimode = {0};
 8004892:	f107 031c 	add.w	r3, r7, #28
 8004896:	2200      	movs	r2, #0
 8004898:	601a      	str	r2, [r3, #0]
 800489a:	605a      	str	r2, [r3, #4]
 800489c:	609a      	str	r2, [r3, #8]
	  ADC_ChannelConfTypeDef sConfig = {0};
 800489e:	1d3b      	adds	r3, r7, #4
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	605a      	str	r2, [r3, #4]
 80048a6:	609a      	str	r2, [r3, #8]
 80048a8:	60da      	str	r2, [r3, #12]
 80048aa:	611a      	str	r2, [r3, #16]
 80048ac:	615a      	str	r2, [r3, #20]

	  /* USER CODE END ADC1_Init 1 */

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 80048ae:	4b4a      	ldr	r3, [pc, #296]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048b0:	4a4a      	ldr	r2, [pc, #296]	@ (80049dc <_ZL12MX_ADC1_Initv+0x150>)
 80048b2:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80048b4:	4b48      	ldr	r3, [pc, #288]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80048ba:	4b47      	ldr	r3, [pc, #284]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048bc:	2200      	movs	r2, #0
 80048be:	609a      	str	r2, [r3, #8]
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80048c0:	4b45      	ldr	r3, [pc, #276]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	60da      	str	r2, [r3, #12]
	  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80048c6:	4b44      	ldr	r3, [pc, #272]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048c8:	2201      	movs	r2, #1
 80048ca:	611a      	str	r2, [r3, #16]
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80048cc:	4b42      	ldr	r3, [pc, #264]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048ce:	2204      	movs	r2, #4
 80048d0:	615a      	str	r2, [r3, #20]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 80048d2:	4b41      	ldr	r3, [pc, #260]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048d4:	2200      	movs	r2, #0
 80048d6:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 80048d8:	4b3f      	ldr	r3, [pc, #252]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048da:	2201      	movs	r2, #1
 80048dc:	765a      	strb	r2, [r3, #25]
	  hadc1.Init.NbrOfConversion = 3;
 80048de:	4b3e      	ldr	r3, [pc, #248]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048e0:	2203      	movs	r2, #3
 80048e2:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80048e4:	4b3c      	ldr	r3, [pc, #240]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80048ec:	4b3a      	ldr	r3, [pc, #232]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	629a      	str	r2, [r3, #40]	@ 0x28
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80048f2:	4b39      	ldr	r3, [pc, #228]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	  hadc1.Init.DMAContinuousRequests = DISABLE;
 80048f8:	4b37      	ldr	r3, [pc, #220]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004900:	4b35      	ldr	r3, [pc, #212]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 8004902:	2200      	movs	r2, #0
 8004904:	635a      	str	r2, [r3, #52]	@ 0x34
	  hadc1.Init.OversamplingMode = DISABLE;
 8004906:	4b34      	ldr	r3, [pc, #208]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800490e:	4832      	ldr	r0, [pc, #200]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 8004910:	f001 fc1a 	bl	8006148 <HAL_ADC_Init>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	bf14      	ite	ne
 800491a:	2301      	movne	r3, #1
 800491c:	2300      	moveq	r3, #0
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b00      	cmp	r3, #0
 8004922:	d001      	beq.n	8004928 <_ZL12MX_ADC1_Initv+0x9c>
	  {
	    Error_Handler();
 8004924:	f000 fae2 	bl	8004eec <Error_Handler>
	  }

	  /** Configure the ADC multi-mode
	  */
	  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004928:	2300      	movs	r3, #0
 800492a:	61fb      	str	r3, [r7, #28]
	  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800492c:	f107 031c 	add.w	r3, r7, #28
 8004930:	4619      	mov	r1, r3
 8004932:	4829      	ldr	r0, [pc, #164]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 8004934:	f002 fdce 	bl	80074d4 <HAL_ADCEx_MultiModeConfigChannel>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	bf14      	ite	ne
 800493e:	2301      	movne	r3, #1
 8004940:	2300      	moveq	r3, #0
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <_ZL12MX_ADC1_Initv+0xc0>
	  {
	    Error_Handler();
 8004948:	f000 fad0 	bl	8004eec <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 800494c:	4b24      	ldr	r3, [pc, #144]	@ (80049e0 <_ZL12MX_ADC1_Initv+0x154>)
 800494e:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004950:	2306      	movs	r3, #6
 8004952:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8004954:	2303      	movs	r3, #3
 8004956:	60fb      	str	r3, [r7, #12]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004958:	237f      	movs	r3, #127	@ 0x7f
 800495a:	613b      	str	r3, [r7, #16]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800495c:	2304      	movs	r3, #4
 800495e:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 8004960:	2300      	movs	r3, #0
 8004962:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004964:	1d3b      	adds	r3, r7, #4
 8004966:	4619      	mov	r1, r3
 8004968:	481b      	ldr	r0, [pc, #108]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 800496a:	f002 f835 	bl	80069d8 <HAL_ADC_ConfigChannel>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	bf14      	ite	ne
 8004974:	2301      	movne	r3, #1
 8004976:	2300      	moveq	r3, #0
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <_ZL12MX_ADC1_Initv+0xf6>
	  {
	    Error_Handler();
 800497e:	f000 fab5 	bl	8004eec <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 8004982:	4b18      	ldr	r3, [pc, #96]	@ (80049e4 <_ZL12MX_ADC1_Initv+0x158>)
 8004984:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004986:	230c      	movs	r3, #12
 8004988:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800498a:	1d3b      	adds	r3, r7, #4
 800498c:	4619      	mov	r1, r3
 800498e:	4812      	ldr	r0, [pc, #72]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 8004990:	f002 f822 	bl	80069d8 <HAL_ADC_ConfigChannel>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	bf14      	ite	ne
 800499a:	2301      	movne	r3, #1
 800499c:	2300      	moveq	r3, #0
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <_ZL12MX_ADC1_Initv+0x11c>
	  {
	    Error_Handler();
 80049a4:	f000 faa2 	bl	8004eec <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_3;
 80049a8:	4b0f      	ldr	r3, [pc, #60]	@ (80049e8 <_ZL12MX_ADC1_Initv+0x15c>)
 80049aa:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_3;
 80049ac:	2312      	movs	r3, #18
 80049ae:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80049b0:	1d3b      	adds	r3, r7, #4
 80049b2:	4619      	mov	r1, r3
 80049b4:	4808      	ldr	r0, [pc, #32]	@ (80049d8 <_ZL12MX_ADC1_Initv+0x14c>)
 80049b6:	f002 f80f 	bl	80069d8 <HAL_ADC_ConfigChannel>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	bf14      	ite	ne
 80049c0:	2301      	movne	r3, #1
 80049c2:	2300      	moveq	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <_ZL12MX_ADC1_Initv+0x142>
	  {
	    Error_Handler();
 80049ca:	f000 fa8f 	bl	8004eec <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */
}
 80049ce:	bf00      	nop
 80049d0:	3728      	adds	r7, #40	@ 0x28
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	2000061c 	.word	0x2000061c
 80049dc:	50040000 	.word	0x50040000
 80049e0:	04300002 	.word	0x04300002
 80049e4:	08600004 	.word	0x08600004
 80049e8:	0c900008 	.word	0x0c900008

080049ec <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80049f0:	4b22      	ldr	r3, [pc, #136]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 80049f2:	4a23      	ldr	r2, [pc, #140]	@ (8004a80 <_ZL12MX_I2C1_Initv+0x94>)
 80049f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80049f6:	4b21      	ldr	r3, [pc, #132]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 80049f8:	4a22      	ldr	r2, [pc, #136]	@ (8004a84 <_ZL12MX_I2C1_Initv+0x98>)
 80049fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80049fc:	4b1f      	ldr	r3, [pc, #124]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004a02:	4b1e      	ldr	r3, [pc, #120]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 8004a04:	2201      	movs	r2, #1
 8004a06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004a08:	4b1c      	ldr	r3, [pc, #112]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 8004a10:	2200      	movs	r2, #0
 8004a12:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004a14:	4b19      	ldr	r3, [pc, #100]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 8004a16:	2200      	movs	r2, #0
 8004a18:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004a1a:	4b18      	ldr	r3, [pc, #96]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004a20:	4b16      	ldr	r3, [pc, #88]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004a26:	4815      	ldr	r0, [pc, #84]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 8004a28:	f003 fd12 	bl	8008450 <HAL_I2C_Init>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	bf14      	ite	ne
 8004a32:	2301      	movne	r3, #1
 8004a34:	2300      	moveq	r3, #0
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8004a3c:	f000 fa56 	bl	8004eec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004a40:	2100      	movs	r1, #0
 8004a42:	480e      	ldr	r0, [pc, #56]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 8004a44:	f005 ff02 	bl	800a84c <HAL_I2CEx_ConfigAnalogFilter>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	bf14      	ite	ne
 8004a4e:	2301      	movne	r3, #1
 8004a50:	2300      	moveq	r3, #0
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d001      	beq.n	8004a5c <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8004a58:	f000 fa48 	bl	8004eec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	4807      	ldr	r0, [pc, #28]	@ (8004a7c <_ZL12MX_I2C1_Initv+0x90>)
 8004a60:	f005 ff3f 	bl	800a8e2 <HAL_I2CEx_ConfigDigitalFilter>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	bf14      	ite	ne
 8004a6a:	2301      	movne	r3, #1
 8004a6c:	2300      	moveq	r3, #0
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8004a74:	f000 fa3a 	bl	8004eec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004a78:	bf00      	nop
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	200006cc 	.word	0x200006cc
 8004a80:	40005400 	.word	0x40005400
 8004a84:	2000090e 	.word	0x2000090e

08004a88 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a8e:	1d3b      	adds	r3, r7, #4
 8004a90:	2200      	movs	r2, #0
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	605a      	str	r2, [r3, #4]
 8004a96:	609a      	str	r2, [r3, #8]

	  /* USER CODE BEGIN TIM6_Init 1 */

	  /* USER CODE END TIM6_Init 1 */
	  htim6.Instance = TIM6;
 8004a98:	4b19      	ldr	r3, [pc, #100]	@ (8004b00 <_ZL12MX_TIM6_Initv+0x78>)
 8004a9a:	4a1a      	ldr	r2, [pc, #104]	@ (8004b04 <_ZL12MX_TIM6_Initv+0x7c>)
 8004a9c:	601a      	str	r2, [r3, #0]
	  htim6.Init.Prescaler = 1;
 8004a9e:	4b18      	ldr	r3, [pc, #96]	@ (8004b00 <_ZL12MX_TIM6_Initv+0x78>)
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	605a      	str	r2, [r3, #4]
	  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004aa4:	4b16      	ldr	r3, [pc, #88]	@ (8004b00 <_ZL12MX_TIM6_Initv+0x78>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	609a      	str	r2, [r3, #8]
	  htim6.Init.Period = 7999;
 8004aaa:	4b15      	ldr	r3, [pc, #84]	@ (8004b00 <_ZL12MX_TIM6_Initv+0x78>)
 8004aac:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8004ab0:	60da      	str	r2, [r3, #12]
	  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ab2:	4b13      	ldr	r3, [pc, #76]	@ (8004b00 <_ZL12MX_TIM6_Initv+0x78>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004ab8:	4811      	ldr	r0, [pc, #68]	@ (8004b00 <_ZL12MX_TIM6_Initv+0x78>)
 8004aba:	f007 fb9d 	bl	800c1f8 <HAL_TIM_Base_Init>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	bf14      	ite	ne
 8004ac4:	2301      	movne	r3, #1
 8004ac6:	2300      	moveq	r3, #0
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d001      	beq.n	8004ad2 <_ZL12MX_TIM6_Initv+0x4a>
	  {
	    Error_Handler();
 8004ace:	f000 fa0d 	bl	8004eec <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	60fb      	str	r3, [r7, #12]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004ada:	1d3b      	adds	r3, r7, #4
 8004adc:	4619      	mov	r1, r3
 8004ade:	4808      	ldr	r0, [pc, #32]	@ (8004b00 <_ZL12MX_TIM6_Initv+0x78>)
 8004ae0:	f007 fe16 	bl	800c710 <HAL_TIMEx_MasterConfigSynchronization>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	bf14      	ite	ne
 8004aea:	2301      	movne	r3, #1
 8004aec:	2300      	moveq	r3, #0
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <_ZL12MX_TIM6_Initv+0x70>
	  {
	    Error_Handler();
 8004af4:	f000 f9fa 	bl	8004eec <Error_Handler>
	  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004af8:	bf00      	nop
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	200009e0 	.word	0x200009e0
 8004b04:	40001000 	.word	0x40001000

08004b08 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004b0c:	4b16      	ldr	r3, [pc, #88]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b0e:	4a17      	ldr	r2, [pc, #92]	@ (8004b6c <_ZL13MX_UART4_Initv+0x64>)
 8004b10:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 57600;
 8004b12:	4b15      	ldr	r3, [pc, #84]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b14:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8004b18:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004b1a:	4b13      	ldr	r3, [pc, #76]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004b20:	4b11      	ldr	r3, [pc, #68]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b22:	2200      	movs	r2, #0
 8004b24:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004b26:	4b10      	ldr	r3, [pc, #64]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b2e:	220c      	movs	r2, #12
 8004b30:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b32:	4b0d      	ldr	r3, [pc, #52]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b38:	4b0b      	ldr	r3, [pc, #44]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b44:	4b08      	ldr	r3, [pc, #32]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004b4a:	4807      	ldr	r0, [pc, #28]	@ (8004b68 <_ZL13MX_UART4_Initv+0x60>)
 8004b4c:	f007 fe86 	bl	800c85c <HAL_UART_Init>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	bf14      	ite	ne
 8004b56:	2301      	movne	r3, #1
 8004b58:	2300      	moveq	r3, #0
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <_ZL13MX_UART4_Initv+0x5c>
  {
    Error_Handler();
 8004b60:	f000 f9c4 	bl	8004eec <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004b64:	bf00      	nop
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	200007b0 	.word	0x200007b0
 8004b6c:	40004c00 	.word	0x40004c00

08004b70 <_ZL13MX_UART5_Initv>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8004b74:	4b16      	ldr	r3, [pc, #88]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004b76:	4a17      	ldr	r2, [pc, #92]	@ (8004bd4 <_ZL13MX_UART5_Initv+0x64>)
 8004b78:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8004b7a:	4b15      	ldr	r3, [pc, #84]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004b7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004b80:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8004b82:	4b13      	ldr	r3, [pc, #76]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004b84:	2200      	movs	r2, #0
 8004b86:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8004b88:	4b11      	ldr	r3, [pc, #68]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity =  UART_PARITY_NONE;
 8004b8e:	4b10      	ldr	r3, [pc, #64]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004b94:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004b96:	220c      	movs	r2, #12
 8004b98:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004bac:	4b08      	ldr	r3, [pc, #32]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004bae:	2200      	movs	r2, #0
 8004bb0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8004bb2:	4807      	ldr	r0, [pc, #28]	@ (8004bd0 <_ZL13MX_UART5_Initv+0x60>)
 8004bb4:	f007 fe52 	bl	800c85c <HAL_UART_Init>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	bf14      	ite	ne
 8004bbe:	2301      	movne	r3, #1
 8004bc0:	2300      	moveq	r3, #0
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <_ZL13MX_UART5_Initv+0x5c>
  {
    Error_Handler();
 8004bc8:	f000 f990 	bl	8004eec <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8004bcc:	bf00      	nop
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	20000838 	.word	0x20000838
 8004bd4:	40005000 	.word	0x40005000

08004bd8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004bde:	4b2a      	ldr	r3, [pc, #168]	@ (8004c88 <_ZL11MX_DMA_Initv+0xb0>)
 8004be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004be2:	4a29      	ldr	r2, [pc, #164]	@ (8004c88 <_ZL11MX_DMA_Initv+0xb0>)
 8004be4:	f043 0302 	orr.w	r3, r3, #2
 8004be8:	6493      	str	r3, [r2, #72]	@ 0x48
 8004bea:	4b27      	ldr	r3, [pc, #156]	@ (8004c88 <_ZL11MX_DMA_Initv+0xb0>)
 8004bec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	607b      	str	r3, [r7, #4]
 8004bf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004bf6:	4b24      	ldr	r3, [pc, #144]	@ (8004c88 <_ZL11MX_DMA_Initv+0xb0>)
 8004bf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bfa:	4a23      	ldr	r2, [pc, #140]	@ (8004c88 <_ZL11MX_DMA_Initv+0xb0>)
 8004bfc:	f043 0301 	orr.w	r3, r3, #1
 8004c00:	6493      	str	r3, [r2, #72]	@ 0x48
 8004c02:	4b21      	ldr	r3, [pc, #132]	@ (8004c88 <_ZL11MX_DMA_Initv+0xb0>)
 8004c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	603b      	str	r3, [r7, #0]
 8004c0c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004c0e:	2200      	movs	r2, #0
 8004c10:	2100      	movs	r1, #0
 8004c12:	200b      	movs	r0, #11
 8004c14:	f002 fe0d 	bl	8007832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004c18:	200b      	movs	r0, #11
 8004c1a:	f002 fe26 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8004c1e:	2200      	movs	r2, #0
 8004c20:	2100      	movs	r1, #0
 8004c22:	2010      	movs	r0, #16
 8004c24:	f002 fe05 	bl	8007832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8004c28:	2010      	movs	r0, #16
 8004c2a:	f002 fe1e 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8004c2e:	2200      	movs	r2, #0
 8004c30:	2100      	movs	r1, #0
 8004c32:	2011      	movs	r0, #17
 8004c34:	f002 fdfd 	bl	8007832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8004c38:	2011      	movs	r0, #17
 8004c3a:	f002 fe16 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8004c3e:	2200      	movs	r2, #0
 8004c40:	2100      	movs	r1, #0
 8004c42:	2038      	movs	r0, #56	@ 0x38
 8004c44:	f002 fdf5 	bl	8007832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8004c48:	2038      	movs	r0, #56	@ 0x38
 8004c4a:	f002 fe0e 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8004c4e:	2200      	movs	r2, #0
 8004c50:	2100      	movs	r1, #0
 8004c52:	2039      	movs	r0, #57	@ 0x39
 8004c54:	f002 fded 	bl	8007832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8004c58:	2039      	movs	r0, #57	@ 0x39
 8004c5a:	f002 fe06 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8004c5e:	2200      	movs	r2, #0
 8004c60:	2100      	movs	r1, #0
 8004c62:	203a      	movs	r0, #58	@ 0x3a
 8004c64:	f002 fde5 	bl	8007832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8004c68:	203a      	movs	r0, #58	@ 0x3a
 8004c6a:	f002 fdfe 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2100      	movs	r1, #0
 8004c72:	203c      	movs	r0, #60	@ 0x3c
 8004c74:	f002 fddd 	bl	8007832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8004c78:	203c      	movs	r0, #60	@ 0x3c
 8004c7a:	f002 fdf6 	bl	800786a <HAL_NVIC_EnableIRQ>

}
 8004c7e:	bf00      	nop
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	40021000 	.word	0x40021000

08004c8c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b08c      	sub	sp, #48	@ 0x30
 8004c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c92:	f107 031c 	add.w	r3, r7, #28
 8004c96:	2200      	movs	r2, #0
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	605a      	str	r2, [r3, #4]
 8004c9c:	609a      	str	r2, [r3, #8]
 8004c9e:	60da      	str	r2, [r3, #12]
 8004ca0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004ca2:	4b4b      	ldr	r3, [pc, #300]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ca6:	4a4a      	ldr	r2, [pc, #296]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004ca8:	f043 0310 	orr.w	r3, r3, #16
 8004cac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cae:	4b48      	ldr	r3, [pc, #288]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cb2:	f003 0310 	and.w	r3, r3, #16
 8004cb6:	61bb      	str	r3, [r7, #24]
 8004cb8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cba:	4b45      	ldr	r3, [pc, #276]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cbe:	4a44      	ldr	r2, [pc, #272]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004cc0:	f043 0304 	orr.w	r3, r3, #4
 8004cc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cc6:	4b42      	ldr	r3, [pc, #264]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cca:	f003 0304 	and.w	r3, r3, #4
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004cd2:	4b3f      	ldr	r3, [pc, #252]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cd6:	4a3e      	ldr	r2, [pc, #248]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004cd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cde:	4b3c      	ldr	r3, [pc, #240]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ce6:	613b      	str	r3, [r7, #16]
 8004ce8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cea:	4b39      	ldr	r3, [pc, #228]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cee:	4a38      	ldr	r2, [pc, #224]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004cf0:	f043 0301 	orr.w	r3, r3, #1
 8004cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cf6:	4b36      	ldr	r3, [pc, #216]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cfa:	f003 0301 	and.w	r3, r3, #1
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d02:	4b33      	ldr	r3, [pc, #204]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d06:	4a32      	ldr	r2, [pc, #200]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004d08:	f043 0308 	orr.w	r3, r3, #8
 8004d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d0e:	4b30      	ldr	r3, [pc, #192]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d12:	f003 0308 	and.w	r3, r3, #8
 8004d16:	60bb      	str	r3, [r7, #8]
 8004d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d1a:	4b2d      	ldr	r3, [pc, #180]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d1e:	4a2c      	ldr	r2, [pc, #176]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004d20:	f043 0302 	orr.w	r3, r3, #2
 8004d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d26:	4b2a      	ldr	r3, [pc, #168]	@ (8004dd0 <_ZL12MX_GPIO_Initv+0x144>)
 8004d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	607b      	str	r3, [r7, #4]
 8004d30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8004d32:	2200      	movs	r2, #0
 8004d34:	210f      	movs	r1, #15
 8004d36:	4827      	ldr	r0, [pc, #156]	@ (8004dd4 <_ZL12MX_GPIO_Initv+0x148>)
 8004d38:	f003 fb72 	bl	8008420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	2174      	movs	r1, #116	@ 0x74
 8004d40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d44:	f003 fb6c 	bl	8008420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2 | GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f64f 7105 	movw	r1, #65285	@ 0xff05
 8004d4e:	4822      	ldr	r0, [pc, #136]	@ (8004dd8 <_ZL12MX_GPIO_Initv+0x14c>)
 8004d50:	f003 fb66 	bl	8008420 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 8004d54:	230f      	movs	r3, #15
 8004d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d60:	2300      	movs	r3, #0
 8004d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004d64:	f107 031c 	add.w	r3, r7, #28
 8004d68:	4619      	mov	r1, r3
 8004d6a:	481a      	ldr	r0, [pc, #104]	@ (8004dd4 <_ZL12MX_GPIO_Initv+0x148>)
 8004d6c:	f003 f8bc 	bl	8007ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8004d70:	2374      	movs	r3, #116	@ 0x74
 8004d72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d74:	2301      	movs	r3, #1
 8004d76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d80:	f107 031c 	add.w	r3, r7, #28
 8004d84:	4619      	mov	r1, r3
 8004d86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d8a:	f003 f8ad 	bl	8007ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004d8e:	2308      	movs	r3, #8
 8004d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004d92:	2300      	movs	r3, #0
 8004d94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d96:	2300      	movs	r3, #0
 8004d98:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d9a:	f107 031c 	add.w	r3, r7, #28
 8004d9e:	4619      	mov	r1, r3
 8004da0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004da4:	f003 f8a0 	bl	8007ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004da8:	f64f 7301 	movw	r3, #65281	@ 0xff01
 8004dac:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004dae:	2301      	movs	r3, #1
 8004db0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004db2:	2300      	movs	r3, #0
 8004db4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004db6:	2300      	movs	r3, #0
 8004db8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004dba:	f107 031c 	add.w	r3, r7, #28
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	4805      	ldr	r0, [pc, #20]	@ (8004dd8 <_ZL12MX_GPIO_Initv+0x14c>)
 8004dc2:	f003 f891 	bl	8007ee8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004dc6:	bf00      	nop
 8004dc8:	3730      	adds	r7, #48	@ 0x30
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	40021000 	.word	0x40021000
 8004dd4:	48001000 	.word	0x48001000
 8004dd8:	48000c00 	.word	0x48000c00

08004ddc <HAL_ADC_ConvCpltCallback>:


// when DMA conversion is completed, HAL_ADC_ConvCpltCallback function
// will interrupt the processor. You can find this function in
// Drivers>STM32F4xx_HAL_Drivers>stm32f4xx_hal_adc.c file as __weak attribute
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
	// I set adc_conv_complete_flag variable to 1 when,
	// HAL_ADC_ConvCpltCallback function is call.
	if ( hadc->Instance == ADC1 ){
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a05      	ldr	r2, [pc, #20]	@ (8004e00 <HAL_ADC_ConvCpltCallback+0x24>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d102      	bne.n	8004df4 <HAL_ADC_ConvCpltCallback+0x18>
		flagAnalog = 1;
 8004dee:	4b05      	ldr	r3, [pc, #20]	@ (8004e04 <HAL_ADC_ConvCpltCallback+0x28>)
 8004df0:	2201      	movs	r2, #1
 8004df2:	701a      	strb	r2, [r3, #0]
	}
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, 3);
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr
 8004e00:	50040000 	.word	0x50040000
 8004e04:	20001148 	.word	0x20001148

08004e08 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4){
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a15      	ldr	r2, [pc, #84]	@ (8004e6c <HAL_UART_RxCpltCallback+0x64>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d10a      	bne.n	8004e30 <HAL_UART_RxCpltCallback+0x28>
		loraIn.insertElement(rxLora[0]);
 8004e1a:	4b15      	ldr	r3, [pc, #84]	@ (8004e70 <HAL_UART_RxCpltCallback+0x68>)
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	4619      	mov	r1, r3
 8004e20:	4814      	ldr	r0, [pc, #80]	@ (8004e74 <HAL_UART_RxCpltCallback+0x6c>)
 8004e22:	f7fc fdd9 	bl	80019d8 <_ZN8fifoUart13insertElementEh>
		HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));
 8004e26:	2201      	movs	r2, #1
 8004e28:	4911      	ldr	r1, [pc, #68]	@ (8004e70 <HAL_UART_RxCpltCallback+0x68>)
 8004e2a:	4813      	ldr	r0, [pc, #76]	@ (8004e78 <HAL_UART_RxCpltCallback+0x70>)
 8004e2c:	f007 fe1e 	bl	800ca6c <HAL_UART_Receive_DMA>
	}

	if(huart->Instance == UART5){
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a11      	ldr	r2, [pc, #68]	@ (8004e7c <HAL_UART_RxCpltCallback+0x74>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d114      	bne.n	8004e64 <HAL_UART_RxCpltCallback+0x5c>
		gpsIn.insertElement(rxGps[0]);
 8004e3a:	4b11      	ldr	r3, [pc, #68]	@ (8004e80 <HAL_UART_RxCpltCallback+0x78>)
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	4619      	mov	r1, r3
 8004e40:	4810      	ldr	r0, [pc, #64]	@ (8004e84 <HAL_UART_RxCpltCallback+0x7c>)
 8004e42:	f7fc fdc9 	bl	80019d8 <_ZN8fifoUart13insertElementEh>
		gpsIn.insertElement(rxGps[1]);
 8004e46:	4b0e      	ldr	r3, [pc, #56]	@ (8004e80 <HAL_UART_RxCpltCallback+0x78>)
 8004e48:	785b      	ldrb	r3, [r3, #1]
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	480d      	ldr	r0, [pc, #52]	@ (8004e84 <HAL_UART_RxCpltCallback+0x7c>)
 8004e4e:	f7fc fdc3 	bl	80019d8 <_ZN8fifoUart13insertElementEh>
		//HAL_UARTEx_ReceiveToIdle_DMA(&huart5, rxGps, sizeof(rxGps));
		//__HAL_UART_ENABLE_IT(&huart5, UART_IT_IDLE);
		HAL_UART_Receive_DMA(&huart5, rxGps, sizeof(rxGps));
 8004e52:	2202      	movs	r2, #2
 8004e54:	490a      	ldr	r1, [pc, #40]	@ (8004e80 <HAL_UART_RxCpltCallback+0x78>)
 8004e56:	480c      	ldr	r0, [pc, #48]	@ (8004e88 <HAL_UART_RxCpltCallback+0x80>)
 8004e58:	f007 fe08 	bl	800ca6c <HAL_UART_Receive_DMA>
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 8004e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e88 <HAL_UART_RxCpltCallback+0x80>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2210      	movs	r2, #16
 8004e62:	621a      	str	r2, [r3, #32]
		//__HAL_UART_ENABLE_IT(&huart5, UART_IT_IDLE);
	}
}
 8004e64:	bf00      	nop
 8004e66:	3708      	adds	r7, #8
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	40004c00 	.word	0x40004c00
 8004e70:	20000ae8 	.word	0x20000ae8
 8004e74:	20000aec 	.word	0x20000aec
 8004e78:	200007b0 	.word	0x200007b0
 8004e7c:	40005000 	.word	0x40005000
 8004e80:	20000ad8 	.word	0x20000ad8
 8004e84:	20000a98 	.word	0x20000a98
 8004e88:	20000838 	.word	0x20000838

08004e8c <HAL_TIM_PeriodElapsedCallback>:

/////////////////////////
// TIMER 6 - SUPERLOOP //
/////////////////////////

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a05      	ldr	r2, [pc, #20]	@ (8004eb0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d102      	bne.n	8004ea4 <HAL_TIM_PeriodElapsedCallback+0x18>
		flagSuperloop	= 1;
 8004e9e:	4b05      	ldr	r3, [pc, #20]	@ (8004eb4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	701a      	strb	r2, [r3, #0]
	}
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr
 8004eb0:	40001000 	.word	0x40001000
 8004eb4:	20001138 	.word	0x20001138

08004eb8 <HAL_I2C_MasterTxCpltCallback>:
///////////////////////
// I2C INTERRUPTIONS //
///////////////////////

void HAL_I2C_MasterTxCpltCallback (I2C_HandleTypeDef *hi2c)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
	flagI2C_DMA	= 1;;
 8004ec0:	4b04      	ldr	r3, [pc, #16]	@ (8004ed4 <HAL_I2C_MasterTxCpltCallback+0x1c>)
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	701a      	strb	r2, [r3, #0]
}
 8004ec6:	bf00      	nop
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	200010a3 	.word	0x200010a3

08004ed8 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback (I2C_HandleTypeDef * hi2c)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]

}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004ef0:	b672      	cpsid	i
}
 8004ef2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004ef4:	bf00      	nop
 8004ef6:	e7fd      	b.n	8004ef4 <Error_Handler+0x8>

08004ef8 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d115      	bne.n	8004f34 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d110      	bne.n	8004f34 <_Z41__static_initialization_and_destruction_0ii+0x3c>
gpsInput gpsInput;		// Instancia de gpsInput
 8004f12:	480a      	ldr	r0, [pc, #40]	@ (8004f3c <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8004f14:	f7fc fde8 	bl	8001ae8 <_ZN8gpsInputC1Ev>
fifoUart	gpsIn;		//
 8004f18:	4809      	ldr	r0, [pc, #36]	@ (8004f40 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8004f1a:	f7fc fd4d 	bl	80019b8 <_ZN8fifoUartC1Ev>
fifoUart loraIn;			// FIFO que recibe los datos
 8004f1e:	4809      	ldr	r0, [pc, #36]	@ (8004f44 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004f20:	f7fc fd4a 	bl	80019b8 <_ZN8fifoUartC1Ev>
wdTimeout loraTimeWd(4000);
 8004f24:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8004f28:	4807      	ldr	r0, [pc, #28]	@ (8004f48 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8004f2a:	f7ff f857 	bl	8003fdc <_ZN9wdTimeoutC1El>
fifoCommands fifoContent;
 8004f2e:	4807      	ldr	r0, [pc, #28]	@ (8004f4c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004f30:	f7ff fb04 	bl	800453c <_ZN12fifoCommandsC1Ev>
}
 8004f34:	bf00      	nop
 8004f36:	3708      	adds	r7, #8
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	20000a40 	.word	0x20000a40
 8004f40:	20000a98 	.word	0x20000a98
 8004f44:	20000aec 	.word	0x20000aec
 8004f48:	20001080 	.word	0x20001080
 8004f4c:	200010a4 	.word	0x200010a4

08004f50 <_GLOBAL__sub_I_hadc1>:
 8004f50:	b580      	push	{r7, lr}
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004f58:	2001      	movs	r0, #1
 8004f5a:	f7ff ffcd 	bl	8004ef8 <_Z41__static_initialization_and_destruction_0ii>
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f66:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa4 <HAL_MspInit+0x44>)
 8004f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8004fa4 <HAL_MspInit+0x44>)
 8004f6c:	f043 0301 	orr.w	r3, r3, #1
 8004f70:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f72:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa4 <HAL_MspInit+0x44>)
 8004f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	607b      	str	r3, [r7, #4]
 8004f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f7e:	4b09      	ldr	r3, [pc, #36]	@ (8004fa4 <HAL_MspInit+0x44>)
 8004f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f82:	4a08      	ldr	r2, [pc, #32]	@ (8004fa4 <HAL_MspInit+0x44>)
 8004f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f88:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f8a:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <HAL_MspInit+0x44>)
 8004f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f92:	603b      	str	r3, [r7, #0]
 8004f94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	40021000 	.word	0x40021000

08004fa8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b0ac      	sub	sp, #176	@ 0xb0
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fb0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	601a      	str	r2, [r3, #0]
 8004fb8:	605a      	str	r2, [r3, #4]
 8004fba:	609a      	str	r2, [r3, #8]
 8004fbc:	60da      	str	r2, [r3, #12]
 8004fbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004fc0:	f107 0310 	add.w	r3, r7, #16
 8004fc4:	228c      	movs	r2, #140	@ 0x8c
 8004fc6:	2100      	movs	r1, #0
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f008 ffe6 	bl	800df9a <memset>
  if(hadc->Instance==ADC1)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a40      	ldr	r2, [pc, #256]	@ (80050d4 <HAL_ADC_MspInit+0x12c>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d179      	bne.n	80050cc <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004fd8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004fdc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8004fde:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004fe2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004fea:	2301      	movs	r3, #1
 8004fec:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8004fee:	2308      	movs	r3, #8
 8004ff0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8004ff2:	2302      	movs	r3, #2
 8004ff4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8004ffe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005002:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005004:	f107 0310 	add.w	r3, r7, #16
 8005008:	4618      	mov	r0, r3
 800500a:	f006 fc2b 	bl	800b864 <HAL_RCCEx_PeriphCLKConfig>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8005014:	f7ff ff6a 	bl	8004eec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8005018:	4b2f      	ldr	r3, [pc, #188]	@ (80050d8 <HAL_ADC_MspInit+0x130>)
 800501a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800501c:	4a2e      	ldr	r2, [pc, #184]	@ (80050d8 <HAL_ADC_MspInit+0x130>)
 800501e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005022:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005024:	4b2c      	ldr	r3, [pc, #176]	@ (80050d8 <HAL_ADC_MspInit+0x130>)
 8005026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005028:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800502c:	60fb      	str	r3, [r7, #12]
 800502e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005030:	4b29      	ldr	r3, [pc, #164]	@ (80050d8 <HAL_ADC_MspInit+0x130>)
 8005032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005034:	4a28      	ldr	r2, [pc, #160]	@ (80050d8 <HAL_ADC_MspInit+0x130>)
 8005036:	f043 0304 	orr.w	r3, r3, #4
 800503a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800503c:	4b26      	ldr	r3, [pc, #152]	@ (80050d8 <HAL_ADC_MspInit+0x130>)
 800503e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005040:	f003 0304 	and.w	r3, r3, #4
 8005044:	60bb      	str	r3, [r7, #8]
 8005046:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8005048:	2307      	movs	r3, #7
 800504a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800504e:	2303      	movs	r3, #3
 8005050:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005054:	2300      	movs	r3, #0
 8005056:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800505a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800505e:	4619      	mov	r1, r3
 8005060:	481e      	ldr	r0, [pc, #120]	@ (80050dc <HAL_ADC_MspInit+0x134>)
 8005062:	f002 ff41 	bl	8007ee8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8005066:	4b1e      	ldr	r3, [pc, #120]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 8005068:	4a1e      	ldr	r2, [pc, #120]	@ (80050e4 <HAL_ADC_MspInit+0x13c>)
 800506a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800506c:	4b1c      	ldr	r3, [pc, #112]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 800506e:	2200      	movs	r2, #0
 8005070:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005072:	4b1b      	ldr	r3, [pc, #108]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 8005074:	2200      	movs	r2, #0
 8005076:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005078:	4b19      	ldr	r3, [pc, #100]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 800507a:	2200      	movs	r2, #0
 800507c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800507e:	4b18      	ldr	r3, [pc, #96]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 8005080:	2280      	movs	r2, #128	@ 0x80
 8005082:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005084:	4b16      	ldr	r3, [pc, #88]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 8005086:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800508a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800508c:	4b14      	ldr	r3, [pc, #80]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 800508e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005092:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005094:	4b12      	ldr	r3, [pc, #72]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 8005096:	2220      	movs	r2, #32
 8005098:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800509a:	4b11      	ldr	r3, [pc, #68]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 800509c:	2200      	movs	r2, #0
 800509e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80050a0:	480f      	ldr	r0, [pc, #60]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 80050a2:	f002 fc0b 	bl	80078bc <HAL_DMA_Init>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80050ac:	f7ff ff1e 	bl	8004eec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a0b      	ldr	r2, [pc, #44]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 80050b4:	651a      	str	r2, [r3, #80]	@ 0x50
 80050b6:	4a0a      	ldr	r2, [pc, #40]	@ (80050e0 <HAL_ADC_MspInit+0x138>)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80050bc:	2200      	movs	r2, #0
 80050be:	2100      	movs	r1, #0
 80050c0:	2012      	movs	r0, #18
 80050c2:	f002 fbb6 	bl	8007832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80050c6:	2012      	movs	r0, #18
 80050c8:	f002 fbcf 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80050cc:	bf00      	nop
 80050ce:	37b0      	adds	r7, #176	@ 0xb0
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	50040000 	.word	0x50040000
 80050d8:	40021000 	.word	0x40021000
 80050dc:	48000800 	.word	0x48000800
 80050e0:	20000684 	.word	0x20000684
 80050e4:	40020008 	.word	0x40020008

080050e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b0ac      	sub	sp, #176	@ 0xb0
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80050f4:	2200      	movs	r2, #0
 80050f6:	601a      	str	r2, [r3, #0]
 80050f8:	605a      	str	r2, [r3, #4]
 80050fa:	609a      	str	r2, [r3, #8]
 80050fc:	60da      	str	r2, [r3, #12]
 80050fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005100:	f107 0310 	add.w	r3, r7, #16
 8005104:	228c      	movs	r2, #140	@ 0x8c
 8005106:	2100      	movs	r1, #0
 8005108:	4618      	mov	r0, r3
 800510a:	f008 ff46 	bl	800df9a <memset>
  if(hi2c->Instance==I2C1)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a52      	ldr	r2, [pc, #328]	@ (800525c <HAL_I2C_MspInit+0x174>)
 8005114:	4293      	cmp	r3, r2
 8005116:	f040 809d 	bne.w	8005254 <HAL_I2C_MspInit+0x16c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800511a:	2340      	movs	r3, #64	@ 0x40
 800511c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800511e:	2300      	movs	r3, #0
 8005120:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005122:	f107 0310 	add.w	r3, r7, #16
 8005126:	4618      	mov	r0, r3
 8005128:	f006 fb9c 	bl	800b864 <HAL_RCCEx_PeriphCLKConfig>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d001      	beq.n	8005136 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8005132:	f7ff fedb 	bl	8004eec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005136:	4b4a      	ldr	r3, [pc, #296]	@ (8005260 <HAL_I2C_MspInit+0x178>)
 8005138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800513a:	4a49      	ldr	r2, [pc, #292]	@ (8005260 <HAL_I2C_MspInit+0x178>)
 800513c:	f043 0302 	orr.w	r3, r3, #2
 8005140:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005142:	4b47      	ldr	r3, [pc, #284]	@ (8005260 <HAL_I2C_MspInit+0x178>)
 8005144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	60fb      	str	r3, [r7, #12]
 800514c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800514e:	23c0      	movs	r3, #192	@ 0xc0
 8005150:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005154:	2312      	movs	r3, #18
 8005156:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800515a:	2300      	movs	r3, #0
 800515c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005160:	2303      	movs	r3, #3
 8005162:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005166:	2304      	movs	r3, #4
 8005168:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800516c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8005170:	4619      	mov	r1, r3
 8005172:	483c      	ldr	r0, [pc, #240]	@ (8005264 <HAL_I2C_MspInit+0x17c>)
 8005174:	f002 feb8 	bl	8007ee8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005178:	4b39      	ldr	r3, [pc, #228]	@ (8005260 <HAL_I2C_MspInit+0x178>)
 800517a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800517c:	4a38      	ldr	r2, [pc, #224]	@ (8005260 <HAL_I2C_MspInit+0x178>)
 800517e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005182:	6593      	str	r3, [r2, #88]	@ 0x58
 8005184:	4b36      	ldr	r3, [pc, #216]	@ (8005260 <HAL_I2C_MspInit+0x178>)
 8005186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005188:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800518c:	60bb      	str	r3, [r7, #8]
 800518e:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8005190:	4b35      	ldr	r3, [pc, #212]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 8005192:	4a36      	ldr	r2, [pc, #216]	@ (800526c <HAL_I2C_MspInit+0x184>)
 8005194:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_3;
 8005196:	4b34      	ldr	r3, [pc, #208]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 8005198:	2203      	movs	r2, #3
 800519a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800519c:	4b32      	ldr	r3, [pc, #200]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 800519e:	2200      	movs	r2, #0
 80051a0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80051a2:	4b31      	ldr	r3, [pc, #196]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 80051a4:	2200      	movs	r2, #0
 80051a6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80051a8:	4b2f      	ldr	r3, [pc, #188]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 80051aa:	2280      	movs	r2, #128	@ 0x80
 80051ac:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80051ae:	4b2e      	ldr	r3, [pc, #184]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051b4:	4b2c      	ldr	r3, [pc, #176]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 80051b6:	2200      	movs	r2, #0
 80051b8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80051ba:	4b2b      	ldr	r3, [pc, #172]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 80051bc:	2200      	movs	r2, #0
 80051be:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80051c0:	4b29      	ldr	r3, [pc, #164]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80051c6:	4828      	ldr	r0, [pc, #160]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 80051c8:	f002 fb78 	bl	80078bc <HAL_DMA_Init>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <HAL_I2C_MspInit+0xee>
    {
      Error_Handler();
 80051d2:	f7ff fe8b 	bl	8004eec <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a23      	ldr	r2, [pc, #140]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 80051da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80051dc:	4a22      	ldr	r2, [pc, #136]	@ (8005268 <HAL_I2C_MspInit+0x180>)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80051e2:	4b23      	ldr	r3, [pc, #140]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 80051e4:	4a23      	ldr	r2, [pc, #140]	@ (8005274 <HAL_I2C_MspInit+0x18c>)
 80051e6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 80051e8:	4b21      	ldr	r3, [pc, #132]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 80051ea:	2203      	movs	r2, #3
 80051ec:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80051ee:	4b20      	ldr	r3, [pc, #128]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 80051f0:	2210      	movs	r2, #16
 80051f2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80051f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80051fa:	4b1d      	ldr	r3, [pc, #116]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 80051fc:	2280      	movs	r2, #128	@ 0x80
 80051fe:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005200:	4b1b      	ldr	r3, [pc, #108]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 8005202:	2200      	movs	r2, #0
 8005204:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005206:	4b1a      	ldr	r3, [pc, #104]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 8005208:	2200      	movs	r2, #0
 800520a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800520c:	4b18      	ldr	r3, [pc, #96]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 800520e:	2200      	movs	r2, #0
 8005210:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005212:	4b17      	ldr	r3, [pc, #92]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 8005214:	2200      	movs	r2, #0
 8005216:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005218:	4815      	ldr	r0, [pc, #84]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 800521a:	f002 fb4f 	bl	80078bc <HAL_DMA_Init>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <HAL_I2C_MspInit+0x140>
    {
      Error_Handler();
 8005224:	f7ff fe62 	bl	8004eec <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a11      	ldr	r2, [pc, #68]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 800522c:	639a      	str	r2, [r3, #56]	@ 0x38
 800522e:	4a10      	ldr	r2, [pc, #64]	@ (8005270 <HAL_I2C_MspInit+0x188>)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005234:	2200      	movs	r2, #0
 8005236:	2100      	movs	r1, #0
 8005238:	201f      	movs	r0, #31
 800523a:	f002 fafa 	bl	8007832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800523e:	201f      	movs	r0, #31
 8005240:	f002 fb13 	bl	800786a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8005244:	2200      	movs	r2, #0
 8005246:	2100      	movs	r1, #0
 8005248:	2020      	movs	r0, #32
 800524a:	f002 faf2 	bl	8007832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800524e:	2020      	movs	r0, #32
 8005250:	f002 fb0b 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005254:	bf00      	nop
 8005256:	37b0      	adds	r7, #176	@ 0xb0
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	40005400 	.word	0x40005400
 8005260:	40021000 	.word	0x40021000
 8005264:	48000400 	.word	0x48000400
 8005268:	20000720 	.word	0x20000720
 800526c:	40020080 	.word	0x40020080
 8005270:	20000768 	.word	0x20000768
 8005274:	4002006c 	.word	0x4002006c

08005278 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a0d      	ldr	r2, [pc, #52]	@ (80052bc <HAL_TIM_Base_MspInit+0x44>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d113      	bne.n	80052b2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800528a:	4b0d      	ldr	r3, [pc, #52]	@ (80052c0 <HAL_TIM_Base_MspInit+0x48>)
 800528c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800528e:	4a0c      	ldr	r2, [pc, #48]	@ (80052c0 <HAL_TIM_Base_MspInit+0x48>)
 8005290:	f043 0310 	orr.w	r3, r3, #16
 8005294:	6593      	str	r3, [r2, #88]	@ 0x58
 8005296:	4b0a      	ldr	r3, [pc, #40]	@ (80052c0 <HAL_TIM_Base_MspInit+0x48>)
 8005298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529a:	f003 0310 	and.w	r3, r3, #16
 800529e:	60fb      	str	r3, [r7, #12]
 80052a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80052a2:	2200      	movs	r2, #0
 80052a4:	2100      	movs	r1, #0
 80052a6:	2036      	movs	r0, #54	@ 0x36
 80052a8:	f002 fac3 	bl	8007832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80052ac:	2036      	movs	r0, #54	@ 0x36
 80052ae:	f002 fadc 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80052b2:	bf00      	nop
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	40001000 	.word	0x40001000
 80052c0:	40021000 	.word	0x40021000

080052c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b0b0      	sub	sp, #192	@ 0xc0
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80052d0:	2200      	movs	r2, #0
 80052d2:	601a      	str	r2, [r3, #0]
 80052d4:	605a      	str	r2, [r3, #4]
 80052d6:	609a      	str	r2, [r3, #8]
 80052d8:	60da      	str	r2, [r3, #12]
 80052da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80052dc:	f107 0320 	add.w	r3, r7, #32
 80052e0:	228c      	movs	r2, #140	@ 0x8c
 80052e2:	2100      	movs	r1, #0
 80052e4:	4618      	mov	r0, r3
 80052e6:	f008 fe58 	bl	800df9a <memset>
  if(huart->Instance==UART4)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a4d      	ldr	r2, [pc, #308]	@ (8005424 <HAL_UART_MspInit+0x160>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	f040 80a3 	bne.w	800543c <HAL_UART_MspInit+0x178>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80052f6:	2308      	movs	r3, #8
 80052f8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80052fa:	2300      	movs	r3, #0
 80052fc:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80052fe:	f107 0320 	add.w	r3, r7, #32
 8005302:	4618      	mov	r0, r3
 8005304:	f006 faae 	bl	800b864 <HAL_RCCEx_PeriphCLKConfig>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d001      	beq.n	8005312 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800530e:	f7ff fded 	bl	8004eec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005312:	4b45      	ldr	r3, [pc, #276]	@ (8005428 <HAL_UART_MspInit+0x164>)
 8005314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005316:	4a44      	ldr	r2, [pc, #272]	@ (8005428 <HAL_UART_MspInit+0x164>)
 8005318:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800531c:	6593      	str	r3, [r2, #88]	@ 0x58
 800531e:	4b42      	ldr	r3, [pc, #264]	@ (8005428 <HAL_UART_MspInit+0x164>)
 8005320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005322:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005326:	61fb      	str	r3, [r7, #28]
 8005328:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800532a:	4b3f      	ldr	r3, [pc, #252]	@ (8005428 <HAL_UART_MspInit+0x164>)
 800532c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800532e:	4a3e      	ldr	r2, [pc, #248]	@ (8005428 <HAL_UART_MspInit+0x164>)
 8005330:	f043 0301 	orr.w	r3, r3, #1
 8005334:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005336:	4b3c      	ldr	r3, [pc, #240]	@ (8005428 <HAL_UART_MspInit+0x164>)
 8005338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	61bb      	str	r3, [r7, #24]
 8005340:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005342:	2303      	movs	r3, #3
 8005344:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005348:	2302      	movs	r3, #2
 800534a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800534e:	2300      	movs	r3, #0
 8005350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005354:	2303      	movs	r3, #3
 8005356:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800535a:	2308      	movs	r3, #8
 800535c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005360:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8005364:	4619      	mov	r1, r3
 8005366:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800536a:	f002 fdbd 	bl	8007ee8 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800536e:	4b2f      	ldr	r3, [pc, #188]	@ (800542c <HAL_UART_MspInit+0x168>)
 8005370:	4a2f      	ldr	r2, [pc, #188]	@ (8005430 <HAL_UART_MspInit+0x16c>)
 8005372:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 8005374:	4b2d      	ldr	r3, [pc, #180]	@ (800542c <HAL_UART_MspInit+0x168>)
 8005376:	2202      	movs	r2, #2
 8005378:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800537a:	4b2c      	ldr	r3, [pc, #176]	@ (800542c <HAL_UART_MspInit+0x168>)
 800537c:	2200      	movs	r2, #0
 800537e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005380:	4b2a      	ldr	r3, [pc, #168]	@ (800542c <HAL_UART_MspInit+0x168>)
 8005382:	2200      	movs	r2, #0
 8005384:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005386:	4b29      	ldr	r3, [pc, #164]	@ (800542c <HAL_UART_MspInit+0x168>)
 8005388:	2280      	movs	r2, #128	@ 0x80
 800538a:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800538c:	4b27      	ldr	r3, [pc, #156]	@ (800542c <HAL_UART_MspInit+0x168>)
 800538e:	2200      	movs	r2, #0
 8005390:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005392:	4b26      	ldr	r3, [pc, #152]	@ (800542c <HAL_UART_MspInit+0x168>)
 8005394:	2200      	movs	r2, #0
 8005396:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8005398:	4b24      	ldr	r3, [pc, #144]	@ (800542c <HAL_UART_MspInit+0x168>)
 800539a:	2200      	movs	r2, #0
 800539c:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800539e:	4b23      	ldr	r3, [pc, #140]	@ (800542c <HAL_UART_MspInit+0x168>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80053a4:	4821      	ldr	r0, [pc, #132]	@ (800542c <HAL_UART_MspInit+0x168>)
 80053a6:	f002 fa89 	bl	80078bc <HAL_DMA_Init>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d001      	beq.n	80053b4 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 80053b0:	f7ff fd9c 	bl	8004eec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a1d      	ldr	r2, [pc, #116]	@ (800542c <HAL_UART_MspInit+0x168>)
 80053b8:	675a      	str	r2, [r3, #116]	@ 0x74
 80053ba:	4a1c      	ldr	r2, [pc, #112]	@ (800542c <HAL_UART_MspInit+0x168>)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 80053c0:	4b1c      	ldr	r3, [pc, #112]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053c2:	4a1d      	ldr	r2, [pc, #116]	@ (8005438 <HAL_UART_MspInit+0x174>)
 80053c4:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 80053c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053c8:	2202      	movs	r2, #2
 80053ca:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80053cc:	4b19      	ldr	r3, [pc, #100]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053ce:	2210      	movs	r2, #16
 80053d0:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053d2:	4b18      	ldr	r3, [pc, #96]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053d4:	2200      	movs	r2, #0
 80053d6:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80053d8:	4b16      	ldr	r3, [pc, #88]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053da:	2280      	movs	r2, #128	@ 0x80
 80053dc:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053de:	4b15      	ldr	r3, [pc, #84]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053e4:	4b13      	ldr	r3, [pc, #76]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80053ea:	4b12      	ldr	r3, [pc, #72]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80053f0:	4b10      	ldr	r3, [pc, #64]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053f2:	2200      	movs	r2, #0
 80053f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80053f6:	480f      	ldr	r0, [pc, #60]	@ (8005434 <HAL_UART_MspInit+0x170>)
 80053f8:	f002 fa60 	bl	80078bc <HAL_DMA_Init>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d001      	beq.n	8005406 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8005402:	f7ff fd73 	bl	8004eec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a0a      	ldr	r2, [pc, #40]	@ (8005434 <HAL_UART_MspInit+0x170>)
 800540a:	671a      	str	r2, [r3, #112]	@ 0x70
 800540c:	4a09      	ldr	r2, [pc, #36]	@ (8005434 <HAL_UART_MspInit+0x170>)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8005412:	2200      	movs	r2, #0
 8005414:	2100      	movs	r1, #0
 8005416:	2034      	movs	r0, #52	@ 0x34
 8005418:	f002 fa0b 	bl	8007832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800541c:	2034      	movs	r0, #52	@ 0x34
 800541e:	f002 fa24 	bl	800786a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8005422:	e0c9      	b.n	80055b8 <HAL_UART_MspInit+0x2f4>
 8005424:	40004c00 	.word	0x40004c00
 8005428:	40021000 	.word	0x40021000
 800542c:	200008c0 	.word	0x200008c0
 8005430:	40020458 	.word	0x40020458
 8005434:	20000908 	.word	0x20000908
 8005438:	40020430 	.word	0x40020430
  else if(huart->Instance==UART5)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a5f      	ldr	r2, [pc, #380]	@ (80055c0 <HAL_UART_MspInit+0x2fc>)
 8005442:	4293      	cmp	r3, r2
 8005444:	f040 80b8 	bne.w	80055b8 <HAL_UART_MspInit+0x2f4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8005448:	2310      	movs	r3, #16
 800544a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_HSI;
 800544c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005450:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005452:	f107 0320 	add.w	r3, r7, #32
 8005456:	4618      	mov	r0, r3
 8005458:	f006 fa04 	bl	800b864 <HAL_RCCEx_PeriphCLKConfig>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d001      	beq.n	8005466 <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 8005462:	f7ff fd43 	bl	8004eec <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8005466:	4b57      	ldr	r3, [pc, #348]	@ (80055c4 <HAL_UART_MspInit+0x300>)
 8005468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800546a:	4a56      	ldr	r2, [pc, #344]	@ (80055c4 <HAL_UART_MspInit+0x300>)
 800546c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005470:	6593      	str	r3, [r2, #88]	@ 0x58
 8005472:	4b54      	ldr	r3, [pc, #336]	@ (80055c4 <HAL_UART_MspInit+0x300>)
 8005474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005476:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800547a:	617b      	str	r3, [r7, #20]
 800547c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800547e:	4b51      	ldr	r3, [pc, #324]	@ (80055c4 <HAL_UART_MspInit+0x300>)
 8005480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005482:	4a50      	ldr	r2, [pc, #320]	@ (80055c4 <HAL_UART_MspInit+0x300>)
 8005484:	f043 0304 	orr.w	r3, r3, #4
 8005488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800548a:	4b4e      	ldr	r3, [pc, #312]	@ (80055c4 <HAL_UART_MspInit+0x300>)
 800548c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800548e:	f003 0304 	and.w	r3, r3, #4
 8005492:	613b      	str	r3, [r7, #16]
 8005494:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005496:	4b4b      	ldr	r3, [pc, #300]	@ (80055c4 <HAL_UART_MspInit+0x300>)
 8005498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800549a:	4a4a      	ldr	r2, [pc, #296]	@ (80055c4 <HAL_UART_MspInit+0x300>)
 800549c:	f043 0308 	orr.w	r3, r3, #8
 80054a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80054a2:	4b48      	ldr	r3, [pc, #288]	@ (80055c4 <HAL_UART_MspInit+0x300>)
 80054a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054a6:	f003 0308 	and.w	r3, r3, #8
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80054ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054b6:	2302      	movs	r3, #2
 80054b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054bc:	2300      	movs	r3, #0
 80054be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054c2:	2303      	movs	r3, #3
 80054c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80054c8:	2308      	movs	r3, #8
 80054ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054ce:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80054d2:	4619      	mov	r1, r3
 80054d4:	483c      	ldr	r0, [pc, #240]	@ (80055c8 <HAL_UART_MspInit+0x304>)
 80054d6:	f002 fd07 	bl	8007ee8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80054da:	2304      	movs	r3, #4
 80054dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054e0:	2302      	movs	r3, #2
 80054e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054e6:	2300      	movs	r3, #0
 80054e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054ec:	2303      	movs	r3, #3
 80054ee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80054f2:	2308      	movs	r3, #8
 80054f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054f8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80054fc:	4619      	mov	r1, r3
 80054fe:	4833      	ldr	r0, [pc, #204]	@ (80055cc <HAL_UART_MspInit+0x308>)
 8005500:	f002 fcf2 	bl	8007ee8 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA2_Channel2;
 8005504:	4b32      	ldr	r3, [pc, #200]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 8005506:	4a33      	ldr	r2, [pc, #204]	@ (80055d4 <HAL_UART_MspInit+0x310>)
 8005508:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 800550a:	4b31      	ldr	r3, [pc, #196]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 800550c:	2202      	movs	r2, #2
 800550e:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005510:	4b2f      	ldr	r3, [pc, #188]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 8005512:	2200      	movs	r2, #0
 8005514:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005516:	4b2e      	ldr	r3, [pc, #184]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 8005518:	2200      	movs	r2, #0
 800551a:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800551c:	4b2c      	ldr	r3, [pc, #176]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 800551e:	2280      	movs	r2, #128	@ 0x80
 8005520:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005522:	4b2b      	ldr	r3, [pc, #172]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 8005524:	2200      	movs	r2, #0
 8005526:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005528:	4b29      	ldr	r3, [pc, #164]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 800552a:	2200      	movs	r2, #0
 800552c:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 800552e:	4b28      	ldr	r3, [pc, #160]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 8005530:	2200      	movs	r2, #0
 8005532:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005534:	4b26      	ldr	r3, [pc, #152]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 8005536:	2200      	movs	r2, #0
 8005538:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800553a:	4825      	ldr	r0, [pc, #148]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 800553c:	f002 f9be 	bl	80078bc <HAL_DMA_Init>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d001      	beq.n	800554a <HAL_UART_MspInit+0x286>
      Error_Handler();
 8005546:	f7ff fcd1 	bl	8004eec <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a20      	ldr	r2, [pc, #128]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 800554e:	675a      	str	r2, [r3, #116]	@ 0x74
 8005550:	4a1f      	ldr	r2, [pc, #124]	@ (80055d0 <HAL_UART_MspInit+0x30c>)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_uart5_tx.Instance = DMA2_Channel1;
 8005556:	4b20      	ldr	r3, [pc, #128]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 8005558:	4a20      	ldr	r2, [pc, #128]	@ (80055dc <HAL_UART_MspInit+0x318>)
 800555a:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_2;
 800555c:	4b1e      	ldr	r3, [pc, #120]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 800555e:	2202      	movs	r2, #2
 8005560:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005562:	4b1d      	ldr	r3, [pc, #116]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 8005564:	2210      	movs	r2, #16
 8005566:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005568:	4b1b      	ldr	r3, [pc, #108]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 800556a:	2200      	movs	r2, #0
 800556c:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 800556e:	4b1a      	ldr	r3, [pc, #104]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 8005570:	2280      	movs	r2, #128	@ 0x80
 8005572:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005574:	4b18      	ldr	r3, [pc, #96]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 8005576:	2200      	movs	r2, #0
 8005578:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800557a:	4b17      	ldr	r3, [pc, #92]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 800557c:	2200      	movs	r2, #0
 800557e:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 8005580:	4b15      	ldr	r3, [pc, #84]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 8005582:	2200      	movs	r2, #0
 8005584:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005586:	4b14      	ldr	r3, [pc, #80]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 8005588:	2200      	movs	r2, #0
 800558a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 800558c:	4812      	ldr	r0, [pc, #72]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 800558e:	f002 f995 	bl	80078bc <HAL_DMA_Init>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d001      	beq.n	800559c <HAL_UART_MspInit+0x2d8>
      Error_Handler();
 8005598:	f7ff fca8 	bl	8004eec <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a0e      	ldr	r2, [pc, #56]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 80055a0:	671a      	str	r2, [r3, #112]	@ 0x70
 80055a2:	4a0d      	ldr	r2, [pc, #52]	@ (80055d8 <HAL_UART_MspInit+0x314>)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80055a8:	2200      	movs	r2, #0
 80055aa:	2100      	movs	r1, #0
 80055ac:	2035      	movs	r0, #53	@ 0x35
 80055ae:	f002 f940 	bl	8007832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80055b2:	2035      	movs	r0, #53	@ 0x35
 80055b4:	f002 f959 	bl	800786a <HAL_NVIC_EnableIRQ>
}
 80055b8:	bf00      	nop
 80055ba:	37c0      	adds	r7, #192	@ 0xc0
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	40005000 	.word	0x40005000
 80055c4:	40021000 	.word	0x40021000
 80055c8:	48000800 	.word	0x48000800
 80055cc:	48000c00 	.word	0x48000c00
 80055d0:	20000950 	.word	0x20000950
 80055d4:	4002041c 	.word	0x4002041c
 80055d8:	20000998 	.word	0x20000998
 80055dc:	40020408 	.word	0x40020408

080055e0 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==UART4)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a20      	ldr	r2, [pc, #128]	@ (8005670 <HAL_UART_MspDeInit+0x90>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d118      	bne.n	8005624 <HAL_UART_MspDeInit+0x44>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 80055f2:	4b20      	ldr	r3, [pc, #128]	@ (8005674 <HAL_UART_MspDeInit+0x94>)
 80055f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005674 <HAL_UART_MspDeInit+0x94>)
 80055f8:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80055fc:	6593      	str	r3, [r2, #88]	@ 0x58

    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 80055fe:	2103      	movs	r1, #3
 8005600:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005604:	f002 fe02 	bl	800820c <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800560c:	4618      	mov	r0, r3
 800560e:	f002 fa0d 	bl	8007a2c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005616:	4618      	mov	r0, r3
 8005618:	f002 fa08 	bl	8007a2c <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800561c:	2034      	movs	r0, #52	@ 0x34
 800561e:	f002 f932 	bl	8007886 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }

}
 8005622:	e020      	b.n	8005666 <HAL_UART_MspDeInit+0x86>
  else if(huart->Instance==UART5)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a13      	ldr	r2, [pc, #76]	@ (8005678 <HAL_UART_MspDeInit+0x98>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d11b      	bne.n	8005666 <HAL_UART_MspDeInit+0x86>
    __HAL_RCC_UART5_CLK_DISABLE();
 800562e:	4b11      	ldr	r3, [pc, #68]	@ (8005674 <HAL_UART_MspDeInit+0x94>)
 8005630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005632:	4a10      	ldr	r2, [pc, #64]	@ (8005674 <HAL_UART_MspDeInit+0x94>)
 8005634:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005638:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 800563a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800563e:	480f      	ldr	r0, [pc, #60]	@ (800567c <HAL_UART_MspDeInit+0x9c>)
 8005640:	f002 fde4 	bl	800820c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8005644:	2104      	movs	r1, #4
 8005646:	480e      	ldr	r0, [pc, #56]	@ (8005680 <HAL_UART_MspDeInit+0xa0>)
 8005648:	f002 fde0 	bl	800820c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005650:	4618      	mov	r0, r3
 8005652:	f002 f9eb 	bl	8007a2c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800565a:	4618      	mov	r0, r3
 800565c:	f002 f9e6 	bl	8007a2c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 8005660:	2035      	movs	r0, #53	@ 0x35
 8005662:	f002 f910 	bl	8007886 <HAL_NVIC_DisableIRQ>
}
 8005666:	bf00      	nop
 8005668:	3708      	adds	r7, #8
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	40004c00 	.word	0x40004c00
 8005674:	40021000 	.word	0x40021000
 8005678:	40005000 	.word	0x40005000
 800567c:	48000800 	.word	0x48000800
 8005680:	48000c00 	.word	0x48000c00

08005684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005684:	b480      	push	{r7}
 8005686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005688:	bf00      	nop
 800568a:	e7fd      	b.n	8005688 <NMI_Handler+0x4>

0800568c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800568c:	b480      	push	{r7}
 800568e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005690:	bf00      	nop
 8005692:	e7fd      	b.n	8005690 <HardFault_Handler+0x4>

08005694 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005694:	b480      	push	{r7}
 8005696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005698:	bf00      	nop
 800569a:	e7fd      	b.n	8005698 <MemManage_Handler+0x4>

0800569c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80056a0:	bf00      	nop
 80056a2:	e7fd      	b.n	80056a0 <BusFault_Handler+0x4>

080056a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80056a4:	b480      	push	{r7}
 80056a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80056a8:	bf00      	nop
 80056aa:	e7fd      	b.n	80056a8 <UsageFault_Handler+0x4>

080056ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80056ac:	b480      	push	{r7}
 80056ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80056b0:	bf00      	nop
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr

080056ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80056ba:	b480      	push	{r7}
 80056bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80056be:	bf00      	nop
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80056cc:	bf00      	nop
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr

080056d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80056da:	f000 faeb 	bl	8005cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80056de:	bf00      	nop
 80056e0:	bd80      	pop	{r7, pc}
	...

080056e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80056e8:	4802      	ldr	r0, [pc, #8]	@ (80056f4 <DMA1_Channel1_IRQHandler+0x10>)
 80056ea:	f002 fb10 	bl	8007d0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80056ee:	bf00      	nop
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	20000684 	.word	0x20000684

080056f8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80056fc:	4802      	ldr	r0, [pc, #8]	@ (8005708 <DMA1_Channel6_IRQHandler+0x10>)
 80056fe:	f002 fb06 	bl	8007d0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8005702:	bf00      	nop
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20000768 	.word	0x20000768

0800570c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8005710:	4802      	ldr	r0, [pc, #8]	@ (800571c <DMA1_Channel7_IRQHandler+0x10>)
 8005712:	f002 fafc 	bl	8007d0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8005716:	bf00      	nop
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	20000720 	.word	0x20000720

08005720 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005724:	4802      	ldr	r0, [pc, #8]	@ (8005730 <ADC1_2_IRQHandler+0x10>)
 8005726:	f000 ff1f 	bl	8006568 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800572a:	bf00      	nop
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	2000061c 	.word	0x2000061c

08005734 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005738:	4802      	ldr	r0, [pc, #8]	@ (8005744 <I2C1_EV_IRQHandler+0x10>)
 800573a:	f003 fa43 	bl	8008bc4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800573e:	bf00      	nop
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	200006cc 	.word	0x200006cc

08005748 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800574c:	4802      	ldr	r0, [pc, #8]	@ (8005758 <I2C1_ER_IRQHandler+0x10>)
 800574e:	f003 fa53 	bl	8008bf8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005752:	bf00      	nop
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	200006cc 	.word	0x200006cc

0800575c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005760:	4802      	ldr	r0, [pc, #8]	@ (800576c <UART4_IRQHandler+0x10>)
 8005762:	f007 f9cf 	bl	800cb04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8005766:	bf00      	nop
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	200007b0 	.word	0x200007b0

08005770 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8005774:	4802      	ldr	r0, [pc, #8]	@ (8005780 <UART5_IRQHandler+0x10>)
 8005776:	f007 f9c5 	bl	800cb04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800577a:	bf00      	nop
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	20000838 	.word	0x20000838

08005784 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005788:	4802      	ldr	r0, [pc, #8]	@ (8005794 <TIM6_DAC_IRQHandler+0x10>)
 800578a:	f006 fdfd 	bl	800c388 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800578e:	bf00      	nop
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	200009e0 	.word	0x200009e0

08005798 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 800579c:	4802      	ldr	r0, [pc, #8]	@ (80057a8 <DMA2_Channel1_IRQHandler+0x10>)
 800579e:	f002 fab6 	bl	8007d0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80057a2:	bf00      	nop
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	20000998 	.word	0x20000998

080057ac <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80057b0:	4802      	ldr	r0, [pc, #8]	@ (80057bc <DMA2_Channel2_IRQHandler+0x10>)
 80057b2:	f002 faac 	bl	8007d0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 80057b6:	bf00      	nop
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	20000950 	.word	0x20000950

080057c0 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80057c4:	4802      	ldr	r0, [pc, #8]	@ (80057d0 <DMA2_Channel3_IRQHandler+0x10>)
 80057c6:	f002 faa2 	bl	8007d0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 80057ca:	bf00      	nop
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	20000908 	.word	0x20000908

080057d4 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80057d8:	4802      	ldr	r0, [pc, #8]	@ (80057e4 <DMA2_Channel5_IRQHandler+0x10>)
 80057da:	f002 fa98 	bl	8007d0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 80057de:	bf00      	nop
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	200008c0 	.word	0x200008c0

080057e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80057e8:	b480      	push	{r7}
 80057ea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80057ec:	4b06      	ldr	r3, [pc, #24]	@ (8005808 <SystemInit+0x20>)
 80057ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057f2:	4a05      	ldr	r2, [pc, #20]	@ (8005808 <SystemInit+0x20>)
 80057f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80057f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80057fc:	bf00      	nop
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	e000ed00 	.word	0xe000ed00

0800580c <_Z8tcpInputv>:
uint32_t limitTcpSys	= 21600000/superloop;	// Limite para fijar datos system
bool flagSetSys;							// Indica que se debe enviar system

/*****	INPUT	*****/

void tcpInput(){
 800580c:	b580      	push	{r7, lr}
 800580e:	af00      	add	r7, sp, #0
	tcpData();
 8005810:	f000 f840 	bl	8005894 <_Z7tcpDatav>
	tcpSystem();
 8005814:	f000 f806 	bl	8005824 <_Z9tcpSystemv>
	tcpGps();
 8005818:	f000 f89a 	bl	8005950 <_Z6tcpGpsv>
	tcpInLora();
 800581c:	f000 f872 	bl	8005904 <_Z9tcpInLorav>
}
 8005820:	bf00      	nop
 8005822:	bd80      	pop	{r7, pc}

08005824 <_Z9tcpSystemv>:
 *
 *	OUTPUT	:	flagSetSys | Indica que se debe enviar un paquete con datos del sistema
 *
 */

void tcpSystem(){
 8005824:	b480      	push	{r7}
 8005826:	af00      	add	r7, sp, #0
	switch( stateTcpSys ){
 8005828:	4b16      	ldr	r3, [pc, #88]	@ (8005884 <_Z9tcpSystemv+0x60>)
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d002      	beq.n	8005836 <_Z9tcpSystemv+0x12>
 8005830:	2b01      	cmp	r3, #1
 8005832:	d013      	beq.n	800585c <_Z9tcpSystemv+0x38>
 8005834:	e01c      	b.n	8005870 <_Z9tcpSystemv+0x4c>
	/////////////////////////
	// S0 - WAIT FOR LIMIT //
	/////////////////////////

	case 0:
		countTcpSys++;						// Suma 1 al contador
 8005836:	4b14      	ldr	r3, [pc, #80]	@ (8005888 <_Z9tcpSystemv+0x64>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	3301      	adds	r3, #1
 800583c:	4a12      	ldr	r2, [pc, #72]	@ (8005888 <_Z9tcpSystemv+0x64>)
 800583e:	6013      	str	r3, [r2, #0]

		if ( countTcpSys >= limitTcpSys ){	// Si pasa el limite
 8005840:	4b11      	ldr	r3, [pc, #68]	@ (8005888 <_Z9tcpSystemv+0x64>)
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	4b11      	ldr	r3, [pc, #68]	@ (800588c <_Z9tcpSystemv+0x68>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	429a      	cmp	r2, r3
 800584a:	d303      	bcc.n	8005854 <_Z9tcpSystemv+0x30>
			stateTcpSys	= 1;				// Pasa a S1
 800584c:	4b0d      	ldr	r3, [pc, #52]	@ (8005884 <_Z9tcpSystemv+0x60>)
 800584e:	2201      	movs	r2, #1
 8005850:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateTcpSys	= 0;				// Espera en S0
		}
		break;
 8005852:	e011      	b.n	8005878 <_Z9tcpSystemv+0x54>
			stateTcpSys	= 0;				// Espera en S0
 8005854:	4b0b      	ldr	r3, [pc, #44]	@ (8005884 <_Z9tcpSystemv+0x60>)
 8005856:	2200      	movs	r2, #0
 8005858:	701a      	strb	r2, [r3, #0]
		break;
 800585a:	e00d      	b.n	8005878 <_Z9tcpSystemv+0x54>
	///////////////////
	// S1 - SET DATA //
	///////////////////

	case 1:
		flagSetSys	= 1;	// Indica que se debe enviar datos
 800585c:	4b0c      	ldr	r3, [pc, #48]	@ (8005890 <_Z9tcpSystemv+0x6c>)
 800585e:	2201      	movs	r2, #1
 8005860:	701a      	strb	r2, [r3, #0]
		countTcpSys	= 0;	// Reinicia contador
 8005862:	4b09      	ldr	r3, [pc, #36]	@ (8005888 <_Z9tcpSystemv+0x64>)
 8005864:	2200      	movs	r2, #0
 8005866:	601a      	str	r2, [r3, #0]
		stateTcpSys	= 0;	// Vuelve a S0
 8005868:	4b06      	ldr	r3, [pc, #24]	@ (8005884 <_Z9tcpSystemv+0x60>)
 800586a:	2200      	movs	r2, #0
 800586c:	701a      	strb	r2, [r3, #0]
		break;
 800586e:	e003      	b.n	8005878 <_Z9tcpSystemv+0x54>

	default:
		stateTcpSys	= 0;
 8005870:	4b04      	ldr	r3, [pc, #16]	@ (8005884 <_Z9tcpSystemv+0x60>)
 8005872:	2200      	movs	r2, #0
 8005874:	701a      	strb	r2, [r3, #0]
		break;
 8005876:	bf00      	nop
	}
}
 8005878:	bf00      	nop
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
 8005882:	bf00      	nop
 8005884:	20001161 	.word	0x20001161
 8005888:	20001164 	.word	0x20001164
 800588c:	20001168 	.word	0x20001168
 8005890:	2000116c 	.word	0x2000116c

08005894 <_Z7tcpDatav>:
 *
 *	OUTPUT	:	flagSetData | Indica que se debe enviar
 *
 */

void tcpData(){
 8005894:	b480      	push	{r7}
 8005896:	af00      	add	r7, sp, #0
	switch( stateTcpData ){
 8005898:	4b16      	ldr	r3, [pc, #88]	@ (80058f4 <_Z7tcpDatav+0x60>)
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d002      	beq.n	80058a6 <_Z7tcpDatav+0x12>
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d013      	beq.n	80058cc <_Z7tcpDatav+0x38>
 80058a4:	e01c      	b.n	80058e0 <_Z7tcpDatav+0x4c>
	/////////////////////////
	// S0 - WAIT FOR LIMIT //
	/////////////////////////

	case 0:
		countTcpData++;							// Suma 1 al contador
 80058a6:	4b14      	ldr	r3, [pc, #80]	@ (80058f8 <_Z7tcpDatav+0x64>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	3301      	adds	r3, #1
 80058ac:	4a12      	ldr	r2, [pc, #72]	@ (80058f8 <_Z7tcpDatav+0x64>)
 80058ae:	6013      	str	r3, [r2, #0]

		if ( countTcpData >= limitTcpData ){	// Si pasa el limite
 80058b0:	4b11      	ldr	r3, [pc, #68]	@ (80058f8 <_Z7tcpDatav+0x64>)
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	4b11      	ldr	r3, [pc, #68]	@ (80058fc <_Z7tcpDatav+0x68>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d303      	bcc.n	80058c4 <_Z7tcpDatav+0x30>
			stateTcpData	= 1;				// Pasa a S1
 80058bc:	4b0d      	ldr	r3, [pc, #52]	@ (80058f4 <_Z7tcpDatav+0x60>)
 80058be:	2201      	movs	r2, #1
 80058c0:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no
			stateTcpData	= 0;				// Espera en S0
		}
		break;
 80058c2:	e011      	b.n	80058e8 <_Z7tcpDatav+0x54>
			stateTcpData	= 0;				// Espera en S0
 80058c4:	4b0b      	ldr	r3, [pc, #44]	@ (80058f4 <_Z7tcpDatav+0x60>)
 80058c6:	2200      	movs	r2, #0
 80058c8:	701a      	strb	r2, [r3, #0]
		break;
 80058ca:	e00d      	b.n	80058e8 <_Z7tcpDatav+0x54>
	///////////////////
	// S1 - SET DATA //
	///////////////////

	case 1:
		flagSetData		= 1;	// Indica que se debe enviar datos
 80058cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005900 <_Z7tcpDatav+0x6c>)
 80058ce:	2201      	movs	r2, #1
 80058d0:	701a      	strb	r2, [r3, #0]
		countTcpData	= 0;	// Reinicia contador
 80058d2:	4b09      	ldr	r3, [pc, #36]	@ (80058f8 <_Z7tcpDatav+0x64>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	601a      	str	r2, [r3, #0]

		stateTcpData	= 0;	// Vuelve a S0
 80058d8:	4b06      	ldr	r3, [pc, #24]	@ (80058f4 <_Z7tcpDatav+0x60>)
 80058da:	2200      	movs	r2, #0
 80058dc:	701a      	strb	r2, [r3, #0]
		break;
 80058de:	e003      	b.n	80058e8 <_Z7tcpDatav+0x54>

	default:
		stateTcpData	= 0;
 80058e0:	4b04      	ldr	r3, [pc, #16]	@ (80058f4 <_Z7tcpDatav+0x60>)
 80058e2:	2200      	movs	r2, #0
 80058e4:	701a      	strb	r2, [r3, #0]
		break;
 80058e6:	bf00      	nop
	}
}
 80058e8:	bf00      	nop
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	20001155 	.word	0x20001155
 80058f8:	20001158 	.word	0x20001158
 80058fc:	2000115c 	.word	0x2000115c
 8005900:	20001160 	.word	0x20001160

08005904 <_Z9tcpInLorav>:
 *
 *	OUTPUT	:	loraDecision.response()
 *				loraDecision.disable()
 */

void tcpInLora(){
 8005904:	b580      	push	{r7, lr}
 8005906:	af00      	add	r7, sp, #0
	if ( loraCheck.check() ){					// Si hay respuesta nueva
 8005908:	480d      	ldr	r0, [pc, #52]	@ (8005940 <_Z9tcpInLorav+0x3c>)
 800590a:	f7fe fc3a 	bl	8004182 <_ZN9loraCheck5checkEv>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d00c      	beq.n	800592e <_Z9tcpInLorav+0x2a>
		busTcpLora	= loraCheck.response();		// Copia el codigo de respuesta
 8005914:	480a      	ldr	r0, [pc, #40]	@ (8005940 <_Z9tcpInLorav+0x3c>)
 8005916:	f7fe fc45 	bl	80041a4 <_ZN9loraCheck8responseEv>
 800591a:	4603      	mov	r3, r0
 800591c:	461a      	mov	r2, r3
 800591e:	4b09      	ldr	r3, [pc, #36]	@ (8005944 <_Z9tcpInLorav+0x40>)
 8005920:	701a      	strb	r2, [r3, #0]
		loraDecision.response( busTcpLora );	// Inserta en lora Decision
 8005922:	4b08      	ldr	r3, [pc, #32]	@ (8005944 <_Z9tcpInLorav+0x40>)
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	4619      	mov	r1, r3
 8005928:	4807      	ldr	r0, [pc, #28]	@ (8005948 <_Z9tcpInLorav+0x44>)
 800592a:	f7fe fd46 	bl	80043ba <_ZN12loraDecision8responseEh>
			busTcpLora	= 6;
		}*/

	}

	if ( flagWdLora ){			// Si hay WD
 800592e:	4b07      	ldr	r3, [pc, #28]	@ (800594c <_Z9tcpInLorav+0x48>)
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <_Z9tcpInLorav+0x38>
		loraDecision.disable();	// Deshabilita tcp y app
 8005936:	4804      	ldr	r0, [pc, #16]	@ (8005948 <_Z9tcpInLorav+0x44>)
 8005938:	f7fe fdcf 	bl	80044da <_ZN12loraDecision7disableEv>
	}
}
 800593c:	bf00      	nop
 800593e:	bd80      	pop	{r7, pc}
 8005940:	20000b6c 	.word	0x20000b6c
 8005944:	20001154 	.word	0x20001154
 8005948:	20000b80 	.word	0x20000b80
 800594c:	20000535 	.word	0x20000535

08005950 <_Z6tcpGpsv>:
 *
 *	OUTPUT	:	flagGpsSaved
 *				startGps
 */

void tcpGps(){
 8005950:	b480      	push	{r7}
 8005952:	af00      	add	r7, sp, #0
	switch ( stateGpsTcp ){
 8005954:	4b22      	ldr	r3, [pc, #136]	@ (80059e0 <_Z6tcpGpsv+0x90>)
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	2b02      	cmp	r3, #2
 800595a:	d021      	beq.n	80059a0 <_Z6tcpGpsv+0x50>
 800595c:	2b02      	cmp	r3, #2
 800595e:	dc38      	bgt.n	80059d2 <_Z6tcpGpsv+0x82>
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <_Z6tcpGpsv+0x1a>
 8005964:	2b01      	cmp	r3, #1
 8005966:	d014      	beq.n	8005992 <_Z6tcpGpsv+0x42>
			stateGpsTcp	= 2;				// Se queda en S2
		}
		break;

	default:
		break;
 8005968:	e033      	b.n	80059d2 <_Z6tcpGpsv+0x82>
		if ( savedGps ){		// Si se guardó un valor de GPS
 800596a:	4b1e      	ldr	r3, [pc, #120]	@ (80059e4 <_Z6tcpGpsv+0x94>)
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <_Z6tcpGpsv+0x2a>
			stateGpsTcp	= 1;	// Pasa a S1
 8005972:	4b1b      	ldr	r3, [pc, #108]	@ (80059e0 <_Z6tcpGpsv+0x90>)
 8005974:	2201      	movs	r2, #1
 8005976:	701a      	strb	r2, [r3, #0]
		break;
 8005978:	e02c      	b.n	80059d4 <_Z6tcpGpsv+0x84>
		else if( stopGps ){		// Si se paró la recepcion de datos
 800597a:	4b1b      	ldr	r3, [pc, #108]	@ (80059e8 <_Z6tcpGpsv+0x98>)
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d003      	beq.n	800598a <_Z6tcpGpsv+0x3a>
			stateGpsTcp	= 2;	// Pasa a S2
 8005982:	4b17      	ldr	r3, [pc, #92]	@ (80059e0 <_Z6tcpGpsv+0x90>)
 8005984:	2202      	movs	r2, #2
 8005986:	701a      	strb	r2, [r3, #0]
		break;
 8005988:	e024      	b.n	80059d4 <_Z6tcpGpsv+0x84>
			stateGpsTcp	= 0;	// Espera en S0
 800598a:	4b15      	ldr	r3, [pc, #84]	@ (80059e0 <_Z6tcpGpsv+0x90>)
 800598c:	2200      	movs	r2, #0
 800598e:	701a      	strb	r2, [r3, #0]
		break;
 8005990:	e020      	b.n	80059d4 <_Z6tcpGpsv+0x84>
		flagGpsSaved	= 1;	// Indica que se guardó un mensaje
 8005992:	4b16      	ldr	r3, [pc, #88]	@ (80059ec <_Z6tcpGpsv+0x9c>)
 8005994:	2201      	movs	r2, #1
 8005996:	701a      	strb	r2, [r3, #0]
		stateGpsTcp		= 2;	// Pasa a S3
 8005998:	4b11      	ldr	r3, [pc, #68]	@ (80059e0 <_Z6tcpGpsv+0x90>)
 800599a:	2202      	movs	r2, #2
 800599c:	701a      	strb	r2, [r3, #0]
		break;
 800599e:	e019      	b.n	80059d4 <_Z6tcpGpsv+0x84>
		countGpsTcp++;						// Suma 1 al contador
 80059a0:	4b13      	ldr	r3, [pc, #76]	@ (80059f0 <_Z6tcpGpsv+0xa0>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	3301      	adds	r3, #1
 80059a6:	4a12      	ldr	r2, [pc, #72]	@ (80059f0 <_Z6tcpGpsv+0xa0>)
 80059a8:	6013      	str	r3, [r2, #0]
		if ( countGpsTcp >= limitGpsTcp ){	// Si pasa el limite
 80059aa:	4b11      	ldr	r3, [pc, #68]	@ (80059f0 <_Z6tcpGpsv+0xa0>)
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	4b11      	ldr	r3, [pc, #68]	@ (80059f4 <_Z6tcpGpsv+0xa4>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d309      	bcc.n	80059ca <_Z6tcpGpsv+0x7a>
			startGps	= 1;				// Indica inicio de medicion gps
 80059b6:	4b10      	ldr	r3, [pc, #64]	@ (80059f8 <_Z6tcpGpsv+0xa8>)
 80059b8:	2201      	movs	r2, #1
 80059ba:	701a      	strb	r2, [r3, #0]
			countGpsTcp	= 0;				// Reinicia contador
 80059bc:	4b0c      	ldr	r3, [pc, #48]	@ (80059f0 <_Z6tcpGpsv+0xa0>)
 80059be:	2200      	movs	r2, #0
 80059c0:	601a      	str	r2, [r3, #0]
			stateGpsTcp	= 0;				// Vuelve a S0
 80059c2:	4b07      	ldr	r3, [pc, #28]	@ (80059e0 <_Z6tcpGpsv+0x90>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	701a      	strb	r2, [r3, #0]
		break;
 80059c8:	e004      	b.n	80059d4 <_Z6tcpGpsv+0x84>
			stateGpsTcp	= 2;				// Se queda en S2
 80059ca:	4b05      	ldr	r3, [pc, #20]	@ (80059e0 <_Z6tcpGpsv+0x90>)
 80059cc:	2202      	movs	r2, #2
 80059ce:	701a      	strb	r2, [r3, #0]
		break;
 80059d0:	e000      	b.n	80059d4 <_Z6tcpGpsv+0x84>
		break;
 80059d2:	bf00      	nop
	}
}
 80059d4:	bf00      	nop
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	20001149 	.word	0x20001149
 80059e4:	20000ae6 	.word	0x20000ae6
 80059e8:	20000ae5 	.word	0x20000ae5
 80059ec:	2000114a 	.word	0x2000114a
 80059f0:	2000114c 	.word	0x2000114c
 80059f4:	20001150 	.word	0x20001150
 80059f8:	20000393 	.word	0x20000393

080059fc <_Z41__static_initialization_and_destruction_0ii>:
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d11f      	bne.n	8005a4c <_Z41__static_initialization_and_destruction_0ii+0x50>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d11a      	bne.n	8005a4c <_Z41__static_initialization_and_destruction_0ii+0x50>
uint32_t limitGpsTcp = 43200000/superloop;// Tiempo que esta apagado GPS
 8005a16:	4b10      	ldr	r3, [pc, #64]	@ (8005a58 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005a5c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8005a1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a22:	461a      	mov	r2, r3
 8005a24:	4b0e      	ldr	r3, [pc, #56]	@ (8005a60 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8005a26:	601a      	str	r2, [r3, #0]
uint32_t limitTcpData	= 120000/superloop;	// Limite para fijar datos
 8005a28:	4b0b      	ldr	r3, [pc, #44]	@ (8005a58 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a64 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8005a30:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a34:	461a      	mov	r2, r3
 8005a36:	4b0c      	ldr	r3, [pc, #48]	@ (8005a68 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8005a38:	601a      	str	r2, [r3, #0]
uint32_t limitTcpSys	= 21600000/superloop;	// Limite para fijar datos system
 8005a3a:	4b07      	ldr	r3, [pc, #28]	@ (8005a58 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8005a3c:	781b      	ldrb	r3, [r3, #0]
 8005a3e:	461a      	mov	r2, r3
 8005a40:	4b0a      	ldr	r3, [pc, #40]	@ (8005a6c <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8005a42:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a46:	461a      	mov	r2, r3
 8005a48:	4b09      	ldr	r3, [pc, #36]	@ (8005a70 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8005a4a:	601a      	str	r2, [r3, #0]
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr
 8005a58:	20000395 	.word	0x20000395
 8005a5c:	02932e00 	.word	0x02932e00
 8005a60:	20001150 	.word	0x20001150
 8005a64:	0001d4c0 	.word	0x0001d4c0
 8005a68:	2000115c 	.word	0x2000115c
 8005a6c:	01499700 	.word	0x01499700
 8005a70:	20001168 	.word	0x20001168

08005a74 <_GLOBAL__sub_I_stateGpsTcp>:
 8005a74:	b580      	push	{r7, lr}
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005a7c:	2001      	movs	r0, #1
 8005a7e:	f7ff ffbd 	bl	80059fc <_Z41__static_initialization_and_destruction_0ii>
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <_Z9tcpOutputv>:
uint16_t countTcpLoraOut;							// Contador para esperar
const uint16_t limitTcpLoraOut	= 1000/superloop;	// Limite para enviar comando

/*****	OUTPUT	*****/

void tcpOutput(){
 8005a84:	b580      	push	{r7, lr}
 8005a86:	af00      	add	r7, sp, #0
	tcpOutLora();
 8005a88:	f000 f802 	bl	8005a90 <_Z10tcpOutLorav>
}
 8005a8c:	bf00      	nop
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <_Z10tcpOutLorav>:

void tcpOutLora(){
 8005a90:	b580      	push	{r7, lr}
 8005a92:	af00      	add	r7, sp, #0
	switch( stateTpcLoraOut ){
 8005a94:	4b2a      	ldr	r3, [pc, #168]	@ (8005b40 <_Z10tcpOutLorav+0xb0>)
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d028      	beq.n	8005aee <_Z10tcpOutLorav+0x5e>
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	dc48      	bgt.n	8005b32 <_Z10tcpOutLorav+0xa2>
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d002      	beq.n	8005aaa <_Z10tcpOutLorav+0x1a>
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d00e      	beq.n	8005ac6 <_Z10tcpOutLorav+0x36>
 8005aa8:	e043      	b.n	8005b32 <_Z10tcpOutLorav+0xa2>
	///////////////////////
	// S0 - WAIT COMMAND //
	///////////////////////

	case 0:
		if ( loraSelect.newCommand() ){	// Si hay nuevo comando
 8005aaa:	4826      	ldr	r0, [pc, #152]	@ (8005b44 <_Z10tcpOutLorav+0xb4>)
 8005aac:	f7fe fc41 	bl	8004332 <_ZN10loraSelect10newCommandEv>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d003      	beq.n	8005abe <_Z10tcpOutLorav+0x2e>
 			stateTpcLoraOut	= 1;		// Pasa a S1
 8005ab6:	4b22      	ldr	r3, [pc, #136]	@ (8005b40 <_Z10tcpOutLorav+0xb0>)
 8005ab8:	2201      	movs	r2, #1
 8005aba:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateTpcLoraOut	= 0;		// Queda en S0
		}
		break;
 8005abc:	e03d      	b.n	8005b3a <_Z10tcpOutLorav+0xaa>
			stateTpcLoraOut	= 0;		// Queda en S0
 8005abe:	4b20      	ldr	r3, [pc, #128]	@ (8005b40 <_Z10tcpOutLorav+0xb0>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	701a      	strb	r2, [r3, #0]
		break;
 8005ac4:	e039      	b.n	8005b3a <_Z10tcpOutLorav+0xaa>
	////////////////////////
	// S1 - WAIT FOR SEND //
	////////////////////////

	case 1:
		countTcpLoraOut++;							// Suma 1 al contador
 8005ac6:	4b20      	ldr	r3, [pc, #128]	@ (8005b48 <_Z10tcpOutLorav+0xb8>)
 8005ac8:	881b      	ldrh	r3, [r3, #0]
 8005aca:	3301      	adds	r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	4b1e      	ldr	r3, [pc, #120]	@ (8005b48 <_Z10tcpOutLorav+0xb8>)
 8005ad0:	801a      	strh	r2, [r3, #0]

		if ( countTcpLoraOut >= limitTcpLoraOut ){	// Si llega al limite
 8005ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8005b48 <_Z10tcpOutLorav+0xb8>)
 8005ad4:	881a      	ldrh	r2, [r3, #0]
 8005ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8005b4c <_Z10tcpOutLorav+0xbc>)
 8005ad8:	881b      	ldrh	r3, [r3, #0]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d303      	bcc.n	8005ae6 <_Z10tcpOutLorav+0x56>
			stateTpcLoraOut	= 2;					// Pasa a S2
 8005ade:	4b18      	ldr	r3, [pc, #96]	@ (8005b40 <_Z10tcpOutLorav+0xb0>)
 8005ae0:	2202      	movs	r2, #2
 8005ae2:	701a      	strb	r2, [r3, #0]
		}
		else{										// Si no
			stateTpcLoraOut	= 1;					// Queda en S1
		}
		break;
 8005ae4:	e029      	b.n	8005b3a <_Z10tcpOutLorav+0xaa>
			stateTpcLoraOut	= 1;					// Queda en S1
 8005ae6:	4b16      	ldr	r3, [pc, #88]	@ (8005b40 <_Z10tcpOutLorav+0xb0>)
 8005ae8:	2201      	movs	r2, #1
 8005aea:	701a      	strb	r2, [r3, #0]
		break;
 8005aec:	e025      	b.n	8005b3a <_Z10tcpOutLorav+0xaa>
	/////////////////////////////
	// S2 - CONFIG BY TRANSMIT //
	/////////////////////////////

	case 2:
		countTcpLoraOut	= 0;										// Reinicia contador
 8005aee:	4b16      	ldr	r3, [pc, #88]	@ (8005b48 <_Z10tcpOutLorav+0xb8>)
 8005af0:	2200      	movs	r2, #0
 8005af2:	801a      	strh	r2, [r3, #0]

		loraTxCommand0 	= loraSelect.getCommand();					// Guarda comando
 8005af4:	4813      	ldr	r0, [pc, #76]	@ (8005b44 <_Z10tcpOutLorav+0xb4>)
 8005af6:	f7fe fc2d 	bl	8004354 <_ZN10loraSelect10getCommandEv>
 8005afa:	4603      	mov	r3, r0
 8005afc:	4a14      	ldr	r2, [pc, #80]	@ (8005b50 <_Z10tcpOutLorav+0xc0>)
 8005afe:	6013      	str	r3, [r2, #0]
		sizeTxCommand0	= loraSelect.getCommandSize();				// Guarda tamaño de comando
 8005b00:	4810      	ldr	r0, [pc, #64]	@ (8005b44 <_Z10tcpOutLorav+0xb4>)
 8005b02:	f7fe fc33 	bl	800436c <_ZN10loraSelect14getCommandSizeEv>
 8005b06:	4603      	mov	r3, r0
 8005b08:	461a      	mov	r2, r3
 8005b0a:	4b12      	ldr	r3, [pc, #72]	@ (8005b54 <_Z10tcpOutLorav+0xc4>)
 8005b0c:	701a      	strb	r2, [r3, #0]

		loraCheck.setIdealResponses( loraSelect.qttyResponses() );	// Guarda largo de lista de respuestas
 8005b0e:	480d      	ldr	r0, [pc, #52]	@ (8005b44 <_Z10tcpOutLorav+0xb4>)
 8005b10:	f7fe fc38 	bl	8004384 <_ZN10loraSelect13qttyResponsesEv>
 8005b14:	4603      	mov	r3, r0
 8005b16:	4619      	mov	r1, r3
 8005b18:	480f      	ldr	r0, [pc, #60]	@ (8005b58 <_Z10tcpOutLorav+0xc8>)
 8005b1a:	f7fe fad6 	bl	80040ca <_ZN9loraCheck17setIdealResponsesEh>
		loraDecision.reset();										// Reinicia TCP
 8005b1e:	480f      	ldr	r0, [pc, #60]	@ (8005b5c <_Z10tcpOutLorav+0xcc>)
 8005b20:	f7fe fcc5 	bl	80044ae <_ZN12loraDecision5resetEv>
		flagTxLora	= 1;											// Transmite
 8005b24:	4b0e      	ldr	r3, [pc, #56]	@ (8005b60 <_Z10tcpOutLorav+0xd0>)
 8005b26:	2201      	movs	r2, #1
 8005b28:	701a      	strb	r2, [r3, #0]
		stateTpcLoraOut	= 0;										// Vuelve a S0
 8005b2a:	4b05      	ldr	r3, [pc, #20]	@ (8005b40 <_Z10tcpOutLorav+0xb0>)
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	701a      	strb	r2, [r3, #0]
		break;
 8005b30:	e003      	b.n	8005b3a <_Z10tcpOutLorav+0xaa>

	default:
		stateTpcLoraOut	= 0;
 8005b32:	4b03      	ldr	r3, [pc, #12]	@ (8005b40 <_Z10tcpOutLorav+0xb0>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	701a      	strb	r2, [r3, #0]
		break;
 8005b38:	bf00      	nop
	}

}
 8005b3a:	bf00      	nop
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	20001175 	.word	0x20001175
 8005b44:	20000b88 	.word	0x20000b88
 8005b48:	20001176 	.word	0x20001176
 8005b4c:	20001178 	.word	0x20001178
 8005b50:	20001170 	.word	0x20001170
 8005b54:	20001174 	.word	0x20001174
 8005b58:	20000b6c 	.word	0x20000b6c
 8005b5c:	20000b80 	.word	0x20000b80
 8005b60:	200004e9 	.word	0x200004e9

08005b64 <_Z41__static_initialization_and_destruction_0ii>:
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d10e      	bne.n	8005b92 <_Z41__static_initialization_and_destruction_0ii+0x2e>
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d109      	bne.n	8005b92 <_Z41__static_initialization_and_destruction_0ii+0x2e>
const uint16_t limitTcpLoraOut	= 1000/superloop;	// Limite para enviar comando
 8005b7e:	4b08      	ldr	r3, [pc, #32]	@ (8005ba0 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	461a      	mov	r2, r3
 8005b84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b88:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	4b05      	ldr	r3, [pc, #20]	@ (8005ba4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8005b90:	801a      	strh	r2, [r3, #0]
}
 8005b92:	bf00      	nop
 8005b94:	370c      	adds	r7, #12
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	20000395 	.word	0x20000395
 8005ba4:	20001178 	.word	0x20001178

08005ba8 <_GLOBAL__sub_I_loraTxCommand0>:
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	af00      	add	r7, sp, #0
 8005bac:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005bb0:	2001      	movs	r0, #1
 8005bb2:	f7ff ffd7 	bl	8005b64 <_Z41__static_initialization_and_destruction_0ii>
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005bb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005bf0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005bbc:	f7ff fe14 	bl	80057e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005bc0:	480c      	ldr	r0, [pc, #48]	@ (8005bf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8005bc2:	490d      	ldr	r1, [pc, #52]	@ (8005bf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8005bfc <LoopForever+0xe>)
  movs r3, #0
 8005bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005bc8:	e002      	b.n	8005bd0 <LoopCopyDataInit>

08005bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005bce:	3304      	adds	r3, #4

08005bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005bd4:	d3f9      	bcc.n	8005bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8005c00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005bd8:	4c0a      	ldr	r4, [pc, #40]	@ (8005c04 <LoopForever+0x16>)
  movs r3, #0
 8005bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005bdc:	e001      	b.n	8005be2 <LoopFillZerobss>

08005bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005be0:	3204      	adds	r2, #4

08005be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005be4:	d3fb      	bcc.n	8005bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005be6:	f008 f9e1 	bl	800dfac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005bea:	f7fe fce5 	bl	80045b8 <main>

08005bee <LoopForever>:

LoopForever:
    b LoopForever
 8005bee:	e7fe      	b.n	8005bee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005bf0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005bf8:	200003a4 	.word	0x200003a4
  ldr r2, =_sidata
 8005bfc:	0800e088 	.word	0x0800e088
  ldr r2, =_sbss
 8005c00:	200003a4 	.word	0x200003a4
  ldr r4, =_ebss
 8005c04:	20001180 	.word	0x20001180

08005c08 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005c08:	e7fe      	b.n	8005c08 <ADC3_IRQHandler>

08005c0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c0a:	b580      	push	{r7, lr}
 8005c0c:	b082      	sub	sp, #8
 8005c0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005c10:	2300      	movs	r3, #0
 8005c12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c14:	2003      	movs	r0, #3
 8005c16:	f001 fe01 	bl	800781c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c1a:	200f      	movs	r0, #15
 8005c1c:	f000 f80e 	bl	8005c3c <HAL_InitTick>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d002      	beq.n	8005c2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	71fb      	strb	r3, [r7, #7]
 8005c2a:	e001      	b.n	8005c30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005c2c:	f7ff f998 	bl	8004f60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005c30:	79fb      	ldrb	r3, [r7, #7]
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3708      	adds	r7, #8
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
	...

08005c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005c44:	2300      	movs	r3, #0
 8005c46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005c48:	4b17      	ldr	r3, [pc, #92]	@ (8005ca8 <HAL_InitTick+0x6c>)
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d023      	beq.n	8005c98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005c50:	4b16      	ldr	r3, [pc, #88]	@ (8005cac <HAL_InitTick+0x70>)
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	4b14      	ldr	r3, [pc, #80]	@ (8005ca8 <HAL_InitTick+0x6c>)
 8005c56:	781b      	ldrb	r3, [r3, #0]
 8005c58:	4619      	mov	r1, r3
 8005c5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c66:	4618      	mov	r0, r3
 8005c68:	f001 fe1b 	bl	80078a2 <HAL_SYSTICK_Config>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d10f      	bne.n	8005c92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2b0f      	cmp	r3, #15
 8005c76:	d809      	bhi.n	8005c8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005c78:	2200      	movs	r2, #0
 8005c7a:	6879      	ldr	r1, [r7, #4]
 8005c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c80:	f001 fdd7 	bl	8007832 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005c84:	4a0a      	ldr	r2, [pc, #40]	@ (8005cb0 <HAL_InitTick+0x74>)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6013      	str	r3, [r2, #0]
 8005c8a:	e007      	b.n	8005c9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	73fb      	strb	r3, [r7, #15]
 8005c90:	e004      	b.n	8005c9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	73fb      	strb	r3, [r7, #15]
 8005c96:	e001      	b.n	8005c9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	200003a0 	.word	0x200003a0
 8005cac:	20000398 	.word	0x20000398
 8005cb0:	2000039c 	.word	0x2000039c

08005cb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005cb8:	4b06      	ldr	r3, [pc, #24]	@ (8005cd4 <HAL_IncTick+0x20>)
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	4b06      	ldr	r3, [pc, #24]	@ (8005cd8 <HAL_IncTick+0x24>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4413      	add	r3, r2
 8005cc4:	4a04      	ldr	r2, [pc, #16]	@ (8005cd8 <HAL_IncTick+0x24>)
 8005cc6:	6013      	str	r3, [r2, #0]
}
 8005cc8:	bf00      	nop
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	200003a0 	.word	0x200003a0
 8005cd8:	2000117c 	.word	0x2000117c

08005cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	af00      	add	r7, sp, #0
  return uwTick;
 8005ce0:	4b03      	ldr	r3, [pc, #12]	@ (8005cf0 <HAL_GetTick+0x14>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	2000117c 	.word	0x2000117c

08005cf4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8005cf8:	4b05      	ldr	r3, [pc, #20]	@ (8005d10 <HAL_SuspendTick+0x1c>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a04      	ldr	r2, [pc, #16]	@ (8005d10 <HAL_SuspendTick+0x1c>)
 8005cfe:	f023 0302 	bic.w	r3, r3, #2
 8005d02:	6013      	str	r3, [r2, #0]
}
 8005d04:	bf00      	nop
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	e000e010 	.word	0xe000e010

08005d14 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8005d14:	b480      	push	{r7}
 8005d16:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8005d18:	4b05      	ldr	r3, [pc, #20]	@ (8005d30 <HAL_ResumeTick+0x1c>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a04      	ldr	r2, [pc, #16]	@ (8005d30 <HAL_ResumeTick+0x1c>)
 8005d1e:	f043 0302 	orr.w	r3, r3, #2
 8005d22:	6013      	str	r3, [r2, #0]
}
 8005d24:	bf00      	nop
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	e000e010 	.word	0xe000e010

08005d34 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	431a      	orrs	r2, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	609a      	str	r2, [r3, #8]
}
 8005d4e:	bf00      	nop
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr

08005d5a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
 8005d62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	609a      	str	r2, [r3, #8]
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b087      	sub	sp, #28
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	3360      	adds	r3, #96	@ 0x60
 8005dae:	461a      	mov	r2, r3
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	4413      	add	r3, r2
 8005db6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	4b08      	ldr	r3, [pc, #32]	@ (8005de0 <LL_ADC_SetOffset+0x44>)
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005dc6:	683a      	ldr	r2, [r7, #0]
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005dd4:	bf00      	nop
 8005dd6:	371c      	adds	r7, #28
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr
 8005de0:	03fff000 	.word	0x03fff000

08005de4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b085      	sub	sp, #20
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	3360      	adds	r3, #96	@ 0x60
 8005df2:	461a      	mov	r2, r3
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3714      	adds	r7, #20
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b087      	sub	sp, #28
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	3360      	adds	r3, #96	@ 0x60
 8005e20:	461a      	mov	r2, r3
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	4413      	add	r3, r2
 8005e28:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	431a      	orrs	r2, r3
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005e3a:	bf00      	nop
 8005e3c:	371c      	adds	r7, #28
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr

08005e46 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005e46:	b480      	push	{r7}
 8005e48:	b083      	sub	sp, #12
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
 8005e4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	695b      	ldr	r3, [r3, #20]
 8005e54:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	431a      	orrs	r2, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	615a      	str	r2, [r3, #20]
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d101      	bne.n	8005e84 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005e80:	2301      	movs	r3, #1
 8005e82:	e000      	b.n	8005e86 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr

08005e92 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005e92:	b480      	push	{r7}
 8005e94:	b087      	sub	sp, #28
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	60f8      	str	r0, [r7, #12]
 8005e9a:	60b9      	str	r1, [r7, #8]
 8005e9c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	3330      	adds	r3, #48	@ 0x30
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	0a1b      	lsrs	r3, r3, #8
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	f003 030c 	and.w	r3, r3, #12
 8005eae:	4413      	add	r3, r2
 8005eb0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	f003 031f 	and.w	r3, r3, #31
 8005ebc:	211f      	movs	r1, #31
 8005ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec2:	43db      	mvns	r3, r3
 8005ec4:	401a      	ands	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	0e9b      	lsrs	r3, r3, #26
 8005eca:	f003 011f 	and.w	r1, r3, #31
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	f003 031f 	and.w	r3, r3, #31
 8005ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005ede:	bf00      	nop
 8005ee0:	371c      	adds	r7, #28
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005eea:	b480      	push	{r7}
 8005eec:	b083      	sub	sp, #12
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ef6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d101      	bne.n	8005f02 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8005efe:	2301      	movs	r3, #1
 8005f00:	e000      	b.n	8005f04 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b087      	sub	sp, #28
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	3314      	adds	r3, #20
 8005f20:	461a      	mov	r2, r3
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	0e5b      	lsrs	r3, r3, #25
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	f003 0304 	and.w	r3, r3, #4
 8005f2c:	4413      	add	r3, r2
 8005f2e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	0d1b      	lsrs	r3, r3, #20
 8005f38:	f003 031f 	and.w	r3, r3, #31
 8005f3c:	2107      	movs	r1, #7
 8005f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f42:	43db      	mvns	r3, r3
 8005f44:	401a      	ands	r2, r3
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	0d1b      	lsrs	r3, r3, #20
 8005f4a:	f003 031f 	and.w	r3, r3, #31
 8005f4e:	6879      	ldr	r1, [r7, #4]
 8005f50:	fa01 f303 	lsl.w	r3, r1, r3
 8005f54:	431a      	orrs	r2, r3
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005f5a:	bf00      	nop
 8005f5c:	371c      	adds	r7, #28
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
	...

08005f68 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f80:	43db      	mvns	r3, r3
 8005f82:	401a      	ands	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f003 0318 	and.w	r3, r3, #24
 8005f8a:	4908      	ldr	r1, [pc, #32]	@ (8005fac <LL_ADC_SetChannelSingleDiff+0x44>)
 8005f8c:	40d9      	lsrs	r1, r3
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	400b      	ands	r3, r1
 8005f92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f96:	431a      	orrs	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005f9e:	bf00      	nop
 8005fa0:	3714      	adds	r7, #20
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	0007ffff 	.word	0x0007ffff

08005fb0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f003 031f 	and.w	r3, r3, #31
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005ff8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005ffc:	687a      	ldr	r2, [r7, #4]
 8005ffe:	6093      	str	r3, [r2, #8]
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800601c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006020:	d101      	bne.n	8006026 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006022:	2301      	movs	r3, #1
 8006024:	e000      	b.n	8006028 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006026:	2300      	movs	r3, #0
}
 8006028:	4618      	mov	r0, r3
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006044:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006048:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006050:	bf00      	nop
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800606c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006070:	d101      	bne.n	8006076 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006072:	2301      	movs	r3, #1
 8006074:	e000      	b.n	8006078 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006094:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006098:	f043 0201 	orr.w	r2, r3, #1
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f003 0301 	and.w	r3, r3, #1
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d101      	bne.n	80060c4 <LL_ADC_IsEnabled+0x18>
 80060c0:	2301      	movs	r3, #1
 80060c2:	e000      	b.n	80060c6 <LL_ADC_IsEnabled+0x1a>
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	370c      	adds	r7, #12
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr

080060d2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80060d2:	b480      	push	{r7}
 80060d4:	b083      	sub	sp, #12
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80060e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80060e6:	f043 0204 	orr.w	r2, r3, #4
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80060ee:	bf00      	nop
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr

080060fa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80060fa:	b480      	push	{r7}
 80060fc:	b083      	sub	sp, #12
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f003 0304 	and.w	r3, r3, #4
 800610a:	2b04      	cmp	r3, #4
 800610c:	d101      	bne.n	8006112 <LL_ADC_REG_IsConversionOngoing+0x18>
 800610e:	2301      	movs	r3, #1
 8006110:	e000      	b.n	8006114 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	f003 0308 	and.w	r3, r3, #8
 8006130:	2b08      	cmp	r3, #8
 8006132:	d101      	bne.n	8006138 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006134:	2301      	movs	r3, #1
 8006136:	e000      	b.n	800613a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	370c      	adds	r7, #12
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
	...

08006148 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006148:	b590      	push	{r4, r7, lr}
 800614a:	b089      	sub	sp, #36	@ 0x24
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006150:	2300      	movs	r3, #0
 8006152:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006154:	2300      	movs	r3, #0
 8006156:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e133      	b.n	80063ca <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800616c:	2b00      	cmp	r3, #0
 800616e:	d109      	bne.n	8006184 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7fe ff19 	bl	8004fa8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4618      	mov	r0, r3
 800618a:	f7ff ff3f 	bl	800600c <LL_ADC_IsDeepPowerDownEnabled>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d004      	beq.n	800619e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4618      	mov	r0, r3
 800619a:	f7ff ff25 	bl	8005fe8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4618      	mov	r0, r3
 80061a4:	f7ff ff5a 	bl	800605c <LL_ADC_IsInternalRegulatorEnabled>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d115      	bne.n	80061da <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f7ff ff3e 	bl	8006034 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80061b8:	4b86      	ldr	r3, [pc, #536]	@ (80063d4 <HAL_ADC_Init+0x28c>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	099b      	lsrs	r3, r3, #6
 80061be:	4a86      	ldr	r2, [pc, #536]	@ (80063d8 <HAL_ADC_Init+0x290>)
 80061c0:	fba2 2303 	umull	r2, r3, r2, r3
 80061c4:	099b      	lsrs	r3, r3, #6
 80061c6:	3301      	adds	r3, #1
 80061c8:	005b      	lsls	r3, r3, #1
 80061ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80061cc:	e002      	b.n	80061d4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	3b01      	subs	r3, #1
 80061d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d1f9      	bne.n	80061ce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4618      	mov	r0, r3
 80061e0:	f7ff ff3c 	bl	800605c <LL_ADC_IsInternalRegulatorEnabled>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10d      	bne.n	8006206 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ee:	f043 0210 	orr.w	r2, r3, #16
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061fa:	f043 0201 	orr.w	r2, r3, #1
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4618      	mov	r0, r3
 800620c:	f7ff ff75 	bl	80060fa <LL_ADC_REG_IsConversionOngoing>
 8006210:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006216:	f003 0310 	and.w	r3, r3, #16
 800621a:	2b00      	cmp	r3, #0
 800621c:	f040 80cc 	bne.w	80063b8 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	2b00      	cmp	r3, #0
 8006224:	f040 80c8 	bne.w	80063b8 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800622c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006230:	f043 0202 	orr.w	r2, r3, #2
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4618      	mov	r0, r3
 800623e:	f7ff ff35 	bl	80060ac <LL_ADC_IsEnabled>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d115      	bne.n	8006274 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006248:	4864      	ldr	r0, [pc, #400]	@ (80063dc <HAL_ADC_Init+0x294>)
 800624a:	f7ff ff2f 	bl	80060ac <LL_ADC_IsEnabled>
 800624e:	4604      	mov	r4, r0
 8006250:	4863      	ldr	r0, [pc, #396]	@ (80063e0 <HAL_ADC_Init+0x298>)
 8006252:	f7ff ff2b 	bl	80060ac <LL_ADC_IsEnabled>
 8006256:	4603      	mov	r3, r0
 8006258:	431c      	orrs	r4, r3
 800625a:	4862      	ldr	r0, [pc, #392]	@ (80063e4 <HAL_ADC_Init+0x29c>)
 800625c:	f7ff ff26 	bl	80060ac <LL_ADC_IsEnabled>
 8006260:	4603      	mov	r3, r0
 8006262:	4323      	orrs	r3, r4
 8006264:	2b00      	cmp	r3, #0
 8006266:	d105      	bne.n	8006274 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	4619      	mov	r1, r3
 800626e:	485e      	ldr	r0, [pc, #376]	@ (80063e8 <HAL_ADC_Init+0x2a0>)
 8006270:	f7ff fd60 	bl	8005d34 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	7e5b      	ldrb	r3, [r3, #25]
 8006278:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800627e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006284:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800628a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006292:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006294:	4313      	orrs	r3, r2
 8006296:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d106      	bne.n	80062b0 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a6:	3b01      	subs	r3, #1
 80062a8:	045b      	lsls	r3, r3, #17
 80062aa:	69ba      	ldr	r2, [r7, #24]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d009      	beq.n	80062cc <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062bc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80062c6:	69ba      	ldr	r2, [r7, #24]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68da      	ldr	r2, [r3, #12]
 80062d2:	4b46      	ldr	r3, [pc, #280]	@ (80063ec <HAL_ADC_Init+0x2a4>)
 80062d4:	4013      	ands	r3, r2
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	6812      	ldr	r2, [r2, #0]
 80062da:	69b9      	ldr	r1, [r7, #24]
 80062dc:	430b      	orrs	r3, r1
 80062de:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4618      	mov	r0, r3
 80062e6:	f7ff ff1b 	bl	8006120 <LL_ADC_INJ_IsConversionOngoing>
 80062ea:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d140      	bne.n	8006374 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d13d      	bne.n	8006374 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	7e1b      	ldrb	r3, [r3, #24]
 8006300:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006302:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800630a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800630c:	4313      	orrs	r3, r2
 800630e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800631a:	f023 0306 	bic.w	r3, r3, #6
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	6812      	ldr	r2, [r2, #0]
 8006322:	69b9      	ldr	r1, [r7, #24]
 8006324:	430b      	orrs	r3, r1
 8006326:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800632e:	2b01      	cmp	r3, #1
 8006330:	d118      	bne.n	8006364 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800633c:	f023 0304 	bic.w	r3, r3, #4
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006348:	4311      	orrs	r1, r2
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800634e:	4311      	orrs	r1, r2
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006354:	430a      	orrs	r2, r1
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f042 0201 	orr.w	r2, r2, #1
 8006360:	611a      	str	r2, [r3, #16]
 8006362:	e007      	b.n	8006374 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	691a      	ldr	r2, [r3, #16]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f022 0201 	bic.w	r2, r2, #1
 8006372:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d10c      	bne.n	8006396 <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006382:	f023 010f 	bic.w	r1, r3, #15
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	69db      	ldr	r3, [r3, #28]
 800638a:	1e5a      	subs	r2, r3, #1
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	430a      	orrs	r2, r1
 8006392:	631a      	str	r2, [r3, #48]	@ 0x30
 8006394:	e007      	b.n	80063a6 <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 020f 	bic.w	r2, r2, #15
 80063a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063aa:	f023 0303 	bic.w	r3, r3, #3
 80063ae:	f043 0201 	orr.w	r2, r3, #1
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	659a      	str	r2, [r3, #88]	@ 0x58
 80063b6:	e007      	b.n	80063c8 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063bc:	f043 0210 	orr.w	r2, r3, #16
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80063c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3724      	adds	r7, #36	@ 0x24
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd90      	pop	{r4, r7, pc}
 80063d2:	bf00      	nop
 80063d4:	20000398 	.word	0x20000398
 80063d8:	053e2d63 	.word	0x053e2d63
 80063dc:	50040000 	.word	0x50040000
 80063e0:	50040100 	.word	0x50040100
 80063e4:	50040200 	.word	0x50040200
 80063e8:	50040300 	.word	0x50040300
 80063ec:	fff0c007 	.word	0xfff0c007

080063f0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b086      	sub	sp, #24
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80063fc:	4853      	ldr	r0, [pc, #332]	@ (800654c <HAL_ADC_Start_DMA+0x15c>)
 80063fe:	f7ff fdd7 	bl	8005fb0 <LL_ADC_GetMultimode>
 8006402:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4618      	mov	r0, r3
 800640a:	f7ff fe76 	bl	80060fa <LL_ADC_REG_IsConversionOngoing>
 800640e:	4603      	mov	r3, r0
 8006410:	2b00      	cmp	r3, #0
 8006412:	f040 8093 	bne.w	800653c <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800641c:	2b01      	cmp	r3, #1
 800641e:	d101      	bne.n	8006424 <HAL_ADC_Start_DMA+0x34>
 8006420:	2302      	movs	r3, #2
 8006422:	e08e      	b.n	8006542 <HAL_ADC_Start_DMA+0x152>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a47      	ldr	r2, [pc, #284]	@ (8006550 <HAL_ADC_Start_DMA+0x160>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d008      	beq.n	8006448 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d005      	beq.n	8006448 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	2b05      	cmp	r3, #5
 8006440:	d002      	beq.n	8006448 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	2b09      	cmp	r3, #9
 8006446:	d172      	bne.n	800652e <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 fed1 	bl	80071f0 <ADC_Enable>
 800644e:	4603      	mov	r3, r0
 8006450:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006452:	7dfb      	ldrb	r3, [r7, #23]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d165      	bne.n	8006524 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800645c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006460:	f023 0301 	bic.w	r3, r3, #1
 8006464:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a38      	ldr	r2, [pc, #224]	@ (8006554 <HAL_ADC_Start_DMA+0x164>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d002      	beq.n	800647c <HAL_ADC_Start_DMA+0x8c>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	e000      	b.n	800647e <HAL_ADC_Start_DMA+0x8e>
 800647c:	4b36      	ldr	r3, [pc, #216]	@ (8006558 <HAL_ADC_Start_DMA+0x168>)
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	6812      	ldr	r2, [r2, #0]
 8006482:	4293      	cmp	r3, r2
 8006484:	d002      	beq.n	800648c <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d105      	bne.n	8006498 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006490:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800649c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d006      	beq.n	80064b2 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064a8:	f023 0206 	bic.w	r2, r3, #6
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80064b0:	e002      	b.n	80064b8 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064bc:	4a27      	ldr	r2, [pc, #156]	@ (800655c <HAL_ADC_Start_DMA+0x16c>)
 80064be:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064c4:	4a26      	ldr	r2, [pc, #152]	@ (8006560 <HAL_ADC_Start_DMA+0x170>)
 80064c6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064cc:	4a25      	ldr	r2, [pc, #148]	@ (8006564 <HAL_ADC_Start_DMA+0x174>)
 80064ce:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	221c      	movs	r2, #28
 80064d6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2200      	movs	r2, #0
 80064dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	685a      	ldr	r2, [r3, #4]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f042 0210 	orr.w	r2, r2, #16
 80064ee:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68da      	ldr	r2, [r3, #12]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f042 0201 	orr.w	r2, r2, #1
 80064fe:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	3340      	adds	r3, #64	@ 0x40
 800650a:	4619      	mov	r1, r3
 800650c:	68ba      	ldr	r2, [r7, #8]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f001 fb1e 	bl	8007b50 <HAL_DMA_Start_IT>
 8006514:	4603      	mov	r3, r0
 8006516:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4618      	mov	r0, r3
 800651e:	f7ff fdd8 	bl	80060d2 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006522:	e00d      	b.n	8006540 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 800652c:	e008      	b.n	8006540 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 800653a:	e001      	b.n	8006540 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800653c:	2302      	movs	r3, #2
 800653e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006540:	7dfb      	ldrb	r3, [r7, #23]
}
 8006542:	4618      	mov	r0, r3
 8006544:	3718      	adds	r7, #24
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	50040300 	.word	0x50040300
 8006550:	50040200 	.word	0x50040200
 8006554:	50040100 	.word	0x50040100
 8006558:	50040000 	.word	0x50040000
 800655c:	080072fd 	.word	0x080072fd
 8006560:	080073d5 	.word	0x080073d5
 8006564:	080073f1 	.word	0x080073f1

08006568 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b08a      	sub	sp, #40	@ 0x28
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006570:	2300      	movs	r3, #0
 8006572:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006584:	4882      	ldr	r0, [pc, #520]	@ (8006790 <HAL_ADC_IRQHandler+0x228>)
 8006586:	f7ff fd13 	bl	8005fb0 <LL_ADC_GetMultimode>
 800658a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d017      	beq.n	80065c6 <HAL_ADC_IRQHandler+0x5e>
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	f003 0302 	and.w	r3, r3, #2
 800659c:	2b00      	cmp	r3, #0
 800659e:	d012      	beq.n	80065c6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065a4:	f003 0310 	and.w	r3, r3, #16
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d105      	bne.n	80065b8 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065b0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 ff81 	bl	80074c0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2202      	movs	r2, #2
 80065c4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	f003 0304 	and.w	r3, r3, #4
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d004      	beq.n	80065da <HAL_ADC_IRQHandler+0x72>
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	f003 0304 	and.w	r3, r3, #4
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10a      	bne.n	80065f0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	f000 8083 	beq.w	80066ec <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	f003 0308 	and.w	r3, r3, #8
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d07d      	beq.n	80066ec <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065f4:	f003 0310 	and.w	r3, r3, #16
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d105      	bne.n	8006608 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006600:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4618      	mov	r0, r3
 800660e:	f7ff fc2d 	bl	8005e6c <LL_ADC_REG_IsTriggerSourceSWStart>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d062      	beq.n	80066de <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a5d      	ldr	r2, [pc, #372]	@ (8006794 <HAL_ADC_IRQHandler+0x22c>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d002      	beq.n	8006628 <HAL_ADC_IRQHandler+0xc0>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	e000      	b.n	800662a <HAL_ADC_IRQHandler+0xc2>
 8006628:	4b5b      	ldr	r3, [pc, #364]	@ (8006798 <HAL_ADC_IRQHandler+0x230>)
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	6812      	ldr	r2, [r2, #0]
 800662e:	4293      	cmp	r3, r2
 8006630:	d008      	beq.n	8006644 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d005      	beq.n	8006644 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	2b05      	cmp	r3, #5
 800663c:	d002      	beq.n	8006644 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	2b09      	cmp	r3, #9
 8006642:	d104      	bne.n	800664e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	623b      	str	r3, [r7, #32]
 800664c:	e00c      	b.n	8006668 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a50      	ldr	r2, [pc, #320]	@ (8006794 <HAL_ADC_IRQHandler+0x22c>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d002      	beq.n	800665e <HAL_ADC_IRQHandler+0xf6>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	e000      	b.n	8006660 <HAL_ADC_IRQHandler+0xf8>
 800665e:	4b4e      	ldr	r3, [pc, #312]	@ (8006798 <HAL_ADC_IRQHandler+0x230>)
 8006660:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006668:	6a3b      	ldr	r3, [r7, #32]
 800666a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d135      	bne.n	80066de <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0308 	and.w	r3, r3, #8
 800667c:	2b08      	cmp	r3, #8
 800667e:	d12e      	bne.n	80066de <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4618      	mov	r0, r3
 8006686:	f7ff fd38 	bl	80060fa <LL_ADC_REG_IsConversionOngoing>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d11a      	bne.n	80066c6 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685a      	ldr	r2, [r3, #4]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f022 020c 	bic.w	r2, r2, #12
 800669e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d112      	bne.n	80066de <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066bc:	f043 0201 	orr.w	r2, r3, #1
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80066c4:	e00b      	b.n	80066de <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ca:	f043 0210 	orr.w	r2, r3, #16
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066d6:	f043 0201 	orr.w	r2, r3, #1
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f7fe fb7c 	bl	8004ddc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	220c      	movs	r2, #12
 80066ea:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	f003 0320 	and.w	r3, r3, #32
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d004      	beq.n	8006700 <HAL_ADC_IRQHandler+0x198>
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	f003 0320 	and.w	r3, r3, #32
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10b      	bne.n	8006718 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006706:	2b00      	cmp	r3, #0
 8006708:	f000 809f 	beq.w	800684a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006712:	2b00      	cmp	r3, #0
 8006714:	f000 8099 	beq.w	800684a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800671c:	f003 0310 	and.w	r3, r3, #16
 8006720:	2b00      	cmp	r3, #0
 8006722:	d105      	bne.n	8006730 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006728:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4618      	mov	r0, r3
 8006736:	f7ff fbd8 	bl	8005eea <LL_ADC_INJ_IsTriggerSourceSWStart>
 800673a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4618      	mov	r0, r3
 8006742:	f7ff fb93 	bl	8005e6c <LL_ADC_REG_IsTriggerSourceSWStart>
 8006746:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a11      	ldr	r2, [pc, #68]	@ (8006794 <HAL_ADC_IRQHandler+0x22c>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d002      	beq.n	8006758 <HAL_ADC_IRQHandler+0x1f0>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	e000      	b.n	800675a <HAL_ADC_IRQHandler+0x1f2>
 8006758:	4b0f      	ldr	r3, [pc, #60]	@ (8006798 <HAL_ADC_IRQHandler+0x230>)
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	6812      	ldr	r2, [r2, #0]
 800675e:	4293      	cmp	r3, r2
 8006760:	d008      	beq.n	8006774 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d005      	beq.n	8006774 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2b06      	cmp	r3, #6
 800676c:	d002      	beq.n	8006774 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	2b07      	cmp	r3, #7
 8006772:	d104      	bne.n	800677e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	623b      	str	r3, [r7, #32]
 800677c:	e013      	b.n	80067a6 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a04      	ldr	r2, [pc, #16]	@ (8006794 <HAL_ADC_IRQHandler+0x22c>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d009      	beq.n	800679c <HAL_ADC_IRQHandler+0x234>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	e007      	b.n	800679e <HAL_ADC_IRQHandler+0x236>
 800678e:	bf00      	nop
 8006790:	50040300 	.word	0x50040300
 8006794:	50040100 	.word	0x50040100
 8006798:	50040000 	.word	0x50040000
 800679c:	4b7d      	ldr	r3, [pc, #500]	@ (8006994 <HAL_ADC_IRQHandler+0x42c>)
 800679e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d047      	beq.n	800683c <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80067ac:	6a3b      	ldr	r3, [r7, #32]
 80067ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d007      	beq.n	80067c6 <HAL_ADC_IRQHandler+0x25e>
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d03f      	beq.n	800683c <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80067bc:	6a3b      	ldr	r3, [r7, #32]
 80067be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d13a      	bne.n	800683c <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067d0:	2b40      	cmp	r3, #64	@ 0x40
 80067d2:	d133      	bne.n	800683c <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d12e      	bne.n	800683c <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7ff fc9c 	bl	8006120 <LL_ADC_INJ_IsConversionOngoing>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d11a      	bne.n	8006824 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80067fc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006802:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800680e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006812:	2b00      	cmp	r3, #0
 8006814:	d112      	bne.n	800683c <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800681a:	f043 0201 	orr.w	r2, r3, #1
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	659a      	str	r2, [r3, #88]	@ 0x58
 8006822:	e00b      	b.n	800683c <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006828:	f043 0210 	orr.w	r2, r3, #16
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006834:	f043 0201 	orr.w	r2, r3, #1
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f000 fe17 	bl	8007470 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2260      	movs	r2, #96	@ 0x60
 8006848:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006850:	2b00      	cmp	r3, #0
 8006852:	d011      	beq.n	8006878 <HAL_ADC_IRQHandler+0x310>
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800685a:	2b00      	cmp	r3, #0
 800685c:	d00c      	beq.n	8006878 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006862:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 f8a0 	bl	80069b0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2280      	movs	r2, #128	@ 0x80
 8006876:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800687e:	2b00      	cmp	r3, #0
 8006880:	d012      	beq.n	80068a8 <HAL_ADC_IRQHandler+0x340>
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00d      	beq.n	80068a8 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006890:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f000 fdfd 	bl	8007498 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068a6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d012      	beq.n	80068d8 <HAL_ADC_IRQHandler+0x370>
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00d      	beq.n	80068d8 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068c0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 fdef 	bl	80074ac <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068d6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	f003 0310 	and.w	r3, r3, #16
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d036      	beq.n	8006950 <HAL_ADC_IRQHandler+0x3e8>
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	f003 0310 	and.w	r3, r3, #16
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d031      	beq.n	8006950 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d102      	bne.n	80068fa <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80068f4:	2301      	movs	r3, #1
 80068f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80068f8:	e014      	b.n	8006924 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d008      	beq.n	8006912 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006900:	4825      	ldr	r0, [pc, #148]	@ (8006998 <HAL_ADC_IRQHandler+0x430>)
 8006902:	f7ff fb63 	bl	8005fcc <LL_ADC_GetMultiDMATransfer>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d00b      	beq.n	8006924 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800690c:	2301      	movs	r3, #1
 800690e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006910:	e008      	b.n	8006924 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	f003 0301 	and.w	r3, r3, #1
 800691c:	2b00      	cmp	r3, #0
 800691e:	d001      	beq.n	8006924 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8006920:	2301      	movs	r3, #1
 8006922:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8006924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006926:	2b01      	cmp	r3, #1
 8006928:	d10e      	bne.n	8006948 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800692e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800693a:	f043 0202 	orr.w	r2, r3, #2
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f83e 	bl	80069c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2210      	movs	r2, #16
 800694e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006956:	2b00      	cmp	r3, #0
 8006958:	d018      	beq.n	800698c <HAL_ADC_IRQHandler+0x424>
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006960:	2b00      	cmp	r3, #0
 8006962:	d013      	beq.n	800698c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006968:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006974:	f043 0208 	orr.w	r2, r3, #8
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006984:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 fd7c 	bl	8007484 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800698c:	bf00      	nop
 800698e:	3728      	adds	r7, #40	@ 0x28
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}
 8006994:	50040000 	.word	0x50040000
 8006998:	50040300 	.word	0x50040300

0800699c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800699c:	b480      	push	{r7}
 800699e:	b083      	sub	sp, #12
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80069b8:	bf00      	nop
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b0b6      	sub	sp, #216	@ 0xd8
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80069e2:	2300      	movs	r3, #0
 80069e4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80069e8:	2300      	movs	r3, #0
 80069ea:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d101      	bne.n	80069fa <HAL_ADC_ConfigChannel+0x22>
 80069f6:	2302      	movs	r3, #2
 80069f8:	e3e3      	b.n	80071c2 <HAL_ADC_ConfigChannel+0x7ea>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4618      	mov	r0, r3
 8006a08:	f7ff fb77 	bl	80060fa <LL_ADC_REG_IsConversionOngoing>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	f040 83c4 	bne.w	800719c <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	2b05      	cmp	r3, #5
 8006a22:	d824      	bhi.n	8006a6e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	3b02      	subs	r3, #2
 8006a2a:	2b03      	cmp	r3, #3
 8006a2c:	d81b      	bhi.n	8006a66 <HAL_ADC_ConfigChannel+0x8e>
 8006a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a34 <HAL_ADC_ConfigChannel+0x5c>)
 8006a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a34:	08006a45 	.word	0x08006a45
 8006a38:	08006a4d 	.word	0x08006a4d
 8006a3c:	08006a55 	.word	0x08006a55
 8006a40:	08006a5d 	.word	0x08006a5d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8006a44:	230c      	movs	r3, #12
 8006a46:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006a4a:	e010      	b.n	8006a6e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8006a4c:	2312      	movs	r3, #18
 8006a4e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006a52:	e00c      	b.n	8006a6e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8006a54:	2318      	movs	r3, #24
 8006a56:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006a5a:	e008      	b.n	8006a6e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8006a5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006a64:	e003      	b.n	8006a6e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8006a66:	2306      	movs	r3, #6
 8006a68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006a6c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6818      	ldr	r0, [r3, #0]
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	461a      	mov	r2, r3
 8006a78:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8006a7c:	f7ff fa09 	bl	8005e92 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4618      	mov	r0, r3
 8006a86:	f7ff fb38 	bl	80060fa <LL_ADC_REG_IsConversionOngoing>
 8006a8a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7ff fb44 	bl	8006120 <LL_ADC_INJ_IsConversionOngoing>
 8006a98:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006a9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	f040 81bf 	bne.w	8006e24 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006aa6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f040 81ba 	bne.w	8006e24 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ab8:	d10f      	bne.n	8006ada <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	f7ff fa23 	bl	8005f10 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7ff f9b7 	bl	8005e46 <LL_ADC_SetSamplingTimeCommonConfig>
 8006ad8:	e00e      	b.n	8006af8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6818      	ldr	r0, [r3, #0]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	6819      	ldr	r1, [r3, #0]
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	f7ff fa12 	bl	8005f10 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2100      	movs	r1, #0
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7ff f9a7 	bl	8005e46 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	695a      	ldr	r2, [r3, #20]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	08db      	lsrs	r3, r3, #3
 8006b04:	f003 0303 	and.w	r3, r3, #3
 8006b08:	005b      	lsls	r3, r3, #1
 8006b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b0e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	2b04      	cmp	r3, #4
 8006b18:	d00a      	beq.n	8006b30 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6818      	ldr	r0, [r3, #0]
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	6919      	ldr	r1, [r3, #16]
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b2a:	f7ff f937 	bl	8005d9c <LL_ADC_SetOffset>
 8006b2e:	e179      	b.n	8006e24 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2100      	movs	r1, #0
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7ff f954 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d10a      	bne.n	8006b5c <HAL_ADC_ConfigChannel+0x184>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	2100      	movs	r1, #0
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f7ff f949 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006b52:	4603      	mov	r3, r0
 8006b54:	0e9b      	lsrs	r3, r3, #26
 8006b56:	f003 021f 	and.w	r2, r3, #31
 8006b5a:	e01e      	b.n	8006b9a <HAL_ADC_ConfigChannel+0x1c2>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2100      	movs	r1, #0
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7ff f93e 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006b72:	fa93 f3a3 	rbit	r3, r3
 8006b76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006b7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006b7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006b82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d101      	bne.n	8006b8e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8006b8a:	2320      	movs	r3, #32
 8006b8c:	e004      	b.n	8006b98 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8006b8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006b92:	fab3 f383 	clz	r3, r3
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d105      	bne.n	8006bb2 <HAL_ADC_ConfigChannel+0x1da>
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	0e9b      	lsrs	r3, r3, #26
 8006bac:	f003 031f 	and.w	r3, r3, #31
 8006bb0:	e018      	b.n	8006be4 <HAL_ADC_ConfigChannel+0x20c>
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bbe:	fa93 f3a3 	rbit	r3, r3
 8006bc2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8006bc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006bca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8006bce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d101      	bne.n	8006bda <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8006bd6:	2320      	movs	r3, #32
 8006bd8:	e004      	b.n	8006be4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8006bda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006bde:	fab3 f383 	clz	r3, r3
 8006be2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d106      	bne.n	8006bf6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2200      	movs	r2, #0
 8006bee:	2100      	movs	r1, #0
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7ff f90d 	bl	8005e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2101      	movs	r1, #1
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f7ff f8f1 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006c02:	4603      	mov	r3, r0
 8006c04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d10a      	bne.n	8006c22 <HAL_ADC_ConfigChannel+0x24a>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2101      	movs	r1, #1
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7ff f8e6 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	0e9b      	lsrs	r3, r3, #26
 8006c1c:	f003 021f 	and.w	r2, r3, #31
 8006c20:	e01e      	b.n	8006c60 <HAL_ADC_ConfigChannel+0x288>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2101      	movs	r1, #1
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f7ff f8db 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006c38:	fa93 f3a3 	rbit	r3, r3
 8006c3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8006c40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006c44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8006c48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d101      	bne.n	8006c54 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8006c50:	2320      	movs	r3, #32
 8006c52:	e004      	b.n	8006c5e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8006c54:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006c58:	fab3 f383 	clz	r3, r3
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d105      	bne.n	8006c78 <HAL_ADC_ConfigChannel+0x2a0>
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	0e9b      	lsrs	r3, r3, #26
 8006c72:	f003 031f 	and.w	r3, r3, #31
 8006c76:	e018      	b.n	8006caa <HAL_ADC_ConfigChannel+0x2d2>
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c84:	fa93 f3a3 	rbit	r3, r3
 8006c88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8006c8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8006c94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d101      	bne.n	8006ca0 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8006c9c:	2320      	movs	r3, #32
 8006c9e:	e004      	b.n	8006caa <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8006ca0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ca4:	fab3 f383 	clz	r3, r3
 8006ca8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d106      	bne.n	8006cbc <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7ff f8aa 	bl	8005e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2102      	movs	r1, #2
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f7ff f88e 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d10a      	bne.n	8006ce8 <HAL_ADC_ConfigChannel+0x310>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2102      	movs	r1, #2
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7ff f883 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	0e9b      	lsrs	r3, r3, #26
 8006ce2:	f003 021f 	and.w	r2, r3, #31
 8006ce6:	e01e      	b.n	8006d26 <HAL_ADC_ConfigChannel+0x34e>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2102      	movs	r1, #2
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f7ff f878 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cfa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cfe:	fa93 f3a3 	rbit	r3, r3
 8006d02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8006d06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006d0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8006d16:	2320      	movs	r3, #32
 8006d18:	e004      	b.n	8006d24 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8006d1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d1e:	fab3 f383 	clz	r3, r3
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d105      	bne.n	8006d3e <HAL_ADC_ConfigChannel+0x366>
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	0e9b      	lsrs	r3, r3, #26
 8006d38:	f003 031f 	and.w	r3, r3, #31
 8006d3c:	e014      	b.n	8006d68 <HAL_ADC_ConfigChannel+0x390>
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d44:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d46:	fa93 f3a3 	rbit	r3, r3
 8006d4a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8006d4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d4e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8006d52:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d101      	bne.n	8006d5e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8006d5a:	2320      	movs	r3, #32
 8006d5c:	e004      	b.n	8006d68 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8006d5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006d62:	fab3 f383 	clz	r3, r3
 8006d66:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d106      	bne.n	8006d7a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2200      	movs	r2, #0
 8006d72:	2102      	movs	r1, #2
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7ff f84b 	bl	8005e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2103      	movs	r1, #3
 8006d80:	4618      	mov	r0, r3
 8006d82:	f7ff f82f 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006d86:	4603      	mov	r3, r0
 8006d88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d10a      	bne.n	8006da6 <HAL_ADC_ConfigChannel+0x3ce>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2103      	movs	r1, #3
 8006d96:	4618      	mov	r0, r3
 8006d98:	f7ff f824 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	0e9b      	lsrs	r3, r3, #26
 8006da0:	f003 021f 	and.w	r2, r3, #31
 8006da4:	e017      	b.n	8006dd6 <HAL_ADC_ConfigChannel+0x3fe>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	2103      	movs	r1, #3
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7ff f819 	bl	8005de4 <LL_ADC_GetOffsetChannel>
 8006db2:	4603      	mov	r3, r0
 8006db4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006db6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006db8:	fa93 f3a3 	rbit	r3, r3
 8006dbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dc0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8006dc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d101      	bne.n	8006dcc <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8006dc8:	2320      	movs	r3, #32
 8006dca:	e003      	b.n	8006dd4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8006dcc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006dce:	fab3 f383 	clz	r3, r3
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d105      	bne.n	8006dee <HAL_ADC_ConfigChannel+0x416>
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	0e9b      	lsrs	r3, r3, #26
 8006de8:	f003 031f 	and.w	r3, r3, #31
 8006dec:	e011      	b.n	8006e12 <HAL_ADC_ConfigChannel+0x43a>
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006df4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006df6:	fa93 f3a3 	rbit	r3, r3
 8006dfa:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006dfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006dfe:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006e00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d101      	bne.n	8006e0a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8006e06:	2320      	movs	r3, #32
 8006e08:	e003      	b.n	8006e12 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8006e0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e0c:	fab3 f383 	clz	r3, r3
 8006e10:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d106      	bne.n	8006e24 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	2103      	movs	r1, #3
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7fe fff6 	bl	8005e10 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f7ff f93f 	bl	80060ac <LL_ADC_IsEnabled>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f040 813f 	bne.w	80070b4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6818      	ldr	r0, [r3, #0]
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	6819      	ldr	r1, [r3, #0]
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	461a      	mov	r2, r3
 8006e44:	f7ff f890 	bl	8005f68 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	4a8e      	ldr	r2, [pc, #568]	@ (8007088 <HAL_ADC_ConfigChannel+0x6b0>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	f040 8130 	bne.w	80070b4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10b      	bne.n	8006e7c <HAL_ADC_ConfigChannel+0x4a4>
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	0e9b      	lsrs	r3, r3, #26
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	f003 031f 	and.w	r3, r3, #31
 8006e70:	2b09      	cmp	r3, #9
 8006e72:	bf94      	ite	ls
 8006e74:	2301      	movls	r3, #1
 8006e76:	2300      	movhi	r3, #0
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	e019      	b.n	8006eb0 <HAL_ADC_ConfigChannel+0x4d8>
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e84:	fa93 f3a3 	rbit	r3, r3
 8006e88:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8006e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8006e8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d101      	bne.n	8006e98 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8006e94:	2320      	movs	r3, #32
 8006e96:	e003      	b.n	8006ea0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8006e98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e9a:	fab3 f383 	clz	r3, r3
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	f003 031f 	and.w	r3, r3, #31
 8006ea6:	2b09      	cmp	r3, #9
 8006ea8:	bf94      	ite	ls
 8006eaa:	2301      	movls	r3, #1
 8006eac:	2300      	movhi	r3, #0
 8006eae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d079      	beq.n	8006fa8 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d107      	bne.n	8006ed0 <HAL_ADC_ConfigChannel+0x4f8>
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	0e9b      	lsrs	r3, r3, #26
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	069b      	lsls	r3, r3, #26
 8006eca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006ece:	e015      	b.n	8006efc <HAL_ADC_ConfigChannel+0x524>
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ed6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ed8:	fa93 f3a3 	rbit	r3, r3
 8006edc:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8006ede:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ee0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8006ee2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d101      	bne.n	8006eec <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8006ee8:	2320      	movs	r3, #32
 8006eea:	e003      	b.n	8006ef4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8006eec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006eee:	fab3 f383 	clz	r3, r3
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	069b      	lsls	r3, r3, #26
 8006ef8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d109      	bne.n	8006f1c <HAL_ADC_ConfigChannel+0x544>
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	0e9b      	lsrs	r3, r3, #26
 8006f0e:	3301      	adds	r3, #1
 8006f10:	f003 031f 	and.w	r3, r3, #31
 8006f14:	2101      	movs	r1, #1
 8006f16:	fa01 f303 	lsl.w	r3, r1, r3
 8006f1a:	e017      	b.n	8006f4c <HAL_ADC_ConfigChannel+0x574>
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f24:	fa93 f3a3 	rbit	r3, r3
 8006f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8006f2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f2c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8006f2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d101      	bne.n	8006f38 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8006f34:	2320      	movs	r3, #32
 8006f36:	e003      	b.n	8006f40 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8006f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f3a:	fab3 f383 	clz	r3, r3
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	3301      	adds	r3, #1
 8006f42:	f003 031f 	and.w	r3, r3, #31
 8006f46:	2101      	movs	r1, #1
 8006f48:	fa01 f303 	lsl.w	r3, r1, r3
 8006f4c:	ea42 0103 	orr.w	r1, r2, r3
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d10a      	bne.n	8006f72 <HAL_ADC_ConfigChannel+0x59a>
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	0e9b      	lsrs	r3, r3, #26
 8006f62:	3301      	adds	r3, #1
 8006f64:	f003 021f 	and.w	r2, r3, #31
 8006f68:	4613      	mov	r3, r2
 8006f6a:	005b      	lsls	r3, r3, #1
 8006f6c:	4413      	add	r3, r2
 8006f6e:	051b      	lsls	r3, r3, #20
 8006f70:	e018      	b.n	8006fa4 <HAL_ADC_ConfigChannel+0x5cc>
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f7a:	fa93 f3a3 	rbit	r3, r3
 8006f7e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f82:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8006f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d101      	bne.n	8006f8e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8006f8a:	2320      	movs	r3, #32
 8006f8c:	e003      	b.n	8006f96 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8006f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f90:	fab3 f383 	clz	r3, r3
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	3301      	adds	r3, #1
 8006f98:	f003 021f 	and.w	r2, r3, #31
 8006f9c:	4613      	mov	r3, r2
 8006f9e:	005b      	lsls	r3, r3, #1
 8006fa0:	4413      	add	r3, r2
 8006fa2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006fa4:	430b      	orrs	r3, r1
 8006fa6:	e080      	b.n	80070aa <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d107      	bne.n	8006fc4 <HAL_ADC_ConfigChannel+0x5ec>
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	0e9b      	lsrs	r3, r3, #26
 8006fba:	3301      	adds	r3, #1
 8006fbc:	069b      	lsls	r3, r3, #26
 8006fbe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006fc2:	e015      	b.n	8006ff0 <HAL_ADC_ConfigChannel+0x618>
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fcc:	fa93 f3a3 	rbit	r3, r3
 8006fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8006fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d101      	bne.n	8006fe0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8006fdc:	2320      	movs	r3, #32
 8006fde:	e003      	b.n	8006fe8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8006fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe2:	fab3 f383 	clz	r3, r3
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	3301      	adds	r3, #1
 8006fea:	069b      	lsls	r3, r3, #26
 8006fec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d109      	bne.n	8007010 <HAL_ADC_ConfigChannel+0x638>
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	0e9b      	lsrs	r3, r3, #26
 8007002:	3301      	adds	r3, #1
 8007004:	f003 031f 	and.w	r3, r3, #31
 8007008:	2101      	movs	r1, #1
 800700a:	fa01 f303 	lsl.w	r3, r1, r3
 800700e:	e017      	b.n	8007040 <HAL_ADC_ConfigChannel+0x668>
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	fa93 f3a3 	rbit	r3, r3
 800701c:	61bb      	str	r3, [r7, #24]
  return result;
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8007022:	6a3b      	ldr	r3, [r7, #32]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d101      	bne.n	800702c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8007028:	2320      	movs	r3, #32
 800702a:	e003      	b.n	8007034 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800702c:	6a3b      	ldr	r3, [r7, #32]
 800702e:	fab3 f383 	clz	r3, r3
 8007032:	b2db      	uxtb	r3, r3
 8007034:	3301      	adds	r3, #1
 8007036:	f003 031f 	and.w	r3, r3, #31
 800703a:	2101      	movs	r1, #1
 800703c:	fa01 f303 	lsl.w	r3, r1, r3
 8007040:	ea42 0103 	orr.w	r1, r2, r3
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10d      	bne.n	800706c <HAL_ADC_ConfigChannel+0x694>
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	0e9b      	lsrs	r3, r3, #26
 8007056:	3301      	adds	r3, #1
 8007058:	f003 021f 	and.w	r2, r3, #31
 800705c:	4613      	mov	r3, r2
 800705e:	005b      	lsls	r3, r3, #1
 8007060:	4413      	add	r3, r2
 8007062:	3b1e      	subs	r3, #30
 8007064:	051b      	lsls	r3, r3, #20
 8007066:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800706a:	e01d      	b.n	80070a8 <HAL_ADC_ConfigChannel+0x6d0>
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	fa93 f3a3 	rbit	r3, r3
 8007078:	60fb      	str	r3, [r7, #12]
  return result;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d103      	bne.n	800708c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8007084:	2320      	movs	r3, #32
 8007086:	e005      	b.n	8007094 <HAL_ADC_ConfigChannel+0x6bc>
 8007088:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	fab3 f383 	clz	r3, r3
 8007092:	b2db      	uxtb	r3, r3
 8007094:	3301      	adds	r3, #1
 8007096:	f003 021f 	and.w	r2, r3, #31
 800709a:	4613      	mov	r3, r2
 800709c:	005b      	lsls	r3, r3, #1
 800709e:	4413      	add	r3, r2
 80070a0:	3b1e      	subs	r3, #30
 80070a2:	051b      	lsls	r3, r3, #20
 80070a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80070a8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80070aa:	683a      	ldr	r2, [r7, #0]
 80070ac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80070ae:	4619      	mov	r1, r3
 80070b0:	f7fe ff2e 	bl	8005f10 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	4b44      	ldr	r3, [pc, #272]	@ (80071cc <HAL_ADC_ConfigChannel+0x7f4>)
 80070ba:	4013      	ands	r3, r2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d07a      	beq.n	80071b6 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80070c0:	4843      	ldr	r0, [pc, #268]	@ (80071d0 <HAL_ADC_ConfigChannel+0x7f8>)
 80070c2:	f7fe fe5d 	bl	8005d80 <LL_ADC_GetCommonPathInternalCh>
 80070c6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a41      	ldr	r2, [pc, #260]	@ (80071d4 <HAL_ADC_ConfigChannel+0x7fc>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d12c      	bne.n	800712e <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80070d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80070d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d126      	bne.n	800712e <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a3c      	ldr	r2, [pc, #240]	@ (80071d8 <HAL_ADC_ConfigChannel+0x800>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d004      	beq.n	80070f4 <HAL_ADC_ConfigChannel+0x71c>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a3b      	ldr	r2, [pc, #236]	@ (80071dc <HAL_ADC_ConfigChannel+0x804>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d15d      	bne.n	80071b0 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80070f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80070f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80070fc:	4619      	mov	r1, r3
 80070fe:	4834      	ldr	r0, [pc, #208]	@ (80071d0 <HAL_ADC_ConfigChannel+0x7f8>)
 8007100:	f7fe fe2b 	bl	8005d5a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007104:	4b36      	ldr	r3, [pc, #216]	@ (80071e0 <HAL_ADC_ConfigChannel+0x808>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	099b      	lsrs	r3, r3, #6
 800710a:	4a36      	ldr	r2, [pc, #216]	@ (80071e4 <HAL_ADC_ConfigChannel+0x80c>)
 800710c:	fba2 2303 	umull	r2, r3, r2, r3
 8007110:	099b      	lsrs	r3, r3, #6
 8007112:	1c5a      	adds	r2, r3, #1
 8007114:	4613      	mov	r3, r2
 8007116:	005b      	lsls	r3, r3, #1
 8007118:	4413      	add	r3, r2
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800711e:	e002      	b.n	8007126 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	3b01      	subs	r3, #1
 8007124:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1f9      	bne.n	8007120 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800712c:	e040      	b.n	80071b0 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a2d      	ldr	r2, [pc, #180]	@ (80071e8 <HAL_ADC_ConfigChannel+0x810>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d118      	bne.n	800716a <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007138:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800713c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d112      	bne.n	800716a <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a23      	ldr	r2, [pc, #140]	@ (80071d8 <HAL_ADC_ConfigChannel+0x800>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d004      	beq.n	8007158 <HAL_ADC_ConfigChannel+0x780>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a22      	ldr	r2, [pc, #136]	@ (80071dc <HAL_ADC_ConfigChannel+0x804>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d12d      	bne.n	80071b4 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007158:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800715c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007160:	4619      	mov	r1, r3
 8007162:	481b      	ldr	r0, [pc, #108]	@ (80071d0 <HAL_ADC_ConfigChannel+0x7f8>)
 8007164:	f7fe fdf9 	bl	8005d5a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007168:	e024      	b.n	80071b4 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a1f      	ldr	r2, [pc, #124]	@ (80071ec <HAL_ADC_ConfigChannel+0x814>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d120      	bne.n	80071b6 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007174:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007178:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800717c:	2b00      	cmp	r3, #0
 800717e:	d11a      	bne.n	80071b6 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a14      	ldr	r2, [pc, #80]	@ (80071d8 <HAL_ADC_ConfigChannel+0x800>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d115      	bne.n	80071b6 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800718a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800718e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007192:	4619      	mov	r1, r3
 8007194:	480e      	ldr	r0, [pc, #56]	@ (80071d0 <HAL_ADC_ConfigChannel+0x7f8>)
 8007196:	f7fe fde0 	bl	8005d5a <LL_ADC_SetCommonPathInternalCh>
 800719a:	e00c      	b.n	80071b6 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071a0:	f043 0220 	orr.w	r2, r3, #32
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80071ae:	e002      	b.n	80071b6 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80071b0:	bf00      	nop
 80071b2:	e000      	b.n	80071b6 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80071b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80071be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	37d8      	adds	r7, #216	@ 0xd8
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	bf00      	nop
 80071cc:	80080000 	.word	0x80080000
 80071d0:	50040300 	.word	0x50040300
 80071d4:	c7520000 	.word	0xc7520000
 80071d8:	50040000 	.word	0x50040000
 80071dc:	50040200 	.word	0x50040200
 80071e0:	20000398 	.word	0x20000398
 80071e4:	053e2d63 	.word	0x053e2d63
 80071e8:	cb840000 	.word	0xcb840000
 80071ec:	80000001 	.word	0x80000001

080071f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80071f8:	2300      	movs	r3, #0
 80071fa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4618      	mov	r0, r3
 8007202:	f7fe ff53 	bl	80060ac <LL_ADC_IsEnabled>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d169      	bne.n	80072e0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	689a      	ldr	r2, [r3, #8]
 8007212:	4b36      	ldr	r3, [pc, #216]	@ (80072ec <ADC_Enable+0xfc>)
 8007214:	4013      	ands	r3, r2
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00d      	beq.n	8007236 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800721e:	f043 0210 	orr.w	r2, r3, #16
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800722a:	f043 0201 	orr.w	r2, r3, #1
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e055      	b.n	80072e2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4618      	mov	r0, r3
 800723c:	f7fe ff22 	bl	8006084 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007240:	482b      	ldr	r0, [pc, #172]	@ (80072f0 <ADC_Enable+0x100>)
 8007242:	f7fe fd9d 	bl	8005d80 <LL_ADC_GetCommonPathInternalCh>
 8007246:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007248:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800724c:	2b00      	cmp	r3, #0
 800724e:	d013      	beq.n	8007278 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007250:	4b28      	ldr	r3, [pc, #160]	@ (80072f4 <ADC_Enable+0x104>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	099b      	lsrs	r3, r3, #6
 8007256:	4a28      	ldr	r2, [pc, #160]	@ (80072f8 <ADC_Enable+0x108>)
 8007258:	fba2 2303 	umull	r2, r3, r2, r3
 800725c:	099b      	lsrs	r3, r3, #6
 800725e:	1c5a      	adds	r2, r3, #1
 8007260:	4613      	mov	r3, r2
 8007262:	005b      	lsls	r3, r3, #1
 8007264:	4413      	add	r3, r2
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800726a:	e002      	b.n	8007272 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	3b01      	subs	r3, #1
 8007270:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1f9      	bne.n	800726c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007278:	f7fe fd30 	bl	8005cdc <HAL_GetTick>
 800727c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800727e:	e028      	b.n	80072d2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4618      	mov	r0, r3
 8007286:	f7fe ff11 	bl	80060ac <LL_ADC_IsEnabled>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d104      	bne.n	800729a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4618      	mov	r0, r3
 8007296:	f7fe fef5 	bl	8006084 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800729a:	f7fe fd1f 	bl	8005cdc <HAL_GetTick>
 800729e:	4602      	mov	r2, r0
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	1ad3      	subs	r3, r2, r3
 80072a4:	2b02      	cmp	r3, #2
 80072a6:	d914      	bls.n	80072d2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d00d      	beq.n	80072d2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ba:	f043 0210 	orr.w	r2, r3, #16
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072c6:	f043 0201 	orr.w	r2, r3, #1
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	e007      	b.n	80072e2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0301 	and.w	r3, r3, #1
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d1cf      	bne.n	8007280 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3710      	adds	r7, #16
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	bf00      	nop
 80072ec:	8000003f 	.word	0x8000003f
 80072f0:	50040300 	.word	0x50040300
 80072f4:	20000398 	.word	0x20000398
 80072f8:	053e2d63 	.word	0x053e2d63

080072fc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007308:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800730e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007312:	2b00      	cmp	r3, #0
 8007314:	d14b      	bne.n	80073ae <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800731a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f003 0308 	and.w	r3, r3, #8
 800732c:	2b00      	cmp	r3, #0
 800732e:	d021      	beq.n	8007374 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4618      	mov	r0, r3
 8007336:	f7fe fd99 	bl	8005e6c <LL_ADC_REG_IsTriggerSourceSWStart>
 800733a:	4603      	mov	r3, r0
 800733c:	2b00      	cmp	r3, #0
 800733e:	d032      	beq.n	80073a6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d12b      	bne.n	80073a6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007352:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800735e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d11f      	bne.n	80073a6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800736a:	f043 0201 	orr.w	r2, r3, #1
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	659a      	str	r2, [r3, #88]	@ 0x58
 8007372:	e018      	b.n	80073a6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	f003 0302 	and.w	r3, r3, #2
 800737e:	2b00      	cmp	r3, #0
 8007380:	d111      	bne.n	80073a6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007386:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007392:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007396:	2b00      	cmp	r3, #0
 8007398:	d105      	bne.n	80073a6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800739e:	f043 0201 	orr.w	r2, r3, #1
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80073a6:	68f8      	ldr	r0, [r7, #12]
 80073a8:	f7fd fd18 	bl	8004ddc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80073ac:	e00e      	b.n	80073cc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073b2:	f003 0310 	and.w	r3, r3, #16
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d003      	beq.n	80073c2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f7ff fb02 	bl	80069c4 <HAL_ADC_ErrorCallback>
}
 80073c0:	e004      	b.n	80073cc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	4798      	blx	r3
}
 80073cc:	bf00      	nop
 80073ce:	3710      	adds	r7, #16
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f7ff fada 	bl	800699c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80073e8:	bf00      	nop
 80073ea:	3710      	adds	r7, #16
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073fc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007402:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800740e:	f043 0204 	orr.w	r2, r3, #4
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007416:	68f8      	ldr	r0, [r7, #12]
 8007418:	f7ff fad4 	bl	80069c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800741c:	bf00      	nop
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <LL_ADC_IsEnabled>:
{
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f003 0301 	and.w	r3, r3, #1
 8007434:	2b01      	cmp	r3, #1
 8007436:	d101      	bne.n	800743c <LL_ADC_IsEnabled+0x18>
 8007438:	2301      	movs	r3, #1
 800743a:	e000      	b.n	800743e <LL_ADC_IsEnabled+0x1a>
 800743c:	2300      	movs	r3, #0
}
 800743e:	4618      	mov	r0, r3
 8007440:	370c      	adds	r7, #12
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr

0800744a <LL_ADC_REG_IsConversionOngoing>:
{
 800744a:	b480      	push	{r7}
 800744c:	b083      	sub	sp, #12
 800744e:	af00      	add	r7, sp, #0
 8007450:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f003 0304 	and.w	r3, r3, #4
 800745a:	2b04      	cmp	r3, #4
 800745c:	d101      	bne.n	8007462 <LL_ADC_REG_IsConversionOngoing+0x18>
 800745e:	2301      	movs	r3, #1
 8007460:	e000      	b.n	8007464 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80074b4:	bf00      	nop
 80074b6:	370c      	adds	r7, #12
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80074d4:	b590      	push	{r4, r7, lr}
 80074d6:	b0a1      	sub	sp, #132	@ 0x84
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80074de:	2300      	movs	r3, #0
 80074e0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d101      	bne.n	80074f2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80074ee:	2302      	movs	r3, #2
 80074f0:	e093      	b.n	800761a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2201      	movs	r2, #1
 80074f6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80074fa:	2300      	movs	r3, #0
 80074fc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80074fe:	2300      	movs	r3, #0
 8007500:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a47      	ldr	r2, [pc, #284]	@ (8007624 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d102      	bne.n	8007512 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800750c:	4b46      	ldr	r3, [pc, #280]	@ (8007628 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800750e:	60fb      	str	r3, [r7, #12]
 8007510:	e001      	b.n	8007516 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007512:	2300      	movs	r3, #0
 8007514:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d10b      	bne.n	8007534 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007520:	f043 0220 	orr.w	r2, r3, #32
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	e072      	b.n	800761a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	4618      	mov	r0, r3
 8007538:	f7ff ff87 	bl	800744a <LL_ADC_REG_IsConversionOngoing>
 800753c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4618      	mov	r0, r3
 8007544:	f7ff ff81 	bl	800744a <LL_ADC_REG_IsConversionOngoing>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d154      	bne.n	80075f8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800754e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007550:	2b00      	cmp	r3, #0
 8007552:	d151      	bne.n	80075f8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007554:	4b35      	ldr	r3, [pc, #212]	@ (800762c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8007556:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d02c      	beq.n	80075ba <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007560:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	6859      	ldr	r1, [r3, #4]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007572:	035b      	lsls	r3, r3, #13
 8007574:	430b      	orrs	r3, r1
 8007576:	431a      	orrs	r2, r3
 8007578:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800757a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800757c:	4829      	ldr	r0, [pc, #164]	@ (8007624 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800757e:	f7ff ff51 	bl	8007424 <LL_ADC_IsEnabled>
 8007582:	4604      	mov	r4, r0
 8007584:	4828      	ldr	r0, [pc, #160]	@ (8007628 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8007586:	f7ff ff4d 	bl	8007424 <LL_ADC_IsEnabled>
 800758a:	4603      	mov	r3, r0
 800758c:	431c      	orrs	r4, r3
 800758e:	4828      	ldr	r0, [pc, #160]	@ (8007630 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8007590:	f7ff ff48 	bl	8007424 <LL_ADC_IsEnabled>
 8007594:	4603      	mov	r3, r0
 8007596:	4323      	orrs	r3, r4
 8007598:	2b00      	cmp	r3, #0
 800759a:	d137      	bne.n	800760c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800759c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80075a4:	f023 030f 	bic.w	r3, r3, #15
 80075a8:	683a      	ldr	r2, [r7, #0]
 80075aa:	6811      	ldr	r1, [r2, #0]
 80075ac:	683a      	ldr	r2, [r7, #0]
 80075ae:	6892      	ldr	r2, [r2, #8]
 80075b0:	430a      	orrs	r2, r1
 80075b2:	431a      	orrs	r2, r3
 80075b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075b6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80075b8:	e028      	b.n	800760c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80075ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80075c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075c4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80075c6:	4817      	ldr	r0, [pc, #92]	@ (8007624 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80075c8:	f7ff ff2c 	bl	8007424 <LL_ADC_IsEnabled>
 80075cc:	4604      	mov	r4, r0
 80075ce:	4816      	ldr	r0, [pc, #88]	@ (8007628 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80075d0:	f7ff ff28 	bl	8007424 <LL_ADC_IsEnabled>
 80075d4:	4603      	mov	r3, r0
 80075d6:	431c      	orrs	r4, r3
 80075d8:	4815      	ldr	r0, [pc, #84]	@ (8007630 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80075da:	f7ff ff23 	bl	8007424 <LL_ADC_IsEnabled>
 80075de:	4603      	mov	r3, r0
 80075e0:	4323      	orrs	r3, r4
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d112      	bne.n	800760c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80075e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80075ee:	f023 030f 	bic.w	r3, r3, #15
 80075f2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80075f4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80075f6:	e009      	b.n	800760c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075fc:	f043 0220 	orr.w	r2, r3, #32
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800760a:	e000      	b.n	800760e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800760c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8007616:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800761a:	4618      	mov	r0, r3
 800761c:	3784      	adds	r7, #132	@ 0x84
 800761e:	46bd      	mov	sp, r7
 8007620:	bd90      	pop	{r4, r7, pc}
 8007622:	bf00      	nop
 8007624:	50040000 	.word	0x50040000
 8007628:	50040100 	.word	0x50040100
 800762c:	50040300 	.word	0x50040300
 8007630:	50040200 	.word	0x50040200

08007634 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f003 0307 	and.w	r3, r3, #7
 8007642:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007644:	4b0c      	ldr	r3, [pc, #48]	@ (8007678 <__NVIC_SetPriorityGrouping+0x44>)
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800764a:	68ba      	ldr	r2, [r7, #8]
 800764c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007650:	4013      	ands	r3, r2
 8007652:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800765c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007660:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007664:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007666:	4a04      	ldr	r2, [pc, #16]	@ (8007678 <__NVIC_SetPriorityGrouping+0x44>)
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	60d3      	str	r3, [r2, #12]
}
 800766c:	bf00      	nop
 800766e:	3714      	adds	r7, #20
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr
 8007678:	e000ed00 	.word	0xe000ed00

0800767c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800767c:	b480      	push	{r7}
 800767e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007680:	4b04      	ldr	r3, [pc, #16]	@ (8007694 <__NVIC_GetPriorityGrouping+0x18>)
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	0a1b      	lsrs	r3, r3, #8
 8007686:	f003 0307 	and.w	r3, r3, #7
}
 800768a:	4618      	mov	r0, r3
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr
 8007694:	e000ed00 	.word	0xe000ed00

08007698 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	4603      	mov	r3, r0
 80076a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	db0b      	blt.n	80076c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80076aa:	79fb      	ldrb	r3, [r7, #7]
 80076ac:	f003 021f 	and.w	r2, r3, #31
 80076b0:	4907      	ldr	r1, [pc, #28]	@ (80076d0 <__NVIC_EnableIRQ+0x38>)
 80076b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076b6:	095b      	lsrs	r3, r3, #5
 80076b8:	2001      	movs	r0, #1
 80076ba:	fa00 f202 	lsl.w	r2, r0, r2
 80076be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80076c2:	bf00      	nop
 80076c4:	370c      	adds	r7, #12
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	e000e100 	.word	0xe000e100

080076d4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	4603      	mov	r3, r0
 80076dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	db12      	blt.n	800770c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80076e6:	79fb      	ldrb	r3, [r7, #7]
 80076e8:	f003 021f 	and.w	r2, r3, #31
 80076ec:	490a      	ldr	r1, [pc, #40]	@ (8007718 <__NVIC_DisableIRQ+0x44>)
 80076ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076f2:	095b      	lsrs	r3, r3, #5
 80076f4:	2001      	movs	r0, #1
 80076f6:	fa00 f202 	lsl.w	r2, r0, r2
 80076fa:	3320      	adds	r3, #32
 80076fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007700:	f3bf 8f4f 	dsb	sy
}
 8007704:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007706:	f3bf 8f6f 	isb	sy
}
 800770a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800770c:	bf00      	nop
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr
 8007718:	e000e100 	.word	0xe000e100

0800771c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	4603      	mov	r3, r0
 8007724:	6039      	str	r1, [r7, #0]
 8007726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800772c:	2b00      	cmp	r3, #0
 800772e:	db0a      	blt.n	8007746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	b2da      	uxtb	r2, r3
 8007734:	490c      	ldr	r1, [pc, #48]	@ (8007768 <__NVIC_SetPriority+0x4c>)
 8007736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800773a:	0112      	lsls	r2, r2, #4
 800773c:	b2d2      	uxtb	r2, r2
 800773e:	440b      	add	r3, r1
 8007740:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007744:	e00a      	b.n	800775c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	b2da      	uxtb	r2, r3
 800774a:	4908      	ldr	r1, [pc, #32]	@ (800776c <__NVIC_SetPriority+0x50>)
 800774c:	79fb      	ldrb	r3, [r7, #7]
 800774e:	f003 030f 	and.w	r3, r3, #15
 8007752:	3b04      	subs	r3, #4
 8007754:	0112      	lsls	r2, r2, #4
 8007756:	b2d2      	uxtb	r2, r2
 8007758:	440b      	add	r3, r1
 800775a:	761a      	strb	r2, [r3, #24]
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	e000e100 	.word	0xe000e100
 800776c:	e000ed00 	.word	0xe000ed00

08007770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007770:	b480      	push	{r7}
 8007772:	b089      	sub	sp, #36	@ 0x24
 8007774:	af00      	add	r7, sp, #0
 8007776:	60f8      	str	r0, [r7, #12]
 8007778:	60b9      	str	r1, [r7, #8]
 800777a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f003 0307 	and.w	r3, r3, #7
 8007782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	f1c3 0307 	rsb	r3, r3, #7
 800778a:	2b04      	cmp	r3, #4
 800778c:	bf28      	it	cs
 800778e:	2304      	movcs	r3, #4
 8007790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	3304      	adds	r3, #4
 8007796:	2b06      	cmp	r3, #6
 8007798:	d902      	bls.n	80077a0 <NVIC_EncodePriority+0x30>
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	3b03      	subs	r3, #3
 800779e:	e000      	b.n	80077a2 <NVIC_EncodePriority+0x32>
 80077a0:	2300      	movs	r3, #0
 80077a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077a4:	f04f 32ff 	mov.w	r2, #4294967295
 80077a8:	69bb      	ldr	r3, [r7, #24]
 80077aa:	fa02 f303 	lsl.w	r3, r2, r3
 80077ae:	43da      	mvns	r2, r3
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	401a      	ands	r2, r3
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80077b8:	f04f 31ff 	mov.w	r1, #4294967295
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	fa01 f303 	lsl.w	r3, r1, r3
 80077c2:	43d9      	mvns	r1, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077c8:	4313      	orrs	r3, r2
         );
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3724      	adds	r7, #36	@ 0x24
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
	...

080077d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	3b01      	subs	r3, #1
 80077e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077e8:	d301      	bcc.n	80077ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80077ea:	2301      	movs	r3, #1
 80077ec:	e00f      	b.n	800780e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80077ee:	4a0a      	ldr	r2, [pc, #40]	@ (8007818 <SysTick_Config+0x40>)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	3b01      	subs	r3, #1
 80077f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80077f6:	210f      	movs	r1, #15
 80077f8:	f04f 30ff 	mov.w	r0, #4294967295
 80077fc:	f7ff ff8e 	bl	800771c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007800:	4b05      	ldr	r3, [pc, #20]	@ (8007818 <SysTick_Config+0x40>)
 8007802:	2200      	movs	r2, #0
 8007804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007806:	4b04      	ldr	r3, [pc, #16]	@ (8007818 <SysTick_Config+0x40>)
 8007808:	2207      	movs	r2, #7
 800780a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800780c:	2300      	movs	r3, #0
}
 800780e:	4618      	mov	r0, r3
 8007810:	3708      	adds	r7, #8
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}
 8007816:	bf00      	nop
 8007818:	e000e010 	.word	0xe000e010

0800781c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b082      	sub	sp, #8
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f7ff ff05 	bl	8007634 <__NVIC_SetPriorityGrouping>
}
 800782a:	bf00      	nop
 800782c:	3708      	adds	r7, #8
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}

08007832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007832:	b580      	push	{r7, lr}
 8007834:	b086      	sub	sp, #24
 8007836:	af00      	add	r7, sp, #0
 8007838:	4603      	mov	r3, r0
 800783a:	60b9      	str	r1, [r7, #8]
 800783c:	607a      	str	r2, [r7, #4]
 800783e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007840:	2300      	movs	r3, #0
 8007842:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007844:	f7ff ff1a 	bl	800767c <__NVIC_GetPriorityGrouping>
 8007848:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	68b9      	ldr	r1, [r7, #8]
 800784e:	6978      	ldr	r0, [r7, #20]
 8007850:	f7ff ff8e 	bl	8007770 <NVIC_EncodePriority>
 8007854:	4602      	mov	r2, r0
 8007856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800785a:	4611      	mov	r1, r2
 800785c:	4618      	mov	r0, r3
 800785e:	f7ff ff5d 	bl	800771c <__NVIC_SetPriority>
}
 8007862:	bf00      	nop
 8007864:	3718      	adds	r7, #24
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800786a:	b580      	push	{r7, lr}
 800786c:	b082      	sub	sp, #8
 800786e:	af00      	add	r7, sp, #0
 8007870:	4603      	mov	r3, r0
 8007872:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007878:	4618      	mov	r0, r3
 800787a:	f7ff ff0d 	bl	8007698 <__NVIC_EnableIRQ>
}
 800787e:	bf00      	nop
 8007880:	3708      	adds	r7, #8
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}

08007886 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007886:	b580      	push	{r7, lr}
 8007888:	b082      	sub	sp, #8
 800788a:	af00      	add	r7, sp, #0
 800788c:	4603      	mov	r3, r0
 800788e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007894:	4618      	mov	r0, r3
 8007896:	f7ff ff1d 	bl	80076d4 <__NVIC_DisableIRQ>
}
 800789a:	bf00      	nop
 800789c:	3708      	adds	r7, #8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}

080078a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b082      	sub	sp, #8
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f7ff ff94 	bl	80077d8 <SysTick_Config>
 80078b0:	4603      	mov	r3, r0
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3708      	adds	r7, #8
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
	...

080078bc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80078bc:	b480      	push	{r7}
 80078be:	b085      	sub	sp, #20
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d101      	bne.n	80078ce <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e098      	b.n	8007a00 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	461a      	mov	r2, r3
 80078d4:	4b4d      	ldr	r3, [pc, #308]	@ (8007a0c <HAL_DMA_Init+0x150>)
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d80f      	bhi.n	80078fa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	461a      	mov	r2, r3
 80078e0:	4b4b      	ldr	r3, [pc, #300]	@ (8007a10 <HAL_DMA_Init+0x154>)
 80078e2:	4413      	add	r3, r2
 80078e4:	4a4b      	ldr	r2, [pc, #300]	@ (8007a14 <HAL_DMA_Init+0x158>)
 80078e6:	fba2 2303 	umull	r2, r3, r2, r3
 80078ea:	091b      	lsrs	r3, r3, #4
 80078ec:	009a      	lsls	r2, r3, #2
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a48      	ldr	r2, [pc, #288]	@ (8007a18 <HAL_DMA_Init+0x15c>)
 80078f6:	641a      	str	r2, [r3, #64]	@ 0x40
 80078f8:	e00e      	b.n	8007918 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	4b46      	ldr	r3, [pc, #280]	@ (8007a1c <HAL_DMA_Init+0x160>)
 8007902:	4413      	add	r3, r2
 8007904:	4a43      	ldr	r2, [pc, #268]	@ (8007a14 <HAL_DMA_Init+0x158>)
 8007906:	fba2 2303 	umull	r2, r3, r2, r3
 800790a:	091b      	lsrs	r3, r3, #4
 800790c:	009a      	lsls	r2, r3, #2
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a42      	ldr	r2, [pc, #264]	@ (8007a20 <HAL_DMA_Init+0x164>)
 8007916:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2202      	movs	r2, #2
 800791c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800792e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007932:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800793c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	691b      	ldr	r3, [r3, #16]
 8007942:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007948:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007954:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	4313      	orrs	r3, r2
 8007960:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007972:	d039      	beq.n	80079e8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007978:	4a27      	ldr	r2, [pc, #156]	@ (8007a18 <HAL_DMA_Init+0x15c>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d11a      	bne.n	80079b4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800797e:	4b29      	ldr	r3, [pc, #164]	@ (8007a24 <HAL_DMA_Init+0x168>)
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007986:	f003 031c 	and.w	r3, r3, #28
 800798a:	210f      	movs	r1, #15
 800798c:	fa01 f303 	lsl.w	r3, r1, r3
 8007990:	43db      	mvns	r3, r3
 8007992:	4924      	ldr	r1, [pc, #144]	@ (8007a24 <HAL_DMA_Init+0x168>)
 8007994:	4013      	ands	r3, r2
 8007996:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007998:	4b22      	ldr	r3, [pc, #136]	@ (8007a24 <HAL_DMA_Init+0x168>)
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6859      	ldr	r1, [r3, #4]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079a4:	f003 031c 	and.w	r3, r3, #28
 80079a8:	fa01 f303 	lsl.w	r3, r1, r3
 80079ac:	491d      	ldr	r1, [pc, #116]	@ (8007a24 <HAL_DMA_Init+0x168>)
 80079ae:	4313      	orrs	r3, r2
 80079b0:	600b      	str	r3, [r1, #0]
 80079b2:	e019      	b.n	80079e8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80079b4:	4b1c      	ldr	r3, [pc, #112]	@ (8007a28 <HAL_DMA_Init+0x16c>)
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079bc:	f003 031c 	and.w	r3, r3, #28
 80079c0:	210f      	movs	r1, #15
 80079c2:	fa01 f303 	lsl.w	r3, r1, r3
 80079c6:	43db      	mvns	r3, r3
 80079c8:	4917      	ldr	r1, [pc, #92]	@ (8007a28 <HAL_DMA_Init+0x16c>)
 80079ca:	4013      	ands	r3, r2
 80079cc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80079ce:	4b16      	ldr	r3, [pc, #88]	@ (8007a28 <HAL_DMA_Init+0x16c>)
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6859      	ldr	r1, [r3, #4]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079da:	f003 031c 	and.w	r3, r3, #28
 80079de:	fa01 f303 	lsl.w	r3, r1, r3
 80079e2:	4911      	ldr	r1, [pc, #68]	@ (8007a28 <HAL_DMA_Init+0x16c>)
 80079e4:	4313      	orrs	r3, r2
 80079e6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2201      	movs	r2, #1
 80079f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3714      	adds	r7, #20
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr
 8007a0c:	40020407 	.word	0x40020407
 8007a10:	bffdfff8 	.word	0xbffdfff8
 8007a14:	cccccccd 	.word	0xcccccccd
 8007a18:	40020000 	.word	0x40020000
 8007a1c:	bffdfbf8 	.word	0xbffdfbf8
 8007a20:	40020400 	.word	0x40020400
 8007a24:	400200a8 	.word	0x400200a8
 8007a28:	400204a8 	.word	0x400204a8

08007a2c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d101      	bne.n	8007a3e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e072      	b.n	8007b24 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f022 0201 	bic.w	r2, r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	461a      	mov	r2, r3
 8007a54:	4b36      	ldr	r3, [pc, #216]	@ (8007b30 <HAL_DMA_DeInit+0x104>)
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d80f      	bhi.n	8007a7a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	4b34      	ldr	r3, [pc, #208]	@ (8007b34 <HAL_DMA_DeInit+0x108>)
 8007a62:	4413      	add	r3, r2
 8007a64:	4a34      	ldr	r2, [pc, #208]	@ (8007b38 <HAL_DMA_DeInit+0x10c>)
 8007a66:	fba2 2303 	umull	r2, r3, r2, r3
 8007a6a:	091b      	lsrs	r3, r3, #4
 8007a6c:	009a      	lsls	r2, r3, #2
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a31      	ldr	r2, [pc, #196]	@ (8007b3c <HAL_DMA_DeInit+0x110>)
 8007a76:	641a      	str	r2, [r3, #64]	@ 0x40
 8007a78:	e00e      	b.n	8007a98 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	461a      	mov	r2, r3
 8007a80:	4b2f      	ldr	r3, [pc, #188]	@ (8007b40 <HAL_DMA_DeInit+0x114>)
 8007a82:	4413      	add	r3, r2
 8007a84:	4a2c      	ldr	r2, [pc, #176]	@ (8007b38 <HAL_DMA_DeInit+0x10c>)
 8007a86:	fba2 2303 	umull	r2, r3, r2, r3
 8007a8a:	091b      	lsrs	r3, r3, #4
 8007a8c:	009a      	lsls	r2, r3, #2
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a2b      	ldr	r2, [pc, #172]	@ (8007b44 <HAL_DMA_DeInit+0x118>)
 8007a96:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aa4:	f003 021c 	and.w	r2, r3, #28
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aac:	2101      	movs	r1, #1
 8007aae:	fa01 f202 	lsl.w	r2, r1, r2
 8007ab2:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab8:	4a20      	ldr	r2, [pc, #128]	@ (8007b3c <HAL_DMA_DeInit+0x110>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d10d      	bne.n	8007ada <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007abe:	4b22      	ldr	r3, [pc, #136]	@ (8007b48 <HAL_DMA_DeInit+0x11c>)
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ac6:	f003 031c 	and.w	r3, r3, #28
 8007aca:	210f      	movs	r1, #15
 8007acc:	fa01 f303 	lsl.w	r3, r1, r3
 8007ad0:	43db      	mvns	r3, r3
 8007ad2:	491d      	ldr	r1, [pc, #116]	@ (8007b48 <HAL_DMA_DeInit+0x11c>)
 8007ad4:	4013      	ands	r3, r2
 8007ad6:	600b      	str	r3, [r1, #0]
 8007ad8:	e00c      	b.n	8007af4 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007ada:	4b1c      	ldr	r3, [pc, #112]	@ (8007b4c <HAL_DMA_DeInit+0x120>)
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ae2:	f003 031c 	and.w	r3, r3, #28
 8007ae6:	210f      	movs	r1, #15
 8007ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8007aec:	43db      	mvns	r3, r3
 8007aee:	4917      	ldr	r1, [pc, #92]	@ (8007b4c <HAL_DMA_DeInit+0x120>)
 8007af0:	4013      	ands	r3, r2
 8007af2:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr
 8007b30:	40020407 	.word	0x40020407
 8007b34:	bffdfff8 	.word	0xbffdfff8
 8007b38:	cccccccd 	.word	0xcccccccd
 8007b3c:	40020000 	.word	0x40020000
 8007b40:	bffdfbf8 	.word	0xbffdfbf8
 8007b44:	40020400 	.word	0x40020400
 8007b48:	400200a8 	.word	0x400200a8
 8007b4c:	400204a8 	.word	0x400204a8

08007b50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	607a      	str	r2, [r7, #4]
 8007b5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d101      	bne.n	8007b70 <HAL_DMA_Start_IT+0x20>
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	e04b      	b.n	8007c08 <HAL_DMA_Start_IT+0xb8>
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d13a      	bne.n	8007bfa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2202      	movs	r2, #2
 8007b88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f022 0201 	bic.w	r2, r2, #1
 8007ba0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	68b9      	ldr	r1, [r7, #8]
 8007ba8:	68f8      	ldr	r0, [r7, #12]
 8007baa:	f000 f96d 	bl	8007e88 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d008      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f042 020e 	orr.w	r2, r2, #14
 8007bc4:	601a      	str	r2, [r3, #0]
 8007bc6:	e00f      	b.n	8007be8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f022 0204 	bic.w	r2, r2, #4
 8007bd6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f042 020a 	orr.w	r2, r2, #10
 8007be6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	681a      	ldr	r2, [r3, #0]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f042 0201 	orr.w	r2, r2, #1
 8007bf6:	601a      	str	r2, [r3, #0]
 8007bf8:	e005      	b.n	8007c06 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007c02:	2302      	movs	r3, #2
 8007c04:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3718      	adds	r7, #24
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	2b02      	cmp	r3, #2
 8007c26:	d008      	beq.n	8007c3a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2204      	movs	r2, #4
 8007c2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e022      	b.n	8007c80 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f022 020e 	bic.w	r2, r2, #14
 8007c48:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f022 0201 	bic.w	r2, r2, #1
 8007c58:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c5e:	f003 021c 	and.w	r2, r3, #28
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c66:	2101      	movs	r1, #1
 8007c68:	fa01 f202 	lsl.w	r2, r1, r2
 8007c6c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8007c7e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3714      	adds	r7, #20
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c94:	2300      	movs	r3, #0
 8007c96:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	2b02      	cmp	r3, #2
 8007ca2:	d005      	beq.n	8007cb0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2204      	movs	r2, #4
 8007ca8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	73fb      	strb	r3, [r7, #15]
 8007cae:	e029      	b.n	8007d04 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f022 020e 	bic.w	r2, r2, #14
 8007cbe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f022 0201 	bic.w	r2, r2, #1
 8007cce:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cd4:	f003 021c 	and.w	r2, r3, #28
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cdc:	2101      	movs	r1, #1
 8007cde:	fa01 f202 	lsl.w	r2, r1, r2
 8007ce2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d003      	beq.n	8007d04 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	4798      	blx	r3
    }
  }
  return status;
 8007d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3710      	adds	r7, #16
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b084      	sub	sp, #16
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d2a:	f003 031c 	and.w	r3, r3, #28
 8007d2e:	2204      	movs	r2, #4
 8007d30:	409a      	lsls	r2, r3
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	4013      	ands	r3, r2
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d026      	beq.n	8007d88 <HAL_DMA_IRQHandler+0x7a>
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	f003 0304 	and.w	r3, r3, #4
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d021      	beq.n	8007d88 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f003 0320 	and.w	r3, r3, #32
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d107      	bne.n	8007d62 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f022 0204 	bic.w	r2, r2, #4
 8007d60:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d66:	f003 021c 	and.w	r2, r3, #28
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d6e:	2104      	movs	r1, #4
 8007d70:	fa01 f202 	lsl.w	r2, r1, r2
 8007d74:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d071      	beq.n	8007e62 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007d86:	e06c      	b.n	8007e62 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d8c:	f003 031c 	and.w	r3, r3, #28
 8007d90:	2202      	movs	r2, #2
 8007d92:	409a      	lsls	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	4013      	ands	r3, r2
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d02e      	beq.n	8007dfa <HAL_DMA_IRQHandler+0xec>
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	f003 0302 	and.w	r3, r3, #2
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d029      	beq.n	8007dfa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f003 0320 	and.w	r3, r3, #32
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d10b      	bne.n	8007dcc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	681a      	ldr	r2, [r3, #0]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f022 020a 	bic.w	r2, r2, #10
 8007dc2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dd0:	f003 021c 	and.w	r2, r3, #28
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dd8:	2102      	movs	r1, #2
 8007dda:	fa01 f202 	lsl.w	r2, r1, r2
 8007dde:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d038      	beq.n	8007e62 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007df8:	e033      	b.n	8007e62 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dfe:	f003 031c 	and.w	r3, r3, #28
 8007e02:	2208      	movs	r2, #8
 8007e04:	409a      	lsls	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	4013      	ands	r3, r2
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d02a      	beq.n	8007e64 <HAL_DMA_IRQHandler+0x156>
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	f003 0308 	and.w	r3, r3, #8
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d025      	beq.n	8007e64 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f022 020e 	bic.w	r2, r2, #14
 8007e26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e2c:	f003 021c 	and.w	r2, r3, #28
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e34:	2101      	movs	r1, #1
 8007e36:	fa01 f202 	lsl.w	r2, r1, r2
 8007e3a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2201      	movs	r2, #1
 8007e46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d004      	beq.n	8007e64 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007e62:	bf00      	nop
 8007e64:	bf00      	nop
}
 8007e66:	3710      	adds	r7, #16
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b083      	sub	sp, #12
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007e7a:	b2db      	uxtb	r3, r3
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	370c      	adds	r7, #12
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	607a      	str	r2, [r7, #4]
 8007e94:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e9a:	f003 021c 	and.w	r2, r3, #28
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea2:	2101      	movs	r1, #1
 8007ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8007ea8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	683a      	ldr	r2, [r7, #0]
 8007eb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	2b10      	cmp	r3, #16
 8007eb8:	d108      	bne.n	8007ecc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007eca:	e007      	b.n	8007edc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	68ba      	ldr	r2, [r7, #8]
 8007ed2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	687a      	ldr	r2, [r7, #4]
 8007eda:	60da      	str	r2, [r3, #12]
}
 8007edc:	bf00      	nop
 8007ede:	3714      	adds	r7, #20
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b087      	sub	sp, #28
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007ef6:	e166      	b.n	80081c6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	2101      	movs	r1, #1
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	fa01 f303 	lsl.w	r3, r1, r3
 8007f04:	4013      	ands	r3, r2
 8007f06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	f000 8158 	beq.w	80081c0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	f003 0303 	and.w	r3, r3, #3
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d005      	beq.n	8007f28 <HAL_GPIO_Init+0x40>
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	f003 0303 	and.w	r3, r3, #3
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	d130      	bne.n	8007f8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	005b      	lsls	r3, r3, #1
 8007f32:	2203      	movs	r2, #3
 8007f34:	fa02 f303 	lsl.w	r3, r2, r3
 8007f38:	43db      	mvns	r3, r3
 8007f3a:	693a      	ldr	r2, [r7, #16]
 8007f3c:	4013      	ands	r3, r2
 8007f3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	68da      	ldr	r2, [r3, #12]
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	005b      	lsls	r3, r3, #1
 8007f48:	fa02 f303 	lsl.w	r3, r2, r3
 8007f4c:	693a      	ldr	r2, [r7, #16]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	693a      	ldr	r2, [r7, #16]
 8007f56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007f5e:	2201      	movs	r2, #1
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	fa02 f303 	lsl.w	r3, r2, r3
 8007f66:	43db      	mvns	r3, r3
 8007f68:	693a      	ldr	r2, [r7, #16]
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	091b      	lsrs	r3, r3, #4
 8007f74:	f003 0201 	and.w	r2, r3, #1
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7e:	693a      	ldr	r2, [r7, #16]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	693a      	ldr	r2, [r7, #16]
 8007f88:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	f003 0303 	and.w	r3, r3, #3
 8007f92:	2b03      	cmp	r3, #3
 8007f94:	d017      	beq.n	8007fc6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	68db      	ldr	r3, [r3, #12]
 8007f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	005b      	lsls	r3, r3, #1
 8007fa0:	2203      	movs	r2, #3
 8007fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fa6:	43db      	mvns	r3, r3
 8007fa8:	693a      	ldr	r2, [r7, #16]
 8007faa:	4013      	ands	r3, r2
 8007fac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	689a      	ldr	r2, [r3, #8]
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	005b      	lsls	r3, r3, #1
 8007fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	693a      	ldr	r2, [r7, #16]
 8007fc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	f003 0303 	and.w	r3, r3, #3
 8007fce:	2b02      	cmp	r3, #2
 8007fd0:	d123      	bne.n	800801a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	08da      	lsrs	r2, r3, #3
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	3208      	adds	r2, #8
 8007fda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	f003 0307 	and.w	r3, r3, #7
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	220f      	movs	r2, #15
 8007fea:	fa02 f303 	lsl.w	r3, r2, r3
 8007fee:	43db      	mvns	r3, r3
 8007ff0:	693a      	ldr	r2, [r7, #16]
 8007ff2:	4013      	ands	r3, r2
 8007ff4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	691a      	ldr	r2, [r3, #16]
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	f003 0307 	and.w	r3, r3, #7
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	fa02 f303 	lsl.w	r3, r2, r3
 8008006:	693a      	ldr	r2, [r7, #16]
 8008008:	4313      	orrs	r3, r2
 800800a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	08da      	lsrs	r2, r3, #3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	3208      	adds	r2, #8
 8008014:	6939      	ldr	r1, [r7, #16]
 8008016:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	005b      	lsls	r3, r3, #1
 8008024:	2203      	movs	r2, #3
 8008026:	fa02 f303 	lsl.w	r3, r2, r3
 800802a:	43db      	mvns	r3, r3
 800802c:	693a      	ldr	r2, [r7, #16]
 800802e:	4013      	ands	r3, r2
 8008030:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	f003 0203 	and.w	r2, r3, #3
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	005b      	lsls	r3, r3, #1
 800803e:	fa02 f303 	lsl.w	r3, r2, r3
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	4313      	orrs	r3, r2
 8008046:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008056:	2b00      	cmp	r3, #0
 8008058:	f000 80b2 	beq.w	80081c0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800805c:	4b61      	ldr	r3, [pc, #388]	@ (80081e4 <HAL_GPIO_Init+0x2fc>)
 800805e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008060:	4a60      	ldr	r2, [pc, #384]	@ (80081e4 <HAL_GPIO_Init+0x2fc>)
 8008062:	f043 0301 	orr.w	r3, r3, #1
 8008066:	6613      	str	r3, [r2, #96]	@ 0x60
 8008068:	4b5e      	ldr	r3, [pc, #376]	@ (80081e4 <HAL_GPIO_Init+0x2fc>)
 800806a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800806c:	f003 0301 	and.w	r3, r3, #1
 8008070:	60bb      	str	r3, [r7, #8]
 8008072:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008074:	4a5c      	ldr	r2, [pc, #368]	@ (80081e8 <HAL_GPIO_Init+0x300>)
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	089b      	lsrs	r3, r3, #2
 800807a:	3302      	adds	r3, #2
 800807c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008080:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	f003 0303 	and.w	r3, r3, #3
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	220f      	movs	r2, #15
 800808c:	fa02 f303 	lsl.w	r3, r2, r3
 8008090:	43db      	mvns	r3, r3
 8008092:	693a      	ldr	r2, [r7, #16]
 8008094:	4013      	ands	r3, r2
 8008096:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800809e:	d02b      	beq.n	80080f8 <HAL_GPIO_Init+0x210>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	4a52      	ldr	r2, [pc, #328]	@ (80081ec <HAL_GPIO_Init+0x304>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d025      	beq.n	80080f4 <HAL_GPIO_Init+0x20c>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	4a51      	ldr	r2, [pc, #324]	@ (80081f0 <HAL_GPIO_Init+0x308>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d01f      	beq.n	80080f0 <HAL_GPIO_Init+0x208>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4a50      	ldr	r2, [pc, #320]	@ (80081f4 <HAL_GPIO_Init+0x30c>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d019      	beq.n	80080ec <HAL_GPIO_Init+0x204>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4a4f      	ldr	r2, [pc, #316]	@ (80081f8 <HAL_GPIO_Init+0x310>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d013      	beq.n	80080e8 <HAL_GPIO_Init+0x200>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a4e      	ldr	r2, [pc, #312]	@ (80081fc <HAL_GPIO_Init+0x314>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d00d      	beq.n	80080e4 <HAL_GPIO_Init+0x1fc>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	4a4d      	ldr	r2, [pc, #308]	@ (8008200 <HAL_GPIO_Init+0x318>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d007      	beq.n	80080e0 <HAL_GPIO_Init+0x1f8>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	4a4c      	ldr	r2, [pc, #304]	@ (8008204 <HAL_GPIO_Init+0x31c>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d101      	bne.n	80080dc <HAL_GPIO_Init+0x1f4>
 80080d8:	2307      	movs	r3, #7
 80080da:	e00e      	b.n	80080fa <HAL_GPIO_Init+0x212>
 80080dc:	2308      	movs	r3, #8
 80080de:	e00c      	b.n	80080fa <HAL_GPIO_Init+0x212>
 80080e0:	2306      	movs	r3, #6
 80080e2:	e00a      	b.n	80080fa <HAL_GPIO_Init+0x212>
 80080e4:	2305      	movs	r3, #5
 80080e6:	e008      	b.n	80080fa <HAL_GPIO_Init+0x212>
 80080e8:	2304      	movs	r3, #4
 80080ea:	e006      	b.n	80080fa <HAL_GPIO_Init+0x212>
 80080ec:	2303      	movs	r3, #3
 80080ee:	e004      	b.n	80080fa <HAL_GPIO_Init+0x212>
 80080f0:	2302      	movs	r3, #2
 80080f2:	e002      	b.n	80080fa <HAL_GPIO_Init+0x212>
 80080f4:	2301      	movs	r3, #1
 80080f6:	e000      	b.n	80080fa <HAL_GPIO_Init+0x212>
 80080f8:	2300      	movs	r3, #0
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	f002 0203 	and.w	r2, r2, #3
 8008100:	0092      	lsls	r2, r2, #2
 8008102:	4093      	lsls	r3, r2
 8008104:	693a      	ldr	r2, [r7, #16]
 8008106:	4313      	orrs	r3, r2
 8008108:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800810a:	4937      	ldr	r1, [pc, #220]	@ (80081e8 <HAL_GPIO_Init+0x300>)
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	089b      	lsrs	r3, r3, #2
 8008110:	3302      	adds	r3, #2
 8008112:	693a      	ldr	r2, [r7, #16]
 8008114:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008118:	4b3b      	ldr	r3, [pc, #236]	@ (8008208 <HAL_GPIO_Init+0x320>)
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	43db      	mvns	r3, r3
 8008122:	693a      	ldr	r2, [r7, #16]
 8008124:	4013      	ands	r3, r2
 8008126:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008130:	2b00      	cmp	r3, #0
 8008132:	d003      	beq.n	800813c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8008134:	693a      	ldr	r2, [r7, #16]
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	4313      	orrs	r3, r2
 800813a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800813c:	4a32      	ldr	r2, [pc, #200]	@ (8008208 <HAL_GPIO_Init+0x320>)
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008142:	4b31      	ldr	r3, [pc, #196]	@ (8008208 <HAL_GPIO_Init+0x320>)
 8008144:	68db      	ldr	r3, [r3, #12]
 8008146:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	43db      	mvns	r3, r3
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	4013      	ands	r3, r2
 8008150:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800815a:	2b00      	cmp	r3, #0
 800815c:	d003      	beq.n	8008166 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	4313      	orrs	r3, r2
 8008164:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008166:	4a28      	ldr	r2, [pc, #160]	@ (8008208 <HAL_GPIO_Init+0x320>)
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800816c:	4b26      	ldr	r3, [pc, #152]	@ (8008208 <HAL_GPIO_Init+0x320>)
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	43db      	mvns	r3, r3
 8008176:	693a      	ldr	r2, [r7, #16]
 8008178:	4013      	ands	r3, r2
 800817a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d003      	beq.n	8008190 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8008188:	693a      	ldr	r2, [r7, #16]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	4313      	orrs	r3, r2
 800818e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008190:	4a1d      	ldr	r2, [pc, #116]	@ (8008208 <HAL_GPIO_Init+0x320>)
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008196:	4b1c      	ldr	r3, [pc, #112]	@ (8008208 <HAL_GPIO_Init+0x320>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	43db      	mvns	r3, r3
 80081a0:	693a      	ldr	r2, [r7, #16]
 80081a2:	4013      	ands	r3, r2
 80081a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d003      	beq.n	80081ba <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80081b2:	693a      	ldr	r2, [r7, #16]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	4313      	orrs	r3, r2
 80081b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80081ba:	4a13      	ldr	r2, [pc, #76]	@ (8008208 <HAL_GPIO_Init+0x320>)
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	3301      	adds	r3, #1
 80081c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	fa22 f303 	lsr.w	r3, r2, r3
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f47f ae91 	bne.w	8007ef8 <HAL_GPIO_Init+0x10>
  }
}
 80081d6:	bf00      	nop
 80081d8:	bf00      	nop
 80081da:	371c      	adds	r7, #28
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr
 80081e4:	40021000 	.word	0x40021000
 80081e8:	40010000 	.word	0x40010000
 80081ec:	48000400 	.word	0x48000400
 80081f0:	48000800 	.word	0x48000800
 80081f4:	48000c00 	.word	0x48000c00
 80081f8:	48001000 	.word	0x48001000
 80081fc:	48001400 	.word	0x48001400
 8008200:	48001800 	.word	0x48001800
 8008204:	48001c00 	.word	0x48001c00
 8008208:	40010400 	.word	0x40010400

0800820c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800820c:	b480      	push	{r7}
 800820e:	b087      	sub	sp, #28
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008216:	2300      	movs	r3, #0
 8008218:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800821a:	e0c9      	b.n	80083b0 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800821c:	2201      	movs	r2, #1
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	fa02 f303 	lsl.w	r3, r2, r3
 8008224:	683a      	ldr	r2, [r7, #0]
 8008226:	4013      	ands	r3, r2
 8008228:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	2b00      	cmp	r3, #0
 800822e:	f000 80bc 	beq.w	80083aa <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8008232:	4a66      	ldr	r2, [pc, #408]	@ (80083cc <HAL_GPIO_DeInit+0x1c0>)
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	089b      	lsrs	r3, r3, #2
 8008238:	3302      	adds	r3, #2
 800823a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800823e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	f003 0303 	and.w	r3, r3, #3
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	220f      	movs	r2, #15
 800824a:	fa02 f303 	lsl.w	r3, r2, r3
 800824e:	68fa      	ldr	r2, [r7, #12]
 8008250:	4013      	ands	r3, r2
 8008252:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800825a:	d02b      	beq.n	80082b4 <HAL_GPIO_DeInit+0xa8>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	4a5c      	ldr	r2, [pc, #368]	@ (80083d0 <HAL_GPIO_DeInit+0x1c4>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d025      	beq.n	80082b0 <HAL_GPIO_DeInit+0xa4>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	4a5b      	ldr	r2, [pc, #364]	@ (80083d4 <HAL_GPIO_DeInit+0x1c8>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d01f      	beq.n	80082ac <HAL_GPIO_DeInit+0xa0>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	4a5a      	ldr	r2, [pc, #360]	@ (80083d8 <HAL_GPIO_DeInit+0x1cc>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d019      	beq.n	80082a8 <HAL_GPIO_DeInit+0x9c>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	4a59      	ldr	r2, [pc, #356]	@ (80083dc <HAL_GPIO_DeInit+0x1d0>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d013      	beq.n	80082a4 <HAL_GPIO_DeInit+0x98>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	4a58      	ldr	r2, [pc, #352]	@ (80083e0 <HAL_GPIO_DeInit+0x1d4>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d00d      	beq.n	80082a0 <HAL_GPIO_DeInit+0x94>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4a57      	ldr	r2, [pc, #348]	@ (80083e4 <HAL_GPIO_DeInit+0x1d8>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d007      	beq.n	800829c <HAL_GPIO_DeInit+0x90>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	4a56      	ldr	r2, [pc, #344]	@ (80083e8 <HAL_GPIO_DeInit+0x1dc>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d101      	bne.n	8008298 <HAL_GPIO_DeInit+0x8c>
 8008294:	2307      	movs	r3, #7
 8008296:	e00e      	b.n	80082b6 <HAL_GPIO_DeInit+0xaa>
 8008298:	2308      	movs	r3, #8
 800829a:	e00c      	b.n	80082b6 <HAL_GPIO_DeInit+0xaa>
 800829c:	2306      	movs	r3, #6
 800829e:	e00a      	b.n	80082b6 <HAL_GPIO_DeInit+0xaa>
 80082a0:	2305      	movs	r3, #5
 80082a2:	e008      	b.n	80082b6 <HAL_GPIO_DeInit+0xaa>
 80082a4:	2304      	movs	r3, #4
 80082a6:	e006      	b.n	80082b6 <HAL_GPIO_DeInit+0xaa>
 80082a8:	2303      	movs	r3, #3
 80082aa:	e004      	b.n	80082b6 <HAL_GPIO_DeInit+0xaa>
 80082ac:	2302      	movs	r3, #2
 80082ae:	e002      	b.n	80082b6 <HAL_GPIO_DeInit+0xaa>
 80082b0:	2301      	movs	r3, #1
 80082b2:	e000      	b.n	80082b6 <HAL_GPIO_DeInit+0xaa>
 80082b4:	2300      	movs	r3, #0
 80082b6:	697a      	ldr	r2, [r7, #20]
 80082b8:	f002 0203 	and.w	r2, r2, #3
 80082bc:	0092      	lsls	r2, r2, #2
 80082be:	4093      	lsls	r3, r2
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d132      	bne.n	800832c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80082c6:	4b49      	ldr	r3, [pc, #292]	@ (80083ec <HAL_GPIO_DeInit+0x1e0>)
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	43db      	mvns	r3, r3
 80082ce:	4947      	ldr	r1, [pc, #284]	@ (80083ec <HAL_GPIO_DeInit+0x1e0>)
 80082d0:	4013      	ands	r3, r2
 80082d2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80082d4:	4b45      	ldr	r3, [pc, #276]	@ (80083ec <HAL_GPIO_DeInit+0x1e0>)
 80082d6:	685a      	ldr	r2, [r3, #4]
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	43db      	mvns	r3, r3
 80082dc:	4943      	ldr	r1, [pc, #268]	@ (80083ec <HAL_GPIO_DeInit+0x1e0>)
 80082de:	4013      	ands	r3, r2
 80082e0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80082e2:	4b42      	ldr	r3, [pc, #264]	@ (80083ec <HAL_GPIO_DeInit+0x1e0>)
 80082e4:	68da      	ldr	r2, [r3, #12]
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	43db      	mvns	r3, r3
 80082ea:	4940      	ldr	r1, [pc, #256]	@ (80083ec <HAL_GPIO_DeInit+0x1e0>)
 80082ec:	4013      	ands	r3, r2
 80082ee:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80082f0:	4b3e      	ldr	r3, [pc, #248]	@ (80083ec <HAL_GPIO_DeInit+0x1e0>)
 80082f2:	689a      	ldr	r2, [r3, #8]
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	43db      	mvns	r3, r3
 80082f8:	493c      	ldr	r1, [pc, #240]	@ (80083ec <HAL_GPIO_DeInit+0x1e0>)
 80082fa:	4013      	ands	r3, r2
 80082fc:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	f003 0303 	and.w	r3, r3, #3
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	220f      	movs	r2, #15
 8008308:	fa02 f303 	lsl.w	r3, r2, r3
 800830c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800830e:	4a2f      	ldr	r2, [pc, #188]	@ (80083cc <HAL_GPIO_DeInit+0x1c0>)
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	089b      	lsrs	r3, r3, #2
 8008314:	3302      	adds	r3, #2
 8008316:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	43da      	mvns	r2, r3
 800831e:	482b      	ldr	r0, [pc, #172]	@ (80083cc <HAL_GPIO_DeInit+0x1c0>)
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	089b      	lsrs	r3, r3, #2
 8008324:	400a      	ands	r2, r1
 8008326:	3302      	adds	r3, #2
 8008328:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681a      	ldr	r2, [r3, #0]
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	005b      	lsls	r3, r3, #1
 8008334:	2103      	movs	r1, #3
 8008336:	fa01 f303 	lsl.w	r3, r1, r3
 800833a:	431a      	orrs	r2, r3
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	08da      	lsrs	r2, r3, #3
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	3208      	adds	r2, #8
 8008348:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	f003 0307 	and.w	r3, r3, #7
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	220f      	movs	r2, #15
 8008356:	fa02 f303 	lsl.w	r3, r2, r3
 800835a:	43db      	mvns	r3, r3
 800835c:	697a      	ldr	r2, [r7, #20]
 800835e:	08d2      	lsrs	r2, r2, #3
 8008360:	4019      	ands	r1, r3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	3208      	adds	r2, #8
 8008366:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	689a      	ldr	r2, [r3, #8]
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	005b      	lsls	r3, r3, #1
 8008372:	2103      	movs	r1, #3
 8008374:	fa01 f303 	lsl.w	r3, r1, r3
 8008378:	43db      	mvns	r3, r3
 800837a:	401a      	ands	r2, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	685a      	ldr	r2, [r3, #4]
 8008384:	2101      	movs	r1, #1
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	fa01 f303 	lsl.w	r3, r1, r3
 800838c:	43db      	mvns	r3, r3
 800838e:	401a      	ands	r2, r3
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	68da      	ldr	r2, [r3, #12]
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	005b      	lsls	r3, r3, #1
 800839c:	2103      	movs	r1, #3
 800839e:	fa01 f303 	lsl.w	r3, r1, r3
 80083a2:	43db      	mvns	r3, r3
 80083a4:	401a      	ands	r2, r3
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	3301      	adds	r3, #1
 80083ae:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80083b0:	683a      	ldr	r2, [r7, #0]
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	fa22 f303 	lsr.w	r3, r2, r3
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f47f af2f 	bne.w	800821c <HAL_GPIO_DeInit+0x10>
  }
}
 80083be:	bf00      	nop
 80083c0:	bf00      	nop
 80083c2:	371c      	adds	r7, #28
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr
 80083cc:	40010000 	.word	0x40010000
 80083d0:	48000400 	.word	0x48000400
 80083d4:	48000800 	.word	0x48000800
 80083d8:	48000c00 	.word	0x48000c00
 80083dc:	48001000 	.word	0x48001000
 80083e0:	48001400 	.word	0x48001400
 80083e4:	48001800 	.word	0x48001800
 80083e8:	48001c00 	.word	0x48001c00
 80083ec:	40010400 	.word	0x40010400

080083f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b085      	sub	sp, #20
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	460b      	mov	r3, r1
 80083fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	691a      	ldr	r2, [r3, #16]
 8008400:	887b      	ldrh	r3, [r7, #2]
 8008402:	4013      	ands	r3, r2
 8008404:	2b00      	cmp	r3, #0
 8008406:	d002      	beq.n	800840e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008408:	2301      	movs	r3, #1
 800840a:	73fb      	strb	r3, [r7, #15]
 800840c:	e001      	b.n	8008412 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800840e:	2300      	movs	r3, #0
 8008410:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008412:	7bfb      	ldrb	r3, [r7, #15]
}
 8008414:	4618      	mov	r0, r3
 8008416:	3714      	adds	r7, #20
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	460b      	mov	r3, r1
 800842a:	807b      	strh	r3, [r7, #2]
 800842c:	4613      	mov	r3, r2
 800842e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008430:	787b      	ldrb	r3, [r7, #1]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d003      	beq.n	800843e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008436:	887a      	ldrh	r2, [r7, #2]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800843c:	e002      	b.n	8008444 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800843e:	887a      	ldrh	r2, [r7, #2]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d101      	bne.n	8008462 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e08d      	b.n	800857e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008468:	b2db      	uxtb	r3, r3
 800846a:	2b00      	cmp	r3, #0
 800846c:	d106      	bne.n	800847c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f7fc fe36 	bl	80050e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2224      	movs	r2, #36	@ 0x24
 8008480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f022 0201 	bic.w	r2, r2, #1
 8008492:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	685a      	ldr	r2, [r3, #4]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80084a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	689a      	ldr	r2, [r3, #8]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80084b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	68db      	ldr	r3, [r3, #12]
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d107      	bne.n	80084ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	689a      	ldr	r2, [r3, #8]
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80084c6:	609a      	str	r2, [r3, #8]
 80084c8:	e006      	b.n	80084d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	689a      	ldr	r2, [r3, #8]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80084d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	2b02      	cmp	r3, #2
 80084de:	d108      	bne.n	80084f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	685a      	ldr	r2, [r3, #4]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084ee:	605a      	str	r2, [r3, #4]
 80084f0:	e007      	b.n	8008502 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	685a      	ldr	r2, [r3, #4]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008500:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	6812      	ldr	r2, [r2, #0]
 800850c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008510:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008514:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68da      	ldr	r2, [r3, #12]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008524:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	691a      	ldr	r2, [r3, #16]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	695b      	ldr	r3, [r3, #20]
 800852e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	430a      	orrs	r2, r1
 800853e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	69d9      	ldr	r1, [r3, #28]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6a1a      	ldr	r2, [r3, #32]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	430a      	orrs	r2, r1
 800854e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f042 0201 	orr.w	r2, r2, #1
 800855e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2200      	movs	r2, #0
 8008564:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2220      	movs	r2, #32
 800856a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	3708      	adds	r7, #8
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
	...

08008588 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b08a      	sub	sp, #40	@ 0x28
 800858c:	af02      	add	r7, sp, #8
 800858e:	60f8      	str	r0, [r7, #12]
 8008590:	607a      	str	r2, [r7, #4]
 8008592:	461a      	mov	r2, r3
 8008594:	460b      	mov	r3, r1
 8008596:	817b      	strh	r3, [r7, #10]
 8008598:	4613      	mov	r3, r2
 800859a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 800859c:	2300      	movs	r3, #0
 800859e:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	2b20      	cmp	r3, #32
 80085aa:	f040 80ef 	bne.w	800878c <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	699b      	ldr	r3, [r3, #24]
 80085b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085bc:	d101      	bne.n	80085c2 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 80085be:	2302      	movs	r3, #2
 80085c0:	e0e5      	b.n	800878e <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d101      	bne.n	80085d0 <HAL_I2C_Master_Transmit_DMA+0x48>
 80085cc:	2302      	movs	r3, #2
 80085ce:	e0de      	b.n	800878e <HAL_I2C_Master_Transmit_DMA+0x206>
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2221      	movs	r2, #33	@ 0x21
 80085dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2210      	movs	r2, #16
 80085e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	893a      	ldrh	r2, [r7, #8]
 80085f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	4a66      	ldr	r2, [pc, #408]	@ (8008798 <HAL_I2C_Master_Transmit_DMA+0x210>)
 80085fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	4a66      	ldr	r2, [pc, #408]	@ (800879c <HAL_I2C_Master_Transmit_DMA+0x214>)
 8008604:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800860a:	b29b      	uxth	r3, r3
 800860c:	2bff      	cmp	r3, #255	@ 0xff
 800860e:	d906      	bls.n	800861e <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	22ff      	movs	r2, #255	@ 0xff
 8008614:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008616:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800861a:	61fb      	str	r3, [r7, #28]
 800861c:	e007      	b.n	800862e <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008622:	b29a      	uxth	r2, r3
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008628:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800862c:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008632:	2b00      	cmp	r3, #0
 8008634:	d01a      	beq.n	800866c <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800863a:	781a      	ldrb	r2, [r3, #0]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008646:	1c5a      	adds	r2, r3, #1
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008650:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008656:	b29b      	uxth	r3, r3
 8008658:	3b01      	subs	r3, #1
 800865a:	b29a      	uxth	r2, r3
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008664:	3b01      	subs	r3, #1
 8008666:	b29a      	uxth	r2, r3
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008670:	2b00      	cmp	r3, #0
 8008672:	d074      	beq.n	800875e <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008678:	2b00      	cmp	r3, #0
 800867a:	d022      	beq.n	80086c2 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008680:	4a47      	ldr	r2, [pc, #284]	@ (80087a0 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8008682:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008688:	4a46      	ldr	r2, [pc, #280]	@ (80087a4 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 800868a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008690:	2200      	movs	r2, #0
 8008692:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008698:	2200      	movs	r2, #0
 800869a:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a4:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80086ac:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80086b2:	f7ff fa4d 	bl	8007b50 <HAL_DMA_Start_IT>
 80086b6:	4603      	mov	r3, r0
 80086b8:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80086ba:	7dfb      	ldrb	r3, [r7, #23]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d13a      	bne.n	8008736 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 80086c0:	e013      	b.n	80086ea <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2220      	movs	r2, #32
 80086c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	e051      	b.n	800878e <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	3301      	adds	r3, #1
 80086f2:	b2da      	uxtb	r2, r3
 80086f4:	8979      	ldrh	r1, [r7, #10]
 80086f6:	4b2c      	ldr	r3, [pc, #176]	@ (80087a8 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80086f8:	9300      	str	r3, [sp, #0]
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	68f8      	ldr	r0, [r7, #12]
 80086fe:	f001 ff91 	bl	800a624 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008706:	b29a      	uxth	r2, r3
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800870c:	1ad3      	subs	r3, r2, r3
 800870e:	b29a      	uxth	r2, r3
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2200      	movs	r2, #0
 8008718:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800871c:	2110      	movs	r1, #16
 800871e:	68f8      	ldr	r0, [r7, #12]
 8008720:	f001 ffb2 	bl	800a688 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008732:	601a      	str	r2, [r3, #0]
 8008734:	e028      	b.n	8008788 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2220      	movs	r2, #32
 800873a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2200      	movs	r2, #0
 8008742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800874a:	f043 0210 	orr.w	r2, r3, #16
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2200      	movs	r2, #0
 8008756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	e017      	b.n	800878e <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	4a12      	ldr	r2, [pc, #72]	@ (80087ac <HAL_I2C_Master_Transmit_DMA+0x224>)
 8008762:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8008764:	69bb      	ldr	r3, [r7, #24]
 8008766:	b2da      	uxtb	r2, r3
 8008768:	8979      	ldrh	r1, [r7, #10]
 800876a:	4b0f      	ldr	r3, [pc, #60]	@ (80087a8 <HAL_I2C_Master_Transmit_DMA+0x220>)
 800876c:	9300      	str	r3, [sp, #0]
 800876e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008772:	68f8      	ldr	r0, [r7, #12]
 8008774:	f001 ff56 	bl	800a624 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2200      	movs	r2, #0
 800877c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008780:	2101      	movs	r1, #1
 8008782:	68f8      	ldr	r0, [r7, #12]
 8008784:	f001 ff80 	bl	800a688 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8008788:	2300      	movs	r3, #0
 800878a:	e000      	b.n	800878e <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 800878c:	2302      	movs	r3, #2
  }
}
 800878e:	4618      	mov	r0, r3
 8008790:	3720      	adds	r7, #32
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
 8008796:	bf00      	nop
 8008798:	ffff0000 	.word	0xffff0000
 800879c:	08009195 	.word	0x08009195
 80087a0:	0800a11b 	.word	0x0800a11b
 80087a4:	0800a247 	.word	0x0800a247
 80087a8:	80002000 	.word	0x80002000
 80087ac:	08008d57 	.word	0x08008d57

080087b0 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b088      	sub	sp, #32
 80087b4:	af02      	add	r7, sp, #8
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	607a      	str	r2, [r7, #4]
 80087ba:	461a      	mov	r2, r3
 80087bc:	460b      	mov	r3, r1
 80087be:	817b      	strh	r3, [r7, #10]
 80087c0:	4613      	mov	r3, r2
 80087c2:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	2b20      	cmp	r3, #32
 80087ce:	f040 80cd 	bne.w	800896c <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	699b      	ldr	r3, [r3, #24]
 80087d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087e0:	d101      	bne.n	80087e6 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 80087e2:	2302      	movs	r3, #2
 80087e4:	e0c3      	b.n	800896e <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d101      	bne.n	80087f4 <HAL_I2C_Master_Receive_DMA+0x44>
 80087f0:	2302      	movs	r3, #2
 80087f2:	e0bc      	b.n	800896e <HAL_I2C_Master_Receive_DMA+0x1be>
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2222      	movs	r2, #34	@ 0x22
 8008800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2210      	movs	r2, #16
 8008808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	2200      	movs	r2, #0
 8008810:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	687a      	ldr	r2, [r7, #4]
 8008816:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	893a      	ldrh	r2, [r7, #8]
 800881c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	4a55      	ldr	r2, [pc, #340]	@ (8008978 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8008822:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	4a55      	ldr	r2, [pc, #340]	@ (800897c <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8008828:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800882e:	b29b      	uxth	r3, r3
 8008830:	2bff      	cmp	r3, #255	@ 0xff
 8008832:	d906      	bls.n	8008842 <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	22ff      	movs	r2, #255	@ 0xff
 8008838:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800883a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800883e:	617b      	str	r3, [r7, #20]
 8008840:	e007      	b.n	8008852 <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008846:	b29a      	uxth	r2, r3
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800884c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008850:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008856:	2b00      	cmp	r3, #0
 8008858:	d070      	beq.n	800893c <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800885e:	2b00      	cmp	r3, #0
 8008860:	d020      	beq.n	80088a4 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008866:	4a46      	ldr	r2, [pc, #280]	@ (8008980 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8008868:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800886e:	4a45      	ldr	r2, [pc, #276]	@ (8008984 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8008870:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008876:	2200      	movs	r2, #0
 8008878:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800887e:	2200      	movs	r2, #0
 8008880:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	3324      	adds	r3, #36	@ 0x24
 800888c:	4619      	mov	r1, r3
 800888e:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8008894:	f7ff f95c 	bl	8007b50 <HAL_DMA_Start_IT>
 8008898:	4603      	mov	r3, r0
 800889a:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800889c:	7cfb      	ldrb	r3, [r7, #19]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d138      	bne.n	8008914 <HAL_I2C_Master_Receive_DMA+0x164>
 80088a2:	e013      	b.n	80088cc <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2220      	movs	r2, #32
 80088a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088b8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2200      	movs	r2, #0
 80088c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80088c8:	2301      	movs	r3, #1
 80088ca:	e050      	b.n	800896e <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088d0:	b2da      	uxtb	r2, r3
 80088d2:	8979      	ldrh	r1, [r7, #10]
 80088d4:	4b2c      	ldr	r3, [pc, #176]	@ (8008988 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80088d6:	9300      	str	r3, [sp, #0]
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	68f8      	ldr	r0, [r7, #12]
 80088dc:	f001 fea2 	bl	800a624 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088e4:	b29a      	uxth	r2, r3
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088ea:	1ad3      	subs	r3, r2, r3
 80088ec:	b29a      	uxth	r2, r3
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80088fa:	2110      	movs	r1, #16
 80088fc:	68f8      	ldr	r0, [r7, #12]
 80088fe:	f001 fec3 	bl	800a688 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008910:	601a      	str	r2, [r3, #0]
 8008912:	e029      	b.n	8008968 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2220      	movs	r2, #32
 8008918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2200      	movs	r2, #0
 8008920:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008928:	f043 0210 	orr.w	r2, r3, #16
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	e018      	b.n	800896e <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	4a13      	ldr	r2, [pc, #76]	@ (800898c <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8008940:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008946:	b2da      	uxtb	r2, r3
 8008948:	8979      	ldrh	r1, [r7, #10]
 800894a:	4b0f      	ldr	r3, [pc, #60]	@ (8008988 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008952:	68f8      	ldr	r0, [r7, #12]
 8008954:	f001 fe66 	bl	800a624 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008960:	2102      	movs	r1, #2
 8008962:	68f8      	ldr	r0, [r7, #12]
 8008964:	f001 fe90 	bl	800a688 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8008968:	2300      	movs	r3, #0
 800896a:	e000      	b.n	800896e <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 800896c:	2302      	movs	r3, #2
  }
}
 800896e:	4618      	mov	r0, r3
 8008970:	3718      	adds	r7, #24
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
 8008976:	bf00      	nop
 8008978:	ffff0000 	.word	0xffff0000
 800897c:	08009195 	.word	0x08009195
 8008980:	0800a1b1 	.word	0x0800a1b1
 8008984:	0800a247 	.word	0x0800a247
 8008988:	80002400 	.word	0x80002400
 800898c:	08008d57 	.word	0x08008d57

08008990 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b088      	sub	sp, #32
 8008994:	af02      	add	r7, sp, #8
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	4608      	mov	r0, r1
 800899a:	4611      	mov	r1, r2
 800899c:	461a      	mov	r2, r3
 800899e:	4603      	mov	r3, r0
 80089a0:	817b      	strh	r3, [r7, #10]
 80089a2:	460b      	mov	r3, r1
 80089a4:	813b      	strh	r3, [r7, #8]
 80089a6:	4613      	mov	r3, r2
 80089a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	2b20      	cmp	r3, #32
 80089b4:	f040 80fd 	bne.w	8008bb2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80089b8:	6a3b      	ldr	r3, [r7, #32]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d002      	beq.n	80089c4 <HAL_I2C_Mem_Read+0x34>
 80089be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d105      	bne.n	80089d0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80089ca:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	e0f1      	b.n	8008bb4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d101      	bne.n	80089de <HAL_I2C_Mem_Read+0x4e>
 80089da:	2302      	movs	r3, #2
 80089dc:	e0ea      	b.n	8008bb4 <HAL_I2C_Mem_Read+0x224>
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	2201      	movs	r2, #1
 80089e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80089e6:	f7fd f979 	bl	8005cdc <HAL_GetTick>
 80089ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	9300      	str	r3, [sp, #0]
 80089f0:	2319      	movs	r3, #25
 80089f2:	2201      	movs	r2, #1
 80089f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80089f8:	68f8      	ldr	r0, [r7, #12]
 80089fa:	f001 fc59 	bl	800a2b0 <I2C_WaitOnFlagUntilTimeout>
 80089fe:	4603      	mov	r3, r0
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d001      	beq.n	8008a08 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008a04:	2301      	movs	r3, #1
 8008a06:	e0d5      	b.n	8008bb4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2222      	movs	r2, #34	@ 0x22
 8008a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2240      	movs	r2, #64	@ 0x40
 8008a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	6a3a      	ldr	r2, [r7, #32]
 8008a22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008a28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008a30:	88f8      	ldrh	r0, [r7, #6]
 8008a32:	893a      	ldrh	r2, [r7, #8]
 8008a34:	8979      	ldrh	r1, [r7, #10]
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	9301      	str	r3, [sp, #4]
 8008a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a3c:	9300      	str	r3, [sp, #0]
 8008a3e:	4603      	mov	r3, r0
 8008a40:	68f8      	ldr	r0, [r7, #12]
 8008a42:	f000 fe8f 	bl	8009764 <I2C_RequestMemoryRead>
 8008a46:	4603      	mov	r3, r0
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d005      	beq.n	8008a58 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008a54:	2301      	movs	r3, #1
 8008a56:	e0ad      	b.n	8008bb4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	2bff      	cmp	r3, #255	@ 0xff
 8008a60:	d90e      	bls.n	8008a80 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	22ff      	movs	r2, #255	@ 0xff
 8008a66:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a6c:	b2da      	uxtb	r2, r3
 8008a6e:	8979      	ldrh	r1, [r7, #10]
 8008a70:	4b52      	ldr	r3, [pc, #328]	@ (8008bbc <HAL_I2C_Mem_Read+0x22c>)
 8008a72:	9300      	str	r3, [sp, #0]
 8008a74:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f001 fdd3 	bl	800a624 <I2C_TransferConfig>
 8008a7e:	e00f      	b.n	8008aa0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a84:	b29a      	uxth	r2, r3
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a8e:	b2da      	uxtb	r2, r3
 8008a90:	8979      	ldrh	r1, [r7, #10]
 8008a92:	4b4a      	ldr	r3, [pc, #296]	@ (8008bbc <HAL_I2C_Mem_Read+0x22c>)
 8008a94:	9300      	str	r3, [sp, #0]
 8008a96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008a9a:	68f8      	ldr	r0, [r7, #12]
 8008a9c:	f001 fdc2 	bl	800a624 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	9300      	str	r3, [sp, #0]
 8008aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	2104      	movs	r1, #4
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f001 fc00 	bl	800a2b0 <I2C_WaitOnFlagUntilTimeout>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d001      	beq.n	8008aba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e07c      	b.n	8008bb4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ac4:	b2d2      	uxtb	r2, r2
 8008ac6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008acc:	1c5a      	adds	r2, r3, #1
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	b29a      	uxth	r2, r3
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	3b01      	subs	r3, #1
 8008ae6:	b29a      	uxth	r2, r3
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008af0:	b29b      	uxth	r3, r3
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d034      	beq.n	8008b60 <HAL_I2C_Mem_Read+0x1d0>
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d130      	bne.n	8008b60 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	9300      	str	r3, [sp, #0]
 8008b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b04:	2200      	movs	r2, #0
 8008b06:	2180      	movs	r1, #128	@ 0x80
 8008b08:	68f8      	ldr	r0, [r7, #12]
 8008b0a:	f001 fbd1 	bl	800a2b0 <I2C_WaitOnFlagUntilTimeout>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d001      	beq.n	8008b18 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008b14:	2301      	movs	r3, #1
 8008b16:	e04d      	b.n	8008bb4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b1c:	b29b      	uxth	r3, r3
 8008b1e:	2bff      	cmp	r3, #255	@ 0xff
 8008b20:	d90e      	bls.n	8008b40 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	22ff      	movs	r2, #255	@ 0xff
 8008b26:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b2c:	b2da      	uxtb	r2, r3
 8008b2e:	8979      	ldrh	r1, [r7, #10]
 8008b30:	2300      	movs	r3, #0
 8008b32:	9300      	str	r3, [sp, #0]
 8008b34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008b38:	68f8      	ldr	r0, [r7, #12]
 8008b3a:	f001 fd73 	bl	800a624 <I2C_TransferConfig>
 8008b3e:	e00f      	b.n	8008b60 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b44:	b29a      	uxth	r2, r3
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008b4e:	b2da      	uxtb	r2, r3
 8008b50:	8979      	ldrh	r1, [r7, #10]
 8008b52:	2300      	movs	r3, #0
 8008b54:	9300      	str	r3, [sp, #0]
 8008b56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008b5a:	68f8      	ldr	r0, [r7, #12]
 8008b5c:	f001 fd62 	bl	800a624 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d19a      	bne.n	8008aa0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b6a:	697a      	ldr	r2, [r7, #20]
 8008b6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f001 fc34 	bl	800a3dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8008b74:	4603      	mov	r3, r0
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d001      	beq.n	8008b7e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e01a      	b.n	8008bb4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2220      	movs	r2, #32
 8008b84:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	6859      	ldr	r1, [r3, #4]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	4b0b      	ldr	r3, [pc, #44]	@ (8008bc0 <HAL_I2C_Mem_Read+0x230>)
 8008b92:	400b      	ands	r3, r1
 8008b94:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2220      	movs	r2, #32
 8008b9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	e000      	b.n	8008bb4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008bb2:	2302      	movs	r3, #2
  }
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3718      	adds	r7, #24
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}
 8008bbc:	80002400 	.word	0x80002400
 8008bc0:	fe00e800 	.word	0xfe00e800

08008bc4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b084      	sub	sp, #16
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	699b      	ldr	r3, [r3, #24]
 8008bd2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d005      	beq.n	8008bf0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008be8:	68ba      	ldr	r2, [r7, #8]
 8008bea:	68f9      	ldr	r1, [r7, #12]
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	4798      	blx	r3
  }
}
 8008bf0:	bf00      	nop
 8008bf2:	3710      	adds	r7, #16
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b086      	sub	sp, #24
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	699b      	ldr	r3, [r3, #24]
 8008c06:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00f      	beq.n	8008c3a <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d00a      	beq.n	8008c3a <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c28:	f043 0201 	orr.w	r2, r3, #1
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008c38:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d00f      	beq.n	8008c64 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00a      	beq.n	8008c64 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c52:	f043 0208 	orr.w	r2, r3, #8
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008c62:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00f      	beq.n	8008c8e <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00a      	beq.n	8008c8e <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c7c:	f043 0202 	orr.w	r2, r3, #2
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c8c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c92:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f003 030b 	and.w	r3, r3, #11
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d003      	beq.n	8008ca6 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8008c9e:	68f9      	ldr	r1, [r7, #12]
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f001 f8ff 	bl	8009ea4 <I2C_ITError>
  }
}
 8008ca6:	bf00      	nop
 8008ca8:	3718      	adds	r7, #24
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008cae:	b480      	push	{r7}
 8008cb0:	b083      	sub	sp, #12
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008cb6:	bf00      	nop
 8008cb8:	370c      	adds	r7, #12
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr

08008cc2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	b083      	sub	sp, #12
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008cca:	bf00      	nop
 8008ccc:	370c      	adds	r7, #12
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr

08008cd6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008cd6:	b480      	push	{r7}
 8008cd8:	b083      	sub	sp, #12
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
 8008cde:	460b      	mov	r3, r1
 8008ce0:	70fb      	strb	r3, [r7, #3]
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008ce6:	bf00      	nop
 8008ce8:	370c      	adds	r7, #12
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr

08008cf2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008cf2:	b480      	push	{r7}
 8008cf4:	b083      	sub	sp, #12
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8008cfa:	bf00      	nop
 8008cfc:	370c      	adds	r7, #12
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr

08008d06 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008d06:	b480      	push	{r7}
 8008d08:	b083      	sub	sp, #12
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008d0e:	bf00      	nop
 8008d10:	370c      	adds	r7, #12
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr

08008d1a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008d1a:	b480      	push	{r7}
 8008d1c:	b083      	sub	sp, #12
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8008d22:	bf00      	nop
 8008d24:	370c      	adds	r7, #12
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr

08008d2e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008d2e:	b480      	push	{r7}
 8008d30:	b083      	sub	sp, #12
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8008d36:	bf00      	nop
 8008d38:	370c      	adds	r7, #12
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr

08008d42 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008d42:	b480      	push	{r7}
 8008d44:	b083      	sub	sp, #12
 8008d46:	af00      	add	r7, sp, #0
 8008d48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008d4a:	bf00      	nop
 8008d4c:	370c      	adds	r7, #12
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d54:	4770      	bx	lr

08008d56 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008d56:	b580      	push	{r7, lr}
 8008d58:	b088      	sub	sp, #32
 8008d5a:	af02      	add	r7, sp, #8
 8008d5c:	60f8      	str	r0, [r7, #12]
 8008d5e:	60b9      	str	r1, [r7, #8]
 8008d60:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d101      	bne.n	8008d74 <I2C_Master_ISR_IT+0x1e>
 8008d70:	2302      	movs	r3, #2
 8008d72:	e113      	b.n	8008f9c <I2C_Master_ISR_IT+0x246>
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2201      	movs	r2, #1
 8008d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	f003 0310 	and.w	r3, r3, #16
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d012      	beq.n	8008dac <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00d      	beq.n	8008dac <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	2210      	movs	r2, #16
 8008d96:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d9c:	f043 0204 	orr.w	r2, r3, #4
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008da4:	68f8      	ldr	r0, [r7, #12]
 8008da6:	f001 f994 	bl	800a0d2 <I2C_Flush_TXDR>
 8008daa:	e0e4      	b.n	8008f76 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	f003 0304 	and.w	r3, r3, #4
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d022      	beq.n	8008dfc <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d01d      	beq.n	8008dfc <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	f023 0304 	bic.w	r3, r3, #4
 8008dc6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dd2:	b2d2      	uxtb	r2, r2
 8008dd4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dda:	1c5a      	adds	r2, r3, #1
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008de4:	3b01      	subs	r3, #1
 8008de6:	b29a      	uxth	r2, r3
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	3b01      	subs	r3, #1
 8008df4:	b29a      	uxth	r2, r3
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008dfa:	e0bc      	b.n	8008f76 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d128      	bne.n	8008e58 <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d023      	beq.n	8008e58 <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d01e      	beq.n	8008e58 <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f000 80a8 	beq.w	8008f76 <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e2a:	781a      	ldrb	r2, [r3, #0]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e36:	1c5a      	adds	r2, r3, #1
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e40:	3b01      	subs	r3, #1
 8008e42:	b29a      	uxth	r2, r3
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	3b01      	subs	r3, #1
 8008e50:	b29a      	uxth	r2, r3
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8008e56:	e08e      	b.n	8008f76 <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d05c      	beq.n	8008f1c <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d057      	beq.n	8008f1c <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d040      	beq.n	8008ef8 <I2C_Master_ISR_IT+0x1a2>
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d13c      	bne.n	8008ef8 <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e8a:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	2bff      	cmp	r3, #255	@ 0xff
 8008e94:	d90e      	bls.n	8008eb4 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	22ff      	movs	r2, #255	@ 0xff
 8008e9a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ea0:	b2da      	uxtb	r2, r3
 8008ea2:	8a79      	ldrh	r1, [r7, #18]
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	9300      	str	r3, [sp, #0]
 8008ea8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008eac:	68f8      	ldr	r0, [r7, #12]
 8008eae:	f001 fbb9 	bl	800a624 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008eb2:	e032      	b.n	8008f1a <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eb8:	b29a      	uxth	r2, r3
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ec2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008ec6:	d00b      	beq.n	8008ee0 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ecc:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008ed2:	8a79      	ldrh	r1, [r7, #18]
 8008ed4:	2000      	movs	r0, #0
 8008ed6:	9000      	str	r0, [sp, #0]
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f001 fba3 	bl	800a624 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ede:	e01c      	b.n	8008f1a <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ee4:	b2da      	uxtb	r2, r3
 8008ee6:	8a79      	ldrh	r1, [r7, #18]
 8008ee8:	2300      	movs	r3, #0
 8008eea:	9300      	str	r3, [sp, #0]
 8008eec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008ef0:	68f8      	ldr	r0, [r7, #12]
 8008ef2:	f001 fb97 	bl	800a624 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ef6:	e010      	b.n	8008f1a <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f06:	d003      	beq.n	8008f10 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008f08:	68f8      	ldr	r0, [r7, #12]
 8008f0a:	f000 fd03 	bl	8009914 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008f0e:	e032      	b.n	8008f76 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008f10:	2140      	movs	r1, #64	@ 0x40
 8008f12:	68f8      	ldr	r0, [r7, #12]
 8008f14:	f000 ffc6 	bl	8009ea4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008f18:	e02d      	b.n	8008f76 <I2C_Master_ISR_IT+0x220>
 8008f1a:	e02c      	b.n	8008f76 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d027      	beq.n	8008f76 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d022      	beq.n	8008f76 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f34:	b29b      	uxth	r3, r3
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d119      	bne.n	8008f6e <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f48:	d015      	beq.n	8008f76 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f4e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008f52:	d108      	bne.n	8008f66 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	685a      	ldr	r2, [r3, #4]
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f62:	605a      	str	r2, [r3, #4]
 8008f64:	e007      	b.n	8008f76 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008f66:	68f8      	ldr	r0, [r7, #12]
 8008f68:	f000 fcd4 	bl	8009914 <I2C_ITMasterSeqCplt>
 8008f6c:	e003      	b.n	8008f76 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008f6e:	2140      	movs	r1, #64	@ 0x40
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	f000 ff97 	bl	8009ea4 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	f003 0320 	and.w	r3, r3, #32
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d008      	beq.n	8008f92 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d003      	beq.n	8008f92 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008f8a:	6979      	ldr	r1, [r7, #20]
 8008f8c:	68f8      	ldr	r0, [r7, #12]
 8008f8e:	f000 fd5b 	bl	8009a48 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3718      	adds	r7, #24
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b086      	sub	sp, #24
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	60f8      	str	r0, [r7, #12]
 8008fac:	60b9      	str	r1, [r7, #8]
 8008fae:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fb4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d101      	bne.n	8008fc8 <I2C_Slave_ISR_IT+0x24>
 8008fc4:	2302      	movs	r3, #2
 8008fc6:	e0e1      	b.n	800918c <I2C_Slave_ISR_IT+0x1e8>
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	f003 0320 	and.w	r3, r3, #32
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d008      	beq.n	8008fec <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d003      	beq.n	8008fec <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008fe4:	6939      	ldr	r1, [r7, #16]
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	f000 fdf6 	bl	8009bd8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	f003 0310 	and.w	r3, r3, #16
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d04b      	beq.n	800908e <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d046      	beq.n	800908e <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009004:	b29b      	uxth	r3, r3
 8009006:	2b00      	cmp	r3, #0
 8009008:	d128      	bne.n	800905c <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b28      	cmp	r3, #40	@ 0x28
 8009014:	d108      	bne.n	8009028 <I2C_Slave_ISR_IT+0x84>
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800901c:	d104      	bne.n	8009028 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800901e:	6939      	ldr	r1, [r7, #16]
 8009020:	68f8      	ldr	r0, [r7, #12]
 8009022:	f000 feeb 	bl	8009dfc <I2C_ITListenCplt>
 8009026:	e031      	b.n	800908c <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800902e:	b2db      	uxtb	r3, r3
 8009030:	2b29      	cmp	r3, #41	@ 0x29
 8009032:	d10e      	bne.n	8009052 <I2C_Slave_ISR_IT+0xae>
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800903a:	d00a      	beq.n	8009052 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	2210      	movs	r2, #16
 8009042:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009044:	68f8      	ldr	r0, [r7, #12]
 8009046:	f001 f844 	bl	800a0d2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 fc9f 	bl	800998e <I2C_ITSlaveSeqCplt>
 8009050:	e01c      	b.n	800908c <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	2210      	movs	r2, #16
 8009058:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800905a:	e08f      	b.n	800917c <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	2210      	movs	r2, #16
 8009062:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009068:	f043 0204 	orr.w	r2, r3, #4
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d003      	beq.n	800907e <I2C_Slave_ISR_IT+0xda>
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800907c:	d17e      	bne.n	800917c <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009082:	4619      	mov	r1, r3
 8009084:	68f8      	ldr	r0, [r7, #12]
 8009086:	f000 ff0d 	bl	8009ea4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800908a:	e077      	b.n	800917c <I2C_Slave_ISR_IT+0x1d8>
 800908c:	e076      	b.n	800917c <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	f003 0304 	and.w	r3, r3, #4
 8009094:	2b00      	cmp	r3, #0
 8009096:	d02f      	beq.n	80090f8 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d02a      	beq.n	80090f8 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d018      	beq.n	80090de <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090b6:	b2d2      	uxtb	r2, r2
 80090b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090be:	1c5a      	adds	r2, r3, #1
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090c8:	3b01      	subs	r3, #1
 80090ca:	b29a      	uxth	r2, r3
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090d4:	b29b      	uxth	r3, r3
 80090d6:	3b01      	subs	r3, #1
 80090d8:	b29a      	uxth	r2, r3
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d14b      	bne.n	8009180 <I2C_Slave_ISR_IT+0x1dc>
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80090ee:	d047      	beq.n	8009180 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80090f0:	68f8      	ldr	r0, [r7, #12]
 80090f2:	f000 fc4c 	bl	800998e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80090f6:	e043      	b.n	8009180 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	f003 0308 	and.w	r3, r3, #8
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d009      	beq.n	8009116 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009108:	2b00      	cmp	r3, #0
 800910a:	d004      	beq.n	8009116 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800910c:	6939      	ldr	r1, [r7, #16]
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f000 fb7c 	bl	800980c <I2C_ITAddrCplt>
 8009114:	e035      	b.n	8009182 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	f003 0302 	and.w	r3, r3, #2
 800911c:	2b00      	cmp	r3, #0
 800911e:	d030      	beq.n	8009182 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009126:	2b00      	cmp	r3, #0
 8009128:	d02b      	beq.n	8009182 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800912e:	b29b      	uxth	r3, r3
 8009130:	2b00      	cmp	r3, #0
 8009132:	d018      	beq.n	8009166 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009138:	781a      	ldrb	r2, [r3, #0]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009144:	1c5a      	adds	r2, r3, #1
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800914e:	b29b      	uxth	r3, r3
 8009150:	3b01      	subs	r3, #1
 8009152:	b29a      	uxth	r2, r3
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800915c:	3b01      	subs	r3, #1
 800915e:	b29a      	uxth	r2, r3
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009164:	e00d      	b.n	8009182 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800916c:	d002      	beq.n	8009174 <I2C_Slave_ISR_IT+0x1d0>
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d106      	bne.n	8009182 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009174:	68f8      	ldr	r0, [r7, #12]
 8009176:	f000 fc0a 	bl	800998e <I2C_ITSlaveSeqCplt>
 800917a:	e002      	b.n	8009182 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 800917c:	bf00      	nop
 800917e:	e000      	b.n	8009182 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8009180:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2200      	movs	r2, #0
 8009186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800918a:	2300      	movs	r3, #0
}
 800918c:	4618      	mov	r0, r3
 800918e:	3718      	adds	r7, #24
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b088      	sub	sp, #32
 8009198:	af02      	add	r7, sp, #8
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	d101      	bne.n	80091ae <I2C_Master_ISR_DMA+0x1a>
 80091aa:	2302      	movs	r3, #2
 80091ac:	e0d9      	b.n	8009362 <I2C_Master_ISR_DMA+0x1ce>
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2201      	movs	r2, #1
 80091b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	f003 0310 	and.w	r3, r3, #16
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d016      	beq.n	80091ee <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d011      	beq.n	80091ee <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	2210      	movs	r2, #16
 80091d0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091d6:	f043 0204 	orr.w	r2, r3, #4
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80091de:	2120      	movs	r1, #32
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	f001 fa51 	bl	800a688 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80091e6:	68f8      	ldr	r0, [r7, #12]
 80091e8:	f000 ff73 	bl	800a0d2 <I2C_Flush_TXDR>
 80091ec:	e0b4      	b.n	8009358 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d071      	beq.n	80092dc <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d06c      	beq.n	80092dc <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	681a      	ldr	r2, [r3, #0]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009210:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009216:	b29b      	uxth	r3, r3
 8009218:	2b00      	cmp	r3, #0
 800921a:	d04e      	beq.n	80092ba <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	b29b      	uxth	r3, r3
 8009224:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009228:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800922e:	b29b      	uxth	r3, r3
 8009230:	2bff      	cmp	r3, #255	@ 0xff
 8009232:	d906      	bls.n	8009242 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	22ff      	movs	r2, #255	@ 0xff
 8009238:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800923a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800923e:	617b      	str	r3, [r7, #20]
 8009240:	e010      	b.n	8009264 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009246:	b29a      	uxth	r2, r3
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009250:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009254:	d003      	beq.n	800925e <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800925a:	617b      	str	r3, [r7, #20]
 800925c:	e002      	b.n	8009264 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800925e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009262:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009268:	b2da      	uxtb	r2, r3
 800926a:	8a79      	ldrh	r1, [r7, #18]
 800926c:	2300      	movs	r3, #0
 800926e:	9300      	str	r3, [sp, #0]
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	68f8      	ldr	r0, [r7, #12]
 8009274:	f001 f9d6 	bl	800a624 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800927c:	b29a      	uxth	r2, r3
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009282:	1ad3      	subs	r3, r2, r3
 8009284:	b29a      	uxth	r2, r3
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009290:	b2db      	uxtb	r3, r3
 8009292:	2b22      	cmp	r3, #34	@ 0x22
 8009294:	d108      	bne.n	80092a8 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80092a4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80092a6:	e057      	b.n	8009358 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80092b6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80092b8:	e04e      	b.n	8009358 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80092c8:	d003      	beq.n	80092d2 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f000 fb22 	bl	8009914 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80092d0:	e042      	b.n	8009358 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80092d2:	2140      	movs	r1, #64	@ 0x40
 80092d4:	68f8      	ldr	r0, [r7, #12]
 80092d6:	f000 fde5 	bl	8009ea4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80092da:	e03d      	b.n	8009358 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d028      	beq.n	8009338 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d023      	beq.n	8009338 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092f4:	b29b      	uxth	r3, r3
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d119      	bne.n	800932e <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009304:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009308:	d025      	beq.n	8009356 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800930e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009312:	d108      	bne.n	8009326 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	685a      	ldr	r2, [r3, #4]
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009322:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009324:	e017      	b.n	8009356 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f000 faf4 	bl	8009914 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800932c:	e013      	b.n	8009356 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800932e:	2140      	movs	r1, #64	@ 0x40
 8009330:	68f8      	ldr	r0, [r7, #12]
 8009332:	f000 fdb7 	bl	8009ea4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009336:	e00e      	b.n	8009356 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	f003 0320 	and.w	r3, r3, #32
 800933e:	2b00      	cmp	r3, #0
 8009340:	d00a      	beq.n	8009358 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009348:	2b00      	cmp	r3, #0
 800934a:	d005      	beq.n	8009358 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800934c:	68b9      	ldr	r1, [r7, #8]
 800934e:	68f8      	ldr	r0, [r7, #12]
 8009350:	f000 fb7a 	bl	8009a48 <I2C_ITMasterCplt>
 8009354:	e000      	b.n	8009358 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8009356:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2200      	movs	r2, #0
 800935c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009360:	2300      	movs	r3, #0
}
 8009362:	4618      	mov	r0, r3
 8009364:	3718      	adds	r7, #24
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
	...

0800936c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b088      	sub	sp, #32
 8009370:	af02      	add	r7, sp, #8
 8009372:	60f8      	str	r0, [r7, #12]
 8009374:	60b9      	str	r1, [r7, #8]
 8009376:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8009378:	4b8d      	ldr	r3, [pc, #564]	@ (80095b0 <I2C_Mem_ISR_DMA+0x244>)
 800937a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009382:	2b01      	cmp	r3, #1
 8009384:	d101      	bne.n	800938a <I2C_Mem_ISR_DMA+0x1e>
 8009386:	2302      	movs	r3, #2
 8009388:	e10e      	b.n	80095a8 <I2C_Mem_ISR_DMA+0x23c>
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2201      	movs	r2, #1
 800938e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	f003 0310 	and.w	r3, r3, #16
 8009398:	2b00      	cmp	r3, #0
 800939a:	d016      	beq.n	80093ca <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d011      	beq.n	80093ca <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2210      	movs	r2, #16
 80093ac:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093b2:	f043 0204 	orr.w	r2, r3, #4
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80093ba:	2120      	movs	r1, #32
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f001 f963 	bl	800a688 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80093c2:	68f8      	ldr	r0, [r7, #12]
 80093c4:	f000 fe85 	bl	800a0d2 <I2C_Flush_TXDR>
 80093c8:	e0e9      	b.n	800959e <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	f003 0302 	and.w	r3, r3, #2
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d00e      	beq.n	80093f2 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d009      	beq.n	80093f2 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	68fa      	ldr	r2, [r7, #12]
 80093e4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80093e6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f04f 32ff 	mov.w	r2, #4294967295
 80093ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80093f0:	e0d5      	b.n	800959e <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d05f      	beq.n	80094bc <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8009402:	2b00      	cmp	r3, #0
 8009404:	d05a      	beq.n	80094bc <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009406:	2101      	movs	r1, #1
 8009408:	68f8      	ldr	r0, [r7, #12]
 800940a:	f001 f9c1 	bl	800a790 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800940e:	2110      	movs	r1, #16
 8009410:	68f8      	ldr	r0, [r7, #12]
 8009412:	f001 f939 	bl	800a688 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800941a:	b29b      	uxth	r3, r3
 800941c:	2b00      	cmp	r3, #0
 800941e:	d048      	beq.n	80094b2 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009424:	b29b      	uxth	r3, r3
 8009426:	2bff      	cmp	r3, #255	@ 0xff
 8009428:	d910      	bls.n	800944c <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	22ff      	movs	r2, #255	@ 0xff
 800942e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009434:	b299      	uxth	r1, r3
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800943a:	b2da      	uxtb	r2, r3
 800943c:	2300      	movs	r3, #0
 800943e:	9300      	str	r3, [sp, #0]
 8009440:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009444:	68f8      	ldr	r0, [r7, #12]
 8009446:	f001 f8ed 	bl	800a624 <I2C_TransferConfig>
 800944a:	e011      	b.n	8009470 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009450:	b29a      	uxth	r2, r3
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800945a:	b299      	uxth	r1, r3
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009460:	b2da      	uxtb	r2, r3
 8009462:	2300      	movs	r3, #0
 8009464:	9300      	str	r3, [sp, #0]
 8009466:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800946a:	68f8      	ldr	r0, [r7, #12]
 800946c:	f001 f8da 	bl	800a624 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009474:	b29a      	uxth	r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800947a:	1ad3      	subs	r3, r2, r3
 800947c:	b29a      	uxth	r2, r3
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009488:	b2db      	uxtb	r3, r3
 800948a:	2b22      	cmp	r3, #34	@ 0x22
 800948c:	d108      	bne.n	80094a0 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	681a      	ldr	r2, [r3, #0]
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800949c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800949e:	e07e      	b.n	800959e <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	681a      	ldr	r2, [r3, #0]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80094ae:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80094b0:	e075      	b.n	800959e <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80094b2:	2140      	movs	r1, #64	@ 0x40
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 fcf5 	bl	8009ea4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80094ba:	e070      	b.n	800959e <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d05d      	beq.n	8009582 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d058      	beq.n	8009582 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80094d0:	2101      	movs	r1, #1
 80094d2:	68f8      	ldr	r0, [r7, #12]
 80094d4:	f001 f95c 	bl	800a790 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80094d8:	2110      	movs	r1, #16
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f001 f8d4 	bl	800a688 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	2b22      	cmp	r3, #34	@ 0x22
 80094ea:	d101      	bne.n	80094f0 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 80094ec:	4b31      	ldr	r3, [pc, #196]	@ (80095b4 <I2C_Mem_ISR_DMA+0x248>)
 80094ee:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094f4:	b29b      	uxth	r3, r3
 80094f6:	2bff      	cmp	r3, #255	@ 0xff
 80094f8:	d910      	bls.n	800951c <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	22ff      	movs	r2, #255	@ 0xff
 80094fe:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009504:	b299      	uxth	r1, r3
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800950a:	b2da      	uxtb	r2, r3
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	9300      	str	r3, [sp, #0]
 8009510:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009514:	68f8      	ldr	r0, [r7, #12]
 8009516:	f001 f885 	bl	800a624 <I2C_TransferConfig>
 800951a:	e011      	b.n	8009540 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009520:	b29a      	uxth	r2, r3
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800952a:	b299      	uxth	r1, r3
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009530:	b2da      	uxtb	r2, r3
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	9300      	str	r3, [sp, #0]
 8009536:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800953a:	68f8      	ldr	r0, [r7, #12]
 800953c:	f001 f872 	bl	800a624 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009544:	b29a      	uxth	r2, r3
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800954a:	1ad3      	subs	r3, r2, r3
 800954c:	b29a      	uxth	r2, r3
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009558:	b2db      	uxtb	r3, r3
 800955a:	2b22      	cmp	r3, #34	@ 0x22
 800955c:	d108      	bne.n	8009570 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800956c:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800956e:	e016      	b.n	800959e <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800957e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009580:	e00d      	b.n	800959e <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	f003 0320 	and.w	r3, r3, #32
 8009588:	2b00      	cmp	r3, #0
 800958a:	d008      	beq.n	800959e <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009592:	2b00      	cmp	r3, #0
 8009594:	d003      	beq.n	800959e <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8009596:	68b9      	ldr	r1, [r7, #8]
 8009598:	68f8      	ldr	r0, [r7, #12]
 800959a:	f000 fa55 	bl	8009a48 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	2200      	movs	r2, #0
 80095a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80095a6:	2300      	movs	r3, #0
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3718      	adds	r7, #24
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	80002000 	.word	0x80002000
 80095b4:	80002400 	.word	0x80002400

080095b8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b088      	sub	sp, #32
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80095ca:	2300      	movs	r3, #0
 80095cc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d101      	bne.n	80095dc <I2C_Slave_ISR_DMA+0x24>
 80095d8:	2302      	movs	r3, #2
 80095da:	e0bf      	b.n	800975c <I2C_Slave_ISR_DMA+0x1a4>
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2201      	movs	r2, #1
 80095e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	f003 0320 	and.w	r3, r3, #32
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d008      	beq.n	8009600 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d003      	beq.n	8009600 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80095f8:	68b9      	ldr	r1, [r7, #8]
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	f000 faec 	bl	8009bd8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	f003 0310 	and.w	r3, r3, #16
 8009606:	2b00      	cmp	r3, #0
 8009608:	f000 8095 	beq.w	8009736 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8009612:	2b00      	cmp	r3, #0
 8009614:	f000 808f 	beq.w	8009736 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800961e:	2b00      	cmp	r3, #0
 8009620:	d104      	bne.n	800962c <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009628:	2b00      	cmp	r3, #0
 800962a:	d07d      	beq.n	8009728 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009630:	2b00      	cmp	r3, #0
 8009632:	d00c      	beq.n	800964e <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800963a:	2b00      	cmp	r3, #0
 800963c:	d007      	beq.n	800964e <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	685b      	ldr	r3, [r3, #4]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 800964a:	2301      	movs	r3, #1
 800964c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009652:	2b00      	cmp	r3, #0
 8009654:	d00c      	beq.n	8009670 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800965c:	2b00      	cmp	r3, #0
 800965e:	d007      	beq.n	8009670 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d101      	bne.n	8009670 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 800966c:	2301      	movs	r3, #1
 800966e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8009670:	69fb      	ldr	r3, [r7, #28]
 8009672:	2b01      	cmp	r3, #1
 8009674:	d128      	bne.n	80096c8 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800967c:	b2db      	uxtb	r3, r3
 800967e:	2b28      	cmp	r3, #40	@ 0x28
 8009680:	d108      	bne.n	8009694 <I2C_Slave_ISR_DMA+0xdc>
 8009682:	69bb      	ldr	r3, [r7, #24]
 8009684:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009688:	d104      	bne.n	8009694 <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800968a:	68b9      	ldr	r1, [r7, #8]
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f000 fbb5 	bl	8009dfc <I2C_ITListenCplt>
 8009692:	e048      	b.n	8009726 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800969a:	b2db      	uxtb	r3, r3
 800969c:	2b29      	cmp	r3, #41	@ 0x29
 800969e:	d10e      	bne.n	80096be <I2C_Slave_ISR_DMA+0x106>
 80096a0:	69bb      	ldr	r3, [r7, #24]
 80096a2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80096a6:	d00a      	beq.n	80096be <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	2210      	movs	r2, #16
 80096ae:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80096b0:	68f8      	ldr	r0, [r7, #12]
 80096b2:	f000 fd0e 	bl	800a0d2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80096b6:	68f8      	ldr	r0, [r7, #12]
 80096b8:	f000 f969 	bl	800998e <I2C_ITSlaveSeqCplt>
 80096bc:	e033      	b.n	8009726 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2210      	movs	r2, #16
 80096c4:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80096c6:	e034      	b.n	8009732 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2210      	movs	r2, #16
 80096ce:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096d4:	f043 0204 	orr.w	r2, r3, #4
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096e2:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d003      	beq.n	80096f2 <I2C_Slave_ISR_DMA+0x13a>
 80096ea:	69bb      	ldr	r3, [r7, #24]
 80096ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80096f0:	d11f      	bne.n	8009732 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80096f2:	7dfb      	ldrb	r3, [r7, #23]
 80096f4:	2b21      	cmp	r3, #33	@ 0x21
 80096f6:	d002      	beq.n	80096fe <I2C_Slave_ISR_DMA+0x146>
 80096f8:	7dfb      	ldrb	r3, [r7, #23]
 80096fa:	2b29      	cmp	r3, #41	@ 0x29
 80096fc:	d103      	bne.n	8009706 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2221      	movs	r2, #33	@ 0x21
 8009702:	631a      	str	r2, [r3, #48]	@ 0x30
 8009704:	e008      	b.n	8009718 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009706:	7dfb      	ldrb	r3, [r7, #23]
 8009708:	2b22      	cmp	r3, #34	@ 0x22
 800970a:	d002      	beq.n	8009712 <I2C_Slave_ISR_DMA+0x15a>
 800970c:	7dfb      	ldrb	r3, [r7, #23]
 800970e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009710:	d102      	bne.n	8009718 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2222      	movs	r2, #34	@ 0x22
 8009716:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800971c:	4619      	mov	r1, r3
 800971e:	68f8      	ldr	r0, [r7, #12]
 8009720:	f000 fbc0 	bl	8009ea4 <I2C_ITError>
      if (treatdmanack == 1U)
 8009724:	e005      	b.n	8009732 <I2C_Slave_ISR_DMA+0x17a>
 8009726:	e004      	b.n	8009732 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	2210      	movs	r2, #16
 800972e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009730:	e00f      	b.n	8009752 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 8009732:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8009734:	e00d      	b.n	8009752 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	f003 0308 	and.w	r3, r3, #8
 800973c:	2b00      	cmp	r3, #0
 800973e:	d008      	beq.n	8009752 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009746:	2b00      	cmp	r3, #0
 8009748:	d003      	beq.n	8009752 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800974a:	68b9      	ldr	r1, [r7, #8]
 800974c:	68f8      	ldr	r0, [r7, #12]
 800974e:	f000 f85d 	bl	800980c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2200      	movs	r2, #0
 8009756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800975a:	2300      	movs	r3, #0
}
 800975c:	4618      	mov	r0, r3
 800975e:	3720      	adds	r7, #32
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af02      	add	r7, sp, #8
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	4608      	mov	r0, r1
 800976e:	4611      	mov	r1, r2
 8009770:	461a      	mov	r2, r3
 8009772:	4603      	mov	r3, r0
 8009774:	817b      	strh	r3, [r7, #10]
 8009776:	460b      	mov	r3, r1
 8009778:	813b      	strh	r3, [r7, #8]
 800977a:	4613      	mov	r3, r2
 800977c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800977e:	88fb      	ldrh	r3, [r7, #6]
 8009780:	b2da      	uxtb	r2, r3
 8009782:	8979      	ldrh	r1, [r7, #10]
 8009784:	4b20      	ldr	r3, [pc, #128]	@ (8009808 <I2C_RequestMemoryRead+0xa4>)
 8009786:	9300      	str	r3, [sp, #0]
 8009788:	2300      	movs	r3, #0
 800978a:	68f8      	ldr	r0, [r7, #12]
 800978c:	f000 ff4a 	bl	800a624 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009790:	69fa      	ldr	r2, [r7, #28]
 8009792:	69b9      	ldr	r1, [r7, #24]
 8009794:	68f8      	ldr	r0, [r7, #12]
 8009796:	f000 fdda 	bl	800a34e <I2C_WaitOnTXISFlagUntilTimeout>
 800979a:	4603      	mov	r3, r0
 800979c:	2b00      	cmp	r3, #0
 800979e:	d001      	beq.n	80097a4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80097a0:	2301      	movs	r3, #1
 80097a2:	e02c      	b.n	80097fe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80097a4:	88fb      	ldrh	r3, [r7, #6]
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d105      	bne.n	80097b6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80097aa:	893b      	ldrh	r3, [r7, #8]
 80097ac:	b2da      	uxtb	r2, r3
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80097b4:	e015      	b.n	80097e2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80097b6:	893b      	ldrh	r3, [r7, #8]
 80097b8:	0a1b      	lsrs	r3, r3, #8
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	b2da      	uxtb	r2, r3
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80097c4:	69fa      	ldr	r2, [r7, #28]
 80097c6:	69b9      	ldr	r1, [r7, #24]
 80097c8:	68f8      	ldr	r0, [r7, #12]
 80097ca:	f000 fdc0 	bl	800a34e <I2C_WaitOnTXISFlagUntilTimeout>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d001      	beq.n	80097d8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	e012      	b.n	80097fe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80097d8:	893b      	ldrh	r3, [r7, #8]
 80097da:	b2da      	uxtb	r2, r3
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	9300      	str	r3, [sp, #0]
 80097e6:	69bb      	ldr	r3, [r7, #24]
 80097e8:	2200      	movs	r2, #0
 80097ea:	2140      	movs	r1, #64	@ 0x40
 80097ec:	68f8      	ldr	r0, [r7, #12]
 80097ee:	f000 fd5f 	bl	800a2b0 <I2C_WaitOnFlagUntilTimeout>
 80097f2:	4603      	mov	r3, r0
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d001      	beq.n	80097fc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80097f8:	2301      	movs	r3, #1
 80097fa:	e000      	b.n	80097fe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
 8009806:	bf00      	nop
 8009808:	80002000 	.word	0x80002000

0800980c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800981c:	b2db      	uxtb	r3, r3
 800981e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009822:	2b28      	cmp	r3, #40	@ 0x28
 8009824:	d16a      	bne.n	80098fc <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	699b      	ldr	r3, [r3, #24]
 800982c:	0c1b      	lsrs	r3, r3, #16
 800982e:	b2db      	uxtb	r3, r3
 8009830:	f003 0301 	and.w	r3, r3, #1
 8009834:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	699b      	ldr	r3, [r3, #24]
 800983c:	0c1b      	lsrs	r3, r3, #16
 800983e:	b29b      	uxth	r3, r3
 8009840:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8009844:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	689b      	ldr	r3, [r3, #8]
 800984c:	b29b      	uxth	r3, r3
 800984e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009852:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	68db      	ldr	r3, [r3, #12]
 800985a:	b29b      	uxth	r3, r3
 800985c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8009860:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	68db      	ldr	r3, [r3, #12]
 8009866:	2b02      	cmp	r3, #2
 8009868:	d138      	bne.n	80098dc <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800986a:	897b      	ldrh	r3, [r7, #10]
 800986c:	09db      	lsrs	r3, r3, #7
 800986e:	b29a      	uxth	r2, r3
 8009870:	89bb      	ldrh	r3, [r7, #12]
 8009872:	4053      	eors	r3, r2
 8009874:	b29b      	uxth	r3, r3
 8009876:	f003 0306 	and.w	r3, r3, #6
 800987a:	2b00      	cmp	r3, #0
 800987c:	d11c      	bne.n	80098b8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800987e:	897b      	ldrh	r3, [r7, #10]
 8009880:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009886:	1c5a      	adds	r2, r3, #1
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009890:	2b02      	cmp	r3, #2
 8009892:	d13b      	bne.n	800990c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2200      	movs	r2, #0
 8009898:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	2208      	movs	r2, #8
 80098a0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2200      	movs	r2, #0
 80098a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80098aa:	89ba      	ldrh	r2, [r7, #12]
 80098ac:	7bfb      	ldrb	r3, [r7, #15]
 80098ae:	4619      	mov	r1, r3
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f7ff fa10 	bl	8008cd6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80098b6:	e029      	b.n	800990c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80098b8:	893b      	ldrh	r3, [r7, #8]
 80098ba:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80098bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 ff65 	bl	800a790 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80098ce:	89ba      	ldrh	r2, [r7, #12]
 80098d0:	7bfb      	ldrb	r3, [r7, #15]
 80098d2:	4619      	mov	r1, r3
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f7ff f9fe 	bl	8008cd6 <HAL_I2C_AddrCallback>
}
 80098da:	e017      	b.n	800990c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80098dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f000 ff55 	bl	800a790 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2200      	movs	r2, #0
 80098ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80098ee:	89ba      	ldrh	r2, [r7, #12]
 80098f0:	7bfb      	ldrb	r3, [r7, #15]
 80098f2:	4619      	mov	r1, r3
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f7ff f9ee 	bl	8008cd6 <HAL_I2C_AddrCallback>
}
 80098fa:	e007      	b.n	800990c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	2208      	movs	r2, #8
 8009902:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800990c:	bf00      	nop
 800990e:	3710      	adds	r7, #16
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}

08009914 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b082      	sub	sp, #8
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800992a:	b2db      	uxtb	r3, r3
 800992c:	2b21      	cmp	r3, #33	@ 0x21
 800992e:	d115      	bne.n	800995c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2220      	movs	r2, #32
 8009934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2211      	movs	r2, #17
 800993c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009944:	2101      	movs	r1, #1
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 ff22 	bl	800a790 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f7fb faaf 	bl	8004eb8 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800995a:	e014      	b.n	8009986 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2220      	movs	r2, #32
 8009960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2212      	movs	r2, #18
 8009968:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009970:	2102      	movs	r1, #2
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f000 ff0c 	bl	800a790 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f7fb faa9 	bl	8004ed8 <HAL_I2C_MasterRxCpltCallback>
}
 8009986:	bf00      	nop
 8009988:	3708      	adds	r7, #8
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}

0800998e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800998e:	b580      	push	{r7, lr}
 8009990:	b084      	sub	sp, #16
 8009992:	af00      	add	r7, sp, #0
 8009994:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2200      	movs	r2, #0
 80099a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d008      	beq.n	80099c2 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	681a      	ldr	r2, [r3, #0]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80099be:	601a      	str	r2, [r3, #0]
 80099c0:	e00c      	b.n	80099dc <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d007      	beq.n	80099dc <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80099da:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	2b29      	cmp	r3, #41	@ 0x29
 80099e6:	d112      	bne.n	8009a0e <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2228      	movs	r2, #40	@ 0x28
 80099ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2221      	movs	r2, #33	@ 0x21
 80099f4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80099f6:	2101      	movs	r1, #1
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f000 fec9 	bl	800a790 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f7ff f951 	bl	8008cae <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009a0c:	e017      	b.n	8009a3e <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a18:	d111      	bne.n	8009a3e <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2228      	movs	r2, #40	@ 0x28
 8009a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2222      	movs	r2, #34	@ 0x22
 8009a26:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009a28:	2102      	movs	r1, #2
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 feb0 	bl	800a790 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f7ff f942 	bl	8008cc2 <HAL_I2C_SlaveRxCpltCallback>
}
 8009a3e:	bf00      	nop
 8009a40:	3710      	adds	r7, #16
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}
	...

08009a48 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b086      	sub	sp, #24
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	2220      	movs	r2, #32
 8009a5c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a64:	b2db      	uxtb	r3, r3
 8009a66:	2b21      	cmp	r3, #33	@ 0x21
 8009a68:	d107      	bne.n	8009a7a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009a6a:	2101      	movs	r1, #1
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f000 fe8f 	bl	800a790 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2211      	movs	r2, #17
 8009a76:	631a      	str	r2, [r3, #48]	@ 0x30
 8009a78:	e00c      	b.n	8009a94 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a80:	b2db      	uxtb	r3, r3
 8009a82:	2b22      	cmp	r3, #34	@ 0x22
 8009a84:	d106      	bne.n	8009a94 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009a86:	2102      	movs	r1, #2
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 fe81 	bl	800a790 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2212      	movs	r2, #18
 8009a92:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	6859      	ldr	r1, [r3, #4]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	4b4c      	ldr	r3, [pc, #304]	@ (8009bd0 <I2C_ITMasterCplt+0x188>)
 8009aa0:	400b      	ands	r3, r1
 8009aa2:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	4a49      	ldr	r2, [pc, #292]	@ (8009bd4 <I2C_ITMasterCplt+0x18c>)
 8009aae:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	f003 0310 	and.w	r3, r3, #16
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d009      	beq.n	8009ace <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	2210      	movs	r2, #16
 8009ac0:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ac6:	f043 0204 	orr.w	r2, r3, #4
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ad4:	b2db      	uxtb	r3, r3
 8009ad6:	2b60      	cmp	r3, #96	@ 0x60
 8009ad8:	d10a      	bne.n	8009af0 <I2C_ITMasterCplt+0xa8>
 8009ada:	697b      	ldr	r3, [r7, #20]
 8009adc:	f003 0304 	and.w	r3, r3, #4
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d005      	beq.n	8009af0 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aea:	b2db      	uxtb	r3, r3
 8009aec:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8009aee:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f000 faee 	bl	800a0d2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009afa:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	2b60      	cmp	r3, #96	@ 0x60
 8009b06:	d002      	beq.n	8009b0e <I2C_ITMasterCplt+0xc6>
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d006      	beq.n	8009b1c <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b12:	4619      	mov	r1, r3
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 f9c5 	bl	8009ea4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009b1a:	e054      	b.n	8009bc6 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	2b21      	cmp	r3, #33	@ 0x21
 8009b26:	d124      	bne.n	8009b72 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2220      	movs	r2, #32
 8009b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2200      	movs	r2, #0
 8009b34:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b3c:	b2db      	uxtb	r3, r3
 8009b3e:	2b40      	cmp	r3, #64	@ 0x40
 8009b40:	d10b      	bne.n	8009b5a <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f7ff f8d7 	bl	8008d06 <HAL_I2C_MemTxCpltCallback>
}
 8009b58:	e035      	b.n	8009bc6 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2200      	movs	r2, #0
 8009b66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f7fb f9a4 	bl	8004eb8 <HAL_I2C_MasterTxCpltCallback>
}
 8009b70:	e029      	b.n	8009bc6 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	2b22      	cmp	r3, #34	@ 0x22
 8009b7c:	d123      	bne.n	8009bc6 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2220      	movs	r2, #32
 8009b82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b92:	b2db      	uxtb	r3, r3
 8009b94:	2b40      	cmp	r3, #64	@ 0x40
 8009b96:	d10b      	bne.n	8009bb0 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f7ff f8b6 	bl	8008d1a <HAL_I2C_MemRxCpltCallback>
}
 8009bae:	e00a      	b.n	8009bc6 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f7fb f989 	bl	8004ed8 <HAL_I2C_MasterRxCpltCallback>
}
 8009bc6:	bf00      	nop
 8009bc8:	3718      	adds	r7, #24
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
 8009bce:	bf00      	nop
 8009bd0:	fe00e800 	.word	0xfe00e800
 8009bd4:	ffff0000 	.word	0xffff0000

08009bd8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b086      	sub	sp, #24
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bf4:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	2220      	movs	r2, #32
 8009bfc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009bfe:	7bfb      	ldrb	r3, [r7, #15]
 8009c00:	2b21      	cmp	r3, #33	@ 0x21
 8009c02:	d002      	beq.n	8009c0a <I2C_ITSlaveCplt+0x32>
 8009c04:	7bfb      	ldrb	r3, [r7, #15]
 8009c06:	2b29      	cmp	r3, #41	@ 0x29
 8009c08:	d108      	bne.n	8009c1c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009c0a:	f248 0101 	movw	r1, #32769	@ 0x8001
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f000 fdbe 	bl	800a790 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2221      	movs	r2, #33	@ 0x21
 8009c18:	631a      	str	r2, [r3, #48]	@ 0x30
 8009c1a:	e019      	b.n	8009c50 <I2C_ITSlaveCplt+0x78>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
 8009c1e:	2b22      	cmp	r3, #34	@ 0x22
 8009c20:	d002      	beq.n	8009c28 <I2C_ITSlaveCplt+0x50>
 8009c22:	7bfb      	ldrb	r3, [r7, #15]
 8009c24:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c26:	d108      	bne.n	8009c3a <I2C_ITSlaveCplt+0x62>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009c28:	f248 0102 	movw	r1, #32770	@ 0x8002
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f000 fdaf 	bl	800a790 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2222      	movs	r2, #34	@ 0x22
 8009c36:	631a      	str	r2, [r3, #48]	@ 0x30
 8009c38:	e00a      	b.n	8009c50 <I2C_ITSlaveCplt+0x78>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8009c3a:	7bfb      	ldrb	r3, [r7, #15]
 8009c3c:	2b28      	cmp	r3, #40	@ 0x28
 8009c3e:	d107      	bne.n	8009c50 <I2C_ITSlaveCplt+0x78>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8009c40:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f000 fda3 	bl	800a790 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	685a      	ldr	r2, [r3, #4]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c5e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	6859      	ldr	r1, [r3, #4]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	4b62      	ldr	r3, [pc, #392]	@ (8009df4 <I2C_ITSlaveCplt+0x21c>)
 8009c6c:	400b      	ands	r3, r1
 8009c6e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 fa2e 	bl	800a0d2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d013      	beq.n	8009ca8 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009c8e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d01f      	beq.n	8009cd8 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	b29a      	uxth	r2, r3
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009ca6:	e017      	b.n	8009cd8 <I2C_ITSlaveCplt+0x100>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d012      	beq.n	8009cd8 <I2C_ITSlaveCplt+0x100>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	681a      	ldr	r2, [r3, #0]
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009cc0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d006      	beq.n	8009cd8 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	685b      	ldr	r3, [r3, #4]
 8009cd2:	b29a      	uxth	r2, r3
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	f003 0304 	and.w	r3, r3, #4
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d020      	beq.n	8009d24 <I2C_ITSlaveCplt+0x14c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	f023 0304 	bic.w	r3, r3, #4
 8009ce8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cf4:	b2d2      	uxtb	r2, r2
 8009cf6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cfc:	1c5a      	adds	r2, r3, #1
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d00c      	beq.n	8009d24 <I2C_ITSlaveCplt+0x14c>
    {
      hi2c->XferSize--;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	3b01      	subs	r3, #1
 8009d1e:	b29a      	uxth	r2, r3
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d28:	b29b      	uxth	r3, r3
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d005      	beq.n	8009d3a <I2C_ITSlaveCplt+0x162>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d32:	f043 0204 	orr.w	r2, r3, #4
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2200      	movs	r2, #0
 8009d46:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d010      	beq.n	8009d72 <I2C_ITSlaveCplt+0x19a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d54:	4619      	mov	r1, r3
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 f8a4 	bl	8009ea4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	2b28      	cmp	r3, #40	@ 0x28
 8009d66:	d141      	bne.n	8009dec <I2C_ITSlaveCplt+0x214>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009d68:	6979      	ldr	r1, [r7, #20]
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 f846 	bl	8009dfc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009d70:	e03c      	b.n	8009dec <I2C_ITSlaveCplt+0x214>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d76:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009d7a:	d014      	beq.n	8009da6 <I2C_ITSlaveCplt+0x1ce>
    I2C_ITSlaveSeqCplt(hi2c);
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f7ff fe06 	bl	800998e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	4a1c      	ldr	r2, [pc, #112]	@ (8009df8 <I2C_ITSlaveCplt+0x220>)
 8009d86:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2220      	movs	r2, #32
 8009d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2200      	movs	r2, #0
 8009d94:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f7fe ffa7 	bl	8008cf2 <HAL_I2C_ListenCpltCallback>
}
 8009da4:	e022      	b.n	8009dec <I2C_ITSlaveCplt+0x214>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009dac:	b2db      	uxtb	r3, r3
 8009dae:	2b22      	cmp	r3, #34	@ 0x22
 8009db0:	d10e      	bne.n	8009dd0 <I2C_ITSlaveCplt+0x1f8>
    hi2c->State = HAL_I2C_STATE_READY;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2220      	movs	r2, #32
 8009db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f7fe ff7a 	bl	8008cc2 <HAL_I2C_SlaveRxCpltCallback>
}
 8009dce:	e00d      	b.n	8009dec <I2C_ITSlaveCplt+0x214>
    hi2c->State = HAL_I2C_STATE_READY;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2220      	movs	r2, #32
 8009dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f7fe ff61 	bl	8008cae <HAL_I2C_SlaveTxCpltCallback>
}
 8009dec:	bf00      	nop
 8009dee:	3718      	adds	r7, #24
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}
 8009df4:	fe00e800 	.word	0xfe00e800
 8009df8:	ffff0000 	.word	0xffff0000

08009dfc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b082      	sub	sp, #8
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	4a25      	ldr	r2, [pc, #148]	@ (8009ea0 <I2C_ITListenCplt+0xa4>)
 8009e0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2220      	movs	r2, #32
 8009e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	f003 0304 	and.w	r3, r3, #4
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d022      	beq.n	8009e78 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e3c:	b2d2      	uxtb	r2, r2
 8009e3e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e44:	1c5a      	adds	r2, r3, #1
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d012      	beq.n	8009e78 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e56:	3b01      	subs	r3, #1
 8009e58:	b29a      	uxth	r2, r3
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	3b01      	subs	r3, #1
 8009e66:	b29a      	uxth	r2, r3
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e70:	f043 0204 	orr.w	r2, r3, #4
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009e78:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 fc87 	bl	800a790 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	2210      	movs	r2, #16
 8009e88:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f7fe ff2d 	bl	8008cf2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009e98:	bf00      	nop
 8009e9a:	3708      	adds	r7, #8
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	ffff0000 	.word	0xffff0000

08009ea4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009eb4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	4a6d      	ldr	r2, [pc, #436]	@ (800a078 <I2C_ITError+0x1d4>)
 8009ec2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	431a      	orrs	r2, r3
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009ed6:	7bfb      	ldrb	r3, [r7, #15]
 8009ed8:	2b28      	cmp	r3, #40	@ 0x28
 8009eda:	d005      	beq.n	8009ee8 <I2C_ITError+0x44>
 8009edc:	7bfb      	ldrb	r3, [r7, #15]
 8009ede:	2b29      	cmp	r3, #41	@ 0x29
 8009ee0:	d002      	beq.n	8009ee8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009ee2:	7bfb      	ldrb	r3, [r7, #15]
 8009ee4:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ee6:	d10b      	bne.n	8009f00 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009ee8:	2103      	movs	r1, #3
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 fc50 	bl	800a790 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2228      	movs	r2, #40	@ 0x28
 8009ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	4a60      	ldr	r2, [pc, #384]	@ (800a07c <I2C_ITError+0x1d8>)
 8009efc:	635a      	str	r2, [r3, #52]	@ 0x34
 8009efe:	e030      	b.n	8009f62 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009f00:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 fc43 	bl	800a790 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f000 f8e1 	bl	800a0d2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f16:	b2db      	uxtb	r3, r3
 8009f18:	2b60      	cmp	r3, #96	@ 0x60
 8009f1a:	d01f      	beq.n	8009f5c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2220      	movs	r2, #32
 8009f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	699b      	ldr	r3, [r3, #24]
 8009f2a:	f003 0320 	and.w	r3, r3, #32
 8009f2e:	2b20      	cmp	r3, #32
 8009f30:	d114      	bne.n	8009f5c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	699b      	ldr	r3, [r3, #24]
 8009f38:	f003 0310 	and.w	r3, r3, #16
 8009f3c:	2b10      	cmp	r3, #16
 8009f3e:	d109      	bne.n	8009f54 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2210      	movs	r2, #16
 8009f46:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f4c:	f043 0204 	orr.w	r2, r3, #4
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	2220      	movs	r2, #32
 8009f5a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f66:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d039      	beq.n	8009fe4 <I2C_ITError+0x140>
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	2b11      	cmp	r3, #17
 8009f74:	d002      	beq.n	8009f7c <I2C_ITError+0xd8>
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	2b21      	cmp	r3, #33	@ 0x21
 8009f7a:	d133      	bne.n	8009fe4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f8a:	d107      	bne.n	8009f9c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009f9a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7fd ff63 	bl	8007e6c <HAL_DMA_GetState>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d017      	beq.n	8009fdc <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fb0:	4a33      	ldr	r2, [pc, #204]	@ (800a080 <I2C_ITError+0x1dc>)
 8009fb2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	f7fd fe63 	bl	8007c8c <HAL_DMA_Abort_IT>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d04d      	beq.n	800a068 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd2:	687a      	ldr	r2, [r7, #4]
 8009fd4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009fd6:	4610      	mov	r0, r2
 8009fd8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009fda:	e045      	b.n	800a068 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	f000 f851 	bl	800a084 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009fe2:	e041      	b.n	800a068 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d039      	beq.n	800a060 <I2C_ITError+0x1bc>
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	2b12      	cmp	r3, #18
 8009ff0:	d002      	beq.n	8009ff8 <I2C_ITError+0x154>
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	2b22      	cmp	r3, #34	@ 0x22
 8009ff6:	d133      	bne.n	800a060 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a002:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a006:	d107      	bne.n	800a018 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	681a      	ldr	r2, [r3, #0]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a016:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a01c:	4618      	mov	r0, r3
 800a01e:	f7fd ff25 	bl	8007e6c <HAL_DMA_GetState>
 800a022:	4603      	mov	r3, r0
 800a024:	2b01      	cmp	r3, #1
 800a026:	d017      	beq.n	800a058 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a02c:	4a14      	ldr	r2, [pc, #80]	@ (800a080 <I2C_ITError+0x1dc>)
 800a02e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a03c:	4618      	mov	r0, r3
 800a03e:	f7fd fe25 	bl	8007c8c <HAL_DMA_Abort_IT>
 800a042:	4603      	mov	r3, r0
 800a044:	2b00      	cmp	r3, #0
 800a046:	d011      	beq.n	800a06c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a04c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a052:	4610      	mov	r0, r2
 800a054:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a056:	e009      	b.n	800a06c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 f813 	bl	800a084 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a05e:	e005      	b.n	800a06c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f000 f80f 	bl	800a084 <I2C_TreatErrorCallback>
  }
}
 800a066:	e002      	b.n	800a06e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a068:	bf00      	nop
 800a06a:	e000      	b.n	800a06e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a06c:	bf00      	nop
}
 800a06e:	bf00      	nop
 800a070:	3710      	adds	r7, #16
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
 800a076:	bf00      	nop
 800a078:	ffff0000 	.word	0xffff0000
 800a07c:	08008fa5 	.word	0x08008fa5
 800a080:	0800a275 	.word	0x0800a275

0800a084 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b082      	sub	sp, #8
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a092:	b2db      	uxtb	r3, r3
 800a094:	2b60      	cmp	r3, #96	@ 0x60
 800a096:	d10e      	bne.n	800a0b6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2220      	movs	r2, #32
 800a09c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f7fe fe47 	bl	8008d42 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a0b4:	e009      	b.n	800a0ca <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f7fe fe32 	bl	8008d2e <HAL_I2C_ErrorCallback>
}
 800a0ca:	bf00      	nop
 800a0cc:	3708      	adds	r7, #8
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}

0800a0d2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a0d2:	b480      	push	{r7}
 800a0d4:	b083      	sub	sp, #12
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	699b      	ldr	r3, [r3, #24]
 800a0e0:	f003 0302 	and.w	r3, r3, #2
 800a0e4:	2b02      	cmp	r3, #2
 800a0e6:	d103      	bne.n	800a0f0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	699b      	ldr	r3, [r3, #24]
 800a0f6:	f003 0301 	and.w	r3, r3, #1
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d007      	beq.n	800a10e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	699a      	ldr	r2, [r3, #24]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f042 0201 	orr.w	r2, r2, #1
 800a10c:	619a      	str	r2, [r3, #24]
  }
}
 800a10e:	bf00      	nop
 800a110:	370c      	adds	r7, #12
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr

0800a11a <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a11a:	b580      	push	{r7, lr}
 800a11c:	b084      	sub	sp, #16
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a126:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	681a      	ldr	r2, [r3, #0]
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a136:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d104      	bne.n	800a14c <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a142:	2120      	movs	r1, #32
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f000 fa9f 	bl	800a688 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a14a:	e02d      	b.n	800a1a8 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a150:	68fa      	ldr	r2, [r7, #12]
 800a152:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800a154:	441a      	add	r2, r3
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a15e:	b29b      	uxth	r3, r3
 800a160:	2bff      	cmp	r3, #255	@ 0xff
 800a162:	d903      	bls.n	800a16c <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	22ff      	movs	r2, #255	@ 0xff
 800a168:	851a      	strh	r2, [r3, #40]	@ 0x28
 800a16a:	e004      	b.n	800a176 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a170:	b29a      	uxth	r2, r3
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a17e:	4619      	mov	r1, r3
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	3328      	adds	r3, #40	@ 0x28
 800a186:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800a18c:	f7fd fce0 	bl	8007b50 <HAL_DMA_Start_IT>
 800a190:	4603      	mov	r3, r0
 800a192:	2b00      	cmp	r3, #0
 800a194:	d004      	beq.n	800a1a0 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a196:	2110      	movs	r1, #16
 800a198:	68f8      	ldr	r0, [r7, #12]
 800a19a:	f7ff fe83 	bl	8009ea4 <I2C_ITError>
}
 800a19e:	e003      	b.n	800a1a8 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800a1a0:	2140      	movs	r1, #64	@ 0x40
 800a1a2:	68f8      	ldr	r0, [r7, #12]
 800a1a4:	f000 fa70 	bl	800a688 <I2C_Enable_IRQ>
}
 800a1a8:	bf00      	nop
 800a1aa:	3710      	adds	r7, #16
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b084      	sub	sp, #16
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1bc:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	681a      	ldr	r2, [r3, #0]
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a1cc:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d104      	bne.n	800a1e2 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a1d8:	2120      	movs	r1, #32
 800a1da:	68f8      	ldr	r0, [r7, #12]
 800a1dc:	f000 fa54 	bl	800a688 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800a1e0:	e02d      	b.n	800a23e <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800a1ea:	441a      	add	r2, r3
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	2bff      	cmp	r3, #255	@ 0xff
 800a1f8:	d903      	bls.n	800a202 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	22ff      	movs	r2, #255	@ 0xff
 800a1fe:	851a      	strh	r2, [r3, #40]	@ 0x28
 800a200:	e004      	b.n	800a20c <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a206:	b29a      	uxth	r2, r3
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	3324      	adds	r3, #36	@ 0x24
 800a216:	4619      	mov	r1, r3
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a21c:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800a222:	f7fd fc95 	bl	8007b50 <HAL_DMA_Start_IT>
 800a226:	4603      	mov	r3, r0
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d004      	beq.n	800a236 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a22c:	2110      	movs	r1, #16
 800a22e:	68f8      	ldr	r0, [r7, #12]
 800a230:	f7ff fe38 	bl	8009ea4 <I2C_ITError>
}
 800a234:	e003      	b.n	800a23e <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800a236:	2140      	movs	r1, #64	@ 0x40
 800a238:	68f8      	ldr	r0, [r7, #12]
 800a23a:	f000 fa25 	bl	800a688 <I2C_Enable_IRQ>
}
 800a23e:	bf00      	nop
 800a240:	3710      	adds	r7, #16
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}

0800a246 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800a246:	b580      	push	{r7, lr}
 800a248:	b084      	sub	sp, #16
 800a24a:	af00      	add	r7, sp, #0
 800a24c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a252:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	685a      	ldr	r2, [r3, #4]
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a262:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a264:	2110      	movs	r1, #16
 800a266:	68f8      	ldr	r0, [r7, #12]
 800a268:	f7ff fe1c 	bl	8009ea4 <I2C_ITError>
}
 800a26c:	bf00      	nop
 800a26e:	3710      	adds	r7, #16
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}

0800a274 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b084      	sub	sp, #16
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a280:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a286:	2b00      	cmp	r3, #0
 800a288:	d003      	beq.n	800a292 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a28e:	2200      	movs	r2, #0
 800a290:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a296:	2b00      	cmp	r3, #0
 800a298:	d003      	beq.n	800a2a2 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a29e:	2200      	movs	r2, #0
 800a2a0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800a2a2:	68f8      	ldr	r0, [r7, #12]
 800a2a4:	f7ff feee 	bl	800a084 <I2C_TreatErrorCallback>
}
 800a2a8:	bf00      	nop
 800a2aa:	3710      	adds	r7, #16
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd80      	pop	{r7, pc}

0800a2b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	60b9      	str	r1, [r7, #8]
 800a2ba:	603b      	str	r3, [r7, #0]
 800a2bc:	4613      	mov	r3, r2
 800a2be:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a2c0:	e031      	b.n	800a326 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c8:	d02d      	beq.n	800a326 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2ca:	f7fb fd07 	bl	8005cdc <HAL_GetTick>
 800a2ce:	4602      	mov	r2, r0
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	1ad3      	subs	r3, r2, r3
 800a2d4:	683a      	ldr	r2, [r7, #0]
 800a2d6:	429a      	cmp	r2, r3
 800a2d8:	d302      	bcc.n	800a2e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d122      	bne.n	800a326 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	699a      	ldr	r2, [r3, #24]
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	4013      	ands	r3, r2
 800a2ea:	68ba      	ldr	r2, [r7, #8]
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	bf0c      	ite	eq
 800a2f0:	2301      	moveq	r3, #1
 800a2f2:	2300      	movne	r3, #0
 800a2f4:	b2db      	uxtb	r3, r3
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	79fb      	ldrb	r3, [r7, #7]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d113      	bne.n	800a326 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a302:	f043 0220 	orr.w	r2, r3, #32
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2220      	movs	r2, #32
 800a30e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	2200      	movs	r2, #0
 800a316:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	e00f      	b.n	800a346 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	699a      	ldr	r2, [r3, #24]
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	4013      	ands	r3, r2
 800a330:	68ba      	ldr	r2, [r7, #8]
 800a332:	429a      	cmp	r2, r3
 800a334:	bf0c      	ite	eq
 800a336:	2301      	moveq	r3, #1
 800a338:	2300      	movne	r3, #0
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	461a      	mov	r2, r3
 800a33e:	79fb      	ldrb	r3, [r7, #7]
 800a340:	429a      	cmp	r2, r3
 800a342:	d0be      	beq.n	800a2c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3710      	adds	r7, #16
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}

0800a34e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a34e:	b580      	push	{r7, lr}
 800a350:	b084      	sub	sp, #16
 800a352:	af00      	add	r7, sp, #0
 800a354:	60f8      	str	r0, [r7, #12]
 800a356:	60b9      	str	r1, [r7, #8]
 800a358:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a35a:	e033      	b.n	800a3c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a35c:	687a      	ldr	r2, [r7, #4]
 800a35e:	68b9      	ldr	r1, [r7, #8]
 800a360:	68f8      	ldr	r0, [r7, #12]
 800a362:	f000 f87f 	bl	800a464 <I2C_IsErrorOccurred>
 800a366:	4603      	mov	r3, r0
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d001      	beq.n	800a370 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a36c:	2301      	movs	r3, #1
 800a36e:	e031      	b.n	800a3d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a376:	d025      	beq.n	800a3c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a378:	f7fb fcb0 	bl	8005cdc <HAL_GetTick>
 800a37c:	4602      	mov	r2, r0
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	1ad3      	subs	r3, r2, r3
 800a382:	68ba      	ldr	r2, [r7, #8]
 800a384:	429a      	cmp	r2, r3
 800a386:	d302      	bcc.n	800a38e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d11a      	bne.n	800a3c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	699b      	ldr	r3, [r3, #24]
 800a394:	f003 0302 	and.w	r3, r3, #2
 800a398:	2b02      	cmp	r3, #2
 800a39a:	d013      	beq.n	800a3c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3a0:	f043 0220 	orr.w	r2, r3, #32
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	2220      	movs	r2, #32
 800a3ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e007      	b.n	800a3d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	699b      	ldr	r3, [r3, #24]
 800a3ca:	f003 0302 	and.w	r3, r3, #2
 800a3ce:	2b02      	cmp	r3, #2
 800a3d0:	d1c4      	bne.n	800a35c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a3d2:	2300      	movs	r3, #0
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3710      	adds	r7, #16
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b084      	sub	sp, #16
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	60f8      	str	r0, [r7, #12]
 800a3e4:	60b9      	str	r1, [r7, #8]
 800a3e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a3e8:	e02f      	b.n	800a44a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	68b9      	ldr	r1, [r7, #8]
 800a3ee:	68f8      	ldr	r0, [r7, #12]
 800a3f0:	f000 f838 	bl	800a464 <I2C_IsErrorOccurred>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d001      	beq.n	800a3fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e02d      	b.n	800a45a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3fe:	f7fb fc6d 	bl	8005cdc <HAL_GetTick>
 800a402:	4602      	mov	r2, r0
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	1ad3      	subs	r3, r2, r3
 800a408:	68ba      	ldr	r2, [r7, #8]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d302      	bcc.n	800a414 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d11a      	bne.n	800a44a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	699b      	ldr	r3, [r3, #24]
 800a41a:	f003 0320 	and.w	r3, r3, #32
 800a41e:	2b20      	cmp	r3, #32
 800a420:	d013      	beq.n	800a44a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a426:	f043 0220 	orr.w	r2, r3, #32
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	2220      	movs	r2, #32
 800a432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2200      	movs	r2, #0
 800a43a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2200      	movs	r2, #0
 800a442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a446:	2301      	movs	r3, #1
 800a448:	e007      	b.n	800a45a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	699b      	ldr	r3, [r3, #24]
 800a450:	f003 0320 	and.w	r3, r3, #32
 800a454:	2b20      	cmp	r3, #32
 800a456:	d1c8      	bne.n	800a3ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a458:	2300      	movs	r3, #0
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
	...

0800a464 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b08a      	sub	sp, #40	@ 0x28
 800a468:	af00      	add	r7, sp, #0
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a470:	2300      	movs	r3, #0
 800a472:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	699b      	ldr	r3, [r3, #24]
 800a47c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a47e:	2300      	movs	r3, #0
 800a480:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a486:	69bb      	ldr	r3, [r7, #24]
 800a488:	f003 0310 	and.w	r3, r3, #16
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d068      	beq.n	800a562 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	2210      	movs	r2, #16
 800a496:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a498:	e049      	b.n	800a52e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4a0:	d045      	beq.n	800a52e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a4a2:	f7fb fc1b 	bl	8005cdc <HAL_GetTick>
 800a4a6:	4602      	mov	r2, r0
 800a4a8:	69fb      	ldr	r3, [r7, #28]
 800a4aa:	1ad3      	subs	r3, r2, r3
 800a4ac:	68ba      	ldr	r2, [r7, #8]
 800a4ae:	429a      	cmp	r2, r3
 800a4b0:	d302      	bcc.n	800a4b8 <I2C_IsErrorOccurred+0x54>
 800a4b2:	68bb      	ldr	r3, [r7, #8]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d13a      	bne.n	800a52e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	685b      	ldr	r3, [r3, #4]
 800a4be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a4c2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a4ca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	699b      	ldr	r3, [r3, #24]
 800a4d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4da:	d121      	bne.n	800a520 <I2C_IsErrorOccurred+0xbc>
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a4e2:	d01d      	beq.n	800a520 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a4e4:	7cfb      	ldrb	r3, [r7, #19]
 800a4e6:	2b20      	cmp	r3, #32
 800a4e8:	d01a      	beq.n	800a520 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	685a      	ldr	r2, [r3, #4]
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a4f8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a4fa:	f7fb fbef 	bl	8005cdc <HAL_GetTick>
 800a4fe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a500:	e00e      	b.n	800a520 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a502:	f7fb fbeb 	bl	8005cdc <HAL_GetTick>
 800a506:	4602      	mov	r2, r0
 800a508:	69fb      	ldr	r3, [r7, #28]
 800a50a:	1ad3      	subs	r3, r2, r3
 800a50c:	2b19      	cmp	r3, #25
 800a50e:	d907      	bls.n	800a520 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a510:	6a3b      	ldr	r3, [r7, #32]
 800a512:	f043 0320 	orr.w	r3, r3, #32
 800a516:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a518:	2301      	movs	r3, #1
 800a51a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a51e:	e006      	b.n	800a52e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	699b      	ldr	r3, [r3, #24]
 800a526:	f003 0320 	and.w	r3, r3, #32
 800a52a:	2b20      	cmp	r3, #32
 800a52c:	d1e9      	bne.n	800a502 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	699b      	ldr	r3, [r3, #24]
 800a534:	f003 0320 	and.w	r3, r3, #32
 800a538:	2b20      	cmp	r3, #32
 800a53a:	d003      	beq.n	800a544 <I2C_IsErrorOccurred+0xe0>
 800a53c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a540:	2b00      	cmp	r3, #0
 800a542:	d0aa      	beq.n	800a49a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a544:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d103      	bne.n	800a554 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2220      	movs	r2, #32
 800a552:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a554:	6a3b      	ldr	r3, [r7, #32]
 800a556:	f043 0304 	orr.w	r3, r3, #4
 800a55a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	699b      	ldr	r3, [r3, #24]
 800a568:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a56a:	69bb      	ldr	r3, [r7, #24]
 800a56c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a570:	2b00      	cmp	r3, #0
 800a572:	d00b      	beq.n	800a58c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a574:	6a3b      	ldr	r3, [r7, #32]
 800a576:	f043 0301 	orr.w	r3, r3, #1
 800a57a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a584:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a586:	2301      	movs	r3, #1
 800a588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a58c:	69bb      	ldr	r3, [r7, #24]
 800a58e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a592:	2b00      	cmp	r3, #0
 800a594:	d00b      	beq.n	800a5ae <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a596:	6a3b      	ldr	r3, [r7, #32]
 800a598:	f043 0308 	orr.w	r3, r3, #8
 800a59c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a5a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a5ae:	69bb      	ldr	r3, [r7, #24]
 800a5b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d00b      	beq.n	800a5d0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a5b8:	6a3b      	ldr	r3, [r7, #32]
 800a5ba:	f043 0302 	orr.w	r3, r3, #2
 800a5be:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a5c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a5d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d01c      	beq.n	800a612 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a5d8:	68f8      	ldr	r0, [r7, #12]
 800a5da:	f7ff fd7a 	bl	800a0d2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	6859      	ldr	r1, [r3, #4]
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	4b0d      	ldr	r3, [pc, #52]	@ (800a620 <I2C_IsErrorOccurred+0x1bc>)
 800a5ea:	400b      	ands	r3, r1
 800a5ec:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5f2:	6a3b      	ldr	r3, [r7, #32]
 800a5f4:	431a      	orrs	r2, r3
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	2220      	movs	r2, #32
 800a5fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2200      	movs	r2, #0
 800a606:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2200      	movs	r2, #0
 800a60e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a612:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a616:	4618      	mov	r0, r3
 800a618:	3728      	adds	r7, #40	@ 0x28
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}
 800a61e:	bf00      	nop
 800a620:	fe00e800 	.word	0xfe00e800

0800a624 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a624:	b480      	push	{r7}
 800a626:	b087      	sub	sp, #28
 800a628:	af00      	add	r7, sp, #0
 800a62a:	60f8      	str	r0, [r7, #12]
 800a62c:	607b      	str	r3, [r7, #4]
 800a62e:	460b      	mov	r3, r1
 800a630:	817b      	strh	r3, [r7, #10]
 800a632:	4613      	mov	r3, r2
 800a634:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a636:	897b      	ldrh	r3, [r7, #10]
 800a638:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a63c:	7a7b      	ldrb	r3, [r7, #9]
 800a63e:	041b      	lsls	r3, r3, #16
 800a640:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a644:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a64a:	6a3b      	ldr	r3, [r7, #32]
 800a64c:	4313      	orrs	r3, r2
 800a64e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a652:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	685a      	ldr	r2, [r3, #4]
 800a65a:	6a3b      	ldr	r3, [r7, #32]
 800a65c:	0d5b      	lsrs	r3, r3, #21
 800a65e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a662:	4b08      	ldr	r3, [pc, #32]	@ (800a684 <I2C_TransferConfig+0x60>)
 800a664:	430b      	orrs	r3, r1
 800a666:	43db      	mvns	r3, r3
 800a668:	ea02 0103 	and.w	r1, r2, r3
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	697a      	ldr	r2, [r7, #20]
 800a672:	430a      	orrs	r2, r1
 800a674:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a676:	bf00      	nop
 800a678:	371c      	adds	r7, #28
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr
 800a682:	bf00      	nop
 800a684:	03ff63ff 	.word	0x03ff63ff

0800a688 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a688:	b480      	push	{r7}
 800a68a:	b085      	sub	sp, #20
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	460b      	mov	r3, r1
 800a692:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a694:	2300      	movs	r3, #0
 800a696:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a69c:	4a39      	ldr	r2, [pc, #228]	@ (800a784 <I2C_Enable_IRQ+0xfc>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d032      	beq.n	800a708 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800a6a6:	4a38      	ldr	r2, [pc, #224]	@ (800a788 <I2C_Enable_IRQ+0x100>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d02d      	beq.n	800a708 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800a6b0:	4a36      	ldr	r2, [pc, #216]	@ (800a78c <I2C_Enable_IRQ+0x104>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d028      	beq.n	800a708 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a6b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	da03      	bge.n	800a6c6 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a6c4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a6c6:	887b      	ldrh	r3, [r7, #2]
 800a6c8:	f003 0301 	and.w	r3, r3, #1
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d003      	beq.n	800a6d8 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800a6d6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a6d8:	887b      	ldrh	r3, [r7, #2]
 800a6da:	f003 0302 	and.w	r3, r3, #2
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d003      	beq.n	800a6ea <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800a6e8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a6ea:	887b      	ldrh	r3, [r7, #2]
 800a6ec:	2b10      	cmp	r3, #16
 800a6ee:	d103      	bne.n	800a6f8 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a6f6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a6f8:	887b      	ldrh	r3, [r7, #2]
 800a6fa:	2b20      	cmp	r3, #32
 800a6fc:	d133      	bne.n	800a766 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	f043 0320 	orr.w	r3, r3, #32
 800a704:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a706:	e02e      	b.n	800a766 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a708:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	da03      	bge.n	800a718 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a716:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a718:	887b      	ldrh	r3, [r7, #2]
 800a71a:	f003 0301 	and.w	r3, r3, #1
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d003      	beq.n	800a72a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800a728:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a72a:	887b      	ldrh	r3, [r7, #2]
 800a72c:	f003 0302 	and.w	r3, r3, #2
 800a730:	2b00      	cmp	r3, #0
 800a732:	d003      	beq.n	800a73c <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800a73a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a73c:	887b      	ldrh	r3, [r7, #2]
 800a73e:	2b10      	cmp	r3, #16
 800a740:	d103      	bne.n	800a74a <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a748:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a74a:	887b      	ldrh	r3, [r7, #2]
 800a74c:	2b20      	cmp	r3, #32
 800a74e:	d103      	bne.n	800a758 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a756:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a758:	887b      	ldrh	r3, [r7, #2]
 800a75a:	2b40      	cmp	r3, #64	@ 0x40
 800a75c:	d103      	bne.n	800a766 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a764:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	6819      	ldr	r1, [r3, #0]
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	68fa      	ldr	r2, [r7, #12]
 800a772:	430a      	orrs	r2, r1
 800a774:	601a      	str	r2, [r3, #0]
}
 800a776:	bf00      	nop
 800a778:	3714      	adds	r7, #20
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr
 800a782:	bf00      	nop
 800a784:	08009195 	.word	0x08009195
 800a788:	080095b9 	.word	0x080095b9
 800a78c:	0800936d 	.word	0x0800936d

0800a790 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a790:	b480      	push	{r7}
 800a792:	b085      	sub	sp, #20
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
 800a798:	460b      	mov	r3, r1
 800a79a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a79c:	2300      	movs	r3, #0
 800a79e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a7a0:	887b      	ldrh	r3, [r7, #2]
 800a7a2:	f003 0301 	and.w	r3, r3, #1
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d00f      	beq.n	800a7ca <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800a7b0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7b8:	b2db      	uxtb	r3, r3
 800a7ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a7be:	2b28      	cmp	r3, #40	@ 0x28
 800a7c0:	d003      	beq.n	800a7ca <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800a7c8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a7ca:	887b      	ldrh	r3, [r7, #2]
 800a7cc:	f003 0302 	and.w	r3, r3, #2
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d00f      	beq.n	800a7f4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800a7da:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7e2:	b2db      	uxtb	r3, r3
 800a7e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a7e8:	2b28      	cmp	r3, #40	@ 0x28
 800a7ea:	d003      	beq.n	800a7f4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800a7f2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a7f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	da03      	bge.n	800a804 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800a802:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a804:	887b      	ldrh	r3, [r7, #2]
 800a806:	2b10      	cmp	r3, #16
 800a808:	d103      	bne.n	800a812 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800a810:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a812:	887b      	ldrh	r3, [r7, #2]
 800a814:	2b20      	cmp	r3, #32
 800a816:	d103      	bne.n	800a820 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f043 0320 	orr.w	r3, r3, #32
 800a81e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a820:	887b      	ldrh	r3, [r7, #2]
 800a822:	2b40      	cmp	r3, #64	@ 0x40
 800a824:	d103      	bne.n	800a82e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a82c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	6819      	ldr	r1, [r3, #0]
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	43da      	mvns	r2, r3
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	400a      	ands	r2, r1
 800a83e:	601a      	str	r2, [r3, #0]
}
 800a840:	bf00      	nop
 800a842:	3714      	adds	r7, #20
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b083      	sub	sp, #12
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a85c:	b2db      	uxtb	r3, r3
 800a85e:	2b20      	cmp	r3, #32
 800a860:	d138      	bne.n	800a8d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a868:	2b01      	cmp	r3, #1
 800a86a:	d101      	bne.n	800a870 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a86c:	2302      	movs	r3, #2
 800a86e:	e032      	b.n	800a8d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2201      	movs	r2, #1
 800a874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2224      	movs	r2, #36	@ 0x24
 800a87c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	681a      	ldr	r2, [r3, #0]
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f022 0201 	bic.w	r2, r2, #1
 800a88e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	681a      	ldr	r2, [r3, #0]
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a89e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	6819      	ldr	r1, [r3, #0]
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	683a      	ldr	r2, [r7, #0]
 800a8ac:	430a      	orrs	r2, r1
 800a8ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	681a      	ldr	r2, [r3, #0]
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f042 0201 	orr.w	r2, r2, #1
 800a8be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2220      	movs	r2, #32
 800a8c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	e000      	b.n	800a8d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a8d4:	2302      	movs	r3, #2
  }
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	370c      	adds	r7, #12
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e0:	4770      	bx	lr

0800a8e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a8e2:	b480      	push	{r7}
 800a8e4:	b085      	sub	sp, #20
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
 800a8ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	2b20      	cmp	r3, #32
 800a8f6:	d139      	bne.n	800a96c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a8fe:	2b01      	cmp	r3, #1
 800a900:	d101      	bne.n	800a906 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a902:	2302      	movs	r3, #2
 800a904:	e033      	b.n	800a96e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2201      	movs	r2, #1
 800a90a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2224      	movs	r2, #36	@ 0x24
 800a912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f022 0201 	bic.w	r2, r2, #1
 800a924:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a934:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	021b      	lsls	r3, r3, #8
 800a93a:	68fa      	ldr	r2, [r7, #12]
 800a93c:	4313      	orrs	r3, r2
 800a93e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	68fa      	ldr	r2, [r7, #12]
 800a946:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	681a      	ldr	r2, [r3, #0]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f042 0201 	orr.w	r2, r2, #1
 800a956:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2220      	movs	r2, #32
 800a95c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a968:	2300      	movs	r3, #0
 800a96a:	e000      	b.n	800a96e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a96c:	2302      	movs	r3, #2
  }
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3714      	adds	r7, #20
 800a972:	46bd      	mov	sp, r7
 800a974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a978:	4770      	bx	lr

0800a97a <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800a97a:	b580      	push	{r7, lr}
 800a97c:	b084      	sub	sp, #16
 800a97e:	af00      	add	r7, sp, #0
 800a980:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d101      	bne.n	800a98c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800a988:	2301      	movs	r3, #1
 800a98a:	e038      	b.n	800a9fe <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800a994:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f245 5255 	movw	r2, #21845	@ 0x5555
 800a99e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	6852      	ldr	r2, [r2, #4]
 800a9a8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	687a      	ldr	r2, [r7, #4]
 800a9b0:	6892      	ldr	r2, [r2, #8]
 800a9b2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800a9b4:	f7fb f992 	bl	8005cdc <HAL_GetTick>
 800a9b8:	60f8      	str	r0, [r7, #12]

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 800a9ba:	e008      	b.n	800a9ce <HAL_IWDG_Init+0x54>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 800a9bc:	f7fb f98e 	bl	8005cdc <HAL_GetTick>
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	1ad3      	subs	r3, r2, r3
 800a9c6:	2b30      	cmp	r3, #48	@ 0x30
 800a9c8:	d901      	bls.n	800a9ce <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 800a9ca:	2303      	movs	r3, #3
 800a9cc:	e017      	b.n	800a9fe <HAL_IWDG_Init+0x84>
  while(hiwdg->Instance->SR != RESET)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	68db      	ldr	r3, [r3, #12]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d1f1      	bne.n	800a9bc <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	691a      	ldr	r2, [r3, #16]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	429a      	cmp	r2, r3
 800a9e4:	d005      	beq.n	800a9f2 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	687a      	ldr	r2, [r7, #4]
 800a9ec:	68d2      	ldr	r2, [r2, #12]
 800a9ee:	611a      	str	r2, [r3, #16]
 800a9f0:	e004      	b.n	800a9fc <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800a9fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a9fc:	2300      	movs	r3, #0
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3710      	adds	r7, #16
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}

0800aa06 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800aa06:	b480      	push	{r7}
 800aa08:	b083      	sub	sp, #12
 800aa0a:	af00      	add	r7, sp, #0
 800aa0c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800aa16:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800aa18:	2300      	movs	r3, #0
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	370c      	adds	r7, #12
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa24:	4770      	bx	lr
	...

0800aa28 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b082      	sub	sp, #8
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
 800aa30:	460b      	mov	r3, r1
 800aa32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d10c      	bne.n	800aa54 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800aa3a:	4b13      	ldr	r3, [pc, #76]	@ (800aa88 <HAL_PWR_EnterSLEEPMode+0x60>)
 800aa3c:	695b      	ldr	r3, [r3, #20]
 800aa3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa46:	d10e      	bne.n	800aa66 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800aa48:	f000 f896 	bl	800ab78 <HAL_PWREx_DisableLowPowerRunMode>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d009      	beq.n	800aa66 <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 800aa52:	e016      	b.n	800aa82 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 800aa54:	4b0c      	ldr	r3, [pc, #48]	@ (800aa88 <HAL_PWR_EnterSLEEPMode+0x60>)
 800aa56:	695b      	ldr	r3, [r3, #20]
 800aa58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa60:	d001      	beq.n	800aa66 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800aa62:	f000 f879 	bl	800ab58 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800aa66:	4b09      	ldr	r3, [pc, #36]	@ (800aa8c <HAL_PWR_EnterSLEEPMode+0x64>)
 800aa68:	691b      	ldr	r3, [r3, #16]
 800aa6a:	4a08      	ldr	r2, [pc, #32]	@ (800aa8c <HAL_PWR_EnterSLEEPMode+0x64>)
 800aa6c:	f023 0304 	bic.w	r3, r3, #4
 800aa70:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800aa72:	78fb      	ldrb	r3, [r7, #3]
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d101      	bne.n	800aa7c <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800aa78:	bf30      	wfi
 800aa7a:	e002      	b.n	800aa82 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800aa7c:	bf40      	sev
    __WFE();
 800aa7e:	bf20      	wfe
    __WFE();
 800aa80:	bf20      	wfe
  }

}
 800aa82:	3708      	adds	r7, #8
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bd80      	pop	{r7, pc}
 800aa88:	40007000 	.word	0x40007000
 800aa8c:	e000ed00 	.word	0xe000ed00

0800aa90 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800aa90:	b480      	push	{r7}
 800aa92:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800aa94:	4b04      	ldr	r3, [pc, #16]	@ (800aaa8 <HAL_PWREx_GetVoltageRange+0x18>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa4:	4770      	bx	lr
 800aaa6:	bf00      	nop
 800aaa8:	40007000 	.word	0x40007000

0800aaac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b085      	sub	sp, #20
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aaba:	d130      	bne.n	800ab1e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800aabc:	4b23      	ldr	r3, [pc, #140]	@ (800ab4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aac8:	d038      	beq.n	800ab3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800aaca:	4b20      	ldr	r3, [pc, #128]	@ (800ab4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800aad2:	4a1e      	ldr	r2, [pc, #120]	@ (800ab4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aad4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800aad8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800aada:	4b1d      	ldr	r3, [pc, #116]	@ (800ab50 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	2232      	movs	r2, #50	@ 0x32
 800aae0:	fb02 f303 	mul.w	r3, r2, r3
 800aae4:	4a1b      	ldr	r2, [pc, #108]	@ (800ab54 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800aae6:	fba2 2303 	umull	r2, r3, r2, r3
 800aaea:	0c9b      	lsrs	r3, r3, #18
 800aaec:	3301      	adds	r3, #1
 800aaee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800aaf0:	e002      	b.n	800aaf8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	3b01      	subs	r3, #1
 800aaf6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800aaf8:	4b14      	ldr	r3, [pc, #80]	@ (800ab4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800aafa:	695b      	ldr	r3, [r3, #20]
 800aafc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab04:	d102      	bne.n	800ab0c <HAL_PWREx_ControlVoltageScaling+0x60>
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d1f2      	bne.n	800aaf2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ab0c:	4b0f      	ldr	r3, [pc, #60]	@ (800ab4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ab0e:	695b      	ldr	r3, [r3, #20]
 800ab10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab18:	d110      	bne.n	800ab3c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800ab1a:	2303      	movs	r3, #3
 800ab1c:	e00f      	b.n	800ab3e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800ab1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ab4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ab26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab2a:	d007      	beq.n	800ab3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ab2c:	4b07      	ldr	r3, [pc, #28]	@ (800ab4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ab34:	4a05      	ldr	r2, [pc, #20]	@ (800ab4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ab36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ab3a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800ab3c:	2300      	movs	r3, #0
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3714      	adds	r7, #20
 800ab42:	46bd      	mov	sp, r7
 800ab44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab48:	4770      	bx	lr
 800ab4a:	bf00      	nop
 800ab4c:	40007000 	.word	0x40007000
 800ab50:	20000398 	.word	0x20000398
 800ab54:	431bde83 	.word	0x431bde83

0800ab58 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800ab58:	b480      	push	{r7}
 800ab5a:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800ab5c:	4b05      	ldr	r3, [pc, #20]	@ (800ab74 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a04      	ldr	r2, [pc, #16]	@ (800ab74 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800ab62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ab66:	6013      	str	r3, [r2, #0]
}
 800ab68:	bf00      	nop
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr
 800ab72:	bf00      	nop
 800ab74:	40007000 	.word	0x40007000

0800ab78 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800ab7e:	4b17      	ldr	r3, [pc, #92]	@ (800abdc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	4a16      	ldr	r2, [pc, #88]	@ (800abdc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800ab84:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ab88:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ab8a:	4b15      	ldr	r3, [pc, #84]	@ (800abe0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	2232      	movs	r2, #50	@ 0x32
 800ab90:	fb02 f303 	mul.w	r3, r2, r3
 800ab94:	4a13      	ldr	r2, [pc, #76]	@ (800abe4 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 800ab96:	fba2 2303 	umull	r2, r3, r2, r3
 800ab9a:	0c9b      	lsrs	r3, r3, #18
 800ab9c:	3301      	adds	r3, #1
 800ab9e:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800aba0:	e002      	b.n	800aba8 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	3b01      	subs	r3, #1
 800aba6:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800aba8:	4b0c      	ldr	r3, [pc, #48]	@ (800abdc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800abaa:	695b      	ldr	r3, [r3, #20]
 800abac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800abb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abb4:	d102      	bne.n	800abbc <HAL_PWREx_DisableLowPowerRunMode+0x44>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d1f2      	bne.n	800aba2 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800abbc:	4b07      	ldr	r3, [pc, #28]	@ (800abdc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800abbe:	695b      	ldr	r3, [r3, #20]
 800abc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800abc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abc8:	d101      	bne.n	800abce <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 800abca:	2303      	movs	r3, #3
 800abcc:	e000      	b.n	800abd0 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	370c      	adds	r7, #12
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr
 800abdc:	40007000 	.word	0x40007000
 800abe0:	20000398 	.word	0x20000398
 800abe4:	431bde83 	.word	0x431bde83

0800abe8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b088      	sub	sp, #32
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d102      	bne.n	800abfc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800abf6:	2301      	movs	r3, #1
 800abf8:	f000 bc08 	b.w	800b40c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800abfc:	4b96      	ldr	r3, [pc, #600]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	f003 030c 	and.w	r3, r3, #12
 800ac04:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ac06:	4b94      	ldr	r3, [pc, #592]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ac08:	68db      	ldr	r3, [r3, #12]
 800ac0a:	f003 0303 	and.w	r3, r3, #3
 800ac0e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f003 0310 	and.w	r3, r3, #16
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	f000 80e4 	beq.w	800ade6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ac1e:	69bb      	ldr	r3, [r7, #24]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d007      	beq.n	800ac34 <HAL_RCC_OscConfig+0x4c>
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	2b0c      	cmp	r3, #12
 800ac28:	f040 808b 	bne.w	800ad42 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	f040 8087 	bne.w	800ad42 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ac34:	4b88      	ldr	r3, [pc, #544]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f003 0302 	and.w	r3, r3, #2
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d005      	beq.n	800ac4c <HAL_RCC_OscConfig+0x64>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	699b      	ldr	r3, [r3, #24]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d101      	bne.n	800ac4c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800ac48:	2301      	movs	r3, #1
 800ac4a:	e3df      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6a1a      	ldr	r2, [r3, #32]
 800ac50:	4b81      	ldr	r3, [pc, #516]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f003 0308 	and.w	r3, r3, #8
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d004      	beq.n	800ac66 <HAL_RCC_OscConfig+0x7e>
 800ac5c:	4b7e      	ldr	r3, [pc, #504]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ac64:	e005      	b.n	800ac72 <HAL_RCC_OscConfig+0x8a>
 800ac66:	4b7c      	ldr	r3, [pc, #496]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ac68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ac6c:	091b      	lsrs	r3, r3, #4
 800ac6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d223      	bcs.n	800acbe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6a1b      	ldr	r3, [r3, #32]
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f000 fd92 	bl	800b7a4 <RCC_SetFlashLatencyFromMSIRange>
 800ac80:	4603      	mov	r3, r0
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d001      	beq.n	800ac8a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800ac86:	2301      	movs	r3, #1
 800ac88:	e3c0      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ac8a:	4b73      	ldr	r3, [pc, #460]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	4a72      	ldr	r2, [pc, #456]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ac90:	f043 0308 	orr.w	r3, r3, #8
 800ac94:	6013      	str	r3, [r2, #0]
 800ac96:	4b70      	ldr	r3, [pc, #448]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6a1b      	ldr	r3, [r3, #32]
 800aca2:	496d      	ldr	r1, [pc, #436]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800aca4:	4313      	orrs	r3, r2
 800aca6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800aca8:	4b6b      	ldr	r3, [pc, #428]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800acaa:	685b      	ldr	r3, [r3, #4]
 800acac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	69db      	ldr	r3, [r3, #28]
 800acb4:	021b      	lsls	r3, r3, #8
 800acb6:	4968      	ldr	r1, [pc, #416]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800acb8:	4313      	orrs	r3, r2
 800acba:	604b      	str	r3, [r1, #4]
 800acbc:	e025      	b.n	800ad0a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800acbe:	4b66      	ldr	r3, [pc, #408]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	4a65      	ldr	r2, [pc, #404]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800acc4:	f043 0308 	orr.w	r3, r3, #8
 800acc8:	6013      	str	r3, [r2, #0]
 800acca:	4b63      	ldr	r3, [pc, #396]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a1b      	ldr	r3, [r3, #32]
 800acd6:	4960      	ldr	r1, [pc, #384]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800acd8:	4313      	orrs	r3, r2
 800acda:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800acdc:	4b5e      	ldr	r3, [pc, #376]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	69db      	ldr	r3, [r3, #28]
 800ace8:	021b      	lsls	r3, r3, #8
 800acea:	495b      	ldr	r1, [pc, #364]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800acec:	4313      	orrs	r3, r2
 800acee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800acf0:	69bb      	ldr	r3, [r7, #24]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d109      	bne.n	800ad0a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6a1b      	ldr	r3, [r3, #32]
 800acfa:	4618      	mov	r0, r3
 800acfc:	f000 fd52 	bl	800b7a4 <RCC_SetFlashLatencyFromMSIRange>
 800ad00:	4603      	mov	r3, r0
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d001      	beq.n	800ad0a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800ad06:	2301      	movs	r3, #1
 800ad08:	e380      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ad0a:	f000 fc87 	bl	800b61c <HAL_RCC_GetSysClockFreq>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	4b51      	ldr	r3, [pc, #324]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	091b      	lsrs	r3, r3, #4
 800ad16:	f003 030f 	and.w	r3, r3, #15
 800ad1a:	4950      	ldr	r1, [pc, #320]	@ (800ae5c <HAL_RCC_OscConfig+0x274>)
 800ad1c:	5ccb      	ldrb	r3, [r1, r3]
 800ad1e:	f003 031f 	and.w	r3, r3, #31
 800ad22:	fa22 f303 	lsr.w	r3, r2, r3
 800ad26:	4a4e      	ldr	r2, [pc, #312]	@ (800ae60 <HAL_RCC_OscConfig+0x278>)
 800ad28:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800ad2a:	4b4e      	ldr	r3, [pc, #312]	@ (800ae64 <HAL_RCC_OscConfig+0x27c>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f7fa ff84 	bl	8005c3c <HAL_InitTick>
 800ad34:	4603      	mov	r3, r0
 800ad36:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800ad38:	7bfb      	ldrb	r3, [r7, #15]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d052      	beq.n	800ade4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800ad3e:	7bfb      	ldrb	r3, [r7, #15]
 800ad40:	e364      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	699b      	ldr	r3, [r3, #24]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d032      	beq.n	800adb0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800ad4a:	4b43      	ldr	r3, [pc, #268]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4a42      	ldr	r2, [pc, #264]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ad50:	f043 0301 	orr.w	r3, r3, #1
 800ad54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ad56:	f7fa ffc1 	bl	8005cdc <HAL_GetTick>
 800ad5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ad5c:	e008      	b.n	800ad70 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ad5e:	f7fa ffbd 	bl	8005cdc <HAL_GetTick>
 800ad62:	4602      	mov	r2, r0
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	1ad3      	subs	r3, r2, r3
 800ad68:	2b02      	cmp	r3, #2
 800ad6a:	d901      	bls.n	800ad70 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800ad6c:	2303      	movs	r3, #3
 800ad6e:	e34d      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ad70:	4b39      	ldr	r3, [pc, #228]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f003 0302 	and.w	r3, r3, #2
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d0f0      	beq.n	800ad5e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ad7c:	4b36      	ldr	r3, [pc, #216]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	4a35      	ldr	r2, [pc, #212]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ad82:	f043 0308 	orr.w	r3, r3, #8
 800ad86:	6013      	str	r3, [r2, #0]
 800ad88:	4b33      	ldr	r3, [pc, #204]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6a1b      	ldr	r3, [r3, #32]
 800ad94:	4930      	ldr	r1, [pc, #192]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ad96:	4313      	orrs	r3, r2
 800ad98:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ad9a:	4b2f      	ldr	r3, [pc, #188]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	69db      	ldr	r3, [r3, #28]
 800ada6:	021b      	lsls	r3, r3, #8
 800ada8:	492b      	ldr	r1, [pc, #172]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800adaa:	4313      	orrs	r3, r2
 800adac:	604b      	str	r3, [r1, #4]
 800adae:	e01a      	b.n	800ade6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800adb0:	4b29      	ldr	r3, [pc, #164]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	4a28      	ldr	r2, [pc, #160]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800adb6:	f023 0301 	bic.w	r3, r3, #1
 800adba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800adbc:	f7fa ff8e 	bl	8005cdc <HAL_GetTick>
 800adc0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800adc2:	e008      	b.n	800add6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800adc4:	f7fa ff8a 	bl	8005cdc <HAL_GetTick>
 800adc8:	4602      	mov	r2, r0
 800adca:	693b      	ldr	r3, [r7, #16]
 800adcc:	1ad3      	subs	r3, r2, r3
 800adce:	2b02      	cmp	r3, #2
 800add0:	d901      	bls.n	800add6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800add2:	2303      	movs	r3, #3
 800add4:	e31a      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800add6:	4b20      	ldr	r3, [pc, #128]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	f003 0302 	and.w	r3, r3, #2
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d1f0      	bne.n	800adc4 <HAL_RCC_OscConfig+0x1dc>
 800ade2:	e000      	b.n	800ade6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ade4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f003 0301 	and.w	r3, r3, #1
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d073      	beq.n	800aeda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	2b08      	cmp	r3, #8
 800adf6:	d005      	beq.n	800ae04 <HAL_RCC_OscConfig+0x21c>
 800adf8:	69bb      	ldr	r3, [r7, #24]
 800adfa:	2b0c      	cmp	r3, #12
 800adfc:	d10e      	bne.n	800ae1c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	2b03      	cmp	r3, #3
 800ae02:	d10b      	bne.n	800ae1c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae04:	4b14      	ldr	r3, [pc, #80]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d063      	beq.n	800aed8 <HAL_RCC_OscConfig+0x2f0>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d15f      	bne.n	800aed8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800ae18:	2301      	movs	r3, #1
 800ae1a:	e2f7      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae24:	d106      	bne.n	800ae34 <HAL_RCC_OscConfig+0x24c>
 800ae26:	4b0c      	ldr	r3, [pc, #48]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	4a0b      	ldr	r2, [pc, #44]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ae2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae30:	6013      	str	r3, [r2, #0]
 800ae32:	e025      	b.n	800ae80 <HAL_RCC_OscConfig+0x298>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	685b      	ldr	r3, [r3, #4]
 800ae38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ae3c:	d114      	bne.n	800ae68 <HAL_RCC_OscConfig+0x280>
 800ae3e:	4b06      	ldr	r3, [pc, #24]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	4a05      	ldr	r2, [pc, #20]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ae44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ae48:	6013      	str	r3, [r2, #0]
 800ae4a:	4b03      	ldr	r3, [pc, #12]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	4a02      	ldr	r2, [pc, #8]	@ (800ae58 <HAL_RCC_OscConfig+0x270>)
 800ae50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae54:	6013      	str	r3, [r2, #0]
 800ae56:	e013      	b.n	800ae80 <HAL_RCC_OscConfig+0x298>
 800ae58:	40021000 	.word	0x40021000
 800ae5c:	0800e014 	.word	0x0800e014
 800ae60:	20000398 	.word	0x20000398
 800ae64:	2000039c 	.word	0x2000039c
 800ae68:	4ba0      	ldr	r3, [pc, #640]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4a9f      	ldr	r2, [pc, #636]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800ae6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae72:	6013      	str	r3, [r2, #0]
 800ae74:	4b9d      	ldr	r3, [pc, #628]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a9c      	ldr	r2, [pc, #624]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800ae7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ae7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d013      	beq.n	800aeb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae88:	f7fa ff28 	bl	8005cdc <HAL_GetTick>
 800ae8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae8e:	e008      	b.n	800aea2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ae90:	f7fa ff24 	bl	8005cdc <HAL_GetTick>
 800ae94:	4602      	mov	r2, r0
 800ae96:	693b      	ldr	r3, [r7, #16]
 800ae98:	1ad3      	subs	r3, r2, r3
 800ae9a:	2b64      	cmp	r3, #100	@ 0x64
 800ae9c:	d901      	bls.n	800aea2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800ae9e:	2303      	movs	r3, #3
 800aea0:	e2b4      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aea2:	4b92      	ldr	r3, [pc, #584]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d0f0      	beq.n	800ae90 <HAL_RCC_OscConfig+0x2a8>
 800aeae:	e014      	b.n	800aeda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aeb0:	f7fa ff14 	bl	8005cdc <HAL_GetTick>
 800aeb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800aeb6:	e008      	b.n	800aeca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aeb8:	f7fa ff10 	bl	8005cdc <HAL_GetTick>
 800aebc:	4602      	mov	r2, r0
 800aebe:	693b      	ldr	r3, [r7, #16]
 800aec0:	1ad3      	subs	r3, r2, r3
 800aec2:	2b64      	cmp	r3, #100	@ 0x64
 800aec4:	d901      	bls.n	800aeca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800aec6:	2303      	movs	r3, #3
 800aec8:	e2a0      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800aeca:	4b88      	ldr	r3, [pc, #544]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d1f0      	bne.n	800aeb8 <HAL_RCC_OscConfig+0x2d0>
 800aed6:	e000      	b.n	800aeda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aed8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	f003 0302 	and.w	r3, r3, #2
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d060      	beq.n	800afa8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800aee6:	69bb      	ldr	r3, [r7, #24]
 800aee8:	2b04      	cmp	r3, #4
 800aeea:	d005      	beq.n	800aef8 <HAL_RCC_OscConfig+0x310>
 800aeec:	69bb      	ldr	r3, [r7, #24]
 800aeee:	2b0c      	cmp	r3, #12
 800aef0:	d119      	bne.n	800af26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	d116      	bne.n	800af26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800aef8:	4b7c      	ldr	r3, [pc, #496]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af00:	2b00      	cmp	r3, #0
 800af02:	d005      	beq.n	800af10 <HAL_RCC_OscConfig+0x328>
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	68db      	ldr	r3, [r3, #12]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d101      	bne.n	800af10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800af0c:	2301      	movs	r3, #1
 800af0e:	e27d      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af10:	4b76      	ldr	r3, [pc, #472]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af12:	685b      	ldr	r3, [r3, #4]
 800af14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	691b      	ldr	r3, [r3, #16]
 800af1c:	061b      	lsls	r3, r3, #24
 800af1e:	4973      	ldr	r1, [pc, #460]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af20:	4313      	orrs	r3, r2
 800af22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800af24:	e040      	b.n	800afa8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	68db      	ldr	r3, [r3, #12]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d023      	beq.n	800af76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800af2e:	4b6f      	ldr	r3, [pc, #444]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a6e      	ldr	r2, [pc, #440]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800af38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af3a:	f7fa fecf 	bl	8005cdc <HAL_GetTick>
 800af3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800af40:	e008      	b.n	800af54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800af42:	f7fa fecb 	bl	8005cdc <HAL_GetTick>
 800af46:	4602      	mov	r2, r0
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	1ad3      	subs	r3, r2, r3
 800af4c:	2b02      	cmp	r3, #2
 800af4e:	d901      	bls.n	800af54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800af50:	2303      	movs	r3, #3
 800af52:	e25b      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800af54:	4b65      	ldr	r3, [pc, #404]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d0f0      	beq.n	800af42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af60:	4b62      	ldr	r3, [pc, #392]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	691b      	ldr	r3, [r3, #16]
 800af6c:	061b      	lsls	r3, r3, #24
 800af6e:	495f      	ldr	r1, [pc, #380]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af70:	4313      	orrs	r3, r2
 800af72:	604b      	str	r3, [r1, #4]
 800af74:	e018      	b.n	800afa8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800af76:	4b5d      	ldr	r3, [pc, #372]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	4a5c      	ldr	r2, [pc, #368]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af82:	f7fa feab 	bl	8005cdc <HAL_GetTick>
 800af86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800af88:	e008      	b.n	800af9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800af8a:	f7fa fea7 	bl	8005cdc <HAL_GetTick>
 800af8e:	4602      	mov	r2, r0
 800af90:	693b      	ldr	r3, [r7, #16]
 800af92:	1ad3      	subs	r3, r2, r3
 800af94:	2b02      	cmp	r3, #2
 800af96:	d901      	bls.n	800af9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800af98:	2303      	movs	r3, #3
 800af9a:	e237      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800af9c:	4b53      	ldr	r3, [pc, #332]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d1f0      	bne.n	800af8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	f003 0308 	and.w	r3, r3, #8
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d03c      	beq.n	800b02e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	695b      	ldr	r3, [r3, #20]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d01c      	beq.n	800aff6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800afbc:	4b4b      	ldr	r3, [pc, #300]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800afbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800afc2:	4a4a      	ldr	r2, [pc, #296]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800afc4:	f043 0301 	orr.w	r3, r3, #1
 800afc8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800afcc:	f7fa fe86 	bl	8005cdc <HAL_GetTick>
 800afd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800afd2:	e008      	b.n	800afe6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800afd4:	f7fa fe82 	bl	8005cdc <HAL_GetTick>
 800afd8:	4602      	mov	r2, r0
 800afda:	693b      	ldr	r3, [r7, #16]
 800afdc:	1ad3      	subs	r3, r2, r3
 800afde:	2b02      	cmp	r3, #2
 800afe0:	d901      	bls.n	800afe6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800afe2:	2303      	movs	r3, #3
 800afe4:	e212      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800afe6:	4b41      	ldr	r3, [pc, #260]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800afe8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800afec:	f003 0302 	and.w	r3, r3, #2
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d0ef      	beq.n	800afd4 <HAL_RCC_OscConfig+0x3ec>
 800aff4:	e01b      	b.n	800b02e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aff6:	4b3d      	ldr	r3, [pc, #244]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800aff8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800affc:	4a3b      	ldr	r2, [pc, #236]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800affe:	f023 0301 	bic.w	r3, r3, #1
 800b002:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b006:	f7fa fe69 	bl	8005cdc <HAL_GetTick>
 800b00a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b00c:	e008      	b.n	800b020 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b00e:	f7fa fe65 	bl	8005cdc <HAL_GetTick>
 800b012:	4602      	mov	r2, r0
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	1ad3      	subs	r3, r2, r3
 800b018:	2b02      	cmp	r3, #2
 800b01a:	d901      	bls.n	800b020 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800b01c:	2303      	movs	r3, #3
 800b01e:	e1f5      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b020:	4b32      	ldr	r3, [pc, #200]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b022:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b026:	f003 0302 	and.w	r3, r3, #2
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d1ef      	bne.n	800b00e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f003 0304 	and.w	r3, r3, #4
 800b036:	2b00      	cmp	r3, #0
 800b038:	f000 80a6 	beq.w	800b188 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b03c:	2300      	movs	r3, #0
 800b03e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800b040:	4b2a      	ldr	r3, [pc, #168]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d10d      	bne.n	800b068 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b04c:	4b27      	ldr	r3, [pc, #156]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b04e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b050:	4a26      	ldr	r2, [pc, #152]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b052:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b056:	6593      	str	r3, [r2, #88]	@ 0x58
 800b058:	4b24      	ldr	r3, [pc, #144]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b05a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b05c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b060:	60bb      	str	r3, [r7, #8]
 800b062:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b064:	2301      	movs	r3, #1
 800b066:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b068:	4b21      	ldr	r3, [pc, #132]	@ (800b0f0 <HAL_RCC_OscConfig+0x508>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b070:	2b00      	cmp	r3, #0
 800b072:	d118      	bne.n	800b0a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b074:	4b1e      	ldr	r3, [pc, #120]	@ (800b0f0 <HAL_RCC_OscConfig+0x508>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4a1d      	ldr	r2, [pc, #116]	@ (800b0f0 <HAL_RCC_OscConfig+0x508>)
 800b07a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b07e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b080:	f7fa fe2c 	bl	8005cdc <HAL_GetTick>
 800b084:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b086:	e008      	b.n	800b09a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b088:	f7fa fe28 	bl	8005cdc <HAL_GetTick>
 800b08c:	4602      	mov	r2, r0
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	1ad3      	subs	r3, r2, r3
 800b092:	2b02      	cmp	r3, #2
 800b094:	d901      	bls.n	800b09a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800b096:	2303      	movs	r3, #3
 800b098:	e1b8      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b09a:	4b15      	ldr	r3, [pc, #84]	@ (800b0f0 <HAL_RCC_OscConfig+0x508>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d0f0      	beq.n	800b088 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	689b      	ldr	r3, [r3, #8]
 800b0aa:	2b01      	cmp	r3, #1
 800b0ac:	d108      	bne.n	800b0c0 <HAL_RCC_OscConfig+0x4d8>
 800b0ae:	4b0f      	ldr	r3, [pc, #60]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b0b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0b4:	4a0d      	ldr	r2, [pc, #52]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b0b6:	f043 0301 	orr.w	r3, r3, #1
 800b0ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b0be:	e029      	b.n	800b114 <HAL_RCC_OscConfig+0x52c>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	689b      	ldr	r3, [r3, #8]
 800b0c4:	2b05      	cmp	r3, #5
 800b0c6:	d115      	bne.n	800b0f4 <HAL_RCC_OscConfig+0x50c>
 800b0c8:	4b08      	ldr	r3, [pc, #32]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b0ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0ce:	4a07      	ldr	r2, [pc, #28]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b0d0:	f043 0304 	orr.w	r3, r3, #4
 800b0d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b0d8:	4b04      	ldr	r3, [pc, #16]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b0da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0de:	4a03      	ldr	r2, [pc, #12]	@ (800b0ec <HAL_RCC_OscConfig+0x504>)
 800b0e0:	f043 0301 	orr.w	r3, r3, #1
 800b0e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b0e8:	e014      	b.n	800b114 <HAL_RCC_OscConfig+0x52c>
 800b0ea:	bf00      	nop
 800b0ec:	40021000 	.word	0x40021000
 800b0f0:	40007000 	.word	0x40007000
 800b0f4:	4b9d      	ldr	r3, [pc, #628]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b0f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0fa:	4a9c      	ldr	r2, [pc, #624]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b0fc:	f023 0301 	bic.w	r3, r3, #1
 800b100:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b104:	4b99      	ldr	r3, [pc, #612]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b10a:	4a98      	ldr	r2, [pc, #608]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b10c:	f023 0304 	bic.w	r3, r3, #4
 800b110:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	689b      	ldr	r3, [r3, #8]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d016      	beq.n	800b14a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b11c:	f7fa fdde 	bl	8005cdc <HAL_GetTick>
 800b120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b122:	e00a      	b.n	800b13a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b124:	f7fa fdda 	bl	8005cdc <HAL_GetTick>
 800b128:	4602      	mov	r2, r0
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	1ad3      	subs	r3, r2, r3
 800b12e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b132:	4293      	cmp	r3, r2
 800b134:	d901      	bls.n	800b13a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800b136:	2303      	movs	r3, #3
 800b138:	e168      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b13a:	4b8c      	ldr	r3, [pc, #560]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b13c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b140:	f003 0302 	and.w	r3, r3, #2
 800b144:	2b00      	cmp	r3, #0
 800b146:	d0ed      	beq.n	800b124 <HAL_RCC_OscConfig+0x53c>
 800b148:	e015      	b.n	800b176 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b14a:	f7fa fdc7 	bl	8005cdc <HAL_GetTick>
 800b14e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b150:	e00a      	b.n	800b168 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b152:	f7fa fdc3 	bl	8005cdc <HAL_GetTick>
 800b156:	4602      	mov	r2, r0
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	1ad3      	subs	r3, r2, r3
 800b15c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b160:	4293      	cmp	r3, r2
 800b162:	d901      	bls.n	800b168 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b164:	2303      	movs	r3, #3
 800b166:	e151      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b168:	4b80      	ldr	r3, [pc, #512]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b16a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b16e:	f003 0302 	and.w	r3, r3, #2
 800b172:	2b00      	cmp	r3, #0
 800b174:	d1ed      	bne.n	800b152 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b176:	7ffb      	ldrb	r3, [r7, #31]
 800b178:	2b01      	cmp	r3, #1
 800b17a:	d105      	bne.n	800b188 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b17c:	4b7b      	ldr	r3, [pc, #492]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b17e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b180:	4a7a      	ldr	r2, [pc, #488]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b182:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b186:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f003 0320 	and.w	r3, r3, #32
 800b190:	2b00      	cmp	r3, #0
 800b192:	d03c      	beq.n	800b20e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d01c      	beq.n	800b1d6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b19c:	4b73      	ldr	r3, [pc, #460]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b19e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b1a2:	4a72      	ldr	r2, [pc, #456]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b1a4:	f043 0301 	orr.w	r3, r3, #1
 800b1a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1ac:	f7fa fd96 	bl	8005cdc <HAL_GetTick>
 800b1b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b1b2:	e008      	b.n	800b1c6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b1b4:	f7fa fd92 	bl	8005cdc <HAL_GetTick>
 800b1b8:	4602      	mov	r2, r0
 800b1ba:	693b      	ldr	r3, [r7, #16]
 800b1bc:	1ad3      	subs	r3, r2, r3
 800b1be:	2b02      	cmp	r3, #2
 800b1c0:	d901      	bls.n	800b1c6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800b1c2:	2303      	movs	r3, #3
 800b1c4:	e122      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b1c6:	4b69      	ldr	r3, [pc, #420]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b1c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b1cc:	f003 0302 	and.w	r3, r3, #2
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d0ef      	beq.n	800b1b4 <HAL_RCC_OscConfig+0x5cc>
 800b1d4:	e01b      	b.n	800b20e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b1d6:	4b65      	ldr	r3, [pc, #404]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b1d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b1dc:	4a63      	ldr	r2, [pc, #396]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b1de:	f023 0301 	bic.w	r3, r3, #1
 800b1e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1e6:	f7fa fd79 	bl	8005cdc <HAL_GetTick>
 800b1ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b1ec:	e008      	b.n	800b200 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b1ee:	f7fa fd75 	bl	8005cdc <HAL_GetTick>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	1ad3      	subs	r3, r2, r3
 800b1f8:	2b02      	cmp	r3, #2
 800b1fa:	d901      	bls.n	800b200 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800b1fc:	2303      	movs	r3, #3
 800b1fe:	e105      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b200:	4b5a      	ldr	r3, [pc, #360]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b202:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b206:	f003 0302 	and.w	r3, r3, #2
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d1ef      	bne.n	800b1ee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b212:	2b00      	cmp	r3, #0
 800b214:	f000 80f9 	beq.w	800b40a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b21c:	2b02      	cmp	r3, #2
 800b21e:	f040 80cf 	bne.w	800b3c0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b222:	4b52      	ldr	r3, [pc, #328]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b224:	68db      	ldr	r3, [r3, #12]
 800b226:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	f003 0203 	and.w	r2, r3, #3
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b232:	429a      	cmp	r2, r3
 800b234:	d12c      	bne.n	800b290 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b240:	3b01      	subs	r3, #1
 800b242:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b244:	429a      	cmp	r2, r3
 800b246:	d123      	bne.n	800b290 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b252:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b254:	429a      	cmp	r2, r3
 800b256:	d11b      	bne.n	800b290 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b262:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b264:	429a      	cmp	r2, r3
 800b266:	d113      	bne.n	800b290 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b268:	697b      	ldr	r3, [r7, #20]
 800b26a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b272:	085b      	lsrs	r3, r3, #1
 800b274:	3b01      	subs	r3, #1
 800b276:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b278:	429a      	cmp	r2, r3
 800b27a:	d109      	bne.n	800b290 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b286:	085b      	lsrs	r3, r3, #1
 800b288:	3b01      	subs	r3, #1
 800b28a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d071      	beq.n	800b374 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b290:	69bb      	ldr	r3, [r7, #24]
 800b292:	2b0c      	cmp	r3, #12
 800b294:	d068      	beq.n	800b368 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b296:	4b35      	ldr	r3, [pc, #212]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d105      	bne.n	800b2ae <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800b2a2:	4b32      	ldr	r3, [pc, #200]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d001      	beq.n	800b2b2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	e0ac      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b2b2:	4b2e      	ldr	r3, [pc, #184]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	4a2d      	ldr	r2, [pc, #180]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b2b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b2bc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b2be:	f7fa fd0d 	bl	8005cdc <HAL_GetTick>
 800b2c2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b2c4:	e008      	b.n	800b2d8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b2c6:	f7fa fd09 	bl	8005cdc <HAL_GetTick>
 800b2ca:	4602      	mov	r2, r0
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	1ad3      	subs	r3, r2, r3
 800b2d0:	2b02      	cmp	r3, #2
 800b2d2:	d901      	bls.n	800b2d8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800b2d4:	2303      	movs	r3, #3
 800b2d6:	e099      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b2d8:	4b24      	ldr	r3, [pc, #144]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d1f0      	bne.n	800b2c6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b2e4:	4b21      	ldr	r3, [pc, #132]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b2e6:	68da      	ldr	r2, [r3, #12]
 800b2e8:	4b21      	ldr	r3, [pc, #132]	@ (800b370 <HAL_RCC_OscConfig+0x788>)
 800b2ea:	4013      	ands	r3, r2
 800b2ec:	687a      	ldr	r2, [r7, #4]
 800b2ee:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800b2f0:	687a      	ldr	r2, [r7, #4]
 800b2f2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b2f4:	3a01      	subs	r2, #1
 800b2f6:	0112      	lsls	r2, r2, #4
 800b2f8:	4311      	orrs	r1, r2
 800b2fa:	687a      	ldr	r2, [r7, #4]
 800b2fc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b2fe:	0212      	lsls	r2, r2, #8
 800b300:	4311      	orrs	r1, r2
 800b302:	687a      	ldr	r2, [r7, #4]
 800b304:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b306:	0852      	lsrs	r2, r2, #1
 800b308:	3a01      	subs	r2, #1
 800b30a:	0552      	lsls	r2, r2, #21
 800b30c:	4311      	orrs	r1, r2
 800b30e:	687a      	ldr	r2, [r7, #4]
 800b310:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800b312:	0852      	lsrs	r2, r2, #1
 800b314:	3a01      	subs	r2, #1
 800b316:	0652      	lsls	r2, r2, #25
 800b318:	4311      	orrs	r1, r2
 800b31a:	687a      	ldr	r2, [r7, #4]
 800b31c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b31e:	06d2      	lsls	r2, r2, #27
 800b320:	430a      	orrs	r2, r1
 800b322:	4912      	ldr	r1, [pc, #72]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b324:	4313      	orrs	r3, r2
 800b326:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b328:	4b10      	ldr	r3, [pc, #64]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	4a0f      	ldr	r2, [pc, #60]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b32e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b332:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b334:	4b0d      	ldr	r3, [pc, #52]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b336:	68db      	ldr	r3, [r3, #12]
 800b338:	4a0c      	ldr	r2, [pc, #48]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b33a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b33e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b340:	f7fa fccc 	bl	8005cdc <HAL_GetTick>
 800b344:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b346:	e008      	b.n	800b35a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b348:	f7fa fcc8 	bl	8005cdc <HAL_GetTick>
 800b34c:	4602      	mov	r2, r0
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	1ad3      	subs	r3, r2, r3
 800b352:	2b02      	cmp	r3, #2
 800b354:	d901      	bls.n	800b35a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800b356:	2303      	movs	r3, #3
 800b358:	e058      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b35a:	4b04      	ldr	r3, [pc, #16]	@ (800b36c <HAL_RCC_OscConfig+0x784>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b362:	2b00      	cmp	r3, #0
 800b364:	d0f0      	beq.n	800b348 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b366:	e050      	b.n	800b40a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b368:	2301      	movs	r3, #1
 800b36a:	e04f      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
 800b36c:	40021000 	.word	0x40021000
 800b370:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b374:	4b27      	ldr	r3, [pc, #156]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d144      	bne.n	800b40a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b380:	4b24      	ldr	r3, [pc, #144]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	4a23      	ldr	r2, [pc, #140]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b386:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b38a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b38c:	4b21      	ldr	r3, [pc, #132]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b38e:	68db      	ldr	r3, [r3, #12]
 800b390:	4a20      	ldr	r2, [pc, #128]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b392:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b396:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b398:	f7fa fca0 	bl	8005cdc <HAL_GetTick>
 800b39c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b39e:	e008      	b.n	800b3b2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b3a0:	f7fa fc9c 	bl	8005cdc <HAL_GetTick>
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	693b      	ldr	r3, [r7, #16]
 800b3a8:	1ad3      	subs	r3, r2, r3
 800b3aa:	2b02      	cmp	r3, #2
 800b3ac:	d901      	bls.n	800b3b2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800b3ae:	2303      	movs	r3, #3
 800b3b0:	e02c      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b3b2:	4b18      	ldr	r3, [pc, #96]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d0f0      	beq.n	800b3a0 <HAL_RCC_OscConfig+0x7b8>
 800b3be:	e024      	b.n	800b40a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b3c0:	69bb      	ldr	r3, [r7, #24]
 800b3c2:	2b0c      	cmp	r3, #12
 800b3c4:	d01f      	beq.n	800b406 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b3c6:	4b13      	ldr	r3, [pc, #76]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	4a12      	ldr	r2, [pc, #72]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b3cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b3d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3d2:	f7fa fc83 	bl	8005cdc <HAL_GetTick>
 800b3d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b3d8:	e008      	b.n	800b3ec <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b3da:	f7fa fc7f 	bl	8005cdc <HAL_GetTick>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	693b      	ldr	r3, [r7, #16]
 800b3e2:	1ad3      	subs	r3, r2, r3
 800b3e4:	2b02      	cmp	r3, #2
 800b3e6:	d901      	bls.n	800b3ec <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800b3e8:	2303      	movs	r3, #3
 800b3ea:	e00f      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b3ec:	4b09      	ldr	r3, [pc, #36]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d1f0      	bne.n	800b3da <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800b3f8:	4b06      	ldr	r3, [pc, #24]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b3fa:	68da      	ldr	r2, [r3, #12]
 800b3fc:	4905      	ldr	r1, [pc, #20]	@ (800b414 <HAL_RCC_OscConfig+0x82c>)
 800b3fe:	4b06      	ldr	r3, [pc, #24]	@ (800b418 <HAL_RCC_OscConfig+0x830>)
 800b400:	4013      	ands	r3, r2
 800b402:	60cb      	str	r3, [r1, #12]
 800b404:	e001      	b.n	800b40a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b406:	2301      	movs	r3, #1
 800b408:	e000      	b.n	800b40c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800b40a:	2300      	movs	r3, #0
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3720      	adds	r7, #32
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}
 800b414:	40021000 	.word	0x40021000
 800b418:	feeefffc 	.word	0xfeeefffc

0800b41c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b084      	sub	sp, #16
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
 800b424:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d101      	bne.n	800b430 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b42c:	2301      	movs	r3, #1
 800b42e:	e0e7      	b.n	800b600 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b430:	4b75      	ldr	r3, [pc, #468]	@ (800b608 <HAL_RCC_ClockConfig+0x1ec>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f003 0307 	and.w	r3, r3, #7
 800b438:	683a      	ldr	r2, [r7, #0]
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d910      	bls.n	800b460 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b43e:	4b72      	ldr	r3, [pc, #456]	@ (800b608 <HAL_RCC_ClockConfig+0x1ec>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f023 0207 	bic.w	r2, r3, #7
 800b446:	4970      	ldr	r1, [pc, #448]	@ (800b608 <HAL_RCC_ClockConfig+0x1ec>)
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	4313      	orrs	r3, r2
 800b44c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b44e:	4b6e      	ldr	r3, [pc, #440]	@ (800b608 <HAL_RCC_ClockConfig+0x1ec>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f003 0307 	and.w	r3, r3, #7
 800b456:	683a      	ldr	r2, [r7, #0]
 800b458:	429a      	cmp	r2, r3
 800b45a:	d001      	beq.n	800b460 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b45c:	2301      	movs	r3, #1
 800b45e:	e0cf      	b.n	800b600 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	f003 0302 	and.w	r3, r3, #2
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d010      	beq.n	800b48e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	689a      	ldr	r2, [r3, #8]
 800b470:	4b66      	ldr	r3, [pc, #408]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b472:	689b      	ldr	r3, [r3, #8]
 800b474:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b478:	429a      	cmp	r2, r3
 800b47a:	d908      	bls.n	800b48e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b47c:	4b63      	ldr	r3, [pc, #396]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b47e:	689b      	ldr	r3, [r3, #8]
 800b480:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	689b      	ldr	r3, [r3, #8]
 800b488:	4960      	ldr	r1, [pc, #384]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b48a:	4313      	orrs	r3, r2
 800b48c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	f003 0301 	and.w	r3, r3, #1
 800b496:	2b00      	cmp	r3, #0
 800b498:	d04c      	beq.n	800b534 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	2b03      	cmp	r3, #3
 800b4a0:	d107      	bne.n	800b4b2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4a2:	4b5a      	ldr	r3, [pc, #360]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d121      	bne.n	800b4f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b4ae:	2301      	movs	r3, #1
 800b4b0:	e0a6      	b.n	800b600 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	2b02      	cmp	r3, #2
 800b4b8:	d107      	bne.n	800b4ca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b4ba:	4b54      	ldr	r3, [pc, #336]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d115      	bne.n	800b4f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e09a      	b.n	800b600 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d107      	bne.n	800b4e2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b4d2:	4b4e      	ldr	r3, [pc, #312]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f003 0302 	and.w	r3, r3, #2
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d109      	bne.n	800b4f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b4de:	2301      	movs	r3, #1
 800b4e0:	e08e      	b.n	800b600 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b4e2:	4b4a      	ldr	r3, [pc, #296]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d101      	bne.n	800b4f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	e086      	b.n	800b600 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b4f2:	4b46      	ldr	r3, [pc, #280]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b4f4:	689b      	ldr	r3, [r3, #8]
 800b4f6:	f023 0203 	bic.w	r2, r3, #3
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	685b      	ldr	r3, [r3, #4]
 800b4fe:	4943      	ldr	r1, [pc, #268]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b500:	4313      	orrs	r3, r2
 800b502:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b504:	f7fa fbea 	bl	8005cdc <HAL_GetTick>
 800b508:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b50a:	e00a      	b.n	800b522 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b50c:	f7fa fbe6 	bl	8005cdc <HAL_GetTick>
 800b510:	4602      	mov	r2, r0
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	1ad3      	subs	r3, r2, r3
 800b516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d901      	bls.n	800b522 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800b51e:	2303      	movs	r3, #3
 800b520:	e06e      	b.n	800b600 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b522:	4b3a      	ldr	r3, [pc, #232]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	f003 020c 	and.w	r2, r3, #12
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	009b      	lsls	r3, r3, #2
 800b530:	429a      	cmp	r2, r3
 800b532:	d1eb      	bne.n	800b50c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f003 0302 	and.w	r3, r3, #2
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d010      	beq.n	800b562 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	689a      	ldr	r2, [r3, #8]
 800b544:	4b31      	ldr	r3, [pc, #196]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b546:	689b      	ldr	r3, [r3, #8]
 800b548:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b54c:	429a      	cmp	r2, r3
 800b54e:	d208      	bcs.n	800b562 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b550:	4b2e      	ldr	r3, [pc, #184]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b552:	689b      	ldr	r3, [r3, #8]
 800b554:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	689b      	ldr	r3, [r3, #8]
 800b55c:	492b      	ldr	r1, [pc, #172]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b55e:	4313      	orrs	r3, r2
 800b560:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b562:	4b29      	ldr	r3, [pc, #164]	@ (800b608 <HAL_RCC_ClockConfig+0x1ec>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f003 0307 	and.w	r3, r3, #7
 800b56a:	683a      	ldr	r2, [r7, #0]
 800b56c:	429a      	cmp	r2, r3
 800b56e:	d210      	bcs.n	800b592 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b570:	4b25      	ldr	r3, [pc, #148]	@ (800b608 <HAL_RCC_ClockConfig+0x1ec>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f023 0207 	bic.w	r2, r3, #7
 800b578:	4923      	ldr	r1, [pc, #140]	@ (800b608 <HAL_RCC_ClockConfig+0x1ec>)
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	4313      	orrs	r3, r2
 800b57e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b580:	4b21      	ldr	r3, [pc, #132]	@ (800b608 <HAL_RCC_ClockConfig+0x1ec>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	f003 0307 	and.w	r3, r3, #7
 800b588:	683a      	ldr	r2, [r7, #0]
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d001      	beq.n	800b592 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800b58e:	2301      	movs	r3, #1
 800b590:	e036      	b.n	800b600 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	f003 0304 	and.w	r3, r3, #4
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d008      	beq.n	800b5b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b59e:	4b1b      	ldr	r3, [pc, #108]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b5a0:	689b      	ldr	r3, [r3, #8]
 800b5a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	68db      	ldr	r3, [r3, #12]
 800b5aa:	4918      	ldr	r1, [pc, #96]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f003 0308 	and.w	r3, r3, #8
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d009      	beq.n	800b5d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b5bc:	4b13      	ldr	r3, [pc, #76]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b5be:	689b      	ldr	r3, [r3, #8]
 800b5c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	691b      	ldr	r3, [r3, #16]
 800b5c8:	00db      	lsls	r3, r3, #3
 800b5ca:	4910      	ldr	r1, [pc, #64]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b5cc:	4313      	orrs	r3, r2
 800b5ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b5d0:	f000 f824 	bl	800b61c <HAL_RCC_GetSysClockFreq>
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b60c <HAL_RCC_ClockConfig+0x1f0>)
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	091b      	lsrs	r3, r3, #4
 800b5dc:	f003 030f 	and.w	r3, r3, #15
 800b5e0:	490b      	ldr	r1, [pc, #44]	@ (800b610 <HAL_RCC_ClockConfig+0x1f4>)
 800b5e2:	5ccb      	ldrb	r3, [r1, r3]
 800b5e4:	f003 031f 	and.w	r3, r3, #31
 800b5e8:	fa22 f303 	lsr.w	r3, r2, r3
 800b5ec:	4a09      	ldr	r2, [pc, #36]	@ (800b614 <HAL_RCC_ClockConfig+0x1f8>)
 800b5ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800b5f0:	4b09      	ldr	r3, [pc, #36]	@ (800b618 <HAL_RCC_ClockConfig+0x1fc>)
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	f7fa fb21 	bl	8005c3c <HAL_InitTick>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	72fb      	strb	r3, [r7, #11]

  return status;
 800b5fe:	7afb      	ldrb	r3, [r7, #11]
}
 800b600:	4618      	mov	r0, r3
 800b602:	3710      	adds	r7, #16
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}
 800b608:	40022000 	.word	0x40022000
 800b60c:	40021000 	.word	0x40021000
 800b610:	0800e014 	.word	0x0800e014
 800b614:	20000398 	.word	0x20000398
 800b618:	2000039c 	.word	0x2000039c

0800b61c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b089      	sub	sp, #36	@ 0x24
 800b620:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b622:	2300      	movs	r3, #0
 800b624:	61fb      	str	r3, [r7, #28]
 800b626:	2300      	movs	r3, #0
 800b628:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b62a:	4b3e      	ldr	r3, [pc, #248]	@ (800b724 <HAL_RCC_GetSysClockFreq+0x108>)
 800b62c:	689b      	ldr	r3, [r3, #8]
 800b62e:	f003 030c 	and.w	r3, r3, #12
 800b632:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b634:	4b3b      	ldr	r3, [pc, #236]	@ (800b724 <HAL_RCC_GetSysClockFreq+0x108>)
 800b636:	68db      	ldr	r3, [r3, #12]
 800b638:	f003 0303 	and.w	r3, r3, #3
 800b63c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b63e:	693b      	ldr	r3, [r7, #16]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d005      	beq.n	800b650 <HAL_RCC_GetSysClockFreq+0x34>
 800b644:	693b      	ldr	r3, [r7, #16]
 800b646:	2b0c      	cmp	r3, #12
 800b648:	d121      	bne.n	800b68e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	2b01      	cmp	r3, #1
 800b64e:	d11e      	bne.n	800b68e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b650:	4b34      	ldr	r3, [pc, #208]	@ (800b724 <HAL_RCC_GetSysClockFreq+0x108>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f003 0308 	and.w	r3, r3, #8
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d107      	bne.n	800b66c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b65c:	4b31      	ldr	r3, [pc, #196]	@ (800b724 <HAL_RCC_GetSysClockFreq+0x108>)
 800b65e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b662:	0a1b      	lsrs	r3, r3, #8
 800b664:	f003 030f 	and.w	r3, r3, #15
 800b668:	61fb      	str	r3, [r7, #28]
 800b66a:	e005      	b.n	800b678 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b66c:	4b2d      	ldr	r3, [pc, #180]	@ (800b724 <HAL_RCC_GetSysClockFreq+0x108>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	091b      	lsrs	r3, r3, #4
 800b672:	f003 030f 	and.w	r3, r3, #15
 800b676:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b678:	4a2b      	ldr	r2, [pc, #172]	@ (800b728 <HAL_RCC_GetSysClockFreq+0x10c>)
 800b67a:	69fb      	ldr	r3, [r7, #28]
 800b67c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b680:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d10d      	bne.n	800b6a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b688:	69fb      	ldr	r3, [r7, #28]
 800b68a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b68c:	e00a      	b.n	800b6a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	2b04      	cmp	r3, #4
 800b692:	d102      	bne.n	800b69a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b694:	4b25      	ldr	r3, [pc, #148]	@ (800b72c <HAL_RCC_GetSysClockFreq+0x110>)
 800b696:	61bb      	str	r3, [r7, #24]
 800b698:	e004      	b.n	800b6a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b69a:	693b      	ldr	r3, [r7, #16]
 800b69c:	2b08      	cmp	r3, #8
 800b69e:	d101      	bne.n	800b6a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b6a0:	4b23      	ldr	r3, [pc, #140]	@ (800b730 <HAL_RCC_GetSysClockFreq+0x114>)
 800b6a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b6a4:	693b      	ldr	r3, [r7, #16]
 800b6a6:	2b0c      	cmp	r3, #12
 800b6a8:	d134      	bne.n	800b714 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b6aa:	4b1e      	ldr	r3, [pc, #120]	@ (800b724 <HAL_RCC_GetSysClockFreq+0x108>)
 800b6ac:	68db      	ldr	r3, [r3, #12]
 800b6ae:	f003 0303 	and.w	r3, r3, #3
 800b6b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	2b02      	cmp	r3, #2
 800b6b8:	d003      	beq.n	800b6c2 <HAL_RCC_GetSysClockFreq+0xa6>
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	2b03      	cmp	r3, #3
 800b6be:	d003      	beq.n	800b6c8 <HAL_RCC_GetSysClockFreq+0xac>
 800b6c0:	e005      	b.n	800b6ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b6c2:	4b1a      	ldr	r3, [pc, #104]	@ (800b72c <HAL_RCC_GetSysClockFreq+0x110>)
 800b6c4:	617b      	str	r3, [r7, #20]
      break;
 800b6c6:	e005      	b.n	800b6d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b6c8:	4b19      	ldr	r3, [pc, #100]	@ (800b730 <HAL_RCC_GetSysClockFreq+0x114>)
 800b6ca:	617b      	str	r3, [r7, #20]
      break;
 800b6cc:	e002      	b.n	800b6d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b6ce:	69fb      	ldr	r3, [r7, #28]
 800b6d0:	617b      	str	r3, [r7, #20]
      break;
 800b6d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b6d4:	4b13      	ldr	r3, [pc, #76]	@ (800b724 <HAL_RCC_GetSysClockFreq+0x108>)
 800b6d6:	68db      	ldr	r3, [r3, #12]
 800b6d8:	091b      	lsrs	r3, r3, #4
 800b6da:	f003 0307 	and.w	r3, r3, #7
 800b6de:	3301      	adds	r3, #1
 800b6e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b6e2:	4b10      	ldr	r3, [pc, #64]	@ (800b724 <HAL_RCC_GetSysClockFreq+0x108>)
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	0a1b      	lsrs	r3, r3, #8
 800b6e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6ec:	697a      	ldr	r2, [r7, #20]
 800b6ee:	fb03 f202 	mul.w	r2, r3, r2
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b6fa:	4b0a      	ldr	r3, [pc, #40]	@ (800b724 <HAL_RCC_GetSysClockFreq+0x108>)
 800b6fc:	68db      	ldr	r3, [r3, #12]
 800b6fe:	0e5b      	lsrs	r3, r3, #25
 800b700:	f003 0303 	and.w	r3, r3, #3
 800b704:	3301      	adds	r3, #1
 800b706:	005b      	lsls	r3, r3, #1
 800b708:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b70a:	697a      	ldr	r2, [r7, #20]
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b712:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b714:	69bb      	ldr	r3, [r7, #24]
}
 800b716:	4618      	mov	r0, r3
 800b718:	3724      	adds	r7, #36	@ 0x24
 800b71a:	46bd      	mov	sp, r7
 800b71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b720:	4770      	bx	lr
 800b722:	bf00      	nop
 800b724:	40021000 	.word	0x40021000
 800b728:	0800e02c 	.word	0x0800e02c
 800b72c:	00f42400 	.word	0x00f42400
 800b730:	007a1200 	.word	0x007a1200

0800b734 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b734:	b480      	push	{r7}
 800b736:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b738:	4b03      	ldr	r3, [pc, #12]	@ (800b748 <HAL_RCC_GetHCLKFreq+0x14>)
 800b73a:	681b      	ldr	r3, [r3, #0]
}
 800b73c:	4618      	mov	r0, r3
 800b73e:	46bd      	mov	sp, r7
 800b740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b744:	4770      	bx	lr
 800b746:	bf00      	nop
 800b748:	20000398 	.word	0x20000398

0800b74c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b750:	f7ff fff0 	bl	800b734 <HAL_RCC_GetHCLKFreq>
 800b754:	4602      	mov	r2, r0
 800b756:	4b06      	ldr	r3, [pc, #24]	@ (800b770 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b758:	689b      	ldr	r3, [r3, #8]
 800b75a:	0a1b      	lsrs	r3, r3, #8
 800b75c:	f003 0307 	and.w	r3, r3, #7
 800b760:	4904      	ldr	r1, [pc, #16]	@ (800b774 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b762:	5ccb      	ldrb	r3, [r1, r3]
 800b764:	f003 031f 	and.w	r3, r3, #31
 800b768:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b76c:	4618      	mov	r0, r3
 800b76e:	bd80      	pop	{r7, pc}
 800b770:	40021000 	.word	0x40021000
 800b774:	0800e024 	.word	0x0800e024

0800b778 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b77c:	f7ff ffda 	bl	800b734 <HAL_RCC_GetHCLKFreq>
 800b780:	4602      	mov	r2, r0
 800b782:	4b06      	ldr	r3, [pc, #24]	@ (800b79c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b784:	689b      	ldr	r3, [r3, #8]
 800b786:	0adb      	lsrs	r3, r3, #11
 800b788:	f003 0307 	and.w	r3, r3, #7
 800b78c:	4904      	ldr	r1, [pc, #16]	@ (800b7a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b78e:	5ccb      	ldrb	r3, [r1, r3]
 800b790:	f003 031f 	and.w	r3, r3, #31
 800b794:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b798:	4618      	mov	r0, r3
 800b79a:	bd80      	pop	{r7, pc}
 800b79c:	40021000 	.word	0x40021000
 800b7a0:	0800e024 	.word	0x0800e024

0800b7a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b086      	sub	sp, #24
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b7b0:	4b2a      	ldr	r3, [pc, #168]	@ (800b85c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b7b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d003      	beq.n	800b7c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b7bc:	f7ff f968 	bl	800aa90 <HAL_PWREx_GetVoltageRange>
 800b7c0:	6178      	str	r0, [r7, #20]
 800b7c2:	e014      	b.n	800b7ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b7c4:	4b25      	ldr	r3, [pc, #148]	@ (800b85c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b7c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7c8:	4a24      	ldr	r2, [pc, #144]	@ (800b85c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b7ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7ce:	6593      	str	r3, [r2, #88]	@ 0x58
 800b7d0:	4b22      	ldr	r3, [pc, #136]	@ (800b85c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b7d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b7d8:	60fb      	str	r3, [r7, #12]
 800b7da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b7dc:	f7ff f958 	bl	800aa90 <HAL_PWREx_GetVoltageRange>
 800b7e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b7e2:	4b1e      	ldr	r3, [pc, #120]	@ (800b85c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b7e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7e6:	4a1d      	ldr	r2, [pc, #116]	@ (800b85c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b7e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b7ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7f4:	d10b      	bne.n	800b80e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2b80      	cmp	r3, #128	@ 0x80
 800b7fa:	d919      	bls.n	800b830 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2ba0      	cmp	r3, #160	@ 0xa0
 800b800:	d902      	bls.n	800b808 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b802:	2302      	movs	r3, #2
 800b804:	613b      	str	r3, [r7, #16]
 800b806:	e013      	b.n	800b830 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b808:	2301      	movs	r3, #1
 800b80a:	613b      	str	r3, [r7, #16]
 800b80c:	e010      	b.n	800b830 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	2b80      	cmp	r3, #128	@ 0x80
 800b812:	d902      	bls.n	800b81a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800b814:	2303      	movs	r3, #3
 800b816:	613b      	str	r3, [r7, #16]
 800b818:	e00a      	b.n	800b830 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2b80      	cmp	r3, #128	@ 0x80
 800b81e:	d102      	bne.n	800b826 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b820:	2302      	movs	r3, #2
 800b822:	613b      	str	r3, [r7, #16]
 800b824:	e004      	b.n	800b830 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	2b70      	cmp	r3, #112	@ 0x70
 800b82a:	d101      	bne.n	800b830 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b82c:	2301      	movs	r3, #1
 800b82e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b830:	4b0b      	ldr	r3, [pc, #44]	@ (800b860 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f023 0207 	bic.w	r2, r3, #7
 800b838:	4909      	ldr	r1, [pc, #36]	@ (800b860 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b83a:	693b      	ldr	r3, [r7, #16]
 800b83c:	4313      	orrs	r3, r2
 800b83e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b840:	4b07      	ldr	r3, [pc, #28]	@ (800b860 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f003 0307 	and.w	r3, r3, #7
 800b848:	693a      	ldr	r2, [r7, #16]
 800b84a:	429a      	cmp	r2, r3
 800b84c:	d001      	beq.n	800b852 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b84e:	2301      	movs	r3, #1
 800b850:	e000      	b.n	800b854 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b852:	2300      	movs	r3, #0
}
 800b854:	4618      	mov	r0, r3
 800b856:	3718      	adds	r7, #24
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}
 800b85c:	40021000 	.word	0x40021000
 800b860:	40022000 	.word	0x40022000

0800b864 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b086      	sub	sp, #24
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b86c:	2300      	movs	r3, #0
 800b86e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b870:	2300      	movs	r3, #0
 800b872:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d041      	beq.n	800b904 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b884:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b888:	d02a      	beq.n	800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800b88a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b88e:	d824      	bhi.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b890:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b894:	d008      	beq.n	800b8a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b896:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b89a:	d81e      	bhi.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d00a      	beq.n	800b8b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800b8a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b8a4:	d010      	beq.n	800b8c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b8a6:	e018      	b.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b8a8:	4b86      	ldr	r3, [pc, #536]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8aa:	68db      	ldr	r3, [r3, #12]
 800b8ac:	4a85      	ldr	r2, [pc, #532]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b8b2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b8b4:	e015      	b.n	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	3304      	adds	r3, #4
 800b8ba:	2100      	movs	r1, #0
 800b8bc:	4618      	mov	r0, r3
 800b8be:	f000 facd 	bl	800be5c <RCCEx_PLLSAI1_Config>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b8c6:	e00c      	b.n	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	3320      	adds	r3, #32
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f000 fbb6 	bl	800c040 <RCCEx_PLLSAI2_Config>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b8d8:	e003      	b.n	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b8da:	2301      	movs	r3, #1
 800b8dc:	74fb      	strb	r3, [r7, #19]
      break;
 800b8de:	e000      	b.n	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800b8e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b8e2:	7cfb      	ldrb	r3, [r7, #19]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d10b      	bne.n	800b900 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b8e8:	4b76      	ldr	r3, [pc, #472]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b8f6:	4973      	ldr	r1, [pc, #460]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b8fe:	e001      	b.n	800b904 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b900:	7cfb      	ldrb	r3, [r7, #19]
 800b902:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d041      	beq.n	800b994 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b914:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b918:	d02a      	beq.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800b91a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b91e:	d824      	bhi.n	800b96a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b920:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b924:	d008      	beq.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b926:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b92a:	d81e      	bhi.n	800b96a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d00a      	beq.n	800b946 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800b930:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b934:	d010      	beq.n	800b958 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800b936:	e018      	b.n	800b96a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b938:	4b62      	ldr	r3, [pc, #392]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b93a:	68db      	ldr	r3, [r3, #12]
 800b93c:	4a61      	ldr	r2, [pc, #388]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b93e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b942:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b944:	e015      	b.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	3304      	adds	r3, #4
 800b94a:	2100      	movs	r1, #0
 800b94c:	4618      	mov	r0, r3
 800b94e:	f000 fa85 	bl	800be5c <RCCEx_PLLSAI1_Config>
 800b952:	4603      	mov	r3, r0
 800b954:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b956:	e00c      	b.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	3320      	adds	r3, #32
 800b95c:	2100      	movs	r1, #0
 800b95e:	4618      	mov	r0, r3
 800b960:	f000 fb6e 	bl	800c040 <RCCEx_PLLSAI2_Config>
 800b964:	4603      	mov	r3, r0
 800b966:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b968:	e003      	b.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b96a:	2301      	movs	r3, #1
 800b96c:	74fb      	strb	r3, [r7, #19]
      break;
 800b96e:	e000      	b.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800b970:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b972:	7cfb      	ldrb	r3, [r7, #19]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d10b      	bne.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b978:	4b52      	ldr	r3, [pc, #328]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b97a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b97e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b986:	494f      	ldr	r1, [pc, #316]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b988:	4313      	orrs	r3, r2
 800b98a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b98e:	e001      	b.n	800b994 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b990:	7cfb      	ldrb	r3, [r7, #19]
 800b992:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	f000 80a0 	beq.w	800bae2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b9a6:	4b47      	ldr	r3, [pc, #284]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d101      	bne.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	e000      	b.n	800b9b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d00d      	beq.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b9bc:	4b41      	ldr	r3, [pc, #260]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9c0:	4a40      	ldr	r2, [pc, #256]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b9c6:	6593      	str	r3, [r2, #88]	@ 0x58
 800b9c8:	4b3e      	ldr	r3, [pc, #248]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b9ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b9d0:	60bb      	str	r3, [r7, #8]
 800b9d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b9d8:	4b3b      	ldr	r3, [pc, #236]	@ (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	4a3a      	ldr	r2, [pc, #232]	@ (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b9de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b9e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b9e4:	f7fa f97a 	bl	8005cdc <HAL_GetTick>
 800b9e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b9ea:	e009      	b.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b9ec:	f7fa f976 	bl	8005cdc <HAL_GetTick>
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	1ad3      	subs	r3, r2, r3
 800b9f6:	2b02      	cmp	r3, #2
 800b9f8:	d902      	bls.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800b9fa:	2303      	movs	r3, #3
 800b9fc:	74fb      	strb	r3, [r7, #19]
        break;
 800b9fe:	e005      	b.n	800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800ba00:	4b31      	ldr	r3, [pc, #196]	@ (800bac8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d0ef      	beq.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800ba0c:	7cfb      	ldrb	r3, [r7, #19]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d15c      	bne.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ba12:	4b2c      	ldr	r3, [pc, #176]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba1c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d01f      	beq.n	800ba64 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba2a:	697a      	ldr	r2, [r7, #20]
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d019      	beq.n	800ba64 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ba30:	4b24      	ldr	r3, [pc, #144]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba3a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ba3c:	4b21      	ldr	r3, [pc, #132]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba42:	4a20      	ldr	r2, [pc, #128]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ba48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ba4c:	4b1d      	ldr	r3, [pc, #116]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba52:	4a1c      	ldr	r2, [pc, #112]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ba5c:	4a19      	ldr	r2, [pc, #100]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba5e:	697b      	ldr	r3, [r7, #20]
 800ba60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	f003 0301 	and.w	r3, r3, #1
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d016      	beq.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba6e:	f7fa f935 	bl	8005cdc <HAL_GetTick>
 800ba72:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba74:	e00b      	b.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba76:	f7fa f931 	bl	8005cdc <HAL_GetTick>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	1ad3      	subs	r3, r2, r3
 800ba80:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ba84:	4293      	cmp	r3, r2
 800ba86:	d902      	bls.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800ba88:	2303      	movs	r3, #3
 800ba8a:	74fb      	strb	r3, [r7, #19]
            break;
 800ba8c:	e006      	b.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba8e:	4b0d      	ldr	r3, [pc, #52]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ba90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba94:	f003 0302 	and.w	r3, r3, #2
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d0ec      	beq.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800ba9c:	7cfb      	ldrb	r3, [r7, #19]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d10c      	bne.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800baa2:	4b08      	ldr	r3, [pc, #32]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800baa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baa8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bab2:	4904      	ldr	r1, [pc, #16]	@ (800bac4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800bab4:	4313      	orrs	r3, r2
 800bab6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800baba:	e009      	b.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800babc:	7cfb      	ldrb	r3, [r7, #19]
 800babe:	74bb      	strb	r3, [r7, #18]
 800bac0:	e006      	b.n	800bad0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800bac2:	bf00      	nop
 800bac4:	40021000 	.word	0x40021000
 800bac8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bacc:	7cfb      	ldrb	r3, [r7, #19]
 800bace:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bad0:	7c7b      	ldrb	r3, [r7, #17]
 800bad2:	2b01      	cmp	r3, #1
 800bad4:	d105      	bne.n	800bae2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bad6:	4ba6      	ldr	r3, [pc, #664]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bada:	4aa5      	ldr	r2, [pc, #660]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800badc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bae0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f003 0301 	and.w	r3, r3, #1
 800baea:	2b00      	cmp	r3, #0
 800baec:	d00a      	beq.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800baee:	4ba0      	ldr	r3, [pc, #640]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800baf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baf4:	f023 0203 	bic.w	r2, r3, #3
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bafc:	499c      	ldr	r1, [pc, #624]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bafe:	4313      	orrs	r3, r2
 800bb00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	f003 0302 	and.w	r3, r3, #2
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d00a      	beq.n	800bb26 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bb10:	4b97      	ldr	r3, [pc, #604]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb16:	f023 020c 	bic.w	r2, r3, #12
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb1e:	4994      	ldr	r1, [pc, #592]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb20:	4313      	orrs	r3, r2
 800bb22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f003 0304 	and.w	r3, r3, #4
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d00a      	beq.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bb32:	4b8f      	ldr	r3, [pc, #572]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb38:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb40:	498b      	ldr	r1, [pc, #556]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb42:	4313      	orrs	r3, r2
 800bb44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f003 0308 	and.w	r3, r3, #8
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d00a      	beq.n	800bb6a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bb54:	4b86      	ldr	r3, [pc, #536]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb5a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb62:	4983      	ldr	r1, [pc, #524]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb64:	4313      	orrs	r3, r2
 800bb66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	f003 0310 	and.w	r3, r3, #16
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d00a      	beq.n	800bb8c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bb76:	4b7e      	ldr	r3, [pc, #504]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb84:	497a      	ldr	r1, [pc, #488]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb86:	4313      	orrs	r3, r2
 800bb88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f003 0320 	and.w	r3, r3, #32
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d00a      	beq.n	800bbae <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bb98:	4b75      	ldr	r3, [pc, #468]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bb9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb9e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bba6:	4972      	ldr	r1, [pc, #456]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d00a      	beq.n	800bbd0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bbba:	4b6d      	ldr	r3, [pc, #436]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bbbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbc0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbc8:	4969      	ldr	r1, [pc, #420]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bbca:	4313      	orrs	r3, r2
 800bbcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d00a      	beq.n	800bbf2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bbdc:	4b64      	ldr	r3, [pc, #400]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bbde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbe2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbea:	4961      	ldr	r1, [pc, #388]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bbec:	4313      	orrs	r3, r2
 800bbee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d00a      	beq.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bbfe:	4b5c      	ldr	r3, [pc, #368]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc04:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc0c:	4958      	ldr	r1, [pc, #352]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc0e:	4313      	orrs	r3, r2
 800bc10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d00a      	beq.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bc20:	4b53      	ldr	r3, [pc, #332]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc26:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc2e:	4950      	ldr	r1, [pc, #320]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc30:	4313      	orrs	r3, r2
 800bc32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00a      	beq.n	800bc58 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bc42:	4b4b      	ldr	r3, [pc, #300]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc48:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc50:	4947      	ldr	r1, [pc, #284]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc52:	4313      	orrs	r3, r2
 800bc54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d00a      	beq.n	800bc7a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bc64:	4b42      	ldr	r3, [pc, #264]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bc6a:	f023 0203 	bic.w	r2, r3, #3
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc72:	493f      	ldr	r1, [pc, #252]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc74:	4313      	orrs	r3, r2
 800bc76:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d028      	beq.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bc86:	4b3a      	ldr	r3, [pc, #232]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc8c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc94:	4936      	ldr	r1, [pc, #216]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bc96:	4313      	orrs	r3, r2
 800bc98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bca0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bca4:	d106      	bne.n	800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bca6:	4b32      	ldr	r3, [pc, #200]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bca8:	68db      	ldr	r3, [r3, #12]
 800bcaa:	4a31      	ldr	r2, [pc, #196]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bcac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bcb0:	60d3      	str	r3, [r2, #12]
 800bcb2:	e011      	b.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bcbc:	d10c      	bne.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	3304      	adds	r3, #4
 800bcc2:	2101      	movs	r1, #1
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f000 f8c9 	bl	800be5c <RCCEx_PLLSAI1_Config>
 800bcca:	4603      	mov	r3, r0
 800bccc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800bcce:	7cfb      	ldrb	r3, [r7, #19]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d001      	beq.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800bcd4:	7cfb      	ldrb	r3, [r7, #19]
 800bcd6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d028      	beq.n	800bd36 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bce4:	4b22      	ldr	r3, [pc, #136]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcf2:	491f      	ldr	r1, [pc, #124]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bcf4:	4313      	orrs	r3, r2
 800bcf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bd02:	d106      	bne.n	800bd12 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd04:	4b1a      	ldr	r3, [pc, #104]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bd06:	68db      	ldr	r3, [r3, #12]
 800bd08:	4a19      	ldr	r2, [pc, #100]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bd0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd0e:	60d3      	str	r3, [r2, #12]
 800bd10:	e011      	b.n	800bd36 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bd16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bd1a:	d10c      	bne.n	800bd36 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	3304      	adds	r3, #4
 800bd20:	2101      	movs	r1, #1
 800bd22:	4618      	mov	r0, r3
 800bd24:	f000 f89a 	bl	800be5c <RCCEx_PLLSAI1_Config>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bd2c:	7cfb      	ldrb	r3, [r7, #19]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d001      	beq.n	800bd36 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800bd32:	7cfb      	ldrb	r3, [r7, #19]
 800bd34:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d02a      	beq.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bd42:	4b0b      	ldr	r3, [pc, #44]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bd44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd48:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd50:	4907      	ldr	r1, [pc, #28]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bd52:	4313      	orrs	r3, r2
 800bd54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bd60:	d108      	bne.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd62:	4b03      	ldr	r3, [pc, #12]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bd64:	68db      	ldr	r3, [r3, #12]
 800bd66:	4a02      	ldr	r2, [pc, #8]	@ (800bd70 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800bd68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd6c:	60d3      	str	r3, [r2, #12]
 800bd6e:	e013      	b.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800bd70:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bd7c:	d10c      	bne.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	3304      	adds	r3, #4
 800bd82:	2101      	movs	r1, #1
 800bd84:	4618      	mov	r0, r3
 800bd86:	f000 f869 	bl	800be5c <RCCEx_PLLSAI1_Config>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bd8e:	7cfb      	ldrb	r3, [r7, #19]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d001      	beq.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800bd94:	7cfb      	ldrb	r3, [r7, #19]
 800bd96:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d02f      	beq.n	800be04 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bda4:	4b2c      	ldr	r3, [pc, #176]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800bda6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bdaa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdb2:	4929      	ldr	r1, [pc, #164]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800bdb4:	4313      	orrs	r3, r2
 800bdb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bdc2:	d10d      	bne.n	800bde0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	3304      	adds	r3, #4
 800bdc8:	2102      	movs	r1, #2
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f000 f846 	bl	800be5c <RCCEx_PLLSAI1_Config>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bdd4:	7cfb      	ldrb	r3, [r7, #19]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d014      	beq.n	800be04 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800bdda:	7cfb      	ldrb	r3, [r7, #19]
 800bddc:	74bb      	strb	r3, [r7, #18]
 800bdde:	e011      	b.n	800be04 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bde4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bde8:	d10c      	bne.n	800be04 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	3320      	adds	r3, #32
 800bdee:	2102      	movs	r1, #2
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f000 f925 	bl	800c040 <RCCEx_PLLSAI2_Config>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bdfa:	7cfb      	ldrb	r3, [r7, #19]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d001      	beq.n	800be04 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800be00:	7cfb      	ldrb	r3, [r7, #19]
 800be02:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d00b      	beq.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800be10:	4b11      	ldr	r3, [pc, #68]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800be12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be16:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be20:	490d      	ldr	r1, [pc, #52]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800be22:	4313      	orrs	r3, r2
 800be24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800be30:	2b00      	cmp	r3, #0
 800be32:	d00b      	beq.n	800be4c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800be34:	4b08      	ldr	r3, [pc, #32]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800be36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be3a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be44:	4904      	ldr	r1, [pc, #16]	@ (800be58 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800be46:	4313      	orrs	r3, r2
 800be48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800be4c:	7cbb      	ldrb	r3, [r7, #18]
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3718      	adds	r7, #24
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	40021000 	.word	0x40021000

0800be5c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b084      	sub	sp, #16
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800be66:	2300      	movs	r3, #0
 800be68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800be6a:	4b74      	ldr	r3, [pc, #464]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800be6c:	68db      	ldr	r3, [r3, #12]
 800be6e:	f003 0303 	and.w	r3, r3, #3
 800be72:	2b00      	cmp	r3, #0
 800be74:	d018      	beq.n	800bea8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800be76:	4b71      	ldr	r3, [pc, #452]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800be78:	68db      	ldr	r3, [r3, #12]
 800be7a:	f003 0203 	and.w	r2, r3, #3
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	429a      	cmp	r2, r3
 800be84:	d10d      	bne.n	800bea2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
       ||
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d009      	beq.n	800bea2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800be8e:	4b6b      	ldr	r3, [pc, #428]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800be90:	68db      	ldr	r3, [r3, #12]
 800be92:	091b      	lsrs	r3, r3, #4
 800be94:	f003 0307 	and.w	r3, r3, #7
 800be98:	1c5a      	adds	r2, r3, #1
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	685b      	ldr	r3, [r3, #4]
       ||
 800be9e:	429a      	cmp	r2, r3
 800bea0:	d047      	beq.n	800bf32 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800bea2:	2301      	movs	r3, #1
 800bea4:	73fb      	strb	r3, [r7, #15]
 800bea6:	e044      	b.n	800bf32 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	2b03      	cmp	r3, #3
 800beae:	d018      	beq.n	800bee2 <RCCEx_PLLSAI1_Config+0x86>
 800beb0:	2b03      	cmp	r3, #3
 800beb2:	d825      	bhi.n	800bf00 <RCCEx_PLLSAI1_Config+0xa4>
 800beb4:	2b01      	cmp	r3, #1
 800beb6:	d002      	beq.n	800bebe <RCCEx_PLLSAI1_Config+0x62>
 800beb8:	2b02      	cmp	r3, #2
 800beba:	d009      	beq.n	800bed0 <RCCEx_PLLSAI1_Config+0x74>
 800bebc:	e020      	b.n	800bf00 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800bebe:	4b5f      	ldr	r3, [pc, #380]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f003 0302 	and.w	r3, r3, #2
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d11d      	bne.n	800bf06 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800beca:	2301      	movs	r3, #1
 800becc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bece:	e01a      	b.n	800bf06 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800bed0:	4b5a      	ldr	r3, [pc, #360]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d116      	bne.n	800bf0a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800bedc:	2301      	movs	r3, #1
 800bede:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bee0:	e013      	b.n	800bf0a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800bee2:	4b56      	ldr	r3, [pc, #344]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800beea:	2b00      	cmp	r3, #0
 800beec:	d10f      	bne.n	800bf0e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800beee:	4b53      	ldr	r3, [pc, #332]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d109      	bne.n	800bf0e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800befa:	2301      	movs	r3, #1
 800befc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800befe:	e006      	b.n	800bf0e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800bf00:	2301      	movs	r3, #1
 800bf02:	73fb      	strb	r3, [r7, #15]
      break;
 800bf04:	e004      	b.n	800bf10 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800bf06:	bf00      	nop
 800bf08:	e002      	b.n	800bf10 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800bf0a:	bf00      	nop
 800bf0c:	e000      	b.n	800bf10 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800bf0e:	bf00      	nop
    }

    if(status == HAL_OK)
 800bf10:	7bfb      	ldrb	r3, [r7, #15]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d10d      	bne.n	800bf32 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800bf16:	4b49      	ldr	r3, [pc, #292]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf18:	68db      	ldr	r3, [r3, #12]
 800bf1a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6819      	ldr	r1, [r3, #0]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	685b      	ldr	r3, [r3, #4]
 800bf26:	3b01      	subs	r3, #1
 800bf28:	011b      	lsls	r3, r3, #4
 800bf2a:	430b      	orrs	r3, r1
 800bf2c:	4943      	ldr	r1, [pc, #268]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf2e:	4313      	orrs	r3, r2
 800bf30:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800bf32:	7bfb      	ldrb	r3, [r7, #15]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d17c      	bne.n	800c032 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800bf38:	4b40      	ldr	r3, [pc, #256]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	4a3f      	ldr	r2, [pc, #252]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bf42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf44:	f7f9 feca 	bl	8005cdc <HAL_GetTick>
 800bf48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bf4a:	e009      	b.n	800bf60 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bf4c:	f7f9 fec6 	bl	8005cdc <HAL_GetTick>
 800bf50:	4602      	mov	r2, r0
 800bf52:	68bb      	ldr	r3, [r7, #8]
 800bf54:	1ad3      	subs	r3, r2, r3
 800bf56:	2b02      	cmp	r3, #2
 800bf58:	d902      	bls.n	800bf60 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800bf5a:	2303      	movs	r3, #3
 800bf5c:	73fb      	strb	r3, [r7, #15]
        break;
 800bf5e:	e005      	b.n	800bf6c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bf60:	4b36      	ldr	r3, [pc, #216]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d1ef      	bne.n	800bf4c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800bf6c:	7bfb      	ldrb	r3, [r7, #15]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d15f      	bne.n	800c032 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d110      	bne.n	800bf9a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bf78:	4b30      	ldr	r3, [pc, #192]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf7a:	691b      	ldr	r3, [r3, #16]
 800bf7c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800bf80:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800bf84:	687a      	ldr	r2, [r7, #4]
 800bf86:	6892      	ldr	r2, [r2, #8]
 800bf88:	0211      	lsls	r1, r2, #8
 800bf8a:	687a      	ldr	r2, [r7, #4]
 800bf8c:	68d2      	ldr	r2, [r2, #12]
 800bf8e:	06d2      	lsls	r2, r2, #27
 800bf90:	430a      	orrs	r2, r1
 800bf92:	492a      	ldr	r1, [pc, #168]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bf94:	4313      	orrs	r3, r2
 800bf96:	610b      	str	r3, [r1, #16]
 800bf98:	e027      	b.n	800bfea <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	2b01      	cmp	r3, #1
 800bf9e:	d112      	bne.n	800bfc6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bfa0:	4b26      	ldr	r3, [pc, #152]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bfa2:	691b      	ldr	r3, [r3, #16]
 800bfa4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800bfa8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800bfac:	687a      	ldr	r2, [r7, #4]
 800bfae:	6892      	ldr	r2, [r2, #8]
 800bfb0:	0211      	lsls	r1, r2, #8
 800bfb2:	687a      	ldr	r2, [r7, #4]
 800bfb4:	6912      	ldr	r2, [r2, #16]
 800bfb6:	0852      	lsrs	r2, r2, #1
 800bfb8:	3a01      	subs	r2, #1
 800bfba:	0552      	lsls	r2, r2, #21
 800bfbc:	430a      	orrs	r2, r1
 800bfbe:	491f      	ldr	r1, [pc, #124]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bfc0:	4313      	orrs	r3, r2
 800bfc2:	610b      	str	r3, [r1, #16]
 800bfc4:	e011      	b.n	800bfea <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bfc6:	4b1d      	ldr	r3, [pc, #116]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bfc8:	691b      	ldr	r3, [r3, #16]
 800bfca:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800bfce:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800bfd2:	687a      	ldr	r2, [r7, #4]
 800bfd4:	6892      	ldr	r2, [r2, #8]
 800bfd6:	0211      	lsls	r1, r2, #8
 800bfd8:	687a      	ldr	r2, [r7, #4]
 800bfda:	6952      	ldr	r2, [r2, #20]
 800bfdc:	0852      	lsrs	r2, r2, #1
 800bfde:	3a01      	subs	r2, #1
 800bfe0:	0652      	lsls	r2, r2, #25
 800bfe2:	430a      	orrs	r2, r1
 800bfe4:	4915      	ldr	r1, [pc, #84]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bfe6:	4313      	orrs	r3, r2
 800bfe8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800bfea:	4b14      	ldr	r3, [pc, #80]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	4a13      	ldr	r2, [pc, #76]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800bff0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bff4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bff6:	f7f9 fe71 	bl	8005cdc <HAL_GetTick>
 800bffa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bffc:	e009      	b.n	800c012 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bffe:	f7f9 fe6d 	bl	8005cdc <HAL_GetTick>
 800c002:	4602      	mov	r2, r0
 800c004:	68bb      	ldr	r3, [r7, #8]
 800c006:	1ad3      	subs	r3, r2, r3
 800c008:	2b02      	cmp	r3, #2
 800c00a:	d902      	bls.n	800c012 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800c00c:	2303      	movs	r3, #3
 800c00e:	73fb      	strb	r3, [r7, #15]
          break;
 800c010:	e005      	b.n	800c01e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c012:	4b0a      	ldr	r3, [pc, #40]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d0ef      	beq.n	800bffe <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800c01e:	7bfb      	ldrb	r3, [r7, #15]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d106      	bne.n	800c032 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c024:	4b05      	ldr	r3, [pc, #20]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c026:	691a      	ldr	r2, [r3, #16]
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	699b      	ldr	r3, [r3, #24]
 800c02c:	4903      	ldr	r1, [pc, #12]	@ (800c03c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c02e:	4313      	orrs	r3, r2
 800c030:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c032:	7bfb      	ldrb	r3, [r7, #15]
}
 800c034:	4618      	mov	r0, r3
 800c036:	3710      	adds	r7, #16
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}
 800c03c:	40021000 	.word	0x40021000

0800c040 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b084      	sub	sp, #16
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
 800c048:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c04a:	2300      	movs	r3, #0
 800c04c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c04e:	4b69      	ldr	r3, [pc, #420]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c050:	68db      	ldr	r3, [r3, #12]
 800c052:	f003 0303 	and.w	r3, r3, #3
 800c056:	2b00      	cmp	r3, #0
 800c058:	d018      	beq.n	800c08c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800c05a:	4b66      	ldr	r3, [pc, #408]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c05c:	68db      	ldr	r3, [r3, #12]
 800c05e:	f003 0203 	and.w	r2, r3, #3
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	429a      	cmp	r2, r3
 800c068:	d10d      	bne.n	800c086 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
       ||
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d009      	beq.n	800c086 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800c072:	4b60      	ldr	r3, [pc, #384]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	091b      	lsrs	r3, r3, #4
 800c078:	f003 0307 	and.w	r3, r3, #7
 800c07c:	1c5a      	adds	r2, r3, #1
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	685b      	ldr	r3, [r3, #4]
       ||
 800c082:	429a      	cmp	r2, r3
 800c084:	d047      	beq.n	800c116 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c086:	2301      	movs	r3, #1
 800c088:	73fb      	strb	r3, [r7, #15]
 800c08a:	e044      	b.n	800c116 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	2b03      	cmp	r3, #3
 800c092:	d018      	beq.n	800c0c6 <RCCEx_PLLSAI2_Config+0x86>
 800c094:	2b03      	cmp	r3, #3
 800c096:	d825      	bhi.n	800c0e4 <RCCEx_PLLSAI2_Config+0xa4>
 800c098:	2b01      	cmp	r3, #1
 800c09a:	d002      	beq.n	800c0a2 <RCCEx_PLLSAI2_Config+0x62>
 800c09c:	2b02      	cmp	r3, #2
 800c09e:	d009      	beq.n	800c0b4 <RCCEx_PLLSAI2_Config+0x74>
 800c0a0:	e020      	b.n	800c0e4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c0a2:	4b54      	ldr	r3, [pc, #336]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f003 0302 	and.w	r3, r3, #2
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d11d      	bne.n	800c0ea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c0b2:	e01a      	b.n	800c0ea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c0b4:	4b4f      	ldr	r3, [pc, #316]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d116      	bne.n	800c0ee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c0c4:	e013      	b.n	800c0ee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c0c6:	4b4b      	ldr	r3, [pc, #300]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d10f      	bne.n	800c0f2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c0d2:	4b48      	ldr	r3, [pc, #288]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d109      	bne.n	800c0f2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800c0de:	2301      	movs	r3, #1
 800c0e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c0e2:	e006      	b.n	800c0f2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c0e4:	2301      	movs	r3, #1
 800c0e6:	73fb      	strb	r3, [r7, #15]
      break;
 800c0e8:	e004      	b.n	800c0f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800c0ea:	bf00      	nop
 800c0ec:	e002      	b.n	800c0f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800c0ee:	bf00      	nop
 800c0f0:	e000      	b.n	800c0f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800c0f2:	bf00      	nop
    }

    if(status == HAL_OK)
 800c0f4:	7bfb      	ldrb	r3, [r7, #15]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d10d      	bne.n	800c116 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c0fa:	4b3e      	ldr	r3, [pc, #248]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c0fc:	68db      	ldr	r3, [r3, #12]
 800c0fe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6819      	ldr	r1, [r3, #0]
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	685b      	ldr	r3, [r3, #4]
 800c10a:	3b01      	subs	r3, #1
 800c10c:	011b      	lsls	r3, r3, #4
 800c10e:	430b      	orrs	r3, r1
 800c110:	4938      	ldr	r1, [pc, #224]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c112:	4313      	orrs	r3, r2
 800c114:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c116:	7bfb      	ldrb	r3, [r7, #15]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d166      	bne.n	800c1ea <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800c11c:	4b35      	ldr	r3, [pc, #212]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4a34      	ldr	r2, [pc, #208]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c122:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c126:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c128:	f7f9 fdd8 	bl	8005cdc <HAL_GetTick>
 800c12c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c12e:	e009      	b.n	800c144 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c130:	f7f9 fdd4 	bl	8005cdc <HAL_GetTick>
 800c134:	4602      	mov	r2, r0
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	1ad3      	subs	r3, r2, r3
 800c13a:	2b02      	cmp	r3, #2
 800c13c:	d902      	bls.n	800c144 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800c13e:	2303      	movs	r3, #3
 800c140:	73fb      	strb	r3, [r7, #15]
        break;
 800c142:	e005      	b.n	800c150 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c144:	4b2b      	ldr	r3, [pc, #172]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d1ef      	bne.n	800c130 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800c150:	7bfb      	ldrb	r3, [r7, #15]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d149      	bne.n	800c1ea <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c156:	683b      	ldr	r3, [r7, #0]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d110      	bne.n	800c17e <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c15c:	4b25      	ldr	r3, [pc, #148]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c15e:	695b      	ldr	r3, [r3, #20]
 800c160:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800c164:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800c168:	687a      	ldr	r2, [r7, #4]
 800c16a:	6892      	ldr	r2, [r2, #8]
 800c16c:	0211      	lsls	r1, r2, #8
 800c16e:	687a      	ldr	r2, [r7, #4]
 800c170:	68d2      	ldr	r2, [r2, #12]
 800c172:	06d2      	lsls	r2, r2, #27
 800c174:	430a      	orrs	r2, r1
 800c176:	491f      	ldr	r1, [pc, #124]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c178:	4313      	orrs	r3, r2
 800c17a:	614b      	str	r3, [r1, #20]
 800c17c:	e011      	b.n	800c1a2 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c17e:	4b1d      	ldr	r3, [pc, #116]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c180:	695b      	ldr	r3, [r3, #20]
 800c182:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800c186:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	6892      	ldr	r2, [r2, #8]
 800c18e:	0211      	lsls	r1, r2, #8
 800c190:	687a      	ldr	r2, [r7, #4]
 800c192:	6912      	ldr	r2, [r2, #16]
 800c194:	0852      	lsrs	r2, r2, #1
 800c196:	3a01      	subs	r2, #1
 800c198:	0652      	lsls	r2, r2, #25
 800c19a:	430a      	orrs	r2, r1
 800c19c:	4915      	ldr	r1, [pc, #84]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c19e:	4313      	orrs	r3, r2
 800c1a0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800c1a2:	4b14      	ldr	r3, [pc, #80]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	4a13      	ldr	r2, [pc, #76]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c1a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c1ac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c1ae:	f7f9 fd95 	bl	8005cdc <HAL_GetTick>
 800c1b2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c1b4:	e009      	b.n	800c1ca <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c1b6:	f7f9 fd91 	bl	8005cdc <HAL_GetTick>
 800c1ba:	4602      	mov	r2, r0
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	1ad3      	subs	r3, r2, r3
 800c1c0:	2b02      	cmp	r3, #2
 800c1c2:	d902      	bls.n	800c1ca <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800c1c4:	2303      	movs	r3, #3
 800c1c6:	73fb      	strb	r3, [r7, #15]
          break;
 800c1c8:	e005      	b.n	800c1d6 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c1ca:	4b0a      	ldr	r3, [pc, #40]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d0ef      	beq.n	800c1b6 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800c1d6:	7bfb      	ldrb	r3, [r7, #15]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d106      	bne.n	800c1ea <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800c1dc:	4b05      	ldr	r3, [pc, #20]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c1de:	695a      	ldr	r2, [r3, #20]
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	695b      	ldr	r3, [r3, #20]
 800c1e4:	4903      	ldr	r1, [pc, #12]	@ (800c1f4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800c1e6:	4313      	orrs	r3, r2
 800c1e8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800c1ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3710      	adds	r7, #16
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}
 800c1f4:	40021000 	.word	0x40021000

0800c1f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b082      	sub	sp, #8
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d101      	bne.n	800c20a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c206:	2301      	movs	r3, #1
 800c208:	e049      	b.n	800c29e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c210:	b2db      	uxtb	r3, r3
 800c212:	2b00      	cmp	r3, #0
 800c214:	d106      	bne.n	800c224 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2200      	movs	r2, #0
 800c21a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f7f9 f82a 	bl	8005278 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2202      	movs	r2, #2
 800c228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681a      	ldr	r2, [r3, #0]
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	3304      	adds	r3, #4
 800c234:	4619      	mov	r1, r3
 800c236:	4610      	mov	r0, r2
 800c238:	f000 f9d0 	bl	800c5dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2201      	movs	r2, #1
 800c240:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2201      	movs	r2, #1
 800c248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2201      	movs	r2, #1
 800c250:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2201      	movs	r2, #1
 800c258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2201      	movs	r2, #1
 800c260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	2201      	movs	r2, #1
 800c268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	2201      	movs	r2, #1
 800c270:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	2201      	movs	r2, #1
 800c278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2201      	movs	r2, #1
 800c280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2201      	movs	r2, #1
 800c288:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2201      	movs	r2, #1
 800c290:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2201      	movs	r2, #1
 800c298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c29c:	2300      	movs	r3, #0
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	3708      	adds	r7, #8
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}
	...

0800c2a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c2a8:	b480      	push	{r7}
 800c2aa:	b085      	sub	sp, #20
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c2b6:	b2db      	uxtb	r3, r3
 800c2b8:	2b01      	cmp	r3, #1
 800c2ba:	d001      	beq.n	800c2c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c2bc:	2301      	movs	r3, #1
 800c2be:	e04f      	b.n	800c360 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2202      	movs	r2, #2
 800c2c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	68da      	ldr	r2, [r3, #12]
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	f042 0201 	orr.w	r2, r2, #1
 800c2d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	4a23      	ldr	r2, [pc, #140]	@ (800c36c <HAL_TIM_Base_Start_IT+0xc4>)
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d01d      	beq.n	800c31e <HAL_TIM_Base_Start_IT+0x76>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2ea:	d018      	beq.n	800c31e <HAL_TIM_Base_Start_IT+0x76>
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	4a1f      	ldr	r2, [pc, #124]	@ (800c370 <HAL_TIM_Base_Start_IT+0xc8>)
 800c2f2:	4293      	cmp	r3, r2
 800c2f4:	d013      	beq.n	800c31e <HAL_TIM_Base_Start_IT+0x76>
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	4a1e      	ldr	r2, [pc, #120]	@ (800c374 <HAL_TIM_Base_Start_IT+0xcc>)
 800c2fc:	4293      	cmp	r3, r2
 800c2fe:	d00e      	beq.n	800c31e <HAL_TIM_Base_Start_IT+0x76>
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	4a1c      	ldr	r2, [pc, #112]	@ (800c378 <HAL_TIM_Base_Start_IT+0xd0>)
 800c306:	4293      	cmp	r3, r2
 800c308:	d009      	beq.n	800c31e <HAL_TIM_Base_Start_IT+0x76>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	4a1b      	ldr	r2, [pc, #108]	@ (800c37c <HAL_TIM_Base_Start_IT+0xd4>)
 800c310:	4293      	cmp	r3, r2
 800c312:	d004      	beq.n	800c31e <HAL_TIM_Base_Start_IT+0x76>
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	4a19      	ldr	r2, [pc, #100]	@ (800c380 <HAL_TIM_Base_Start_IT+0xd8>)
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d115      	bne.n	800c34a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	689a      	ldr	r2, [r3, #8]
 800c324:	4b17      	ldr	r3, [pc, #92]	@ (800c384 <HAL_TIM_Base_Start_IT+0xdc>)
 800c326:	4013      	ands	r3, r2
 800c328:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	2b06      	cmp	r3, #6
 800c32e:	d015      	beq.n	800c35c <HAL_TIM_Base_Start_IT+0xb4>
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c336:	d011      	beq.n	800c35c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f042 0201 	orr.w	r2, r2, #1
 800c346:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c348:	e008      	b.n	800c35c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	f042 0201 	orr.w	r2, r2, #1
 800c358:	601a      	str	r2, [r3, #0]
 800c35a:	e000      	b.n	800c35e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c35c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c35e:	2300      	movs	r3, #0
}
 800c360:	4618      	mov	r0, r3
 800c362:	3714      	adds	r7, #20
 800c364:	46bd      	mov	sp, r7
 800c366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36a:	4770      	bx	lr
 800c36c:	40012c00 	.word	0x40012c00
 800c370:	40000400 	.word	0x40000400
 800c374:	40000800 	.word	0x40000800
 800c378:	40000c00 	.word	0x40000c00
 800c37c:	40013400 	.word	0x40013400
 800c380:	40014000 	.word	0x40014000
 800c384:	00010007 	.word	0x00010007

0800c388 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	b084      	sub	sp, #16
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	68db      	ldr	r3, [r3, #12]
 800c396:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	691b      	ldr	r3, [r3, #16]
 800c39e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	f003 0302 	and.w	r3, r3, #2
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d020      	beq.n	800c3ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	f003 0302 	and.w	r3, r3, #2
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d01b      	beq.n	800c3ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	f06f 0202 	mvn.w	r2, #2
 800c3bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2201      	movs	r2, #1
 800c3c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	699b      	ldr	r3, [r3, #24]
 800c3ca:	f003 0303 	and.w	r3, r3, #3
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d003      	beq.n	800c3da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f000 f8e4 	bl	800c5a0 <HAL_TIM_IC_CaptureCallback>
 800c3d8:	e005      	b.n	800c3e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3da:	6878      	ldr	r0, [r7, #4]
 800c3dc:	f000 f8d6 	bl	800c58c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c3e0:	6878      	ldr	r0, [r7, #4]
 800c3e2:	f000 f8e7 	bl	800c5b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	f003 0304 	and.w	r3, r3, #4
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d020      	beq.n	800c438 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f003 0304 	and.w	r3, r3, #4
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d01b      	beq.n	800c438 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f06f 0204 	mvn.w	r2, #4
 800c408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2202      	movs	r2, #2
 800c40e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	699b      	ldr	r3, [r3, #24]
 800c416:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d003      	beq.n	800c426 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c41e:	6878      	ldr	r0, [r7, #4]
 800c420:	f000 f8be 	bl	800c5a0 <HAL_TIM_IC_CaptureCallback>
 800c424:	e005      	b.n	800c432 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c426:	6878      	ldr	r0, [r7, #4]
 800c428:	f000 f8b0 	bl	800c58c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f000 f8c1 	bl	800c5b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2200      	movs	r2, #0
 800c436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	f003 0308 	and.w	r3, r3, #8
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d020      	beq.n	800c484 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	f003 0308 	and.w	r3, r3, #8
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d01b      	beq.n	800c484 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	f06f 0208 	mvn.w	r2, #8
 800c454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2204      	movs	r2, #4
 800c45a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	69db      	ldr	r3, [r3, #28]
 800c462:	f003 0303 	and.w	r3, r3, #3
 800c466:	2b00      	cmp	r3, #0
 800c468:	d003      	beq.n	800c472 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f000 f898 	bl	800c5a0 <HAL_TIM_IC_CaptureCallback>
 800c470:	e005      	b.n	800c47e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f000 f88a 	bl	800c58c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f000 f89b 	bl	800c5b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2200      	movs	r2, #0
 800c482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	f003 0310 	and.w	r3, r3, #16
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d020      	beq.n	800c4d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	f003 0310 	and.w	r3, r3, #16
 800c494:	2b00      	cmp	r3, #0
 800c496:	d01b      	beq.n	800c4d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	f06f 0210 	mvn.w	r2, #16
 800c4a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	2208      	movs	r2, #8
 800c4a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	69db      	ldr	r3, [r3, #28]
 800c4ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d003      	beq.n	800c4be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 f872 	bl	800c5a0 <HAL_TIM_IC_CaptureCallback>
 800c4bc:	e005      	b.n	800c4ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f000 f864 	bl	800c58c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4c4:	6878      	ldr	r0, [r7, #4]
 800c4c6:	f000 f875 	bl	800c5b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	f003 0301 	and.w	r3, r3, #1
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d00c      	beq.n	800c4f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	f003 0301 	and.w	r3, r3, #1
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d007      	beq.n	800c4f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	f06f 0201 	mvn.w	r2, #1
 800c4ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c4ee:	6878      	ldr	r0, [r7, #4]
 800c4f0:	f7f8 fccc 	bl	8004e8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800c4f4:	68bb      	ldr	r3, [r7, #8]
 800c4f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d00c      	beq.n	800c518 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c504:	2b00      	cmp	r3, #0
 800c506:	d007      	beq.n	800c518 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800c510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	f000 f98e 	bl	800c834 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c518:	68bb      	ldr	r3, [r7, #8]
 800c51a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d00c      	beq.n	800c53c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d007      	beq.n	800c53c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c536:	6878      	ldr	r0, [r7, #4]
 800c538:	f000 f986 	bl	800c848 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c542:	2b00      	cmp	r3, #0
 800c544:	d00c      	beq.n	800c560 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d007      	beq.n	800c560 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c55a:	6878      	ldr	r0, [r7, #4]
 800c55c:	f000 f834 	bl	800c5c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	f003 0320 	and.w	r3, r3, #32
 800c566:	2b00      	cmp	r3, #0
 800c568:	d00c      	beq.n	800c584 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	f003 0320 	and.w	r3, r3, #32
 800c570:	2b00      	cmp	r3, #0
 800c572:	d007      	beq.n	800c584 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	f06f 0220 	mvn.w	r2, #32
 800c57c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c57e:	6878      	ldr	r0, [r7, #4]
 800c580:	f000 f94e 	bl	800c820 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c584:	bf00      	nop
 800c586:	3710      	adds	r7, #16
 800c588:	46bd      	mov	sp, r7
 800c58a:	bd80      	pop	{r7, pc}

0800c58c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c58c:	b480      	push	{r7}
 800c58e:	b083      	sub	sp, #12
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c594:	bf00      	nop
 800c596:	370c      	adds	r7, #12
 800c598:	46bd      	mov	sp, r7
 800c59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59e:	4770      	bx	lr

0800c5a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b083      	sub	sp, #12
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c5a8:	bf00      	nop
 800c5aa:	370c      	adds	r7, #12
 800c5ac:	46bd      	mov	sp, r7
 800c5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b2:	4770      	bx	lr

0800c5b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b083      	sub	sp, #12
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c5bc:	bf00      	nop
 800c5be:	370c      	adds	r7, #12
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c6:	4770      	bx	lr

0800c5c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b083      	sub	sp, #12
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c5d0:	bf00      	nop
 800c5d2:	370c      	adds	r7, #12
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr

0800c5dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b085      	sub	sp, #20
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
 800c5e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	4a40      	ldr	r2, [pc, #256]	@ (800c6f0 <TIM_Base_SetConfig+0x114>)
 800c5f0:	4293      	cmp	r3, r2
 800c5f2:	d013      	beq.n	800c61c <TIM_Base_SetConfig+0x40>
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5fa:	d00f      	beq.n	800c61c <TIM_Base_SetConfig+0x40>
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	4a3d      	ldr	r2, [pc, #244]	@ (800c6f4 <TIM_Base_SetConfig+0x118>)
 800c600:	4293      	cmp	r3, r2
 800c602:	d00b      	beq.n	800c61c <TIM_Base_SetConfig+0x40>
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	4a3c      	ldr	r2, [pc, #240]	@ (800c6f8 <TIM_Base_SetConfig+0x11c>)
 800c608:	4293      	cmp	r3, r2
 800c60a:	d007      	beq.n	800c61c <TIM_Base_SetConfig+0x40>
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	4a3b      	ldr	r2, [pc, #236]	@ (800c6fc <TIM_Base_SetConfig+0x120>)
 800c610:	4293      	cmp	r3, r2
 800c612:	d003      	beq.n	800c61c <TIM_Base_SetConfig+0x40>
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	4a3a      	ldr	r2, [pc, #232]	@ (800c700 <TIM_Base_SetConfig+0x124>)
 800c618:	4293      	cmp	r3, r2
 800c61a:	d108      	bne.n	800c62e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c622:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	685b      	ldr	r3, [r3, #4]
 800c628:	68fa      	ldr	r2, [r7, #12]
 800c62a:	4313      	orrs	r3, r2
 800c62c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	4a2f      	ldr	r2, [pc, #188]	@ (800c6f0 <TIM_Base_SetConfig+0x114>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d01f      	beq.n	800c676 <TIM_Base_SetConfig+0x9a>
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c63c:	d01b      	beq.n	800c676 <TIM_Base_SetConfig+0x9a>
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	4a2c      	ldr	r2, [pc, #176]	@ (800c6f4 <TIM_Base_SetConfig+0x118>)
 800c642:	4293      	cmp	r3, r2
 800c644:	d017      	beq.n	800c676 <TIM_Base_SetConfig+0x9a>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	4a2b      	ldr	r2, [pc, #172]	@ (800c6f8 <TIM_Base_SetConfig+0x11c>)
 800c64a:	4293      	cmp	r3, r2
 800c64c:	d013      	beq.n	800c676 <TIM_Base_SetConfig+0x9a>
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	4a2a      	ldr	r2, [pc, #168]	@ (800c6fc <TIM_Base_SetConfig+0x120>)
 800c652:	4293      	cmp	r3, r2
 800c654:	d00f      	beq.n	800c676 <TIM_Base_SetConfig+0x9a>
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	4a29      	ldr	r2, [pc, #164]	@ (800c700 <TIM_Base_SetConfig+0x124>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d00b      	beq.n	800c676 <TIM_Base_SetConfig+0x9a>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	4a28      	ldr	r2, [pc, #160]	@ (800c704 <TIM_Base_SetConfig+0x128>)
 800c662:	4293      	cmp	r3, r2
 800c664:	d007      	beq.n	800c676 <TIM_Base_SetConfig+0x9a>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	4a27      	ldr	r2, [pc, #156]	@ (800c708 <TIM_Base_SetConfig+0x12c>)
 800c66a:	4293      	cmp	r3, r2
 800c66c:	d003      	beq.n	800c676 <TIM_Base_SetConfig+0x9a>
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	4a26      	ldr	r2, [pc, #152]	@ (800c70c <TIM_Base_SetConfig+0x130>)
 800c672:	4293      	cmp	r3, r2
 800c674:	d108      	bne.n	800c688 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c67c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	68db      	ldr	r3, [r3, #12]
 800c682:	68fa      	ldr	r2, [r7, #12]
 800c684:	4313      	orrs	r3, r2
 800c686:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c68e:	683b      	ldr	r3, [r7, #0]
 800c690:	695b      	ldr	r3, [r3, #20]
 800c692:	4313      	orrs	r3, r2
 800c694:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	68fa      	ldr	r2, [r7, #12]
 800c69a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	689a      	ldr	r2, [r3, #8]
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	681a      	ldr	r2, [r3, #0]
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	4a10      	ldr	r2, [pc, #64]	@ (800c6f0 <TIM_Base_SetConfig+0x114>)
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	d00f      	beq.n	800c6d4 <TIM_Base_SetConfig+0xf8>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	4a12      	ldr	r2, [pc, #72]	@ (800c700 <TIM_Base_SetConfig+0x124>)
 800c6b8:	4293      	cmp	r3, r2
 800c6ba:	d00b      	beq.n	800c6d4 <TIM_Base_SetConfig+0xf8>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	4a11      	ldr	r2, [pc, #68]	@ (800c704 <TIM_Base_SetConfig+0x128>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d007      	beq.n	800c6d4 <TIM_Base_SetConfig+0xf8>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	4a10      	ldr	r2, [pc, #64]	@ (800c708 <TIM_Base_SetConfig+0x12c>)
 800c6c8:	4293      	cmp	r3, r2
 800c6ca:	d003      	beq.n	800c6d4 <TIM_Base_SetConfig+0xf8>
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	4a0f      	ldr	r2, [pc, #60]	@ (800c70c <TIM_Base_SetConfig+0x130>)
 800c6d0:	4293      	cmp	r3, r2
 800c6d2:	d103      	bne.n	800c6dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	691a      	ldr	r2, [r3, #16]
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	2201      	movs	r2, #1
 800c6e0:	615a      	str	r2, [r3, #20]
}
 800c6e2:	bf00      	nop
 800c6e4:	3714      	adds	r7, #20
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ec:	4770      	bx	lr
 800c6ee:	bf00      	nop
 800c6f0:	40012c00 	.word	0x40012c00
 800c6f4:	40000400 	.word	0x40000400
 800c6f8:	40000800 	.word	0x40000800
 800c6fc:	40000c00 	.word	0x40000c00
 800c700:	40013400 	.word	0x40013400
 800c704:	40014000 	.word	0x40014000
 800c708:	40014400 	.word	0x40014400
 800c70c:	40014800 	.word	0x40014800

0800c710 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c710:	b480      	push	{r7}
 800c712:	b085      	sub	sp, #20
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c720:	2b01      	cmp	r3, #1
 800c722:	d101      	bne.n	800c728 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c724:	2302      	movs	r3, #2
 800c726:	e068      	b.n	800c7fa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2201      	movs	r2, #1
 800c72c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2202      	movs	r2, #2
 800c734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	685b      	ldr	r3, [r3, #4]
 800c73e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	689b      	ldr	r3, [r3, #8]
 800c746:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	4a2e      	ldr	r2, [pc, #184]	@ (800c808 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c74e:	4293      	cmp	r3, r2
 800c750:	d004      	beq.n	800c75c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	4a2d      	ldr	r2, [pc, #180]	@ (800c80c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c758:	4293      	cmp	r3, r2
 800c75a:	d108      	bne.n	800c76e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c762:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c764:	683b      	ldr	r3, [r7, #0]
 800c766:	685b      	ldr	r3, [r3, #4]
 800c768:	68fa      	ldr	r2, [r7, #12]
 800c76a:	4313      	orrs	r3, r2
 800c76c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c774:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	68fa      	ldr	r2, [r7, #12]
 800c77c:	4313      	orrs	r3, r2
 800c77e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	68fa      	ldr	r2, [r7, #12]
 800c786:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	4a1e      	ldr	r2, [pc, #120]	@ (800c808 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c78e:	4293      	cmp	r3, r2
 800c790:	d01d      	beq.n	800c7ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c79a:	d018      	beq.n	800c7ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4a1b      	ldr	r2, [pc, #108]	@ (800c810 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c7a2:	4293      	cmp	r3, r2
 800c7a4:	d013      	beq.n	800c7ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	4a1a      	ldr	r2, [pc, #104]	@ (800c814 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c7ac:	4293      	cmp	r3, r2
 800c7ae:	d00e      	beq.n	800c7ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	4a18      	ldr	r2, [pc, #96]	@ (800c818 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c7b6:	4293      	cmp	r3, r2
 800c7b8:	d009      	beq.n	800c7ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	4a13      	ldr	r2, [pc, #76]	@ (800c80c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c7c0:	4293      	cmp	r3, r2
 800c7c2:	d004      	beq.n	800c7ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	4a14      	ldr	r2, [pc, #80]	@ (800c81c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c7ca:	4293      	cmp	r3, r2
 800c7cc:	d10c      	bne.n	800c7e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c7ce:	68bb      	ldr	r3, [r7, #8]
 800c7d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c7d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	689b      	ldr	r3, [r3, #8]
 800c7da:	68ba      	ldr	r2, [r7, #8]
 800c7dc:	4313      	orrs	r3, r2
 800c7de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	68ba      	ldr	r2, [r7, #8]
 800c7e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	2201      	movs	r2, #1
 800c7ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c7f8:	2300      	movs	r3, #0
}
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	3714      	adds	r7, #20
 800c7fe:	46bd      	mov	sp, r7
 800c800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c804:	4770      	bx	lr
 800c806:	bf00      	nop
 800c808:	40012c00 	.word	0x40012c00
 800c80c:	40013400 	.word	0x40013400
 800c810:	40000400 	.word	0x40000400
 800c814:	40000800 	.word	0x40000800
 800c818:	40000c00 	.word	0x40000c00
 800c81c:	40014000 	.word	0x40014000

0800c820 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c820:	b480      	push	{r7}
 800c822:	b083      	sub	sp, #12
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c828:	bf00      	nop
 800c82a:	370c      	adds	r7, #12
 800c82c:	46bd      	mov	sp, r7
 800c82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c832:	4770      	bx	lr

0800c834 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c834:	b480      	push	{r7}
 800c836:	b083      	sub	sp, #12
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c83c:	bf00      	nop
 800c83e:	370c      	adds	r7, #12
 800c840:	46bd      	mov	sp, r7
 800c842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c846:	4770      	bx	lr

0800c848 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c848:	b480      	push	{r7}
 800c84a:	b083      	sub	sp, #12
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c850:	bf00      	nop
 800c852:	370c      	adds	r7, #12
 800c854:	46bd      	mov	sp, r7
 800c856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85a:	4770      	bx	lr

0800c85c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b082      	sub	sp, #8
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d101      	bne.n	800c86e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c86a:	2301      	movs	r3, #1
 800c86c:	e040      	b.n	800c8f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c872:	2b00      	cmp	r3, #0
 800c874:	d106      	bne.n	800c884 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	2200      	movs	r2, #0
 800c87a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f7f8 fd20 	bl	80052c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2224      	movs	r2, #36	@ 0x24
 800c888:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	681a      	ldr	r2, [r3, #0]
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	f022 0201 	bic.w	r2, r2, #1
 800c898:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d002      	beq.n	800c8a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c8a2:	6878      	ldr	r0, [r7, #4]
 800c8a4:	f000 ff04 	bl	800d6b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f000 fc49 	bl	800d140 <UART_SetConfig>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	2b01      	cmp	r3, #1
 800c8b2:	d101      	bne.n	800c8b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c8b4:	2301      	movs	r3, #1
 800c8b6:	e01b      	b.n	800c8f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	685a      	ldr	r2, [r3, #4]
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c8c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	689a      	ldr	r2, [r3, #8]
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c8d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	681a      	ldr	r2, [r3, #0]
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	f042 0201 	orr.w	r2, r2, #1
 800c8e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c8e8:	6878      	ldr	r0, [r7, #4]
 800c8ea:	f000 ff83 	bl	800d7f4 <UART_CheckIdleState>
 800c8ee:	4603      	mov	r3, r0
}
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	3708      	adds	r7, #8
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	bd80      	pop	{r7, pc}

0800c8f8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b082      	sub	sp, #8
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d101      	bne.n	800c90a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800c906:	2301      	movs	r3, #1
 800c908:	e02f      	b.n	800c96a <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	2224      	movs	r2, #36	@ 0x24
 800c90e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	681a      	ldr	r2, [r3, #0]
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	f022 0201 	bic.w	r2, r2, #1
 800c91e:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	2200      	movs	r2, #0
 800c926:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	2200      	movs	r2, #0
 800c92e:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	2200      	movs	r2, #0
 800c936:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	f7f8 fe51 	bl	80055e0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2200      	movs	r2, #0
 800c942:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_RESET;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2200      	movs	r2, #0
 800c94a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2200      	movs	r2, #0
 800c950:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2200      	movs	r2, #0
 800c958:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2200      	movs	r2, #0
 800c95e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2200      	movs	r2, #0
 800c964:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800c968:	2300      	movs	r3, #0
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3708      	adds	r7, #8
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}
	...

0800c974 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b08a      	sub	sp, #40	@ 0x28
 800c978:	af00      	add	r7, sp, #0
 800c97a:	60f8      	str	r0, [r7, #12]
 800c97c:	60b9      	str	r1, [r7, #8]
 800c97e:	4613      	mov	r3, r2
 800c980:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c986:	2b20      	cmp	r3, #32
 800c988:	d165      	bne.n	800ca56 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d002      	beq.n	800c996 <HAL_UART_Transmit_DMA+0x22>
 800c990:	88fb      	ldrh	r3, [r7, #6]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d101      	bne.n	800c99a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800c996:	2301      	movs	r3, #1
 800c998:	e05e      	b.n	800ca58 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	68ba      	ldr	r2, [r7, #8]
 800c99e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	88fa      	ldrh	r2, [r7, #6]
 800c9a4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	88fa      	ldrh	r2, [r7, #6]
 800c9ac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	2221      	movs	r2, #33	@ 0x21
 800c9bc:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d027      	beq.n	800ca16 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9ca:	4a25      	ldr	r2, [pc, #148]	@ (800ca60 <HAL_UART_Transmit_DMA+0xec>)
 800c9cc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9d2:	4a24      	ldr	r2, [pc, #144]	@ (800ca64 <HAL_UART_Transmit_DMA+0xf0>)
 800c9d4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9da:	4a23      	ldr	r2, [pc, #140]	@ (800ca68 <HAL_UART_Transmit_DMA+0xf4>)
 800c9dc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c9ee:	4619      	mov	r1, r3
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	3328      	adds	r3, #40	@ 0x28
 800c9f6:	461a      	mov	r2, r3
 800c9f8:	88fb      	ldrh	r3, [r7, #6]
 800c9fa:	f7fb f8a9 	bl	8007b50 <HAL_DMA_Start_IT>
 800c9fe:	4603      	mov	r3, r0
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d008      	beq.n	800ca16 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	2210      	movs	r2, #16
 800ca08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	2220      	movs	r2, #32
 800ca10:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800ca12:	2301      	movs	r3, #1
 800ca14:	e020      	b.n	800ca58 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	2240      	movs	r2, #64	@ 0x40
 800ca1c:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	3308      	adds	r3, #8
 800ca24:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca26:	697b      	ldr	r3, [r7, #20]
 800ca28:	e853 3f00 	ldrex	r3, [r3]
 800ca2c:	613b      	str	r3, [r7, #16]
   return(result);
 800ca2e:	693b      	ldr	r3, [r7, #16]
 800ca30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca34:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	3308      	adds	r3, #8
 800ca3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca3e:	623a      	str	r2, [r7, #32]
 800ca40:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca42:	69f9      	ldr	r1, [r7, #28]
 800ca44:	6a3a      	ldr	r2, [r7, #32]
 800ca46:	e841 2300 	strex	r3, r2, [r1]
 800ca4a:	61bb      	str	r3, [r7, #24]
   return(result);
 800ca4c:	69bb      	ldr	r3, [r7, #24]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d1e5      	bne.n	800ca1e <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800ca52:	2300      	movs	r3, #0
 800ca54:	e000      	b.n	800ca58 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800ca56:	2302      	movs	r3, #2
  }
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3728      	adds	r7, #40	@ 0x28
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	bd80      	pop	{r7, pc}
 800ca60:	0800dc69 	.word	0x0800dc69
 800ca64:	0800dd03 	.word	0x0800dd03
 800ca68:	0800de89 	.word	0x0800de89

0800ca6c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b08a      	sub	sp, #40	@ 0x28
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	60f8      	str	r0, [r7, #12]
 800ca74:	60b9      	str	r1, [r7, #8]
 800ca76:	4613      	mov	r3, r2
 800ca78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca80:	2b20      	cmp	r3, #32
 800ca82:	d137      	bne.n	800caf4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ca84:	68bb      	ldr	r3, [r7, #8]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d002      	beq.n	800ca90 <HAL_UART_Receive_DMA+0x24>
 800ca8a:	88fb      	ldrh	r3, [r7, #6]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d101      	bne.n	800ca94 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800ca90:	2301      	movs	r3, #1
 800ca92:	e030      	b.n	800caf6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	2200      	movs	r2, #0
 800ca98:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	4a18      	ldr	r2, [pc, #96]	@ (800cb00 <HAL_UART_Receive_DMA+0x94>)
 800caa0:	4293      	cmp	r3, r2
 800caa2:	d01f      	beq.n	800cae4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	685b      	ldr	r3, [r3, #4]
 800caaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d018      	beq.n	800cae4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cab8:	697b      	ldr	r3, [r7, #20]
 800caba:	e853 3f00 	ldrex	r3, [r3]
 800cabe:	613b      	str	r3, [r7, #16]
   return(result);
 800cac0:	693b      	ldr	r3, [r7, #16]
 800cac2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cac6:	627b      	str	r3, [r7, #36]	@ 0x24
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	461a      	mov	r2, r3
 800cace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cad0:	623b      	str	r3, [r7, #32]
 800cad2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cad4:	69f9      	ldr	r1, [r7, #28]
 800cad6:	6a3a      	ldr	r2, [r7, #32]
 800cad8:	e841 2300 	strex	r3, r2, [r1]
 800cadc:	61bb      	str	r3, [r7, #24]
   return(result);
 800cade:	69bb      	ldr	r3, [r7, #24]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d1e6      	bne.n	800cab2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800cae4:	88fb      	ldrh	r3, [r7, #6]
 800cae6:	461a      	mov	r2, r3
 800cae8:	68b9      	ldr	r1, [r7, #8]
 800caea:	68f8      	ldr	r0, [r7, #12]
 800caec:	f000 ff92 	bl	800da14 <UART_Start_Receive_DMA>
 800caf0:	4603      	mov	r3, r0
 800caf2:	e000      	b.n	800caf6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800caf4:	2302      	movs	r3, #2
  }
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	3728      	adds	r7, #40	@ 0x28
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd80      	pop	{r7, pc}
 800cafe:	bf00      	nop
 800cb00:	40008000 	.word	0x40008000

0800cb04 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b0ba      	sub	sp, #232	@ 0xe8
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	69db      	ldr	r3, [r3, #28]
 800cb12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	689b      	ldr	r3, [r3, #8]
 800cb26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cb2a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800cb2e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800cb32:	4013      	ands	r3, r2
 800cb34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800cb38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d115      	bne.n	800cb6c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800cb40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb44:	f003 0320 	and.w	r3, r3, #32
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d00f      	beq.n	800cb6c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cb4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb50:	f003 0320 	and.w	r3, r3, #32
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d009      	beq.n	800cb6c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	f000 82ae 	beq.w	800d0be <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	4798      	blx	r3
      }
      return;
 800cb6a:	e2a8      	b.n	800d0be <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800cb6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	f000 8117 	beq.w	800cda4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800cb76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cb7a:	f003 0301 	and.w	r3, r3, #1
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d106      	bne.n	800cb90 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800cb82:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800cb86:	4b85      	ldr	r3, [pc, #532]	@ (800cd9c <HAL_UART_IRQHandler+0x298>)
 800cb88:	4013      	ands	r3, r2
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	f000 810a 	beq.w	800cda4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cb90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb94:	f003 0301 	and.w	r3, r3, #1
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d011      	beq.n	800cbc0 <HAL_UART_IRQHandler+0xbc>
 800cb9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d00b      	beq.n	800cbc0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	2201      	movs	r2, #1
 800cbae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cbb6:	f043 0201 	orr.w	r2, r3, #1
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cbc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbc4:	f003 0302 	and.w	r3, r3, #2
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d011      	beq.n	800cbf0 <HAL_UART_IRQHandler+0xec>
 800cbcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cbd0:	f003 0301 	and.w	r3, r3, #1
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d00b      	beq.n	800cbf0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	2202      	movs	r2, #2
 800cbde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cbe6:	f043 0204 	orr.w	r2, r3, #4
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cbf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbf4:	f003 0304 	and.w	r3, r3, #4
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d011      	beq.n	800cc20 <HAL_UART_IRQHandler+0x11c>
 800cbfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc00:	f003 0301 	and.w	r3, r3, #1
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d00b      	beq.n	800cc20 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	2204      	movs	r2, #4
 800cc0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc16:	f043 0202 	orr.w	r2, r3, #2
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cc20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc24:	f003 0308 	and.w	r3, r3, #8
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d017      	beq.n	800cc5c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cc2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc30:	f003 0320 	and.w	r3, r3, #32
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d105      	bne.n	800cc44 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800cc38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc3c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d00b      	beq.n	800cc5c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	2208      	movs	r2, #8
 800cc4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc52:	f043 0208 	orr.w	r2, r3, #8
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cc5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d012      	beq.n	800cc8e <HAL_UART_IRQHandler+0x18a>
 800cc68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d00c      	beq.n	800cc8e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cc7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc84:	f043 0220 	orr.w	r2, r3, #32
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	f000 8214 	beq.w	800d0c2 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800cc9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc9e:	f003 0320 	and.w	r3, r3, #32
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d00d      	beq.n	800ccc2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cca6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccaa:	f003 0320 	and.w	r3, r3, #32
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d007      	beq.n	800ccc2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d003      	beq.n	800ccc2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ccc8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	689b      	ldr	r3, [r3, #8]
 800ccd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccd6:	2b40      	cmp	r3, #64	@ 0x40
 800ccd8:	d005      	beq.n	800cce6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ccda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ccde:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d04f      	beq.n	800cd86 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cce6:	6878      	ldr	r0, [r7, #4]
 800cce8:	f000 ff5a 	bl	800dba0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	689b      	ldr	r3, [r3, #8]
 800ccf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccf6:	2b40      	cmp	r3, #64	@ 0x40
 800ccf8:	d141      	bne.n	800cd7e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	3308      	adds	r3, #8
 800cd00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cd08:	e853 3f00 	ldrex	r3, [r3]
 800cd0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cd10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	3308      	adds	r3, #8
 800cd22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cd26:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cd2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cd32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cd36:	e841 2300 	strex	r3, r2, [r1]
 800cd3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cd3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d1d9      	bne.n	800ccfa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d013      	beq.n	800cd76 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd52:	4a13      	ldr	r2, [pc, #76]	@ (800cda0 <HAL_UART_IRQHandler+0x29c>)
 800cd54:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f7fa ff96 	bl	8007c8c <HAL_DMA_Abort_IT>
 800cd60:	4603      	mov	r3, r0
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d017      	beq.n	800cd96 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd6c:	687a      	ldr	r2, [r7, #4]
 800cd6e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800cd70:	4610      	mov	r0, r2
 800cd72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd74:	e00f      	b.n	800cd96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f000 f9cc 	bl	800d114 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd7c:	e00b      	b.n	800cd96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f000 f9c8 	bl	800d114 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd84:	e007      	b.n	800cd96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cd86:	6878      	ldr	r0, [r7, #4]
 800cd88:	f000 f9c4 	bl	800d114 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2200      	movs	r2, #0
 800cd90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800cd94:	e195      	b.n	800d0c2 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd96:	bf00      	nop
    return;
 800cd98:	e193      	b.n	800d0c2 <HAL_UART_IRQHandler+0x5be>
 800cd9a:	bf00      	nop
 800cd9c:	04000120 	.word	0x04000120
 800cda0:	0800df07 	.word	0x0800df07

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cda8:	2b01      	cmp	r3, #1
 800cdaa:	f040 814e 	bne.w	800d04a <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cdae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdb2:	f003 0310 	and.w	r3, r3, #16
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	f000 8147 	beq.w	800d04a <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cdbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdc0:	f003 0310 	and.w	r3, r3, #16
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	f000 8140 	beq.w	800d04a <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	2210      	movs	r2, #16
 800cdd0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	689b      	ldr	r3, [r3, #8]
 800cdd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cddc:	2b40      	cmp	r3, #64	@ 0x40
 800cdde:	f040 80b8 	bne.w	800cf52 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	685b      	ldr	r3, [r3, #4]
 800cdea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cdee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	f000 8167 	beq.w	800d0c6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800cdfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ce02:	429a      	cmp	r2, r3
 800ce04:	f080 815f 	bcs.w	800d0c6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ce0e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	f003 0320 	and.w	r3, r3, #32
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	f040 8086 	bne.w	800cf30 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ce30:	e853 3f00 	ldrex	r3, [r3]
 800ce34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ce38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ce3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	461a      	mov	r2, r3
 800ce4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ce4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ce52:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce56:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ce5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ce5e:	e841 2300 	strex	r3, r2, [r1]
 800ce62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ce66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d1da      	bne.n	800ce24 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	3308      	adds	r3, #8
 800ce74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ce78:	e853 3f00 	ldrex	r3, [r3]
 800ce7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ce7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce80:	f023 0301 	bic.w	r3, r3, #1
 800ce84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	3308      	adds	r3, #8
 800ce8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ce92:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ce96:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ce9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ce9e:	e841 2300 	strex	r3, r2, [r1]
 800cea2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cea4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d1e1      	bne.n	800ce6e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	3308      	adds	r3, #8
 800ceb0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ceb4:	e853 3f00 	ldrex	r3, [r3]
 800ceb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ceba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cebc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cec0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	3308      	adds	r3, #8
 800ceca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cece:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ced0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ced2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ced4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ced6:	e841 2300 	strex	r3, r2, [r1]
 800ceda:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cedc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d1e3      	bne.n	800ceaa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	2220      	movs	r2, #32
 800cee6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	2200      	movs	r2, #0
 800ceee:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cef8:	e853 3f00 	ldrex	r3, [r3]
 800cefc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cefe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf00:	f023 0310 	bic.w	r3, r3, #16
 800cf04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	461a      	mov	r2, r3
 800cf0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf12:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cf14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cf18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf1a:	e841 2300 	strex	r3, r2, [r1]
 800cf1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cf20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d1e4      	bne.n	800cef0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f7fa fe70 	bl	8007c10 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	2202      	movs	r2, #2
 800cf34:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800cf42:	b29b      	uxth	r3, r3
 800cf44:	1ad3      	subs	r3, r2, r3
 800cf46:	b29b      	uxth	r3, r3
 800cf48:	4619      	mov	r1, r3
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f000 f8ec 	bl	800d128 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cf50:	e0b9      	b.n	800d0c6 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800cf5e:	b29b      	uxth	r3, r3
 800cf60:	1ad3      	subs	r3, r2, r3
 800cf62:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800cf6c:	b29b      	uxth	r3, r3
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	f000 80ab 	beq.w	800d0ca <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800cf74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	f000 80a6 	beq.w	800d0ca <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf86:	e853 3f00 	ldrex	r3, [r3]
 800cf8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cf8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cf92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cfa0:	647b      	str	r3, [r7, #68]	@ 0x44
 800cfa2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfa4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cfa6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cfa8:	e841 2300 	strex	r3, r2, [r1]
 800cfac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cfae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d1e4      	bne.n	800cf7e <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	3308      	adds	r3, #8
 800cfba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfbe:	e853 3f00 	ldrex	r3, [r3]
 800cfc2:	623b      	str	r3, [r7, #32]
   return(result);
 800cfc4:	6a3b      	ldr	r3, [r7, #32]
 800cfc6:	f023 0301 	bic.w	r3, r3, #1
 800cfca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	3308      	adds	r3, #8
 800cfd4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cfd8:	633a      	str	r2, [r7, #48]	@ 0x30
 800cfda:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfdc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cfde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfe0:	e841 2300 	strex	r3, r2, [r1]
 800cfe4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cfe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d1e3      	bne.n	800cfb4 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2220      	movs	r2, #32
 800cff0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2200      	movs	r2, #0
 800cff8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2200      	movs	r2, #0
 800cffe:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	e853 3f00 	ldrex	r3, [r3]
 800d00c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	f023 0310 	bic.w	r3, r3, #16
 800d014:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	461a      	mov	r2, r3
 800d01e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d022:	61fb      	str	r3, [r7, #28]
 800d024:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d026:	69b9      	ldr	r1, [r7, #24]
 800d028:	69fa      	ldr	r2, [r7, #28]
 800d02a:	e841 2300 	strex	r3, r2, [r1]
 800d02e:	617b      	str	r3, [r7, #20]
   return(result);
 800d030:	697b      	ldr	r3, [r7, #20]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d1e4      	bne.n	800d000 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2202      	movs	r2, #2
 800d03a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d03c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d040:	4619      	mov	r1, r3
 800d042:	6878      	ldr	r0, [r7, #4]
 800d044:	f000 f870 	bl	800d128 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d048:	e03f      	b.n	800d0ca <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d04a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d04e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d052:	2b00      	cmp	r3, #0
 800d054:	d00e      	beq.n	800d074 <HAL_UART_IRQHandler+0x570>
 800d056:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d05a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d008      	beq.n	800d074 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d06a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d06c:	6878      	ldr	r0, [r7, #4]
 800d06e:	f000 ff8a 	bl	800df86 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d072:	e02d      	b.n	800d0d0 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800d074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d00e      	beq.n	800d09e <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800d080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d084:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d008      	beq.n	800d09e <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d090:	2b00      	cmp	r3, #0
 800d092:	d01c      	beq.n	800d0ce <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d098:	6878      	ldr	r0, [r7, #4]
 800d09a:	4798      	blx	r3
    }
    return;
 800d09c:	e017      	b.n	800d0ce <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d09e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d0a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d012      	beq.n	800d0d0 <HAL_UART_IRQHandler+0x5cc>
 800d0aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d0ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d00c      	beq.n	800d0d0 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800d0b6:	6878      	ldr	r0, [r7, #4]
 800d0b8:	f000 ff3b 	bl	800df32 <UART_EndTransmit_IT>
    return;
 800d0bc:	e008      	b.n	800d0d0 <HAL_UART_IRQHandler+0x5cc>
      return;
 800d0be:	bf00      	nop
 800d0c0:	e006      	b.n	800d0d0 <HAL_UART_IRQHandler+0x5cc>
    return;
 800d0c2:	bf00      	nop
 800d0c4:	e004      	b.n	800d0d0 <HAL_UART_IRQHandler+0x5cc>
      return;
 800d0c6:	bf00      	nop
 800d0c8:	e002      	b.n	800d0d0 <HAL_UART_IRQHandler+0x5cc>
      return;
 800d0ca:	bf00      	nop
 800d0cc:	e000      	b.n	800d0d0 <HAL_UART_IRQHandler+0x5cc>
    return;
 800d0ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800d0d0:	37e8      	adds	r7, #232	@ 0xe8
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	bd80      	pop	{r7, pc}
 800d0d6:	bf00      	nop

0800d0d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d0d8:	b480      	push	{r7}
 800d0da:	b083      	sub	sp, #12
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d0e0:	bf00      	nop
 800d0e2:	370c      	adds	r7, #12
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ea:	4770      	bx	lr

0800d0ec <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d0ec:	b480      	push	{r7}
 800d0ee:	b083      	sub	sp, #12
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d0f4:	bf00      	nop
 800d0f6:	370c      	adds	r7, #12
 800d0f8:	46bd      	mov	sp, r7
 800d0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fe:	4770      	bx	lr

0800d100 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d100:	b480      	push	{r7}
 800d102:	b083      	sub	sp, #12
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d108:	bf00      	nop
 800d10a:	370c      	adds	r7, #12
 800d10c:	46bd      	mov	sp, r7
 800d10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d112:	4770      	bx	lr

0800d114 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d114:	b480      	push	{r7}
 800d116:	b083      	sub	sp, #12
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d11c:	bf00      	nop
 800d11e:	370c      	adds	r7, #12
 800d120:	46bd      	mov	sp, r7
 800d122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d126:	4770      	bx	lr

0800d128 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d128:	b480      	push	{r7}
 800d12a:	b083      	sub	sp, #12
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
 800d130:	460b      	mov	r3, r1
 800d132:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d134:	bf00      	nop
 800d136:	370c      	adds	r7, #12
 800d138:	46bd      	mov	sp, r7
 800d13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d13e:	4770      	bx	lr

0800d140 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d144:	b08a      	sub	sp, #40	@ 0x28
 800d146:	af00      	add	r7, sp, #0
 800d148:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d14a:	2300      	movs	r3, #0
 800d14c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	689a      	ldr	r2, [r3, #8]
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	691b      	ldr	r3, [r3, #16]
 800d158:	431a      	orrs	r2, r3
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	695b      	ldr	r3, [r3, #20]
 800d15e:	431a      	orrs	r2, r3
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	69db      	ldr	r3, [r3, #28]
 800d164:	4313      	orrs	r3, r2
 800d166:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	681a      	ldr	r2, [r3, #0]
 800d16e:	4ba4      	ldr	r3, [pc, #656]	@ (800d400 <UART_SetConfig+0x2c0>)
 800d170:	4013      	ands	r3, r2
 800d172:	68fa      	ldr	r2, [r7, #12]
 800d174:	6812      	ldr	r2, [r2, #0]
 800d176:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d178:	430b      	orrs	r3, r1
 800d17a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	685b      	ldr	r3, [r3, #4]
 800d182:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	68da      	ldr	r2, [r3, #12]
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	430a      	orrs	r2, r1
 800d190:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	699b      	ldr	r3, [r3, #24]
 800d196:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	4a99      	ldr	r2, [pc, #612]	@ (800d404 <UART_SetConfig+0x2c4>)
 800d19e:	4293      	cmp	r3, r2
 800d1a0:	d004      	beq.n	800d1ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	6a1b      	ldr	r3, [r3, #32]
 800d1a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1a8:	4313      	orrs	r3, r2
 800d1aa:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	689b      	ldr	r3, [r3, #8]
 800d1b2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1bc:	430a      	orrs	r2, r1
 800d1be:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	4a90      	ldr	r2, [pc, #576]	@ (800d408 <UART_SetConfig+0x2c8>)
 800d1c6:	4293      	cmp	r3, r2
 800d1c8:	d126      	bne.n	800d218 <UART_SetConfig+0xd8>
 800d1ca:	4b90      	ldr	r3, [pc, #576]	@ (800d40c <UART_SetConfig+0x2cc>)
 800d1cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1d0:	f003 0303 	and.w	r3, r3, #3
 800d1d4:	2b03      	cmp	r3, #3
 800d1d6:	d81b      	bhi.n	800d210 <UART_SetConfig+0xd0>
 800d1d8:	a201      	add	r2, pc, #4	@ (adr r2, 800d1e0 <UART_SetConfig+0xa0>)
 800d1da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1de:	bf00      	nop
 800d1e0:	0800d1f1 	.word	0x0800d1f1
 800d1e4:	0800d201 	.word	0x0800d201
 800d1e8:	0800d1f9 	.word	0x0800d1f9
 800d1ec:	0800d209 	.word	0x0800d209
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d1f6:	e116      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d1f8:	2302      	movs	r3, #2
 800d1fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d1fe:	e112      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d200:	2304      	movs	r3, #4
 800d202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d206:	e10e      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d208:	2308      	movs	r3, #8
 800d20a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d20e:	e10a      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d210:	2310      	movs	r3, #16
 800d212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d216:	e106      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	4a7c      	ldr	r2, [pc, #496]	@ (800d410 <UART_SetConfig+0x2d0>)
 800d21e:	4293      	cmp	r3, r2
 800d220:	d138      	bne.n	800d294 <UART_SetConfig+0x154>
 800d222:	4b7a      	ldr	r3, [pc, #488]	@ (800d40c <UART_SetConfig+0x2cc>)
 800d224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d228:	f003 030c 	and.w	r3, r3, #12
 800d22c:	2b0c      	cmp	r3, #12
 800d22e:	d82d      	bhi.n	800d28c <UART_SetConfig+0x14c>
 800d230:	a201      	add	r2, pc, #4	@ (adr r2, 800d238 <UART_SetConfig+0xf8>)
 800d232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d236:	bf00      	nop
 800d238:	0800d26d 	.word	0x0800d26d
 800d23c:	0800d28d 	.word	0x0800d28d
 800d240:	0800d28d 	.word	0x0800d28d
 800d244:	0800d28d 	.word	0x0800d28d
 800d248:	0800d27d 	.word	0x0800d27d
 800d24c:	0800d28d 	.word	0x0800d28d
 800d250:	0800d28d 	.word	0x0800d28d
 800d254:	0800d28d 	.word	0x0800d28d
 800d258:	0800d275 	.word	0x0800d275
 800d25c:	0800d28d 	.word	0x0800d28d
 800d260:	0800d28d 	.word	0x0800d28d
 800d264:	0800d28d 	.word	0x0800d28d
 800d268:	0800d285 	.word	0x0800d285
 800d26c:	2300      	movs	r3, #0
 800d26e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d272:	e0d8      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d274:	2302      	movs	r3, #2
 800d276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d27a:	e0d4      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d27c:	2304      	movs	r3, #4
 800d27e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d282:	e0d0      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d284:	2308      	movs	r3, #8
 800d286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d28a:	e0cc      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d28c:	2310      	movs	r3, #16
 800d28e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d292:	e0c8      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	4a5e      	ldr	r2, [pc, #376]	@ (800d414 <UART_SetConfig+0x2d4>)
 800d29a:	4293      	cmp	r3, r2
 800d29c:	d125      	bne.n	800d2ea <UART_SetConfig+0x1aa>
 800d29e:	4b5b      	ldr	r3, [pc, #364]	@ (800d40c <UART_SetConfig+0x2cc>)
 800d2a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d2a8:	2b30      	cmp	r3, #48	@ 0x30
 800d2aa:	d016      	beq.n	800d2da <UART_SetConfig+0x19a>
 800d2ac:	2b30      	cmp	r3, #48	@ 0x30
 800d2ae:	d818      	bhi.n	800d2e2 <UART_SetConfig+0x1a2>
 800d2b0:	2b20      	cmp	r3, #32
 800d2b2:	d00a      	beq.n	800d2ca <UART_SetConfig+0x18a>
 800d2b4:	2b20      	cmp	r3, #32
 800d2b6:	d814      	bhi.n	800d2e2 <UART_SetConfig+0x1a2>
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d002      	beq.n	800d2c2 <UART_SetConfig+0x182>
 800d2bc:	2b10      	cmp	r3, #16
 800d2be:	d008      	beq.n	800d2d2 <UART_SetConfig+0x192>
 800d2c0:	e00f      	b.n	800d2e2 <UART_SetConfig+0x1a2>
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d2c8:	e0ad      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d2ca:	2302      	movs	r3, #2
 800d2cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d2d0:	e0a9      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d2d2:	2304      	movs	r3, #4
 800d2d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d2d8:	e0a5      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d2da:	2308      	movs	r3, #8
 800d2dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d2e0:	e0a1      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d2e2:	2310      	movs	r3, #16
 800d2e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d2e8:	e09d      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	4a4a      	ldr	r2, [pc, #296]	@ (800d418 <UART_SetConfig+0x2d8>)
 800d2f0:	4293      	cmp	r3, r2
 800d2f2:	d125      	bne.n	800d340 <UART_SetConfig+0x200>
 800d2f4:	4b45      	ldr	r3, [pc, #276]	@ (800d40c <UART_SetConfig+0x2cc>)
 800d2f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d2fe:	2bc0      	cmp	r3, #192	@ 0xc0
 800d300:	d016      	beq.n	800d330 <UART_SetConfig+0x1f0>
 800d302:	2bc0      	cmp	r3, #192	@ 0xc0
 800d304:	d818      	bhi.n	800d338 <UART_SetConfig+0x1f8>
 800d306:	2b80      	cmp	r3, #128	@ 0x80
 800d308:	d00a      	beq.n	800d320 <UART_SetConfig+0x1e0>
 800d30a:	2b80      	cmp	r3, #128	@ 0x80
 800d30c:	d814      	bhi.n	800d338 <UART_SetConfig+0x1f8>
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d002      	beq.n	800d318 <UART_SetConfig+0x1d8>
 800d312:	2b40      	cmp	r3, #64	@ 0x40
 800d314:	d008      	beq.n	800d328 <UART_SetConfig+0x1e8>
 800d316:	e00f      	b.n	800d338 <UART_SetConfig+0x1f8>
 800d318:	2300      	movs	r3, #0
 800d31a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d31e:	e082      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d320:	2302      	movs	r3, #2
 800d322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d326:	e07e      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d328:	2304      	movs	r3, #4
 800d32a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d32e:	e07a      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d330:	2308      	movs	r3, #8
 800d332:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d336:	e076      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d338:	2310      	movs	r3, #16
 800d33a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d33e:	e072      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	4a35      	ldr	r2, [pc, #212]	@ (800d41c <UART_SetConfig+0x2dc>)
 800d346:	4293      	cmp	r3, r2
 800d348:	d12a      	bne.n	800d3a0 <UART_SetConfig+0x260>
 800d34a:	4b30      	ldr	r3, [pc, #192]	@ (800d40c <UART_SetConfig+0x2cc>)
 800d34c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d350:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d354:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d358:	d01a      	beq.n	800d390 <UART_SetConfig+0x250>
 800d35a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d35e:	d81b      	bhi.n	800d398 <UART_SetConfig+0x258>
 800d360:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d364:	d00c      	beq.n	800d380 <UART_SetConfig+0x240>
 800d366:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d36a:	d815      	bhi.n	800d398 <UART_SetConfig+0x258>
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d003      	beq.n	800d378 <UART_SetConfig+0x238>
 800d370:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d374:	d008      	beq.n	800d388 <UART_SetConfig+0x248>
 800d376:	e00f      	b.n	800d398 <UART_SetConfig+0x258>
 800d378:	2300      	movs	r3, #0
 800d37a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d37e:	e052      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d380:	2302      	movs	r3, #2
 800d382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d386:	e04e      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d388:	2304      	movs	r3, #4
 800d38a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d38e:	e04a      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d390:	2308      	movs	r3, #8
 800d392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d396:	e046      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d398:	2310      	movs	r3, #16
 800d39a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d39e:	e042      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	4a17      	ldr	r2, [pc, #92]	@ (800d404 <UART_SetConfig+0x2c4>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d13a      	bne.n	800d420 <UART_SetConfig+0x2e0>
 800d3aa:	4b18      	ldr	r3, [pc, #96]	@ (800d40c <UART_SetConfig+0x2cc>)
 800d3ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d3b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d3b8:	d01a      	beq.n	800d3f0 <UART_SetConfig+0x2b0>
 800d3ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d3be:	d81b      	bhi.n	800d3f8 <UART_SetConfig+0x2b8>
 800d3c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d3c4:	d00c      	beq.n	800d3e0 <UART_SetConfig+0x2a0>
 800d3c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d3ca:	d815      	bhi.n	800d3f8 <UART_SetConfig+0x2b8>
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d003      	beq.n	800d3d8 <UART_SetConfig+0x298>
 800d3d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3d4:	d008      	beq.n	800d3e8 <UART_SetConfig+0x2a8>
 800d3d6:	e00f      	b.n	800d3f8 <UART_SetConfig+0x2b8>
 800d3d8:	2300      	movs	r3, #0
 800d3da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d3de:	e022      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d3e0:	2302      	movs	r3, #2
 800d3e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d3e6:	e01e      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d3e8:	2304      	movs	r3, #4
 800d3ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d3ee:	e01a      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d3f0:	2308      	movs	r3, #8
 800d3f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d3f6:	e016      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d3f8:	2310      	movs	r3, #16
 800d3fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d3fe:	e012      	b.n	800d426 <UART_SetConfig+0x2e6>
 800d400:	efff69f3 	.word	0xefff69f3
 800d404:	40008000 	.word	0x40008000
 800d408:	40013800 	.word	0x40013800
 800d40c:	40021000 	.word	0x40021000
 800d410:	40004400 	.word	0x40004400
 800d414:	40004800 	.word	0x40004800
 800d418:	40004c00 	.word	0x40004c00
 800d41c:	40005000 	.word	0x40005000
 800d420:	2310      	movs	r3, #16
 800d422:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	4a9f      	ldr	r2, [pc, #636]	@ (800d6a8 <UART_SetConfig+0x568>)
 800d42c:	4293      	cmp	r3, r2
 800d42e:	d17a      	bne.n	800d526 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d430:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d434:	2b08      	cmp	r3, #8
 800d436:	d824      	bhi.n	800d482 <UART_SetConfig+0x342>
 800d438:	a201      	add	r2, pc, #4	@ (adr r2, 800d440 <UART_SetConfig+0x300>)
 800d43a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d43e:	bf00      	nop
 800d440:	0800d465 	.word	0x0800d465
 800d444:	0800d483 	.word	0x0800d483
 800d448:	0800d46d 	.word	0x0800d46d
 800d44c:	0800d483 	.word	0x0800d483
 800d450:	0800d473 	.word	0x0800d473
 800d454:	0800d483 	.word	0x0800d483
 800d458:	0800d483 	.word	0x0800d483
 800d45c:	0800d483 	.word	0x0800d483
 800d460:	0800d47b 	.word	0x0800d47b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d464:	f7fe f972 	bl	800b74c <HAL_RCC_GetPCLK1Freq>
 800d468:	61f8      	str	r0, [r7, #28]
        break;
 800d46a:	e010      	b.n	800d48e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d46c:	4b8f      	ldr	r3, [pc, #572]	@ (800d6ac <UART_SetConfig+0x56c>)
 800d46e:	61fb      	str	r3, [r7, #28]
        break;
 800d470:	e00d      	b.n	800d48e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d472:	f7fe f8d3 	bl	800b61c <HAL_RCC_GetSysClockFreq>
 800d476:	61f8      	str	r0, [r7, #28]
        break;
 800d478:	e009      	b.n	800d48e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d47a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d47e:	61fb      	str	r3, [r7, #28]
        break;
 800d480:	e005      	b.n	800d48e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800d482:	2300      	movs	r3, #0
 800d484:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d486:	2301      	movs	r3, #1
 800d488:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800d48c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d48e:	69fb      	ldr	r3, [r7, #28]
 800d490:	2b00      	cmp	r3, #0
 800d492:	f000 80fb 	beq.w	800d68c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	685a      	ldr	r2, [r3, #4]
 800d49a:	4613      	mov	r3, r2
 800d49c:	005b      	lsls	r3, r3, #1
 800d49e:	4413      	add	r3, r2
 800d4a0:	69fa      	ldr	r2, [r7, #28]
 800d4a2:	429a      	cmp	r2, r3
 800d4a4:	d305      	bcc.n	800d4b2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	685b      	ldr	r3, [r3, #4]
 800d4aa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d4ac:	69fa      	ldr	r2, [r7, #28]
 800d4ae:	429a      	cmp	r2, r3
 800d4b0:	d903      	bls.n	800d4ba <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800d4b2:	2301      	movs	r3, #1
 800d4b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800d4b8:	e0e8      	b.n	800d68c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800d4ba:	69fb      	ldr	r3, [r7, #28]
 800d4bc:	2200      	movs	r2, #0
 800d4be:	461c      	mov	r4, r3
 800d4c0:	4615      	mov	r5, r2
 800d4c2:	f04f 0200 	mov.w	r2, #0
 800d4c6:	f04f 0300 	mov.w	r3, #0
 800d4ca:	022b      	lsls	r3, r5, #8
 800d4cc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800d4d0:	0222      	lsls	r2, r4, #8
 800d4d2:	68f9      	ldr	r1, [r7, #12]
 800d4d4:	6849      	ldr	r1, [r1, #4]
 800d4d6:	0849      	lsrs	r1, r1, #1
 800d4d8:	2000      	movs	r0, #0
 800d4da:	4688      	mov	r8, r1
 800d4dc:	4681      	mov	r9, r0
 800d4de:	eb12 0a08 	adds.w	sl, r2, r8
 800d4e2:	eb43 0b09 	adc.w	fp, r3, r9
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	685b      	ldr	r3, [r3, #4]
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	603b      	str	r3, [r7, #0]
 800d4ee:	607a      	str	r2, [r7, #4]
 800d4f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d4f4:	4650      	mov	r0, sl
 800d4f6:	4659      	mov	r1, fp
 800d4f8:	f7f2 fe78 	bl	80001ec <__aeabi_uldivmod>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	460b      	mov	r3, r1
 800d500:	4613      	mov	r3, r2
 800d502:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d504:	69bb      	ldr	r3, [r7, #24]
 800d506:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d50a:	d308      	bcc.n	800d51e <UART_SetConfig+0x3de>
 800d50c:	69bb      	ldr	r3, [r7, #24]
 800d50e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d512:	d204      	bcs.n	800d51e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	69ba      	ldr	r2, [r7, #24]
 800d51a:	60da      	str	r2, [r3, #12]
 800d51c:	e0b6      	b.n	800d68c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800d51e:	2301      	movs	r3, #1
 800d520:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800d524:	e0b2      	b.n	800d68c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	69db      	ldr	r3, [r3, #28]
 800d52a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d52e:	d15e      	bne.n	800d5ee <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800d530:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d534:	2b08      	cmp	r3, #8
 800d536:	d828      	bhi.n	800d58a <UART_SetConfig+0x44a>
 800d538:	a201      	add	r2, pc, #4	@ (adr r2, 800d540 <UART_SetConfig+0x400>)
 800d53a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d53e:	bf00      	nop
 800d540:	0800d565 	.word	0x0800d565
 800d544:	0800d56d 	.word	0x0800d56d
 800d548:	0800d575 	.word	0x0800d575
 800d54c:	0800d58b 	.word	0x0800d58b
 800d550:	0800d57b 	.word	0x0800d57b
 800d554:	0800d58b 	.word	0x0800d58b
 800d558:	0800d58b 	.word	0x0800d58b
 800d55c:	0800d58b 	.word	0x0800d58b
 800d560:	0800d583 	.word	0x0800d583
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d564:	f7fe f8f2 	bl	800b74c <HAL_RCC_GetPCLK1Freq>
 800d568:	61f8      	str	r0, [r7, #28]
        break;
 800d56a:	e014      	b.n	800d596 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d56c:	f7fe f904 	bl	800b778 <HAL_RCC_GetPCLK2Freq>
 800d570:	61f8      	str	r0, [r7, #28]
        break;
 800d572:	e010      	b.n	800d596 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d574:	4b4d      	ldr	r3, [pc, #308]	@ (800d6ac <UART_SetConfig+0x56c>)
 800d576:	61fb      	str	r3, [r7, #28]
        break;
 800d578:	e00d      	b.n	800d596 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d57a:	f7fe f84f 	bl	800b61c <HAL_RCC_GetSysClockFreq>
 800d57e:	61f8      	str	r0, [r7, #28]
        break;
 800d580:	e009      	b.n	800d596 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d582:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d586:	61fb      	str	r3, [r7, #28]
        break;
 800d588:	e005      	b.n	800d596 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800d58a:	2300      	movs	r3, #0
 800d58c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d58e:	2301      	movs	r3, #1
 800d590:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800d594:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d596:	69fb      	ldr	r3, [r7, #28]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d077      	beq.n	800d68c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d59c:	69fb      	ldr	r3, [r7, #28]
 800d59e:	005a      	lsls	r2, r3, #1
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	685b      	ldr	r3, [r3, #4]
 800d5a4:	085b      	lsrs	r3, r3, #1
 800d5a6:	441a      	add	r2, r3
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	685b      	ldr	r3, [r3, #4]
 800d5ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5b0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d5b2:	69bb      	ldr	r3, [r7, #24]
 800d5b4:	2b0f      	cmp	r3, #15
 800d5b6:	d916      	bls.n	800d5e6 <UART_SetConfig+0x4a6>
 800d5b8:	69bb      	ldr	r3, [r7, #24]
 800d5ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d5be:	d212      	bcs.n	800d5e6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d5c0:	69bb      	ldr	r3, [r7, #24]
 800d5c2:	b29b      	uxth	r3, r3
 800d5c4:	f023 030f 	bic.w	r3, r3, #15
 800d5c8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d5ca:	69bb      	ldr	r3, [r7, #24]
 800d5cc:	085b      	lsrs	r3, r3, #1
 800d5ce:	b29b      	uxth	r3, r3
 800d5d0:	f003 0307 	and.w	r3, r3, #7
 800d5d4:	b29a      	uxth	r2, r3
 800d5d6:	8afb      	ldrh	r3, [r7, #22]
 800d5d8:	4313      	orrs	r3, r2
 800d5da:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	8afa      	ldrh	r2, [r7, #22]
 800d5e2:	60da      	str	r2, [r3, #12]
 800d5e4:	e052      	b.n	800d68c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800d5e6:	2301      	movs	r3, #1
 800d5e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800d5ec:	e04e      	b.n	800d68c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d5ee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d5f2:	2b08      	cmp	r3, #8
 800d5f4:	d827      	bhi.n	800d646 <UART_SetConfig+0x506>
 800d5f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d5fc <UART_SetConfig+0x4bc>)
 800d5f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5fc:	0800d621 	.word	0x0800d621
 800d600:	0800d629 	.word	0x0800d629
 800d604:	0800d631 	.word	0x0800d631
 800d608:	0800d647 	.word	0x0800d647
 800d60c:	0800d637 	.word	0x0800d637
 800d610:	0800d647 	.word	0x0800d647
 800d614:	0800d647 	.word	0x0800d647
 800d618:	0800d647 	.word	0x0800d647
 800d61c:	0800d63f 	.word	0x0800d63f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d620:	f7fe f894 	bl	800b74c <HAL_RCC_GetPCLK1Freq>
 800d624:	61f8      	str	r0, [r7, #28]
        break;
 800d626:	e014      	b.n	800d652 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d628:	f7fe f8a6 	bl	800b778 <HAL_RCC_GetPCLK2Freq>
 800d62c:	61f8      	str	r0, [r7, #28]
        break;
 800d62e:	e010      	b.n	800d652 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d630:	4b1e      	ldr	r3, [pc, #120]	@ (800d6ac <UART_SetConfig+0x56c>)
 800d632:	61fb      	str	r3, [r7, #28]
        break;
 800d634:	e00d      	b.n	800d652 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d636:	f7fd fff1 	bl	800b61c <HAL_RCC_GetSysClockFreq>
 800d63a:	61f8      	str	r0, [r7, #28]
        break;
 800d63c:	e009      	b.n	800d652 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d63e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d642:	61fb      	str	r3, [r7, #28]
        break;
 800d644:	e005      	b.n	800d652 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800d646:	2300      	movs	r3, #0
 800d648:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d64a:	2301      	movs	r3, #1
 800d64c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800d650:	bf00      	nop
    }

    if (pclk != 0U)
 800d652:	69fb      	ldr	r3, [r7, #28]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d019      	beq.n	800d68c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	685b      	ldr	r3, [r3, #4]
 800d65c:	085a      	lsrs	r2, r3, #1
 800d65e:	69fb      	ldr	r3, [r7, #28]
 800d660:	441a      	add	r2, r3
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	685b      	ldr	r3, [r3, #4]
 800d666:	fbb2 f3f3 	udiv	r3, r2, r3
 800d66a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d66c:	69bb      	ldr	r3, [r7, #24]
 800d66e:	2b0f      	cmp	r3, #15
 800d670:	d909      	bls.n	800d686 <UART_SetConfig+0x546>
 800d672:	69bb      	ldr	r3, [r7, #24]
 800d674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d678:	d205      	bcs.n	800d686 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d67a:	69bb      	ldr	r3, [r7, #24]
 800d67c:	b29a      	uxth	r2, r3
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	60da      	str	r2, [r3, #12]
 800d684:	e002      	b.n	800d68c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800d686:	2301      	movs	r3, #1
 800d688:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	2200      	movs	r2, #0
 800d690:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	2200      	movs	r2, #0
 800d696:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800d698:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800d69c:	4618      	mov	r0, r3
 800d69e:	3728      	adds	r7, #40	@ 0x28
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d6a6:	bf00      	nop
 800d6a8:	40008000 	.word	0x40008000
 800d6ac:	00f42400 	.word	0x00f42400

0800d6b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d6b0:	b480      	push	{r7}
 800d6b2:	b083      	sub	sp, #12
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6bc:	f003 0308 	and.w	r3, r3, #8
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d00a      	beq.n	800d6da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	685b      	ldr	r3, [r3, #4]
 800d6ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	430a      	orrs	r2, r1
 800d6d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6de:	f003 0301 	and.w	r3, r3, #1
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d00a      	beq.n	800d6fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	685b      	ldr	r3, [r3, #4]
 800d6ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	430a      	orrs	r2, r1
 800d6fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d700:	f003 0302 	and.w	r3, r3, #2
 800d704:	2b00      	cmp	r3, #0
 800d706:	d00a      	beq.n	800d71e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	685b      	ldr	r3, [r3, #4]
 800d70e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	430a      	orrs	r2, r1
 800d71c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d722:	f003 0304 	and.w	r3, r3, #4
 800d726:	2b00      	cmp	r3, #0
 800d728:	d00a      	beq.n	800d740 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	685b      	ldr	r3, [r3, #4]
 800d730:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	430a      	orrs	r2, r1
 800d73e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d744:	f003 0310 	and.w	r3, r3, #16
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d00a      	beq.n	800d762 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	689b      	ldr	r3, [r3, #8]
 800d752:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	430a      	orrs	r2, r1
 800d760:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d766:	f003 0320 	and.w	r3, r3, #32
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d00a      	beq.n	800d784 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	689b      	ldr	r3, [r3, #8]
 800d774:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	430a      	orrs	r2, r1
 800d782:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d01a      	beq.n	800d7c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	685b      	ldr	r3, [r3, #4]
 800d796:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	430a      	orrs	r2, r1
 800d7a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d7ae:	d10a      	bne.n	800d7c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	430a      	orrs	r2, r1
 800d7c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d00a      	beq.n	800d7e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	685b      	ldr	r3, [r3, #4]
 800d7d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	430a      	orrs	r2, r1
 800d7e6:	605a      	str	r2, [r3, #4]
  }
}
 800d7e8:	bf00      	nop
 800d7ea:	370c      	adds	r7, #12
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr

0800d7f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b098      	sub	sp, #96	@ 0x60
 800d7f8:	af02      	add	r7, sp, #8
 800d7fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2200      	movs	r2, #0
 800d800:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d804:	f7f8 fa6a 	bl	8005cdc <HAL_GetTick>
 800d808:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	f003 0308 	and.w	r3, r3, #8
 800d814:	2b08      	cmp	r3, #8
 800d816:	d12e      	bne.n	800d876 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d818:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d81c:	9300      	str	r3, [sp, #0]
 800d81e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d820:	2200      	movs	r2, #0
 800d822:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d826:	6878      	ldr	r0, [r7, #4]
 800d828:	f000 f88c 	bl	800d944 <UART_WaitOnFlagUntilTimeout>
 800d82c:	4603      	mov	r3, r0
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d021      	beq.n	800d876 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d83a:	e853 3f00 	ldrex	r3, [r3]
 800d83e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d842:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d846:	653b      	str	r3, [r7, #80]	@ 0x50
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	461a      	mov	r2, r3
 800d84e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d850:	647b      	str	r3, [r7, #68]	@ 0x44
 800d852:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d854:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d856:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d858:	e841 2300 	strex	r3, r2, [r1]
 800d85c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d85e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d860:	2b00      	cmp	r3, #0
 800d862:	d1e6      	bne.n	800d832 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2220      	movs	r2, #32
 800d868:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2200      	movs	r2, #0
 800d86e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d872:	2303      	movs	r3, #3
 800d874:	e062      	b.n	800d93c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f003 0304 	and.w	r3, r3, #4
 800d880:	2b04      	cmp	r3, #4
 800d882:	d149      	bne.n	800d918 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d884:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d888:	9300      	str	r3, [sp, #0]
 800d88a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d88c:	2200      	movs	r2, #0
 800d88e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d892:	6878      	ldr	r0, [r7, #4]
 800d894:	f000 f856 	bl	800d944 <UART_WaitOnFlagUntilTimeout>
 800d898:	4603      	mov	r3, r0
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d03c      	beq.n	800d918 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8a6:	e853 3f00 	ldrex	r3, [r3]
 800d8aa:	623b      	str	r3, [r7, #32]
   return(result);
 800d8ac:	6a3b      	ldr	r3, [r7, #32]
 800d8ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d8b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	461a      	mov	r2, r3
 800d8ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8bc:	633b      	str	r3, [r7, #48]	@ 0x30
 800d8be:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d8c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8c4:	e841 2300 	strex	r3, r2, [r1]
 800d8c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d8ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d1e6      	bne.n	800d89e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	3308      	adds	r3, #8
 800d8d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8d8:	693b      	ldr	r3, [r7, #16]
 800d8da:	e853 3f00 	ldrex	r3, [r3]
 800d8de:	60fb      	str	r3, [r7, #12]
   return(result);
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	f023 0301 	bic.w	r3, r3, #1
 800d8e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	3308      	adds	r3, #8
 800d8ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8f0:	61fa      	str	r2, [r7, #28]
 800d8f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8f4:	69b9      	ldr	r1, [r7, #24]
 800d8f6:	69fa      	ldr	r2, [r7, #28]
 800d8f8:	e841 2300 	strex	r3, r2, [r1]
 800d8fc:	617b      	str	r3, [r7, #20]
   return(result);
 800d8fe:	697b      	ldr	r3, [r7, #20]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d1e5      	bne.n	800d8d0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2220      	movs	r2, #32
 800d908:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2200      	movs	r2, #0
 800d910:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d914:	2303      	movs	r3, #3
 800d916:	e011      	b.n	800d93c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2220      	movs	r2, #32
 800d91c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	2220      	movs	r2, #32
 800d922:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	2200      	movs	r2, #0
 800d92a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2200      	movs	r2, #0
 800d930:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2200      	movs	r2, #0
 800d936:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d93a:	2300      	movs	r3, #0
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3758      	adds	r7, #88	@ 0x58
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}

0800d944 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d944:	b580      	push	{r7, lr}
 800d946:	b084      	sub	sp, #16
 800d948:	af00      	add	r7, sp, #0
 800d94a:	60f8      	str	r0, [r7, #12]
 800d94c:	60b9      	str	r1, [r7, #8]
 800d94e:	603b      	str	r3, [r7, #0]
 800d950:	4613      	mov	r3, r2
 800d952:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d954:	e049      	b.n	800d9ea <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d956:	69bb      	ldr	r3, [r7, #24]
 800d958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d95c:	d045      	beq.n	800d9ea <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d95e:	f7f8 f9bd 	bl	8005cdc <HAL_GetTick>
 800d962:	4602      	mov	r2, r0
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	1ad3      	subs	r3, r2, r3
 800d968:	69ba      	ldr	r2, [r7, #24]
 800d96a:	429a      	cmp	r2, r3
 800d96c:	d302      	bcc.n	800d974 <UART_WaitOnFlagUntilTimeout+0x30>
 800d96e:	69bb      	ldr	r3, [r7, #24]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d101      	bne.n	800d978 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d974:	2303      	movs	r3, #3
 800d976:	e048      	b.n	800da0a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	f003 0304 	and.w	r3, r3, #4
 800d982:	2b00      	cmp	r3, #0
 800d984:	d031      	beq.n	800d9ea <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	69db      	ldr	r3, [r3, #28]
 800d98c:	f003 0308 	and.w	r3, r3, #8
 800d990:	2b08      	cmp	r3, #8
 800d992:	d110      	bne.n	800d9b6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	2208      	movs	r2, #8
 800d99a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d99c:	68f8      	ldr	r0, [r7, #12]
 800d99e:	f000 f8ff 	bl	800dba0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	2208      	movs	r2, #8
 800d9a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	e029      	b.n	800da0a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	69db      	ldr	r3, [r3, #28]
 800d9bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d9c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d9c4:	d111      	bne.n	800d9ea <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d9ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d9d0:	68f8      	ldr	r0, [r7, #12]
 800d9d2:	f000 f8e5 	bl	800dba0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	2220      	movs	r2, #32
 800d9da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d9e6:	2303      	movs	r3, #3
 800d9e8:	e00f      	b.n	800da0a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	69da      	ldr	r2, [r3, #28]
 800d9f0:	68bb      	ldr	r3, [r7, #8]
 800d9f2:	4013      	ands	r3, r2
 800d9f4:	68ba      	ldr	r2, [r7, #8]
 800d9f6:	429a      	cmp	r2, r3
 800d9f8:	bf0c      	ite	eq
 800d9fa:	2301      	moveq	r3, #1
 800d9fc:	2300      	movne	r3, #0
 800d9fe:	b2db      	uxtb	r3, r3
 800da00:	461a      	mov	r2, r3
 800da02:	79fb      	ldrb	r3, [r7, #7]
 800da04:	429a      	cmp	r2, r3
 800da06:	d0a6      	beq.n	800d956 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800da08:	2300      	movs	r3, #0
}
 800da0a:	4618      	mov	r0, r3
 800da0c:	3710      	adds	r7, #16
 800da0e:	46bd      	mov	sp, r7
 800da10:	bd80      	pop	{r7, pc}
	...

0800da14 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b096      	sub	sp, #88	@ 0x58
 800da18:	af00      	add	r7, sp, #0
 800da1a:	60f8      	str	r0, [r7, #12]
 800da1c:	60b9      	str	r1, [r7, #8]
 800da1e:	4613      	mov	r3, r2
 800da20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	68ba      	ldr	r2, [r7, #8]
 800da26:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	88fa      	ldrh	r2, [r7, #6]
 800da2c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	2200      	movs	r2, #0
 800da34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	2222      	movs	r2, #34	@ 0x22
 800da3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da44:	2b00      	cmp	r3, #0
 800da46:	d028      	beq.n	800da9a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da4c:	4a3e      	ldr	r2, [pc, #248]	@ (800db48 <UART_Start_Receive_DMA+0x134>)
 800da4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da54:	4a3d      	ldr	r2, [pc, #244]	@ (800db4c <UART_Start_Receive_DMA+0x138>)
 800da56:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da5c:	4a3c      	ldr	r2, [pc, #240]	@ (800db50 <UART_Start_Receive_DMA+0x13c>)
 800da5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da64:	2200      	movs	r2, #0
 800da66:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	3324      	adds	r3, #36	@ 0x24
 800da72:	4619      	mov	r1, r3
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800da78:	461a      	mov	r2, r3
 800da7a:	88fb      	ldrh	r3, [r7, #6]
 800da7c:	f7fa f868 	bl	8007b50 <HAL_DMA_Start_IT>
 800da80:	4603      	mov	r3, r0
 800da82:	2b00      	cmp	r3, #0
 800da84:	d009      	beq.n	800da9a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	2210      	movs	r2, #16
 800da8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	2220      	movs	r2, #32
 800da92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800da96:	2301      	movs	r3, #1
 800da98:	e051      	b.n	800db3e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	691b      	ldr	r3, [r3, #16]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d018      	beq.n	800dad4 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800daaa:	e853 3f00 	ldrex	r3, [r3]
 800daae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dab6:	657b      	str	r3, [r7, #84]	@ 0x54
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	461a      	mov	r2, r3
 800dabe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dac0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dac2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dac4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dac6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dac8:	e841 2300 	strex	r3, r2, [r1]
 800dacc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800dace:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d1e6      	bne.n	800daa2 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	3308      	adds	r3, #8
 800dada:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dadc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dade:	e853 3f00 	ldrex	r3, [r3]
 800dae2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae6:	f043 0301 	orr.w	r3, r3, #1
 800daea:	653b      	str	r3, [r7, #80]	@ 0x50
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	3308      	adds	r3, #8
 800daf2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800daf4:	637a      	str	r2, [r7, #52]	@ 0x34
 800daf6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daf8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dafa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dafc:	e841 2300 	strex	r3, r2, [r1]
 800db00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800db02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db04:	2b00      	cmp	r3, #0
 800db06:	d1e5      	bne.n	800dad4 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	3308      	adds	r3, #8
 800db0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db10:	697b      	ldr	r3, [r7, #20]
 800db12:	e853 3f00 	ldrex	r3, [r3]
 800db16:	613b      	str	r3, [r7, #16]
   return(result);
 800db18:	693b      	ldr	r3, [r7, #16]
 800db1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	3308      	adds	r3, #8
 800db26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800db28:	623a      	str	r2, [r7, #32]
 800db2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db2c:	69f9      	ldr	r1, [r7, #28]
 800db2e:	6a3a      	ldr	r2, [r7, #32]
 800db30:	e841 2300 	strex	r3, r2, [r1]
 800db34:	61bb      	str	r3, [r7, #24]
   return(result);
 800db36:	69bb      	ldr	r3, [r7, #24]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d1e5      	bne.n	800db08 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800db3c:	2300      	movs	r3, #0
}
 800db3e:	4618      	mov	r0, r3
 800db40:	3758      	adds	r7, #88	@ 0x58
 800db42:	46bd      	mov	sp, r7
 800db44:	bd80      	pop	{r7, pc}
 800db46:	bf00      	nop
 800db48:	0800dd1f 	.word	0x0800dd1f
 800db4c:	0800de4b 	.word	0x0800de4b
 800db50:	0800de89 	.word	0x0800de89

0800db54 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800db54:	b480      	push	{r7}
 800db56:	b089      	sub	sp, #36	@ 0x24
 800db58:	af00      	add	r7, sp, #0
 800db5a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	e853 3f00 	ldrex	r3, [r3]
 800db68:	60bb      	str	r3, [r7, #8]
   return(result);
 800db6a:	68bb      	ldr	r3, [r7, #8]
 800db6c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800db70:	61fb      	str	r3, [r7, #28]
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	461a      	mov	r2, r3
 800db78:	69fb      	ldr	r3, [r7, #28]
 800db7a:	61bb      	str	r3, [r7, #24]
 800db7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db7e:	6979      	ldr	r1, [r7, #20]
 800db80:	69ba      	ldr	r2, [r7, #24]
 800db82:	e841 2300 	strex	r3, r2, [r1]
 800db86:	613b      	str	r3, [r7, #16]
   return(result);
 800db88:	693b      	ldr	r3, [r7, #16]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d1e6      	bne.n	800db5c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2220      	movs	r2, #32
 800db92:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800db94:	bf00      	nop
 800db96:	3724      	adds	r7, #36	@ 0x24
 800db98:	46bd      	mov	sp, r7
 800db9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9e:	4770      	bx	lr

0800dba0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dba0:	b480      	push	{r7}
 800dba2:	b095      	sub	sp, #84	@ 0x54
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbb0:	e853 3f00 	ldrex	r3, [r3]
 800dbb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dbb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dbbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	461a      	mov	r2, r3
 800dbc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbc6:	643b      	str	r3, [r7, #64]	@ 0x40
 800dbc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dbcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dbce:	e841 2300 	strex	r3, r2, [r1]
 800dbd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dbd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d1e6      	bne.n	800dba8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	3308      	adds	r3, #8
 800dbe0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbe2:	6a3b      	ldr	r3, [r7, #32]
 800dbe4:	e853 3f00 	ldrex	r3, [r3]
 800dbe8:	61fb      	str	r3, [r7, #28]
   return(result);
 800dbea:	69fb      	ldr	r3, [r7, #28]
 800dbec:	f023 0301 	bic.w	r3, r3, #1
 800dbf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	3308      	adds	r3, #8
 800dbf8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dbfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dbfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dc00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dc02:	e841 2300 	strex	r3, r2, [r1]
 800dc06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dc08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d1e5      	bne.n	800dbda <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800dc12:	2b01      	cmp	r3, #1
 800dc14:	d118      	bne.n	800dc48 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	e853 3f00 	ldrex	r3, [r3]
 800dc22:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc24:	68bb      	ldr	r3, [r7, #8]
 800dc26:	f023 0310 	bic.w	r3, r3, #16
 800dc2a:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	461a      	mov	r2, r3
 800dc32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc34:	61bb      	str	r3, [r7, #24]
 800dc36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc38:	6979      	ldr	r1, [r7, #20]
 800dc3a:	69ba      	ldr	r2, [r7, #24]
 800dc3c:	e841 2300 	strex	r3, r2, [r1]
 800dc40:	613b      	str	r3, [r7, #16]
   return(result);
 800dc42:	693b      	ldr	r3, [r7, #16]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d1e6      	bne.n	800dc16 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	2220      	movs	r2, #32
 800dc4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2200      	movs	r2, #0
 800dc54:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	2200      	movs	r2, #0
 800dc5a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800dc5c:	bf00      	nop
 800dc5e:	3754      	adds	r7, #84	@ 0x54
 800dc60:	46bd      	mov	sp, r7
 800dc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc66:	4770      	bx	lr

0800dc68 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b090      	sub	sp, #64	@ 0x40
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc74:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	f003 0320 	and.w	r3, r3, #32
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d137      	bne.n	800dcf4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800dc84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc86:	2200      	movs	r2, #0
 800dc88:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dc8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	3308      	adds	r3, #8
 800dc92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc96:	e853 3f00 	ldrex	r3, [r3]
 800dc9a:	623b      	str	r3, [r7, #32]
   return(result);
 800dc9c:	6a3b      	ldr	r3, [r7, #32]
 800dc9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dca2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	3308      	adds	r3, #8
 800dcaa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dcac:	633a      	str	r2, [r7, #48]	@ 0x30
 800dcae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dcb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dcb4:	e841 2300 	strex	r3, r2, [r1]
 800dcb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dcba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d1e5      	bne.n	800dc8c <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dcc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcc6:	693b      	ldr	r3, [r7, #16]
 800dcc8:	e853 3f00 	ldrex	r3, [r3]
 800dccc:	60fb      	str	r3, [r7, #12]
   return(result);
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcd4:	637b      	str	r3, [r7, #52]	@ 0x34
 800dcd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	461a      	mov	r2, r3
 800dcdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcde:	61fb      	str	r3, [r7, #28]
 800dce0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dce2:	69b9      	ldr	r1, [r7, #24]
 800dce4:	69fa      	ldr	r2, [r7, #28]
 800dce6:	e841 2300 	strex	r3, r2, [r1]
 800dcea:	617b      	str	r3, [r7, #20]
   return(result);
 800dcec:	697b      	ldr	r3, [r7, #20]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d1e6      	bne.n	800dcc0 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dcf2:	e002      	b.n	800dcfa <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800dcf4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800dcf6:	f7ff f9ef 	bl	800d0d8 <HAL_UART_TxCpltCallback>
}
 800dcfa:	bf00      	nop
 800dcfc:	3740      	adds	r7, #64	@ 0x40
 800dcfe:	46bd      	mov	sp, r7
 800dd00:	bd80      	pop	{r7, pc}

0800dd02 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dd02:	b580      	push	{r7, lr}
 800dd04:	b084      	sub	sp, #16
 800dd06:	af00      	add	r7, sp, #0
 800dd08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd0e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800dd10:	68f8      	ldr	r0, [r7, #12]
 800dd12:	f7ff f9eb 	bl	800d0ec <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dd16:	bf00      	nop
 800dd18:	3710      	adds	r7, #16
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	bd80      	pop	{r7, pc}

0800dd1e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800dd1e:	b580      	push	{r7, lr}
 800dd20:	b09c      	sub	sp, #112	@ 0x70
 800dd22:	af00      	add	r7, sp, #0
 800dd24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd2a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	f003 0320 	and.w	r3, r3, #32
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d171      	bne.n	800de1e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800dd3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dd42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd4a:	e853 3f00 	ldrex	r3, [r3]
 800dd4e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dd50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dd56:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	461a      	mov	r2, r3
 800dd5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd60:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dd62:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dd66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dd68:	e841 2300 	strex	r3, r2, [r1]
 800dd6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dd6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d1e6      	bne.n	800dd42 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	3308      	adds	r3, #8
 800dd7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd7e:	e853 3f00 	ldrex	r3, [r3]
 800dd82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dd84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd86:	f023 0301 	bic.w	r3, r3, #1
 800dd8a:	667b      	str	r3, [r7, #100]	@ 0x64
 800dd8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	3308      	adds	r3, #8
 800dd92:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dd94:	647a      	str	r2, [r7, #68]	@ 0x44
 800dd96:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dd9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dd9c:	e841 2300 	strex	r3, r2, [r1]
 800dda0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dda2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d1e5      	bne.n	800dd74 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dda8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	3308      	adds	r3, #8
 800ddae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddb2:	e853 3f00 	ldrex	r3, [r3]
 800ddb6:	623b      	str	r3, [r7, #32]
   return(result);
 800ddb8:	6a3b      	ldr	r3, [r7, #32]
 800ddba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ddbe:	663b      	str	r3, [r7, #96]	@ 0x60
 800ddc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	3308      	adds	r3, #8
 800ddc6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ddc8:	633a      	str	r2, [r7, #48]	@ 0x30
 800ddca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddcc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ddce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ddd0:	e841 2300 	strex	r3, r2, [r1]
 800ddd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ddd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d1e5      	bne.n	800dda8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800dddc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ddde:	2220      	movs	r2, #32
 800dde0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dde4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dde6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800dde8:	2b01      	cmp	r3, #1
 800ddea:	d118      	bne.n	800de1e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ddec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddf2:	693b      	ldr	r3, [r7, #16]
 800ddf4:	e853 3f00 	ldrex	r3, [r3]
 800ddf8:	60fb      	str	r3, [r7, #12]
   return(result);
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	f023 0310 	bic.w	r3, r3, #16
 800de00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800de02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	461a      	mov	r2, r3
 800de08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800de0a:	61fb      	str	r3, [r7, #28]
 800de0c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de0e:	69b9      	ldr	r1, [r7, #24]
 800de10:	69fa      	ldr	r2, [r7, #28]
 800de12:	e841 2300 	strex	r3, r2, [r1]
 800de16:	617b      	str	r3, [r7, #20]
   return(result);
 800de18:	697b      	ldr	r3, [r7, #20]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d1e6      	bne.n	800ddec <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800de1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de20:	2200      	movs	r2, #0
 800de22:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800de28:	2b01      	cmp	r3, #1
 800de2a:	d107      	bne.n	800de3c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800de2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de2e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800de32:	4619      	mov	r1, r3
 800de34:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800de36:	f7ff f977 	bl	800d128 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800de3a:	e002      	b.n	800de42 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800de3c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800de3e:	f7f6 ffe3 	bl	8004e08 <HAL_UART_RxCpltCallback>
}
 800de42:	bf00      	nop
 800de44:	3770      	adds	r7, #112	@ 0x70
 800de46:	46bd      	mov	sp, r7
 800de48:	bd80      	pop	{r7, pc}

0800de4a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800de4a:	b580      	push	{r7, lr}
 800de4c:	b084      	sub	sp, #16
 800de4e:	af00      	add	r7, sp, #0
 800de50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de56:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	2201      	movs	r2, #1
 800de5c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800de62:	2b01      	cmp	r3, #1
 800de64:	d109      	bne.n	800de7a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800de6c:	085b      	lsrs	r3, r3, #1
 800de6e:	b29b      	uxth	r3, r3
 800de70:	4619      	mov	r1, r3
 800de72:	68f8      	ldr	r0, [r7, #12]
 800de74:	f7ff f958 	bl	800d128 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800de78:	e002      	b.n	800de80 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800de7a:	68f8      	ldr	r0, [r7, #12]
 800de7c:	f7ff f940 	bl	800d100 <HAL_UART_RxHalfCpltCallback>
}
 800de80:	bf00      	nop
 800de82:	3710      	adds	r7, #16
 800de84:	46bd      	mov	sp, r7
 800de86:	bd80      	pop	{r7, pc}

0800de88 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b086      	sub	sp, #24
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de94:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800de96:	697b      	ldr	r3, [r7, #20]
 800de98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800de9a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800de9c:	697b      	ldr	r3, [r7, #20]
 800de9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dea2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800dea4:	697b      	ldr	r3, [r7, #20]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	689b      	ldr	r3, [r3, #8]
 800deaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800deae:	2b80      	cmp	r3, #128	@ 0x80
 800deb0:	d109      	bne.n	800dec6 <UART_DMAError+0x3e>
 800deb2:	693b      	ldr	r3, [r7, #16]
 800deb4:	2b21      	cmp	r3, #33	@ 0x21
 800deb6:	d106      	bne.n	800dec6 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800deb8:	697b      	ldr	r3, [r7, #20]
 800deba:	2200      	movs	r2, #0
 800debc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800dec0:	6978      	ldr	r0, [r7, #20]
 800dec2:	f7ff fe47 	bl	800db54 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800dec6:	697b      	ldr	r3, [r7, #20]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	689b      	ldr	r3, [r3, #8]
 800decc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ded0:	2b40      	cmp	r3, #64	@ 0x40
 800ded2:	d109      	bne.n	800dee8 <UART_DMAError+0x60>
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	2b22      	cmp	r3, #34	@ 0x22
 800ded8:	d106      	bne.n	800dee8 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800deda:	697b      	ldr	r3, [r7, #20]
 800dedc:	2200      	movs	r2, #0
 800dede:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800dee2:	6978      	ldr	r0, [r7, #20]
 800dee4:	f7ff fe5c 	bl	800dba0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800dee8:	697b      	ldr	r3, [r7, #20]
 800deea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800deee:	f043 0210 	orr.w	r2, r3, #16
 800def2:	697b      	ldr	r3, [r7, #20]
 800def4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800def8:	6978      	ldr	r0, [r7, #20]
 800defa:	f7ff f90b 	bl	800d114 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800defe:	bf00      	nop
 800df00:	3718      	adds	r7, #24
 800df02:	46bd      	mov	sp, r7
 800df04:	bd80      	pop	{r7, pc}

0800df06 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800df06:	b580      	push	{r7, lr}
 800df08:	b084      	sub	sp, #16
 800df0a:	af00      	add	r7, sp, #0
 800df0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	2200      	movs	r2, #0
 800df18:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	2200      	movs	r2, #0
 800df20:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800df24:	68f8      	ldr	r0, [r7, #12]
 800df26:	f7ff f8f5 	bl	800d114 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800df2a:	bf00      	nop
 800df2c:	3710      	adds	r7, #16
 800df2e:	46bd      	mov	sp, r7
 800df30:	bd80      	pop	{r7, pc}

0800df32 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800df32:	b580      	push	{r7, lr}
 800df34:	b088      	sub	sp, #32
 800df36:	af00      	add	r7, sp, #0
 800df38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	e853 3f00 	ldrex	r3, [r3]
 800df46:	60bb      	str	r3, [r7, #8]
   return(result);
 800df48:	68bb      	ldr	r3, [r7, #8]
 800df4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df4e:	61fb      	str	r3, [r7, #28]
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	461a      	mov	r2, r3
 800df56:	69fb      	ldr	r3, [r7, #28]
 800df58:	61bb      	str	r3, [r7, #24]
 800df5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df5c:	6979      	ldr	r1, [r7, #20]
 800df5e:	69ba      	ldr	r2, [r7, #24]
 800df60:	e841 2300 	strex	r3, r2, [r1]
 800df64:	613b      	str	r3, [r7, #16]
   return(result);
 800df66:	693b      	ldr	r3, [r7, #16]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d1e6      	bne.n	800df3a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2220      	movs	r2, #32
 800df70:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	2200      	movs	r2, #0
 800df76:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800df78:	6878      	ldr	r0, [r7, #4]
 800df7a:	f7ff f8ad 	bl	800d0d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800df7e:	bf00      	nop
 800df80:	3720      	adds	r7, #32
 800df82:	46bd      	mov	sp, r7
 800df84:	bd80      	pop	{r7, pc}

0800df86 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800df86:	b480      	push	{r7}
 800df88:	b083      	sub	sp, #12
 800df8a:	af00      	add	r7, sp, #0
 800df8c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800df8e:	bf00      	nop
 800df90:	370c      	adds	r7, #12
 800df92:	46bd      	mov	sp, r7
 800df94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df98:	4770      	bx	lr

0800df9a <memset>:
 800df9a:	4402      	add	r2, r0
 800df9c:	4603      	mov	r3, r0
 800df9e:	4293      	cmp	r3, r2
 800dfa0:	d100      	bne.n	800dfa4 <memset+0xa>
 800dfa2:	4770      	bx	lr
 800dfa4:	f803 1b01 	strb.w	r1, [r3], #1
 800dfa8:	e7f9      	b.n	800df9e <memset+0x4>
	...

0800dfac <__libc_init_array>:
 800dfac:	b570      	push	{r4, r5, r6, lr}
 800dfae:	4d0d      	ldr	r5, [pc, #52]	@ (800dfe4 <__libc_init_array+0x38>)
 800dfb0:	4c0d      	ldr	r4, [pc, #52]	@ (800dfe8 <__libc_init_array+0x3c>)
 800dfb2:	1b64      	subs	r4, r4, r5
 800dfb4:	10a4      	asrs	r4, r4, #2
 800dfb6:	2600      	movs	r6, #0
 800dfb8:	42a6      	cmp	r6, r4
 800dfba:	d109      	bne.n	800dfd0 <__libc_init_array+0x24>
 800dfbc:	4d0b      	ldr	r5, [pc, #44]	@ (800dfec <__libc_init_array+0x40>)
 800dfbe:	4c0c      	ldr	r4, [pc, #48]	@ (800dff0 <__libc_init_array+0x44>)
 800dfc0:	f000 f818 	bl	800dff4 <_init>
 800dfc4:	1b64      	subs	r4, r4, r5
 800dfc6:	10a4      	asrs	r4, r4, #2
 800dfc8:	2600      	movs	r6, #0
 800dfca:	42a6      	cmp	r6, r4
 800dfcc:	d105      	bne.n	800dfda <__libc_init_array+0x2e>
 800dfce:	bd70      	pop	{r4, r5, r6, pc}
 800dfd0:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfd4:	4798      	blx	r3
 800dfd6:	3601      	adds	r6, #1
 800dfd8:	e7ee      	b.n	800dfb8 <__libc_init_array+0xc>
 800dfda:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfde:	4798      	blx	r3
 800dfe0:	3601      	adds	r6, #1
 800dfe2:	e7f2      	b.n	800dfca <__libc_init_array+0x1e>
 800dfe4:	0800e064 	.word	0x0800e064
 800dfe8:	0800e064 	.word	0x0800e064
 800dfec:	0800e064 	.word	0x0800e064
 800dff0:	0800e084 	.word	0x0800e084

0800dff4 <_init>:
 800dff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dff6:	bf00      	nop
 800dff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dffa:	bc08      	pop	{r3}
 800dffc:	469e      	mov	lr, r3
 800dffe:	4770      	bx	lr

0800e000 <_fini>:
 800e000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e002:	bf00      	nop
 800e004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e006:	bc08      	pop	{r3}
 800e008:	469e      	mov	lr, r3
 800e00a:	4770      	bx	lr
