\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin}{}\section{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+:\+:Pin$<$ p, b $>$ Struct Template Reference}
\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin}\index{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin$<$ p, b $>$@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin$<$ p, b $>$}}


Every pin has one ore multiple typedefs of this class.  




{\ttfamily \#include $<$ports.\+h$>$}

\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1__Io}{\+\_\+\+Io}$<$ p, b, I\+O\+Reg\+::\+D\+D\+Rx $>$ {\bfseries \+\_\+\+D\+DR}\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a818a1f1bb31f68679f39c93c3f9b8d45}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a818a1f1bb31f68679f39c93c3f9b8d45}

\item 
typedef \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1__Io}{\+\_\+\+Io}$<$ p, b, I\+O\+Reg\+::\+P\+O\+R\+Tx $>$ {\bfseries \+\_\+\+P\+O\+RT}\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a4252742825731efb06d4928c0ddfd8fe}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a4252742825731efb06d4928c0ddfd8fe}

\item 
typedef \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1__Io}{\+\_\+\+Io}$<$ p, b, I\+O\+Reg\+::\+P\+I\+Nx $>$ {\bfseries \+\_\+\+P\+IN}\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_aa77ff77d7b1bd7f127a907c04d13c36a}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_aa77ff77d7b1bd7f127a907c04d13c36a}

\end{DoxyCompactItemize}
\subsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static void \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_ae9e2a83949e21eab5315e8898bf1796a}{set\+DD} (const enum \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_a726f0120b8d4e0856e47f3daf19bd725}{Data\+Direction} dd)\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_ae9e2a83949e21eab5315e8898bf1796a}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_ae9e2a83949e21eab5315e8898bf1796a}

\begin{DoxyCompactList}\small\item\em Equivalent to {\ttfamily D\+DR = dd;}. \end{DoxyCompactList}\item 
static enum \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_a726f0120b8d4e0856e47f3daf19bd725}{Data\+Direction} \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a8d024298ec898eb91a194c2943fdefbd}{get\+DD} ()\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a8d024298ec898eb91a194c2943fdefbd}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a8d024298ec898eb91a194c2943fdefbd}

\begin{DoxyCompactList}\small\item\em returns either Data\+Direction\+::\+In or Data\+Direction\+::\+Output by reading from D\+DR and casting the bit value. \end{DoxyCompactList}\item 
static void \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7f2b41510695675bf73fcafe5ca94bda}{set\+Pull\+Up} (const enum \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_ae4be55f1d106e37c89f38c66f674b53a}{Pull\+Up} pull\+Up)\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7f2b41510695675bf73fcafe5ca94bda}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7f2b41510695675bf73fcafe5ca94bda}

\begin{DoxyCompactList}\small\item\em Equivalent to {\ttfamily P\+O\+RT = pull\+Up;}. \end{DoxyCompactList}\item 
static enum \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_ae4be55f1d106e37c89f38c66f674b53a}{Pull\+Up} \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_ab801426ecf11df338494445b4ac28d16}{get\+Pull\+Up} ()\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_ab801426ecf11df338494445b4ac28d16}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_ab801426ecf11df338494445b4ac28d16}

\begin{DoxyCompactList}\small\item\em returns either Pull\+Up\+::\+Off or Pull\+Up\+::\+On by reading from P\+O\+RT and casting the bit value. \end{DoxyCompactList}\item 
static void \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a65aa7c4c162cb52b6357d6a57a5a4d6e}{set\+To\+Input} (const enum \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_ae4be55f1d106e37c89f38c66f674b53a}{Pull\+Up} pull\+Up)\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a65aa7c4c162cb52b6357d6a57a5a4d6e}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a65aa7c4c162cb52b6357d6a57a5a4d6e}

\begin{DoxyCompactList}\small\item\em Equivalent to first setting the data direction {\ttfamily D\+DR = Data\+Direction\+::\+Input;} followed by setting the pull up resistor\+: {\ttfamily P\+O\+RT = pullup;}. \end{DoxyCompactList}\item 
static void \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_aa67d135150ba8bf6c8577ecf0b306b31}{toggle} ()\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_aa67d135150ba8bf6c8577ecf0b306b31}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_aa67d135150ba8bf6c8577ecf0b306b31}

\begin{DoxyCompactList}\small\item\em Equivalent to {\ttfamily P\+IN = 1;} which toggles the output if pin is in output mode. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static enum Port \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_ac2c40092b7e6e5a082e9c67590d444c1}{port} = p\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_ac2c40092b7e6e5a082e9c67590d444c1}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_ac2c40092b7e6e5a082e9c67590d444c1}

\begin{DoxyCompactList}\small\item\em The port name (enum Port) of this pin. \end{DoxyCompactList}\item 
static const uint8\+\_\+t \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a317c9e776458f59d7abe06da3a860469}{bit} = b\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a317c9e776458f59d7abe06da3a860469}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a317c9e776458f59d7abe06da3a860469}

\begin{DoxyCompactList}\small\item\em The bit position (0-\/7) inside the D\+D\+Rx, P\+O\+R\+Tx or P\+I\+Nx register. \end{DoxyCompactList}\item 
static \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1__Io}{\+\_\+\+D\+DR} \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7a8fd2de2412fd6b900c5f65249ac77b}{D\+DR}
\begin{DoxyCompactList}\small\item\em Simplified access to the D\+DR value of this pin. \end{DoxyCompactList}\item 
static \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1__Io}{\+\_\+\+P\+O\+RT} \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a0d296d2ad6858263ef7aff31969a0b2d}{P\+O\+RT}
\begin{DoxyCompactList}\small\item\em Simplified access to the P\+O\+RT value of this pin. \end{DoxyCompactList}\item 
static \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1__Io}{\+\_\+\+P\+IN} \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a76f4ad486feabcd5abf2f3d9afa24650}{P\+IN}
\begin{DoxyCompactList}\small\item\em Simplified access to the P\+IN value of this pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\subsubsection*{template$<$enum Port p, uint8\+\_\+t b$>$\\*
struct A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin$<$ p, b $>$}

Every pin has one ore multiple typedefs of this class. 

The port name (enum Port) and the bit in the registers is provided as static variables.

In addition reading or setting the value of a pin is simplified through \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7a8fd2de2412fd6b900c5f65249ac77b}{D\+DR} \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a0d296d2ad6858263ef7aff31969a0b2d}{P\+O\+RT} and \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a76f4ad486feabcd5abf2f3d9afa24650}{P\+IN} which have cast converters from uint8\+\_\+t.

Using those static members (\hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7a8fd2de2412fd6b900c5f65249ac77b}{D\+DR}, \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a0d296d2ad6858263ef7aff31969a0b2d}{P\+O\+RT} or \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a76f4ad486feabcd5abf2f3d9afa24650}{P\+IN}) liberates you from writing bit operations. If your pin is for instance B2, a typical way to set the D\+DR value of the pin to 0 would have been\+: {\ttfamily P\+O\+R\+TB \&= $\sim$(\+\_\+\+B\+V(2));}.

The exact same thing may now be done by writing\+: {\ttfamily P\+O\+R\+T\+\_\+\+B2\+::\+D\+DR = 0;}

When using the enums \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_a726f0120b8d4e0856e47f3daf19bd725}{Data\+Direction} or \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_ae4be55f1d106e37c89f38c66f674b53a}{Pull\+Up} the compiler verifies that the enum is used for the correct register.

The compiler does not verify that you are in the correct \char`\"{}mode\char`\"{}. Calling \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7f2b41510695675bf73fcafe5ca94bda}{set\+Pull\+Up()} when the pin is in output mode will change the output! You would need to switch to input first ({\ttfamily D\+DR = Data\+Direction\+::\+Input;}). 

\subsection{Member Data Documentation}
\index{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin}!D\+DR@{D\+DR}}
\index{D\+DR@{D\+DR}!A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin}}
\subsubsection[{\texorpdfstring{D\+DR}{DDR}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum Port p, uint8\+\_\+t b$>$ {\bf Pin}$<$ p, b $>$\+::{\bf \+\_\+\+D\+DR} {\bf A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin}$<$ p, b $>$\+::D\+DR\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7a8fd2de2412fd6b900c5f65249ac77b}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7a8fd2de2412fd6b900c5f65249ac77b}


Simplified access to the D\+DR value of this pin. 

A cast operator of this variable allows you to read and write the D\+DR value for this bit as if every bit had its own uint8\+\_\+t.

Cast operators to and from enum \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_a726f0120b8d4e0856e47f3daf19bd725}{Data\+Direction} are also implemented and prevent accidental use of an incorrect register.

Examples\+:


\begin{DoxyItemize}
\item {\ttfamily P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR = Data\+Direction\+::\+Input;}
\item {\ttfamily uint8\+\_\+t current\+D\+DR = P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR;}
\item {\ttfamily enum Data\+Direction current\+D\+D\+R2 = P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR;} 
\end{DoxyItemize}\index{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin}!P\+IN@{P\+IN}}
\index{P\+IN@{P\+IN}!A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin}}
\subsubsection[{\texorpdfstring{P\+IN}{PIN}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum Port p, uint8\+\_\+t b$>$ {\bf Pin}$<$ p, b $>$\+::{\bf \+\_\+\+P\+IN} {\bf A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin}$<$ p, b $>$\+::P\+IN\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a76f4ad486feabcd5abf2f3d9afa24650}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a76f4ad486feabcd5abf2f3d9afa24650}


Simplified access to the P\+IN value of this pin. 

A cast operator of this variable allows you to read and write the D\+DR value for this bit as if every bit had its own uint8\+\_\+t.

Examples\+:


\begin{DoxyItemize}
\item {\ttfamily P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR = Data\+Direction\+::\+Input;}
\item {\ttfamily uint8\+\_\+t current\+D\+DR = P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR;}
\item {\ttfamily Data\+Direction current\+D\+D\+R2 = P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR;} 
\end{DoxyItemize}\index{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin}}
\subsubsection[{\texorpdfstring{P\+O\+RT}{PORT}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum Port p, uint8\+\_\+t b$>$ {\bf Pin}$<$ p, b $>$\+::{\bf \+\_\+\+P\+O\+RT} {\bf A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pin}$<$ p, b $>$\+::P\+O\+RT\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a0d296d2ad6858263ef7aff31969a0b2d}{}\label{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a0d296d2ad6858263ef7aff31969a0b2d}


Simplified access to the P\+O\+RT value of this pin. 

A cast operator of this variable allows you to read and write the P\+O\+RT value for this bit as if every bit had its own uint8\+\_\+t.

Cast operators to and from enum \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_ae4be55f1d106e37c89f38c66f674b53a}{Pull\+Up} are also implemented and prevent accidental use of an incorrect register.

Examples\+:


\begin{DoxyItemize}
\item {\ttfamily P\+O\+R\+T\+\_\+\+A\+D\+C4\+::\+P\+O\+RT = 1;}
\item {\ttfamily uint8\+\_\+t current\+Port = P\+O\+R\+T\+\_\+\+A\+D\+C4\+::\+P\+O\+RT;}
\item {\ttfamily enum Pull\+Up current\+Pull\+Up = P\+O\+R\+T\+\_\+\+A\+D\+C4\+::\+P\+O\+RT;} 
\end{DoxyItemize}

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/ports.\+h\end{DoxyCompactItemize}
