/**
 * Codasip s.r.o.
 *
 * CONFIDENTIAL
 *
 * Copyright 2022 Codasip s.r.o.
 *
 * All Rights Reserved.
 *
 * NOTICE: All information contained in this file, is and shall remain the property of
 * Codasip s.r.o. and its suppliers, if any.
 *
 * The intellectual and technical concepts contained herein are confidential and proprietary to
 * Codasip s.r.o. and are protected by trade secret and copyright law.  In addition, elements of the
 * technical concepts may be patent pending.
 *
 * This file is part of the Codasip Studio product. No part of the Studio product, including this
 * file, may be use, copied, modified, or distributed except in accordance with the terms contained
 * in Codasip license agreement under which you obtained this file.
 *
 *  \file   ca_defines.hcodal
 *  \author Codasip
 *  \date   09.02.2022
 *  \brief  cycle accurate model
 */


#ifndef CA_DEFINES_HCODAL
#define CA_DEFINES_HCODAL

#include "config.hcodal"

// -------------------------------------------------------------------------------------------------
// Signal size
// -------------------------------------------------------------------------------------------------

#define ALUOP_W        bitsizeof(enum aluop)
#define REGWRITE_W     bitsizeof(enum regwrite)
#define SRC2_W         bitsizeof(enum src2)
#define HALT_W         bitsizeof(enum halt)
#define RFF1_W         bitsizeof(enum rff1_sel)
#define RFF2_W         bitsizeof(enum rff2_sel)
#define FWDA_W         bitsizeof(enum fwdA_sel)
#define FWDB_W         bitsizeof(enum fwdB_sel)
// -------------------------------------------------------------------------------------------------
// Enumerations
// -------------------------------------------------------------------------------------------------

// -------------------------------------------------------------------------------------------------
// IF stage
// -------------------------------------------------------------------------------------------------

// -------------------------------------------------------------------------------------------------
// ID stage
// -------------------------------------------------------------------------------------------------
enum rff1_sel
{
    switch(s_rff1_sel)
    {
        case 0:
            r_ex_reg1 = r_wb_alu;
            break;
        case 1:
            r_ex_reg1 = s_id_reg1;
            break;     
    }
};

enum rff2_sel
{
    switch(s_rff2_sel)
    {
        case 0:
            r_ex_reg2 = r_wb_alu;
            break;
        case 1:
            r_ex_reg2 = s_id_reg2;
            break;
          
    }

};
// -------------------------------------------------------------------------------------------------
// EX stage
// -------------------------------------------------------------------------------------------------

// ALU function codes
enum aluop
{
    ALU_NOP,
    ALU_ADD,
};

enum regwrite
{
    WE_FALSE,
    WE_TRUE,
};

enum src2
{
    ALU2_REG,
    ALU2_IMM,
};

enum halt
{
    HALT_NOHALT,
    HALT_HALT,
};

enum fwdA_sel
{
    switch(s_ex_fwdA_sl)
    {
        case 0:
            s_ex_fwdAsel = r_ex_reg1;
            break;
        case 1:
            s_ex_fwdAsel = s_wb_alu;
            break;
        case 2:
            s_ex_fwdAsel = s_me_alu;
            break;
          
    }
};

enum fwdB_sel
{
    switch(s_ex_fwdB_sl)
    {
        case 0:
            s_ex_fwdBsel = r_ex_reg2;
            break;
        case 1:
            s_ex_fwdBsel = s_wb_alu;
            break;
        case 2:
            s_ex_fwdBsel = s_me_alu;
            break;
          
    }
};
// -------------------------------------------------------------------------------------------------
// ME stage
// -------------------------------------------------------------------------------------------------

// -------------------------------------------------------------------------------------------------
// WB stage
// -------------------------------------------------------------------------------------------------

// -------------------------------------------------------------------------------------------------
// Auxiliary definitions
// -------------------------------------------------------------------------------------------------

#define DONT_CARE           0
#define NOP_INSTRUCTION     ITYPE_ADDI
#endif // CA_DEFINES_HCODAL

