{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614796478955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614796478970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 15:34:38 2021 " "Processing started: Wed Mar 03 15:34:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614796478970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614796478970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab-2-rns -c lab-2-rns " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab-2-rns -c lab-2-rns" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614796478970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1614796479719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_rnstobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_rnstobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_RNStoBin-Structural " "Found design unit 1: traditionalSystem_RNStoBin-Structural" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494414 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_RNStoBin " "Found entity 1: traditionalSystem_RNStoBin" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614796494414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Mux " "Found design unit 1: Mux2_1-Mux" {  } { { "Mux2_1.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/Mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494416 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614796494416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494419 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614796494419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_eac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_eac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_EAC-Structural " "Found design unit 1: CSA_EAC-Structural" {  } { { "CSA_EAC.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/CSA_EAC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494422 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_EAC " "Found entity 1: CSA_EAC" {  } { { "CSA_EAC.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/CSA_EAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614796494422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpa_mod255.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpa_mod255.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPA_mod255-structural " "Found design unit 1: CPA_mod255-structural" {  } { { "CPA_mod255.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/CPA_mod255.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494425 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPA_mod255 " "Found entity 1: CPA_mod255" {  } { { "CPA_mod255.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/CPA_mod255.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614796494425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614796494425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traditionalSystem_RNStoBin " "Elaborating entity \"traditionalSystem_RNStoBin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614796494482 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 traditionalSystem_RNStoBin.vhd(16) " "VHDL Signal Declaration warning at traditionalSystem_RNStoBin.vhd(16): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614796494485 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 traditionalSystem_RNStoBin.vhd(16) " "VHDL Signal Declaration warning at traditionalSystem_RNStoBin.vhd(16): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614796494485 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 traditionalSystem_RNStoBin.vhd(16) " "VHDL Signal Declaration warning at traditionalSystem_RNStoBin.vhd(16): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614796494485 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 traditionalSystem_RNStoBin.vhd(16) " "VHDL Signal Declaration warning at traditionalSystem_RNStoBin.vhd(16): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614796494485 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 traditionalSystem_RNStoBin.vhd(16) " "VHDL Signal Declaration warning at traditionalSystem_RNStoBin.vhd(16): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614796494486 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 traditionalSystem_RNStoBin.vhd(16) " "VHDL Signal Declaration warning at traditionalSystem_RNStoBin.vhd(16): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614796494486 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 traditionalSystem_RNStoBin.vhd(16) " "VHDL Signal Declaration warning at traditionalSystem_RNStoBin.vhd(16): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614796494486 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 traditionalSystem_RNStoBin.vhd(16) " "VHDL Signal Declaration warning at traditionalSystem_RNStoBin.vhd(16): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614796494486 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros traditionalSystem_RNStoBin.vhd(37) " "Verilog HDL or VHDL warning at traditionalSystem_RNStoBin.vhd(37): object \"zeros\" assigned a value but never read" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614796494487 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ones traditionalSystem_RNStoBin.vhd(41) " "Verilog HDL or VHDL warning at traditionalSystem_RNStoBin.vhd(41): object \"ones\" assigned a value but never read" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614796494487 "|traditionalSystem_RNStoBin"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "traditionalSystem_RNStoBin.vhd(49) " "VHDL Subtype or Type Declaration warning at traditionalSystem_RNStoBin.vhd(49): subtype or type has null range" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 49 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1614796494488 "|traditionalSystem_RNStoBin"}
{ "Error" "EVRFX_VHDL_TARGET_SLICE_IS_A_ELEMENTS_VALUE_IS_B_ELEMENTS" "8 0 traditionalSystem_RNStoBin.vhd(49) " "VHDL error at traditionalSystem_RNStoBin.vhd(49): slice that is assigned to target slice has 0 elements, but must have same number of elements as target slice (8)" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "D:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/lab-2-RNS/traditionalSystem_RNStoBin.vhd" 49 0 0 } }  } 0 10504 "VHDL error at %3!s!: slice that is assigned to target slice has %2!d! elements, but must have same number of elements as target slice (%1!d!)" 0 0 "Quartus II" 0 -1 1614796494488 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1614796494489 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614796494783 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 03 15:34:54 2021 " "Processing ended: Wed Mar 03 15:34:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614796494783 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614796494783 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614796494783 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614796494783 ""}
