Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 11 23:28:26 2021
| Host         : NTNU13875 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z030
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   867 |
|    Minimum number of control sets                        |   867 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2597 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   867 |
| >= 0 to < 4        |    97 |
| >= 4 to < 6        |   151 |
| >= 6 to < 8        |    66 |
| >= 8 to < 10       |   107 |
| >= 10 to < 12      |    47 |
| >= 12 to < 14      |    44 |
| >= 14 to < 16      |     6 |
| >= 16              |   349 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6126 |         1663 |
| No           | No                    | Yes                    |             215 |           80 |
| No           | Yes                   | No                     |            2313 |          876 |
| Yes          | No                    | No                     |            4474 |         1281 |
| Yes          | No                    | Yes                    |             106 |           27 |
| Yes          | Yes                   | No                     |            5833 |         1753 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                      |                                                                                                                                                             Enable Signal                                                                                                                                                             |                                                                                                                                                                 Set/Reset Signal                                                                                                                                                                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_vec[0]                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/fifo_out_captured_tlast_pulse_i_1__0_n_0                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_split_state_reg_1                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                                        |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_vec[1]                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/fifo_out_captured_tlast_pulse_i_1_n_0                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_sym_dec_4byte_i/RX_SPA_Buffer_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_rx_ll_i/rx_ll_pdu_datapath_i/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/rxver_count_r0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg_0                                                                                                                                                                       |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_global_logic_i/idle_and_ver_gen_i/DID_VER_Buffer_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_global_logic_i/idle_and_ver_gen_i/DID_VER_Buffer_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/verify_watchdog_r0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_sym_dec_4byte_i/RX_SPA_Buffer_reg_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_sym_dec_4byte_i/counter4_r0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_sym_dec_4byte_i/counter4_r0                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg_0                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/drp_bridge_0/inst/AXI_aresetn_r1_i_1_n_0                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/verify_watchdog_r0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/rxver_count_r0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/rxfsm_rxresetdone_r3_reg_0                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg_0                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                3 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                            |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                2 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_sym_gen_4byte_i/TX_DATA_Buffer[15]_i_1_n_0                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_sym_gen_4byte_i/TX_DATA_Buffer[14]_i_1_n_0                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |                3 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                3 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                          |                1 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_sym_gen_4byte_i/TX_DATA_Buffer[15]_i_1_n_0                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_sym_gen_4byte_i/TX_DATA_Buffer[14]_i_1_n_0                                                                                                                                                                          |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                          |                1 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_0                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_clr_dbc_reg_reg[0]                                                                                                                                                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_err_detect_4byte_i/good_cnt_r[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                4 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_tx_ll_i/tx_ll_control_i/D                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_tx_ll_i/tx_ll_control_i/D                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d5                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                   | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[5][31]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[0][11]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                       | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_err_detect_4byte_i/good_cnt_r[3]_i_1_n_0                                                                                                                                           |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/p_0_in                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/p_0_in                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/gigabit_regarray/U0/axi_arready0                                                                                                                                                                                                                                                                             | design_1_i/gigabit_block/gigabit_regarray/U0/p_0_in                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/gigabit_regarray/U0/axi_awready0                                                                                                                                                                                                                                                                             | design_1_i/gigabit_block/gigabit_regarray/U0/p_0_in                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_CPLLLOCK_cdc_sync/E[0]                                                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/support_reset_logic_i/AR[0]                                                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_CPLLLOCK_cdc_sync/E[0]                                                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                                                                                              |                3 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_sym_gen_4byte_i/TX_DATA_Buffer[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                4 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                                |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_sym_gen_4byte_i/TX_DATA_Buffer[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/sync_CPLLLOCK_cdc_sync/E[0]                                                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/sync_CPLLLOCK_cdc_sync/E[0]                                                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_reset_cdc_sync/s_level_out_d6                                                                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |                2 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                                    | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                |                3 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                                                                           |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/axi_arready0                                                                                                                                                                                                                                                                                            | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/axi_awready0                                                                                                                                                                                                                                                                                            | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                1 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/gigabit_regarray/U0/p_0_in                                                                                                                                                                                                                                                                                              |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                   |                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                                                                                           |                1 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                               |                1 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                                                | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[1][4]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |                2 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                2 |              5 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]_0                                                                                                                                                                                                                                                                        |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count[5]_i_1__0_n_0                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count[5]_i_1_n_0                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/support_reset_logic_i/AR[0]                                                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count[5]_i_1__0_n_0                                                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/init_wait_count[5]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_reset_cdc_sync/s_level_out_d6                                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                              |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_sym_gen_4byte_i/TX_DATA_Buffer[23]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                4 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_tx_ll_i/tx_ll_control_i/pdu_ok_c                                                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/p_0_in                                                                                                                                                                                                                             |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SR[0]                                                                                                                                                                               |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_sym_gen_4byte_i/TX_DATA_Buffer_reg0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                5 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_sym_gen_4byte_i/TX_DATA_Buffer[23]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/register_array_write[1][15]_i_2_n_0                                                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/register_array_write[1][15]_i_1_n_0                                                                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[6]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/register_array_write[1][31]_i_2_n_0                                                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/register_array_write[1][31]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/internal_reset_timer_aurora_gt_0/U0/reset_counter_0                                                                                                                                                                                                                                                          | design_1_i/gigabit_block/internal_reset_timer_aurora_gt_0/U0/reset_in_reg_reg_n_0_[0]                                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/sel                                                                                                                                                                                                                                                   | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt[6]_i_1__0_n_0                                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_err_detect_4byte_i/begin_r0                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                4 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SR[0]                                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_err_detect_4byte_i/begin_r0                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[6]_i_1_n_0                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sel                                                                                                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt[6]_i_1__0_n_0                                                                                                                                                                                                     |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_sym_gen_4byte_i/TX_DATA_Buffer_reg0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |                4 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_tx_ll_i/tx_ll_control_i/pdu_ok_c                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/p_0_in                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                   | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                   | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                  |                3 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                3 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/state_reg[m_valid_i][0]                                                                                                                                                                                                                                    |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/register_array_write[1][7]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/register_array_write[1][23]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                                |                2 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_lane_init_sm_4byte_i/inc_count_c                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_lane_init_sm_4byte_i/counter1_r0                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                   |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/p_0_in[15]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                  |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/p_0_in[23]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/p_0_in[31]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/p_0_in[7]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                  |                6 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[9][7]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[9][15]_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[8][7]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[14][15]_i_1_n_0                                                                                                                                                                                                                                                       | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[10][15]_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[0][7]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[6][7]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[4][15]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[14][7]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[6][15]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[5][7]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[5][23]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[10][7]_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[5][15]_i_1_n_0                                                                                                                                                                                                                                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[3][7]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[4][7]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal020_out                                                                                                                                                                                                                                                                           | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal_i_1_n_0                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_sym_gen_4byte_i/TX_DATA_Buffer[31]_i_1_n_0                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_sym_gen_4byte_i/p_1_in16_in                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[2]                                                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                      |                1 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_REM_Buffer_reg[0]_0[0]                                                                                                                                                                             |                1 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_REM_Buffer_reg[0]_0[1]                                                                                                                                                                             |                4 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/rx_ll_pdu_datapath_i/RX_REM_Buffer_reg[0]_0[2]                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                                                                                                       |                2 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_lane_init_sm_4byte_i/inc_count_c                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_lane_init_sm_4byte_i/counter1_r0                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |                3 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/tx_crc_i/tx_crc_gen1_i/crc_data_i[15]_i_1_n_0                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/tx_crc_i/tx_crc_gen1_i/crc_data_i[23]_i_1_n_0                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/tx_crc_i/tx_crc_gen1_i/crc_data_i[7]_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_0                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                                                                                                  |                2 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_0                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_tlast_out_reg_1[0]                                                                                                                                                 |                2 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/tx_crc_i/tx_crc_gen1_i/crc_data_i[23]_i_1_n_0                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/tx_crc_i/tx_crc_gen1_i/crc_data_i[15]_i_1_n_0                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_reset_cdc_sync/s_level_out_d6                                                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/support_reset_logic_i/AR[0]                                                                                                                                                                                                                                                                   |                6 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/tx_crc_i/tx_crc_gen1_i/crc_data_i[7]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/register_array_write[8][15]_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_sym_gen_4byte_i/TX_DATA_Buffer[31]_i_1_n_0                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_sym_gen_4byte_i/p_1_in16_in                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg[0]                                                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                    |                4 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg_0[0]                                                                                                                                                                  |                3 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                                                                     |                3 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                   |                4 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_dre_tvalid_i_reg_1[0]                                                                                                                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                4 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                                                                                              |                2 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                3 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_9_out                                                                                                                                                                |                4 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_5_out                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                6 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                                                                       |                3 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                             |                3 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                                                                                                                               |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                                                                                              |                7 |              9 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_15_out                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/testled/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_11_out                                                                                                                                                               |                2 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_1[0]                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/rx_cdrlock_counter[9]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rx_reset_i                                                                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                           |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_count[9]_i_2__0_n_0                                                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                      |                2 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                             |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                               | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                4 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/rx_cdrlock_counter[9]_i_1_n_0                                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rx_reset_i                                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_1[0]                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                                                                        |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                         |                2 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8][0]                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_count[9]_i_2__0_n_0                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                               |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/internal_reset_timer_aurora0/U0/reset_counter_0                                                                                                                                                                                                                                                              | design_1_i/gigabit_block/internal_reset_timer_aurora0/U0/reset_in_reg_reg_n_0_[0]                                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                                                                       |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_1[0]                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                                                                                        |                4 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_1[0]                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                                                                                        |                4 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_2[0]                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                                      |                2 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_1[0]                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/drp_bridge_0/inst/drp_addr[8]_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                4 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                                                                           |                3 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1_0[0]                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                                                          |                2 |             10 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/standard_cc_module_i/count_24d_srl_r0                                                                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                        |                3 |             11 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/fifo_write_pointer0                                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/fifo_write_pointer[10]_i_1_n_0                                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/transfer_fifo_read_pointer[0]_i_2__0_n_0                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/transfer_fifo_read_pointer[0]_i_1__0_n_0                                                                                                                                                                                                      |                4 |             11 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/fifo_write_pointer0                                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/fifo_write_pointer[10]_i_1__0_n_0                                                                                                                                                                                                             |                3 |             11 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/node_fifo_read_pointer[1]_i_2__0_n_0                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/node_fifo_read_pointer[1]_i_1__0_n_0                                                                                                                                                                                                          |                6 |             11 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/standard_cc_module_i/count_24d_srl_r0                                                                                                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/node_fifo_read_pointer[1]_i_2_n_0                                                                                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/node_fifo_read_pointer[1]_i_1_n_0                                                                                                                                                                                                             |                5 |             11 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/transfer_fifo_read_pointer[0]_i_2_n_0                                                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/transfer_fifo_read_pointer[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                     |                6 |             11 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             12 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                  |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_0_0_lane_init_sm_4byte_i/good_cnt_r3                                                                                                                                                   |                3 |             12 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                6 |             12 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/design_1_aurora_8b10b_1_0_lane_init_sm_4byte_i/good_cnt_r3                                                                                                                                                                                    |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                           |                2 |             12 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                       |                6 |             13 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |             13 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[2]                                                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                                        |                6 |             13 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                  |                3 |             13 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                                                                                                                  |                4 |             13 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                     |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                             |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/drp_bridge_0/inst/AXI_aresetn_r2                                                                                                                                                                                                                                                                                        |                5 |             15 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/standard_cc_module_i/count_16d_srl_r0                                                                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                        |                2 |             15 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/standard_cc_module_i/count_16d_srl_r0                                                                                                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                                                         |                2 |             15 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/drp_bridge_0/inst/drp_di                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                           |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                   | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/wait_for_lane_up_r0                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/wait_for_lane_up_r0                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/QUEUE_COUNT.cmnds_queued_shift_reg[0]_0                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/Ref_synk_buffer_register_generate[0].ref_reg_array[0][15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/clear                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_ce_control_i/Q[1]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                          |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                              |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/clear                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/drp_bridge_0/inst/drp_write_done0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                 |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                           |                5 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                          |                5 |             17 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                          |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                  |                8 |             17 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                        |                6 |             17 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                        |                6 |             17 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                3 |             17 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/START_RX_Buffer_reg_0[0]                                                                                                                                                                                                           |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                         |               10 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                           |                3 |             18 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                          |                5 |             18 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                                      |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                  |               11 |             18 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                           |                6 |             18 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                                        |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/time_out_counter                                                                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                                                                                                                                                                                                   |                5 |             18 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |                8 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter                                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                                                                                                                                                                  |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter                                                                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                                                                           |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter                                                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                                          |                5 |             19 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/START_RX_Buffer_reg_0[0]                                                                                                                                                                          |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/adapt_count                                                                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_count_reset                                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/adapt_count                                                                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_count_reset                                                                                                                                                                                                                                           |                5 |             20 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                                                                          |               15 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/testled/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                   |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                             |               12 |             23 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                             |                6 |             23 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                             |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                                                                  |               11 |             23 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                         | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                6 |             23 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                  | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                6 |             23 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                9 |             24 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                |               11 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |               10 |             24 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                                                                          |               19 |             24 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                4 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                4 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               12 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |               10 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               10 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               10 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                9 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                9 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/gt_reset_cdc_sync/HPCNT_RESET                                                                                                                                                                                                                                                                 |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                                                                  |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                                                                 |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                            | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/support_reset_logic_i/HPCNT_RESET                                                                                                                                                                                                                                                             |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0[0]                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                5 |             26 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1__0_n_0                                                                                                                                                                   | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |               11 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                                   | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                                |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                                |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/baseteller[26]_i_1_n_0                                                                                                                                                                                                                                                                                |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                         |               13 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/slv_reg_rden                                                                                                                                                                                                                                                                                            | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |               13 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                          |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                8 |             28 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                          |                7 |             28 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |               13 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                                                                  |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                                                              |                7 |             30 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/gt_refclk1_out                     |                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                           |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                                                                 |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                    |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                                                              |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                5 |             31 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                                                              | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                   |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                                                                |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                     |               32 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                                                                      | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                   |                4 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/baseteller_nullflagg_reg_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/Ref_synk_buffer_register_generate[2].ref_reg_array[2][15]_i_3_n_0                                                                                                                                                                                                                          | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/interrupt                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/rx_crc_i/rx_crc_gen1_i/data_valid                                                                                                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/rx_crc_i/rx_crc_gen1_i/CRCRESET                                                                                                                                                                                                                              |               28 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/tx_crc_i/tx_crc_gen1_i/data_valid                                                                                                                                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/axi_to_ll_pdu_i/SS[0]                                                                                                                                                                                                                                                                         |               28 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/capture_rx1/U0/i_synth/i_bb_inst/q[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/tx_crc_i/tx_crc_gen1_i/data_valid                                                                                                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/axi_to_ll_pdu_i/SS[0]                                                                                                                                                                                                                                        |               29 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                             |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/gigabit_regarray/U0/slv_reg_rden                                                                                                                                                                                                                                                                             | design_1_i/gigabit_block/gigabit_regarray/U0/p_0_in                                                                                                                                                                                                                                                                                              |               30 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/slv_reg_rden                                                                                                                                                                                                                                             | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                 |               19 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                    |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |               11 |             33 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/tx_crc_i/tx_crc_gen1_i/link_out_tvalid_reg_out_reg                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                  |               11 |             33 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/tx_crc_i/tx_crc_gen1_i/link_out_tvalid_reg_out_reg                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                  |                7 |             33 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_realign_tag_reg0                                                                                                                          |               12 |             33 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                          |               17 |             33 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                                                                                                  |                5 |             33 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/ll_valid                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |               11 |             33 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/ll_valid                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/rx_ll_pdu_datapath_i/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                  |                6 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                      |               11 |             34 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1__1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                6 |             35 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |               13 |             36 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                9 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/link_out_transfer_in12_out                                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                        |               14 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/link_out_tdata_reg_out[31]_i_1__0_n_0                                                                                                                                                                                              | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                        |               17 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                  |                9 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/link_out_transfer_in12_out                                                                                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                        |               14 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_mvalid_stop_reg_reg[0]                                                                                                                                                                 |               13 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/link_out_tdata_reg_out[31]_i_1_n_0                                                                                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                        |               13 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |                9 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |                7 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                9 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                     | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                         |                7 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/SR[0]                                                                                                                                                                                    |               11 |             37 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                    | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/converter_1/pwm/U0/USER_LOGIC_I/reset                                                                                                                                                                                                                                                                                                 |               16 |             38 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               13 |             38 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5[0]                                                                                                                                                                                    |                8 |             39 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_6[0]                                                                                                                                                                                    |               14 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                9 |             41 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                           | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |               10 |             41 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                8 |             41 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               12 |             41 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |               14 |             41 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |               14 |             41 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                       |               11 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                8 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                9 |             42 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                6 |             43 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                  |                8 |             43 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                  |                7 |             43 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                6 |             43 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                  |                9 |             43 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                  |               10 |             43 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |               10 |             44 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |                9 |             44 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                9 |             44 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                  |                9 |             44 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg_1                                                                                                                                                                                                        | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                                                         |               21 |             45 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg_1                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                        |               20 |             45 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_addr_reg0                                                                                                                                                                         |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |                9 |             46 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                 | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                 |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                            |               10 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                  |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                  |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                                                                 |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                  |               11 |             48 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                               | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                      |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               12 |             49 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |               10 |             49 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |                9 |             49 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               12 |             49 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               13 |             49 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               10 |             49 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               10 |             49 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                      | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                                                                       |               11 |             52 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_tx_ll_i/tx_ll_control_i/pdu_ok_c                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                  |               10 |             54 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_tx_ll_i/tx_ll_control_i/pdu_ok_c                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                  |               14 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |               14 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |               18 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                  |               16 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                  |               17 |             61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |               27 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                 |               30 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |               16 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |               17 |             71 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                |               28 |             72 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                 |               29 |             74 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                                                         |               19 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/register_array/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                 |               18 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |               16 |             79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |               20 |             79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                     |               27 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/queue_rden2_new                                                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                                                                               |               21 |             85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |               16 |             85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                         | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                           |               25 |             85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                                                                               |               19 |             85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                                                          | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                                                     |               22 |             87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                                                                  | design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                                                     |               20 |             87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |               19 |             88 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                  |               28 |            103 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                  |               27 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                                               |               44 |            121 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                        |               53 |            123 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                                               |               35 |            138 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |              550 |           2207 |
|  design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95] |                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                  |             1083 |           4196 |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


