###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Thu Dec  7 18:24:14 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_inputs] -to [all_outputs] -max_paths 16 -path_type summary  > allpaths.rpt
###############################################################
No constrained timing paths with given description found.
Paths may be unconstrained (try '-unconstrained' option) or  may not exist.

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Thu Dec  7 18:24:14 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_inputs] -to [all_registers] -max_paths 16 -path_type summary  >> allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          Reset v                                    fir_filter/sum_r_reg[20][0]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[20][0]/CK 
                                                                                                                                                  1.520      0.506                  2.026      Clk(D)(P) *            Clk(C)(P) *
      2          Reset v                                    fir_filter/sum_r_reg[19][0]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[19][0]/CK 
                                                                                                                                                  1.521      0.506                  2.026      Clk(D)(P) *            Clk(C)(P) *
      3          Reset v                                    fir_filter/sum_r_reg[18][0]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[18][0]/CK 
                                                                                                                                                  1.524      0.506                  2.029      Clk(D)(P) *            Clk(C)(P) *
      4          Reset v                                    fir_filter/sum_r_reg[21][0]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[21][0]/CK 
                                                                                                                                                  1.524      0.506                  2.030      Clk(D)(P) *            Clk(C)(P) *
      5          Reset v                                    fir_filter/coefficients_r_reg[10][8]/RN ^  MET Recovery Check with Pin fir_filter/coefficients_r_reg[10][8]/CK 
                                                                                                                                                  1.527      0.506                  2.032      Clk(D)(P) *            Clk(C)(P) *
      6          Reset v                                    fir_filter/sum_r_reg[19][1]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[19][1]/CK 
                                                                                                                                                  1.527      0.506                  2.033      Clk(D)(P) *            Clk(C)(P) *
      7          Reset v                                    fir_filter/sum_r_reg[19][3]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[19][3]/CK 
                                                                                                                                                  1.527      0.506                  2.033      Clk(D)(P) *            Clk(C)(P) *
      8          Reset v                                    fir_filter/sum_r_reg[19][2]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[19][2]/CK 
                                                                                                                                                  1.527      0.506                  2.033      Clk(D)(P) *            Clk(C)(P) *
      9          Reset v                                    fir_filter/sum_r_reg[19][4]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[19][4]/CK 
                                                                                                                                                  1.527      0.506                  2.033      Clk(D)(P) *            Clk(C)(P) *
      10         Reset v                                    fir_filter/sum_r_reg[19][5]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[19][5]/CK 
                                                                                                                                                  1.527      0.506                  2.033      Clk(D)(P) *            Clk(C)(P) *
      11         Reset v                                    fir_filter/sum_r_reg[19][6]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[19][6]/CK 
                                                                                                                                                  1.528      0.506                  2.034      Clk(D)(P) *            Clk(C)(P) *
      12         Reset v                                    fir_filter/sum_r_reg[20][1]/RN ^           MET Recovery Check with Pin fir_filter/sum_r_reg[20][1]/CK 
                                                                                                                                                  1.528      0.505                  2.033      Clk(D)(P) *            Clk(C)(P) *
      13         Reset v                                    fir_filter/sum_r_reg[21][17]/RN ^          MET Recovery Check with Pin fir_filter/sum_r_reg[21][17]/CK 
                                                                                                                                                  1.528      0.506                  2.034      Clk(D)(P) *            Clk(C)(P) *
      14         Reset v                                    fir_filter/sum_r_reg[21][16]/RN ^          MET Recovery Check with Pin fir_filter/sum_r_reg[21][16]/CK 
                                                                                                                                                  1.528      0.506                  2.034      Clk(D)(P) *            Clk(C)(P) *
      15         Reset v                                    fir_filter/sum_r_reg[20][16]/RN ^          MET Recovery Check with Pin fir_filter/sum_r_reg[20][16]/CK 
                                                                                                                                                  1.528      0.506                  2.034      Clk(D)(P) *            Clk(C)(P) *
      16         Reset v                                    fir_filter/sum_r_reg[20][15]/RN ^          MET Recovery Check with Pin fir_filter/sum_r_reg[20][15]/CK 
                                                                                                                                                  1.528      0.506                  2.034      Clk(D)(P) *            Clk(C)(P) *
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Thu Dec  7 18:24:14 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_registers] -to [all_registers] -max_paths 16 -path_type summary >> allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[13][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[13][22]/CK 
                                                                                                                                                  0.373      1.671                  2.043      Clk(D)(P)              Clk(C)(P) *
      2          fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[14][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[14][22]/CK 
                                                                                                                                                  0.388      1.656                  2.044      Clk(D)(P)              Clk(C)(P) *
      3          fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[22][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[22][22]/CK 
                                                                                                                                                  0.400      1.646                  2.046      Clk(D)(P)              Clk(C)(P) *
      4          fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[15][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[15][22]/CK 
                                                                                                                                                  0.400      1.642                  2.042      Clk(D)(P)              Clk(C)(P) *
      5          fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[16][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[16][22]/CK 
                                                                                                                                                  0.402      1.640                  2.042      Clk(D)(P)              Clk(C)(P) *
      6          fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[19][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[19][22]/CK 
                                                                                                                                                  0.403      1.640                  2.043      Clk(D)(P)              Clk(C)(P) *
      7          fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[20][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[20][22]/CK 
                                                                                                                                                  0.405      1.639                  2.044      Clk(D)(P)              Clk(C)(P) *
      8          fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[13][21]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[13][21]/CK 
                                                                                                                                                  0.413      1.630                  2.043      Clk(D)(P)              Clk(C)(P) *
      9          fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[23][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[23][22]/CK 
                                                                                                                                                  0.420      1.628                  2.048      Clk(D)(P)              Clk(C)(P) *
      10         fir_filter/din_r_reg[0]/Q v                fir_filter/sum_r_reg[17][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[17][22]/CK 
                                                                                                                                                  0.422      1.621                  2.044      Clk(D)(P)              Clk(C)(P) *
      11         fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[24][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[24][22]/CK 
                                                                                                                                                  0.423      1.626                  2.048      Clk(D)(P)              Clk(C)(P) *
      12         fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[25][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[25][22]/CK 
                                                                                                                                                  0.424      1.622                  2.047      Clk(D)(P)              Clk(C)(P) *
      13         fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[14][21]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[14][21]/CK 
                                                                                                                                                  0.427      1.617                  2.045      Clk(D)(P)              Clk(C)(P) *
      14         fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[11][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[11][22]/CK 
                                                                                                                                                  0.433      1.611                  2.044      Clk(D)(P)              Clk(C)(P) *
      15         fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[18][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[18][22]/CK 
                                                                                                                                                  0.434      1.610                  2.044      Clk(D)(P)              Clk(C)(P) *
      16         fir_filter/din_r_reg[0]/Q ^                fir_filter/sum_r_reg[12][22]/D ^           MET Setup Check with Pin fir_filter/sum_r_reg[12][22]/CK 
                                                                                                                                                  0.434      1.611                  2.045      Clk(D)(P)              Clk(C)(P) *
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Thu Dec  7 18:24:15 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_registers] -to [all_outputs] -max_paths 16 -path_type summary >> allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          fir_filter/sum_r_reg[31][11]/Q ^           Dout[0] ^                                  MET Late External Delay Assertion          1.886      0.114                  2.000      Clk(D)(P)              Clk(C)(P) *
      2          fir_filter/sum_r_reg[31][15]/Q ^           Dout[4] ^                                  MET Late External Delay Assertion          1.887      0.113                  2.000      Clk(D)(P)              Clk(C)(P) *
      3          fir_filter/sum_r_reg[31][13]/Q ^           Dout[2] ^                                  MET Late External Delay Assertion          1.888      0.112                  2.000      Clk(D)(P)              Clk(C)(P) *
      4          fir_filter/sum_r_reg[31][14]/Q ^           Dout[3] ^                                  MET Late External Delay Assertion          1.888      0.112                  2.000      Clk(D)(P)              Clk(C)(P) *
      5          fir_filter/sum_r_reg[31][18]/Q ^           Dout[7] ^                                  MET Late External Delay Assertion          1.889      0.111                  2.000      Clk(D)(P)              Clk(C)(P) *
      6          fir_filter/sum_r_reg[31][16]/Q ^           Dout[5] ^                                  MET Late External Delay Assertion          1.890      0.110                  2.000      Clk(D)(P)              Clk(C)(P) *
      7          fir_filter/sum_r_reg[31][12]/Q ^           Dout[1] ^                                  MET Late External Delay Assertion          1.890      0.110                  2.000      Clk(D)(P)              Clk(C)(P) *
      8          fir_filter/sum_r_reg[31][22]/Q ^           Dout[11] ^                                 MET Late External Delay Assertion          1.890      0.110                  2.000      Clk(D)(P)              Clk(C)(P) *
      9          fir_filter/sum_r_reg[31][21]/Q ^           Dout[10] ^                                 MET Late External Delay Assertion          1.891      0.109                  2.000      Clk(D)(P)              Clk(C)(P) *
      10         fir_filter/sum_r_reg[31][17]/Q ^           Dout[6] ^                                  MET Late External Delay Assertion          1.891      0.109                  2.000      Clk(D)(P)              Clk(C)(P) *
      11         fir_filter/sum_r_reg[31][19]/Q ^           Dout[8] ^                                  MET Late External Delay Assertion          1.891      0.109                  2.000      Clk(D)(P)              Clk(C)(P) *
      12         fir_filter/sum_r_reg[31][20]/Q ^           Dout[9] ^                                  MET Late External Delay Assertion          1.891      0.109                  2.000      Clk(D)(P)              Clk(C)(P) *
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

