#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_RSTN                                       0x4000
#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_RUN                                        0x2000
#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_PD                                         0x1000
#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_DATA                                    0xff0
#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_VALID                                      0x8
#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_BG_RBIAS_MODE                              0x4
#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_TEST_SEL                                0x3
#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_BP_MODE                                    0x1000000
#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_BP_DATA                                 0xff0000
#define MASK_ANLG_PHY_G1_ANALOG_THM_THM_RESERVED                                0xffff
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_THM_THM_RSTN                               0x4
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_THM_THM_RUN                                0x2
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_THM_THM_PD                                 0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATECLK_M                0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSCLKNOT_M                0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RXCLKACTIVEHS_M               0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOTCLK_M            0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_0_M                 0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_0_M             0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_0_M                 0x10000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_M               0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_0_M             0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_0_M                  0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_0_M              0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_0_M                    0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_0_M                0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_0_M                0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_1_M             0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_1_M                 0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_M               0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_1_M             0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_1_M                  0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_1_M              0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_1_M                    0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_1_M                0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_1_M                0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_M                   0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_M                        0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_M                    0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_M                    0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_M                   0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_M                      0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_M                      0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTOK_M                      0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                       0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                       0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_MODE_SEL                      0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RX_RCTL                    0xf
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATECLK_S                0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSCLKNOT_S                0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RXCLKACTIVEHS_S               0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOTCLK_S            0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_0_S                 0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_0_S             0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_0_S                 0x10000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_S               0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_0_S             0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_0_S                  0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_0_S              0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_0_S                    0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_0_S                0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_0_S                0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_1_S             0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_1_S                 0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_S               0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_1_S             0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_1_S                  0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_1_S              0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_1_S                    0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_1_S                0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_1_S                0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_S                   0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_S                        0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_S                    0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_S                    0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_S                   0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_S                      0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_S                      0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTOK_S                      0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RESERVEDO                  0xff00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_RESERVED                   0xff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_ISO_SW_EN                     0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTHSCLK_DB             0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSCLK_DB                  0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXITCLK_DB              0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATECLK_DB               0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOTCLK_DB           0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_0_DB          0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_0_DB             0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_0_DB                0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_0_DB                0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_0_DB               0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_0_DB          0x3c
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_0_DB               0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_0_DB               0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_1_DB          0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_1_DB             0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_1_DB                0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_1_DB                0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_1_DB               0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_1_DB          0x3c
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_1_DB               0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_1_DB               0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_2_DB          0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_2_DB             0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_2_DB                0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_2_DB                0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_2_DB               0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_2_DB          0x3c
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_2_DB               0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_2_DB               0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_3_DB          0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_3_DB             0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_3_DB                0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_3_DB                0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_3_DB               0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_3_DB          0x3c
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_3_DB               0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_3_DB               0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_0_DB             0xff000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_1_DB             0xff0000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_2_DB             0xff00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_3_DB             0xff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_0_DB                 0x8000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_0_DB                0x4000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_0_DB          0x3c00000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_0_DB               0x200000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_1_DB                 0x100000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_1_DB                0x80000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_1_DB          0x78000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_1_DB               0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_2_DB                 0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_2_DB                0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_2_DB          0xf00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_2_DB               0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_3_DB                 0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_3_DB                0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_3_DB          0x1e
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_3_DB               0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_0_DB                0x80000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_1_DB                0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_2_DB                0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_3_DB                0x10000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_0_DB             0xff00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_1_DB             0xff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_2_DB             0xff000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_3_DB             0xff0
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_0_DB            0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_1_DB            0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_2_DB            0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_3_DB            0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_0_DB              0x400000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_0_DB                0x200000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_0_DB              0x100000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_0_DB              0x80000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_0_DB          0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_0_DB            0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_1_DB              0x10000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_1_DB              0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_1_DB              0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_1_DB          0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_1_DB            0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_2_DB              0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_2_DB                0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_2_DB              0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_2_DB              0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_2_DB          0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_2_DB            0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_3_DB              0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_3_DB                0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_3_DB              0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_3_DB              0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_3_DB          0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_3_DB            0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_0_DB                   0x80000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_0_DB               0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_0_DB               0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_0_DB         0x10000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_0_DB         0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_1_DB                   0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_1_DB               0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_1_DB               0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_1_DB         0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_1_DB         0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_2_DB                   0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_2_DB               0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_2_DB               0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_2_DB         0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_2_DB         0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_3_DB                   0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_3_DB               0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_3_DB               0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_3_DB         0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_3_DB         0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_SHUTDOWNZ_DB                  0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_RSTZ_DB                       0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_0_DB                   0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_1_DB                   0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_2_DB                   0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_3_DB                   0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLECLK_DB                  0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCEPLL_DB                   0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_BISTON_DB                     0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_BISTDONE_DB                   0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_IF_SEL_DB                     0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DEBUG_EN_DB                       0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TRIMBG_DB                  0xf
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTDIN_DB                 0x7f800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTDOUT_DB                0x7f8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTEN_DB                     0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTCLK_DB                    0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTCLR_DB                    0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_ATE_TEST_SEL                   0x3
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_M       0x20000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_M       0x10000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_M           0x8000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_M                0x4000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_M            0x2000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_M            0x1000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_M           0x800000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_M              0x400000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_M              0x200000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S               0x100000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L               0x80000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_S       0x40000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_S       0x20000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_S           0x10000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_S                0x8000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_S            0x4000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_S            0x2000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_S           0x1000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_S              0x800
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_S              0x400
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ISO_SW_EN             0x200
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTHSCLK_DB     0x100
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_0_DB  0x80
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_1_DB  0x40
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_2_DB  0x20
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_3_DB  0x10
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_SHUTDOWNZ_DB          0x8
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_IF_SEL_DB             0x4
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DEBUG_EN_DB               0x2
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TRIMBG_DB             0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATECLK                    0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSCLKNOT                    0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RXCLKACTIVEHS                   0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOTCLK                0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_0                     0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_0                 0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_1                     0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_1                 0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_2                     0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_2                 0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_3                     0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_3                 0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_0                     0x80000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_0                   0x40000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_0                 0x20000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_1                     0x10000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_1                   0x8000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_1                 0x4000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_2                     0x2000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_2                   0x1000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_2                 0x800000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_3                     0x400000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_3                   0x200000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_3                 0x100000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_0                      0x80000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_0                  0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_0                        0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_0                    0x10000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_0                    0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_1                      0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_1                  0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_1                        0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_1                    0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_1                    0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_2                      0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_2                  0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_2                        0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_2                    0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_2                    0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_3                      0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_3                  0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_3                        0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_3                    0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_3                    0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_SHUTDOWNZ                       0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RSTZ                            0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_0                        0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_1                        0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_2                        0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_3                        0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ENABLECLK                       0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_IF_SEL                          0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_BISTON                          0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_BISTOK                          0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_S                         0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_L                         0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RX_RCTL                      0xf
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RESERVED                     0xffff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_RESERVEDO                    0xff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_FORCE_CSI_PHY_SHUTDOWNZ             0x8000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_FORCE_CSI_PHY_SHUTDOWNZ             0x4000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_FORCE_DSI_PHY_SHUTDOWNZ             0x2000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_FORCE_CSI_S_PHY_SHUTDOWNZ           0x1000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_FORCE_DSI_DBG_PHY_SHUTDOWNZ         0x800000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M_EN               0x400000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M_SEL              0x200000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M                  0x100000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S_EN               0x80000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S_SEL              0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S                  0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_REFDIV                      0x1e000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_TXREQHSCLK_DB                  0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_RXBYTECLK_SEL          0xc00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D0_TXSRC_SEL           0x300
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D1_TXSRC_SEL           0xc0
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D2_TXSRC_SEL           0x30
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D3_TXSRC_SEL           0xc
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_TEST_SEL                  0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_REFCLK_EN                 0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_ANALOG_CSI_DUMY_IN               0xffff0000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_ANALOG_CSI_DUMY_OUT              0xffff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_ATE_TEST_SEL                        0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ISO_SW_EN                       0x1
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_0           0x10000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_1           0x8000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_2           0x4000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_3           0x2000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_SHUTDOWNZ               0x1000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_RSTZ                    0x800
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_0                0x400
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_1                0x200
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_2                0x100
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_3                0x80
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLECLK               0x40
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_IF_SEL                  0x20
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_BISTON                  0x10
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_S                 0x8
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_L                 0x4
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_RX_RCTL                 0x2
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ISO_SW_EN               0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_STOPSTATECLK                    0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_RXULPSCLKNOT                    0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_RXCLKACTIVEHS                   0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ULPSACTIVENOTCLK                0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_RXULPSESC_0                     0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_RXULPSESC_1                     0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ULPSACTIVENOT_0                 0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ULPSACTIVENOT_1                 0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_DIRECTION_0                     0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_FORCERXMODE_0                   0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_STOPSTATEDATA_0                 0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_DIRECTION_1                     0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_FORCERXMODE_1                   0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_STOPSTATEDATA_1                 0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRSOTHS_0                      0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRSOTSYNCHS_0                  0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRESC_0                        0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRSYNCESC_0                    0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRCONTROL_0                    0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRSOTHS_1                      0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRSOTSYNCHS_1                  0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRESC_1                        0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRSYNCESC_1                    0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ERRCONTROL_1                    0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_SHUTDOWNZ                       0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_RSTZ                            0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ENABLE_0                        0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ENABLE_1                        0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ENABLECLK                       0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_IF_SEL                          0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_BISTON                          0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_BISTOK                          0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_PS_PD_S                         0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_PS_PD_L                         0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_RX_RCTL                      0xf
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_RESERVED                     0xff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_RESERVEDO                    0xff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_ISO_SW_EN                       0x1
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_FORCERXMODE_0           0x1000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_FORCERXMODE_1           0x800
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_SHUTDOWNZ               0x400
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_RSTZ                    0x200
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_ENABLE_0                0x100
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_ENABLE_1                0x80
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_ENABLECLK               0x40
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_IF_SEL                  0x20
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_BISTON                  0x10
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_PS_PD_S                 0x8
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_PS_PD_L                 0x4
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_RX_RCTL                 0x2
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_ISO_SW_EN               0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPIO_CLK_IN_CTRL          0x8
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPIO_CLK_OUT_CTRL      0x7
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_MACRO_TYPE       0xff000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_REG_VERSION      0xf00000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_N                0x7ff00
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_ICP              0x38
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_SDM_EN              0x4
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_MOD_EN              0x2
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_DIV_S               0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_NINT             0x3f800000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_KINT             0x7fffff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_LOCK_DONE           0x80000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_FREQ_DOUBLE_EN      0x8000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_RST                 0x2000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_PD                  0x1000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_REF_SEL          0x300000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_DIV7_EN             0x80
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_DIV5_EN             0x20
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_DIV3_EN             0x8
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_DIV2_EN             0x4
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_DIV1_EN             0x2
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CLKOUT_EN           0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_RESERVED         0xff0000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_SSC_CTRL         0xff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_BIST_EN             0x10000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_BIST_CNT         0xffff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_R2_SEL           0xc0000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_R3_SEL           0x30000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_C1_SEL           0xc000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_C2_SEL           0x3000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_LDO_TRIM         0xf00000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_KVCO_SEL         0xc0000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CP_OFFSET        0x30000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_VCO_BANK_SEL     0x7c00
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CALI_MODE        0x300
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_VCO_TEST_EN         0x80
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_VCO_TEST_INT        0x40
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_VCO_TEST_INTSEL  0x38
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CP_EN               0x4
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_FBDIV_EN            0x2
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_VCOBUF_EN           0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_VCTRLH_SEL       0x7000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_VCTRLL_SEL       0xe00000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CALI_INI         0x1f0000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_VCTRL_HIGH          0x4000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_VCTRL_LOW           0x2000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CALI_OUT         0x1f00
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CALI_WAITCNT     0xc0
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_FREQ_DIFF_EN        0x20
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_RG_CLOSELOOP_EN     0x10
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CALI_POLARITY       0x8
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CALI_CPPD           0x4
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CALI_DONE           0x2
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CALI_TRIG           0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_MACRO_TYPE        0xff000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_REG_VERSION       0xf00000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_N                 0x7ff00
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_IBIAS             0xc0
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_LPF               0x38
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_SDM_EN               0x4
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_MOD_EN               0x2
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_DIV_S                0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_NINT              0x3f800000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_KINT              0x7fffff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_LOCK_DONE            0x80000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_RST                  0x2000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_PD                   0x1000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_REF_SEL           0x300000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_DIV5_EN              0x20
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_DIV3_EN              0x8
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_DIV2_EN              0x4
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_DIV1_EN              0x2
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_CLKOUT_EN            0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_RESERVED          0xff0000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_SSC_CTRL          0xff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_BIST_EN              0x10000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_BIST_CNT          0xffff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_MACRO_TYPE        0xff000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_REG_VERSION       0xf00000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_N                 0x7ff00
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_IBIAS             0xc0
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_LPF               0x38
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_SDM_EN               0x4
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_MOD_EN               0x2
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_DIV_S                0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_NINT              0x3f800000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_KINT              0x7fffff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_LOCK_DONE            0x80000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_RST                  0x2000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_PD                   0x1000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_REF_SEL              0x100000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_POSTDIV              0x10000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_CLKOUT_EN            0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_RESERVED          0xff0000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_SSC_CTRL          0xff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_BIST_EN              0x10000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_BIST_CNT          0xffff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_MACRO_TYPE        0xff000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_REG_VERSION       0xf00000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_N                 0x7ff00
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_IBIAS             0xc0
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_LPF               0x38
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_SDM_EN               0x4
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_MOD_EN               0x2
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_DIV_S                0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_NINT              0x3f800000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_KINT              0x7fffff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_LOCK_DONE            0x80000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_RST                  0x2000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_PD                   0x1000000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_REF_SEL              0x100000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_POSTDIV              0x10000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_DIV3_EN              0x8
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_DIV2_EN              0x4
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_DIV1_EN              0x2
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_CLKOUT_EN            0x1
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_RESERVED          0xff0000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_SSC_CTRL          0xff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_BIST_EN              0x10000
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_IPLL_BIST_CNT          0xffff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_ANALOG_PLL_RESERVED    0xff
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_CSI_TXBITCLK_SEL       0x6
#define MASK_ANLG_PHY_G2_ANALOG_PLL_TOP_PLL_CK2CSI_EN             0x1
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_TWPLL_PD          0x2000000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_TWPLL_RST         0x1000000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_TWPLL_REF_SEL     0x800000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV7_EN     0x400000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV5_EN     0x200000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV3_EN     0x100000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV2_EN     0x80000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV1_EN     0x40000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_TWPLL_CLKOUT_EN   0x20000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_LPLL_PD           0x10000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_LPLL_RST          0x8000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_LPLL_REF_SEL      0x4000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV5_EN      0x2000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV3_EN      0x1000
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV2_EN      0x800
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV1_EN      0x400
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_LPLL_CLKOUT_EN    0x200
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_GPLL_PD           0x100
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_GPLL_RST          0x80
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_GPLL_CLKOUT_EN    0x40
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_IPLL_PD           0x20
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_IPLL_RST          0x10
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_IPLL_DIV3_EN      0x8
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_IPLL_DIV2_EN      0x4
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_IPLL_DIV1_EN      0x2
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_PLL_TOP_IPLL_CLKOUT_EN    0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_MACRO_TYPE              0xff000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_REG_VERSION             0xf00000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_N                       0x7ff00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_IBIAS                   0xc0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_LPF                     0x38
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_SDM_EN                     0x4
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_MOD_EN                     0x2
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_DIV_S                      0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_NINT                    0x3f800000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_KINT                    0x7fffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_LOCK_DONE                  0x80000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_RST                        0x2000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_PD                         0x1000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_POSTDIV                    0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_CLKOUTDIV_EN               0x2
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_CLKOUT_EN                  0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_RESERVED                0xff0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_CCS_CTRL                0xff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_BIST_CTRL               0x1fe0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_BIST_EN                    0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_BIST_CNT                0xffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_MACRO_TYPE              0xff000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_REG_VERSION             0xf00000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_N                       0x7ff00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_IBIAS                   0xc0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_LPF                     0x38
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_SDM_EN                     0x4
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_MOD_EN                     0x2
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_DIV_S                      0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_NINT                    0x3f800000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_KINT                    0x7fffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_LOCK_DONE                  0x80000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_RST                        0x2000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_PD                         0x1000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_POSTDIV                    0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_CLKOUTDIV_EN               0x2
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_CLKOUT_EN                  0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_RESERVED                0xff0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_CCS_CTRL                0xff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_BIST_CTRL               0x1fe0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_BIST_EN                    0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_BIST_CNT                0xffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_MACRO_TYPE              0xff000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_REG_VERSION             0xf00000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_N                       0x7ff00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_IBIAS                   0xc0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_LPF                     0x38
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_SDM_EN                     0x4
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_MOD_EN                     0x2
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_DIV_S                      0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_NINT                    0x3f800000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_KINT                    0x7fffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_LOCK_DONE                  0x80000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_RST                        0x2000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_PD                         0x1000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_POSTDIV                    0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_CLKOUTDIV_EN               0x2
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_CLKOUT_EN                  0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_RESERVED                0xff0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_CCS_CTRL                0xff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_BIST_CTRL               0x1fe0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_BIST_EN                    0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_BIST_CNT                0xffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_TEST_SEL                      0x6000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_TEST_CLK_EN                      0x1000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_TEST_THM_SEL                     0x800
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_ANALOG_PLL_RESERVED           0x7ff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_BJT_SEL                      0x8000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_RSTN                         0x4000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_RUN                          0x2000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_PD                           0x1000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_DATA                      0xff0
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_VALID                        0x8
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_BG_RBIAS_MODE                0x4
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_TEST_SEL                  0x3
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_BP_MODE                      0x1000000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_BP_DATA                   0xff0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM_RESERVED                  0xffff
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_ANALOG_MPLL_DUMY_IN           0xffff0000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_ANALOG_MPLL_DUMY_OUT          0xffff
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL0_PD                 0x8000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL0_RST                0x4000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL0_CLKOUTDIV_EN       0x2000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL0_CLKOUT_EN          0x1000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL1_PD                 0x800
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL1_RST                0x400
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL1_CLKOUTDIV_EN       0x200
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL1_CLKOUT_EN          0x100
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL2_PD                 0x80
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL2_RST                0x40
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL2_CLKOUTDIV_EN       0x20
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_MPLL2_CLKOUT_EN          0x10
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_THM_BJT_SEL              0x8
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_THM_RSTN                 0x4
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_THM_RUN                  0x2
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MPLL_THM_TOP_THM_PD                   0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK             0x10
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK                  0x8
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK              0x4
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATECLK               0x2
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ULPSACTIVENOTCLK           0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0          0x400
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0                0x100
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0                0x80
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0               0x40
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0          0x3c
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0               0x2
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_0               0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1          0x400
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_1                0x100
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1                0x80
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1               0x40
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_1          0x3c
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_1               0x2
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_1               0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2          0x400
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_2                0x100
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2                0x80
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2               0x40
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_2          0x3c
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_2               0x2
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_2               0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3          0x400
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_3                0x100
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3                0x80
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3               0x40
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_3          0x3c
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_3               0x2
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_3               0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0             0xff000000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_1             0xff0000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_2             0xff00
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_3             0xff
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXCLKESC_0                 0x8000000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_0                0x4000000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_0          0x3c00000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_0               0x200000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXCLKESC_1                 0x100000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_1                0x80000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_1          0x78000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_1               0x4000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXCLKESC_2                 0x2000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_2                0x1000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_2          0xf00
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_2               0x80
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXCLKESC_3                 0x40
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_3                0x20
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_3          0x1e
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_3               0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_0                   0x80000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_0               0x40000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_0               0x20000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_0         0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_0         0x8000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_1                   0x4000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_1               0x2000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_1               0x1000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_1         0x800
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_1         0x400
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_2                   0x200
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_2               0x100
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_2               0x80
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_2         0x40
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_2         0x20
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_3                   0x10
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_3               0x8
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_3               0x4
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_3         0x2
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_3         0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                    0x200000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                    0x100000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ                  0x80000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ                       0x40000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0                   0x20000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1                   0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2                   0x8000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3                   0x4000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK                  0x2000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL                   0x1000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_PLLLOCK                    0x800
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_BISTON                     0x400
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_BISTDONE                   0x200
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_IF_SEL                     0x100
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TRIMBG                  0xf0
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TX_RCTL                 0xf
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RESERVED                0xff00
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_RESERVEDO               0xff
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN                 0x7f800
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TESTDOUT                0x7f8
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN                     0x4
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK                    0x2
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR                    0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0              0x400000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_0                0x200000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_0              0x100000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_0              0x80000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_0          0x40000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_0            0x20000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_1              0x10000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_1              0x8000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_1              0x4000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_1          0x2000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_1            0x1000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_2              0x800
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_2                0x400
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_2              0x200
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_2              0x100
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_2          0x80
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_2            0x40
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_3              0x20
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_3                0x10
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_3              0x8
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_3              0x4
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_3          0x2
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_3            0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_ANALOG_DSI_DUMY_IN          0xffff0000
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_ANALOG_DSI_DUMY_OUT         0xffff
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK     0x80000000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK          0x40000000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK      0x20000000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0  0x10000000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0     0x8000000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0        0x4000000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0        0x2000000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0       0x1000000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0     0x800000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0       0x400000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1  0x200000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1     0x100000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_1        0x80000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1        0x40000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1       0x20000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_1     0x10000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_1       0x8000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2  0x4000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2     0x2000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_2        0x1000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2        0x800
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2       0x400
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_2     0x200
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_2       0x100
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3  0x80
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3     0x40
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_3        0x20
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3        0x10
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3       0x8
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_3     0x4
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_3       0x2
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0        0x1
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ISO_SW_EN          0x80000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_1        0x40000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_2        0x20000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_3        0x10000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S            0x8000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L            0x4000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ          0x2000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ               0x1000
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0           0x800
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1           0x400
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2           0x200
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3           0x100
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK          0x80
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL           0x40
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_BISTON             0x20
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN            0x10
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN             0x8
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK            0x4
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR            0x2
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0      0x1
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TESTCLK                           0x1000000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TESTDATAIN                     0xff0000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TESTADDR                       0xf000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TESTDATAOUTSEL                    0x800
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TESTDATAOUT                    0x780
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BIST_MODE                      0x7c
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_T2RCOMP                           0x2
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_LPBK_END                          0x1
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_DATABUS16_8                       0x10000000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_SUSPENDM                          0x8000000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_PORN                              0x4000000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_RESET                             0x2000000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_RXERROR                           0x1000000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BYPASS_DRV_DP                     0x800000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BYPASS_DRV_DM                     0x400000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BYPASS_FS                         0x200000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BYPASS_IN_DP                      0x100000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BYPASS_IN_DM                      0x80000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BYPASS_OUT_DP                     0x40000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BYPASS_OUT_DM                     0x20000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_VBUSVLDEXT                        0x10000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_RESERVED                       0xffff
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_PS_PD_S                           0x20
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_PS_PD_L                           0x10
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_REXTENABLE                        0x8
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_DMPULLUP                          0x4
#define MASK_ANLG_PHY_G4_ANALOG_USB20_HSIC_PLLON                              0x2
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_SAMPLER_SEL                       0x1
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_DPPULLDOWN                        0x8
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_DMPULLDOWN                        0x4
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TXBITSTUFFENABLE                  0x2
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TXBITSTUFFENABLEH                 0x1
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TUNEHSAMP                      0x18000000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TFREGRES                       0x7e00000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TFHSRES                        0x1f0000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TUNERISE                       0xc000
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TUNEOTG                        0x3800
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TUNEDSC                        0x600
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TUNESQ                         0x1e0
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TUNEEQ                         0x1c
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_TUNEPLLS                       0x3
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BISTRAM_EN                        0x2
#define MASK_ANLG_PHY_G4_ANALOG_USB20_USB20_BIST_MODE_EN                      0x1
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_SUSPENDM                  0x200
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_PORN                      0x100
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_RESET                     0x80
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_BYPASS_FS                 0x40
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_BYPASS_IN_DM              0x20
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_PS_PD_S                   0x10
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_PS_PD_L                   0x8
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_DMPULLUP                  0x4
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_DPPULLDOWN                0x2
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_USB20_USB20_DMPULLDOWN                0x1
#define MASK_ANLG_PHY_G4_ANALOG_RCO100M_RTC100M_RESERVED                   0x7f8000
#define MASK_ANLG_PHY_G4_ANALOG_RCO100M_RTC100M_LDO_EN                        0x4000
#define MASK_ANLG_PHY_G4_ANALOG_RCO100M_RTC100M_LDO_BYPASS                    0x2000
#define MASK_ANLG_PHY_G4_ANALOG_RCO100M_RTC100M_LDO_VOLTAGE_SEL            0x1800
#define MASK_ANLG_PHY_G4_ANALOG_RCO100M_RTC100M_LDO_BIAS_SEL               0x600
#define MASK_ANLG_PHY_G4_ANALOG_RCO100M_RTC100M_RC_C                       0x1fc
#define MASK_ANLG_PHY_G4_ANALOG_RCO100M_RTC100M_EN                            0x2
#define MASK_ANLG_PHY_G4_ANALOG_RCO100M_RTC100M_RSTB                          0x1
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_RCO100M_RTC100M_RC_C                  0x4
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_RCO100M_RTC100M_EN                    0x2
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_RCO100M_RTC100M_RSTB                  0x1
#define MASK_ANLG_PHY_G4_ANALOG_USB20_UTMIOTG_IDDG                            0x1
#define MASK_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_ISO_SW_EN                  0x1
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_RESERVED_DVFS_0         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_IBIAS_DVFS_0            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_POSTDIV_DVFS_0             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_KINT_DVFS_0             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_NINT_DVFS_0             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_RESERVED_DVFS_1         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_IBIAS_DVFS_1            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_POSTDIV_DVFS_1             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_KINT_DVFS_1             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_NINT_DVFS_1             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_RESERVED_DVFS_2         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_IBIAS_DVFS_2            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_POSTDIV_DVFS_2             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_KINT_DVFS_2             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_NINT_DVFS_2             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_RESERVED_DVFS_3         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_IBIAS_DVFS_3            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_POSTDIV_DVFS_3             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_KINT_DVFS_3             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_NINT_DVFS_3             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_RESERVED_DVFS_4         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_IBIAS_DVFS_4            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_POSTDIV_DVFS_4             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_KINT_DVFS_4             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_NINT_DVFS_4             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_RESERVED_DVFS_5         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_IBIAS_DVFS_5            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_POSTDIV_DVFS_5             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_KINT_DVFS_5             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_NINT_DVFS_5             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_RESERVED_DVFS_0         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_IBIAS_DVFS_0            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_POSTDIV_DVFS_0             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_KINT_DVFS_0             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_NINT_DVFS_0             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_RESERVED_DVFS_1         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_IBIAS_DVFS_1            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_POSTDIV_DVFS_1             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_KINT_DVFS_1             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_NINT_DVFS_1             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_RESERVED_DVFS_2         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_IBIAS_DVFS_2            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_POSTDIV_DVFS_2             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_KINT_DVFS_2             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_NINT_DVFS_2             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_RESERVED_DVFS_3         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_IBIAS_DVFS_3            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_POSTDIV_DVFS_3             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_KINT_DVFS_3             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_NINT_DVFS_3             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_RESERVED_DVFS_4         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_IBIAS_DVFS_4            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_POSTDIV_DVFS_4             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_KINT_DVFS_4             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_NINT_DVFS_4             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_RESERVED_DVFS_5         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_IBIAS_DVFS_5            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_POSTDIV_DVFS_5             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_KINT_DVFS_5             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_NINT_DVFS_5             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_RESERVED_DVFS_0         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_IBIAS_DVFS_0            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_POSTDIV_DVFS_0             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_KINT_DVFS_0             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_NINT_DVFS_0             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_RESERVED_DVFS_1         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_IBIAS_DVFS_1            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_POSTDIV_DVFS_1             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_KINT_DVFS_1             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_NINT_DVFS_1             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_RESERVED_DVFS_2         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_IBIAS_DVFS_2            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_POSTDIV_DVFS_2             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_KINT_DVFS_2             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_NINT_DVFS_2             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_RESERVED_DVFS_3         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_IBIAS_DVFS_3            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_POSTDIV_DVFS_3             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_KINT_DVFS_3             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_NINT_DVFS_3             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_RESERVED_DVFS_4         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_IBIAS_DVFS_4            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_POSTDIV_DVFS_4             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_KINT_DVFS_4             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_NINT_DVFS_4             0x7f
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_RESERVED_DVFS_5         0x3000
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_IBIAS_DVFS_5            0xc00
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_POSTDIV_DVFS_5             0x200
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_KINT_DVFS_5             0x180
#define MASK_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_NINT_DVFS_5             0x7f
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_PD                       0x8
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_PD                       0x4
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD              0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_BB_BG_PD                        0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_0_CUR_SEL          0x60000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_PROBE_SEL                    0x1f800
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_SINDRV_ENA                      0x400
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_SINDRV_ENA_SQUARE               0x200
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_SINE_DRV_SEL                    0x100
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_CLK26M_RESERVED              0xf0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_REC_26MHZ_SR_TRIM            0xf
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_BB_BG_RBIAS_MODE                0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_BB_CON_BG                       0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_TESTMUX               0xff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_MACRO_TYPE              0xff000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_REG_VERSION             0xf00000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_N                       0x7ff00
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_IBIAS                   0xc0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_LPF                     0x38
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_SDM_EN                     0x4
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_MOD_EN                     0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_DIV_S                      0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_NINT                    0x3f800000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_KINT                    0x7fffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_LOCK_DONE                  0x80000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_26M_SEL                    0x20000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RST                        0x2000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_PD                         0x1000000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_REF_SEL                 0x300000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_DIV_EN                     0x800
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_DIV1_EN                    0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RESERVED                0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_26M_DIV                 0x3f00
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_SSC_CTRL                0xff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_CTRL               0x1fe0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_EN                    0x10000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_CNT                0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_RESERVED              0xc0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_APCOUT_SEL                 0x30000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_LOW_V_CON                0x8000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_BPRES                    0x4000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_D                     0x3fff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_RESERVED              0xc0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_APCOUT_SEL                 0x30000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_LOW_V_CON                0x8000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_BPRES                    0x4000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_D                     0x3fff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_G0                      0x30
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_G1                      0xc
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_G2                      0x3
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_RESERVED              0x3fc
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_LVDSRFPLL_REF_SEL            0x3
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_EN                     0x8
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_OD                     0x4
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_DIV                 0x3
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_ADCLDOREF            0x1f000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_ADCLDO_V             0xf00
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_CHOP_CLKSEL          0xc0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_CLKSEL               0x30
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_BIAS           0xc
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_UGBUF_BIAS           0x3
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_VCMI           0xc000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_VCMO           0x3000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_UGBUF_CTRL                0xc00
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_ADCLDO_EN               0x200
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_CAPCHOP_EN        0x100
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_CHOP_EN           0x80
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_UGBUF_CHOP_EN           0x40
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_EN                0x20
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_OFFSET_EN         0x10
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_INPUT_EN                0x8
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_UGBUF_EN                0x4
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_DATA_EDGE_SEL     0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_DOUT_TSEN_SDADC                 0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_WCN_ATE_SEL                     0x2000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_WCN_LDO_EN                      0x1000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_WCN_CLK_PATH_VDDRES          0xe00
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_WCN_FASTCHARGE_EN               0x100
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_WCN_CLK_EN                      0x80
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_WCN_CLK_DIFF_EN                 0x40
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_WCN_DRIVE_CTRL               0x38
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_WCN_LDO_OUT                  0x7
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_CLK26MHZ_U2_SEL                 0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_CLK26MHZ_U2_EN                  0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_PD_SEL                     0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_RST_SEL                    0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_RSTN              0x4000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_SDADC_CLK_MUX           0x2000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_RESERVED             0x1fe0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_BIST_EN                 0x10
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_BIST_CODE            0xe
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RG_TSEN_TEST_CLK_SEL            0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_CTRL_RESERVED           0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_CFG3           0xe000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_CFG2           0x1c00
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_CFG1           0x380
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_CFG0           0x70
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_CODE           0xe
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_EN                0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_STS0_RESERVED           0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_STS0_RESERVED1          0xf800
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_CODE_SEL          0x400
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_TIME_SEL_CFG3  0x300
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_TIME_SEL_CFG2  0xc0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_TIME_SEL_CFG1  0x30
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_TIME_SEL_CFG0  0xc
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_BYPASS            0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_BIST_DONE              0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_STS0_C0_R0_RESERVED     0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C0_RES0             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C0_R1_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C0_RES1             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C0_R2_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C0_RES2             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C0_R3_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C0_RES3             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C1_R0_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C1_RES0             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C1_R1_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C1_RES1             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C1_R2_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C1_RES2             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C1_R3_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C1_RES3             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C2_R0_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C2_RES0             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C2_R1_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C2_RES1             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C2_R2_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C2_RES2             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C2_R3_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C2_RES3             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C3_R0_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C3_RES0             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C3_R1_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C3_RES1             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C3_R2_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C3_RES2             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_C3_R3_RESERVED          0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_C3_RES3             0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_DUMY_IN            0xffff0000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_BB_DUMY_OUT           0xffff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RAMP_AAPC_MAX_RANGE          0xfffc000
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RAMP_AAPC_MIN_RANGE          0x3fff
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RAMP_AAPC_FREQ_SEL           0xc0
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RAMP_AAPC_STEP_SEL           0x3c
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RAMP_AAPC_DATA_SEL              0x2
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RAMP_AAPC_RSTN                  0x1
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_PD               0x80000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_PD               0x40000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD      0x20000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA              0x10000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA_SQUARE       0x8000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_N                  0x4000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_IBIAS              0x2000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_LPF                0x1000000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_SDM_EN             0x800000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_MOD_EN             0x400000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_S              0x200000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_NINT               0x100000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_KINT               0x80000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_PD                 0x40000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_RST                0x20000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_REF_SEL            0x10000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_RESERVED           0x8000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_26M_DIV            0x4000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_CTRL          0x2000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_EN            0x1000
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_RESERVED         0x800
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_APCOUT_SEL            0x400
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_LOW_V_CON        0x200
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_BPRES            0x100
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_M_AAPC_D                0x80
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_RESERVED         0x40
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_APCOUT_SEL            0x20
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_LOW_V_CON        0x10
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_BPRES            0x8
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_S_AAPC_D                0x4
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_AAPC_G0                 0x2
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_AAPC_G1                 0x1
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_EN             0x100
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV1_EN            0x80
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_AAPC_G2                 0x40
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_SDADC_RSTN      0x20
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_SDADC_CLK_MUX   0x10
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_RESERVED        0x8
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_BIST_EN         0x4
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_BIST_CODE       0x2
#define MASK_ANLG_PHY_G5_DBG_SEL_ANALOG_BB_TOP_RG_TSEN_TEST_CLK_SEL    0x1
#define MASK_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_REF_SEL            0x3
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_MACRO_TYPE      0xff000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_REG_VERSION     0xf00000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_N               0x7ff00
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_IBIAS           0xc0
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_LPF             0x38
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_SDM_EN             0x4
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_MOD_EN             0x2
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_DIV_S              0x1
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_NINT            0x3f800000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_KINT            0x7fffff
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_LOCK_DONE          0x80000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_IL_DIV             0x10000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_BAND               0x4000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_RST                0x2000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_PD                 0x1000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_CLKOUT_EN          0x1
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_RESERVED        0xff0000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_DIV_SEL         0xf00
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_CCS_CTRL        0xff
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_BIST_EN            0x10000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_BIST_CNT        0xffff
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_MACRO_TYPE      0xff000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_REG_VERSION     0xf00000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_N               0x7ff00
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_IBIAS           0xc0
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_LPF             0x38
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_SDM_EN             0x4
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_MOD_EN             0x2
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_DIV_S              0x1
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_NINT            0x3f800000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_KINT            0x7fffff
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_LOCK_DONE          0x80000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_IL_DIV             0x10000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_BAND               0x4000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_RST                0x2000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_PD                 0x1000000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_CLKOUT_EN          0x1
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_RESERVED        0xff0000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_DIV_SEL         0xf00
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_CCS_CTRL        0xff
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_BIST_EN            0x10000
#define MASK_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_BIST_CNT        0xffff
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_PD         0x80
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_RST        0x40
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_CLKOUT_EN  0x20
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_DIV_SEL    0x10
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_DPLL_TOP_DPLL1_PD         0x8
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_DPLL_TOP_DPLL1_RST        0x4
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_DPLL_TOP_DPLL1_CLKOUT_EN  0x2
#define MASK_ANLG_PHY_G7_DBG_SEL_ANALOG_DPLL_TOP_DPLL1_DIV_SEL    0x1
#define MASK_ANLG_PHY_G7_DPLL0_DIVN_SOFT_CNT_DONE                 0x8
#define MASK_ANLG_PHY_G7_DPLL0_DIV1_SOFT_CNT_DONE                 0x4
#define MASK_ANLG_PHY_G7_DPLL1_DIVN_SOFT_CNT_DONE                 0x2
#define MASK_ANLG_PHY_G7_DPLL1_DIV1_SOFT_CNT_DONE                 0x1
#define MASK_ANLG_PHY_G7_DPLL0_DIVN_WAIT_AUTO_GATE_SEL            0x8
#define MASK_ANLG_PHY_G7_DPLL0_DIV1_WAIT_AUTO_GATE_SEL            0x4
#define MASK_ANLG_PHY_G7_DPLL1_DIVN_WAIT_AUTO_GATE_SEL            0x2
#define MASK_ANLG_PHY_G7_DPLL1_DIV1_WAIT_AUTO_GATE_SEL            0x1
#define MASK_ANLG_PHY_G7_DPLL0_DIVN_WAIT_FORCE_EN                 0x8
#define MASK_ANLG_PHY_G7_DPLL0_DIV1_WAIT_FORCE_EN                 0x4
#define MASK_ANLG_PHY_G7_DPLL1_DIVN_WAIT_FORCE_EN                 0x2
#define MASK_ANLG_PHY_G7_DPLL1_DIV1_WAIT_FORCE_EN                 0x1
#define MASK_ANLG_PHY_G7_DPLL0_DIV_DIV1_933M4_AUTO_GATE_SEL       0x40
#define MASK_ANLG_PHY_G7_DPLL0_DIV_DIV1_29M2_AUTO_GATE_SEL        0x20
#define MASK_ANLG_PHY_G7_DPLL0_DIV_DIV1_622M2_AUTO_GATE_SEL       0x10
#define MASK_ANLG_PHY_G7_DPLL1_DIV_DIV1_123M1_AUTO_GATE_SEL       0x8
#define MASK_ANLG_PHY_G7_DPLL1_DIV_DIV1_400M_AUTO_GATE_SEL        0x4
#define MASK_ANLG_PHY_G7_DPLL1_DIV_DIV1_50M_AUTO_GATE_SEL         0x2
#define MASK_ANLG_PHY_G7_DPLL1_DIV_DIV1_266M7_AUTO_GATE_SEL       0x1
#define MASK_ANLG_PHY_G7_DPLL0_DIV_DIV1_933M4_FORCE_EN            0x40
#define MASK_ANLG_PHY_G7_DPLL0_DIV_DIV1_29M2_FORCE_EN             0x20
#define MASK_ANLG_PHY_G7_DPLL0_DIV_DIV1_622M2_FORCE_EN            0x10
#define MASK_ANLG_PHY_G7_DPLL1_DIV_DIV1_123M1_FORCE_EN            0x8
#define MASK_ANLG_PHY_G7_DPLL1_DIV_DIV1_400M_FORCE_EN             0x4
#define MASK_ANLG_PHY_G7_DPLL1_DIV_DIV1_50M_FORCE_EN              0x2
#define MASK_ANLG_PHY_G7_DPLL1_DIV_DIV1_266M7_FORCE_EN            0x1
#define MASK_ANLG_PHY_G7_CGM_DPLL0_1866M7_PUB_AUTO_GATE_SEL       0x100
#define MASK_ANLG_PHY_G7_CGM_DPLL1_1600M_PUB_AUTO_GATE_SEL        0x80
#define MASK_ANLG_PHY_G7_CGM_DPLL0_622M3_AON_AUTO_GATE_SEL        0x40
#define MASK_ANLG_PHY_G7_CGM_DPLL0_29M2_AON_AUTO_GATE_SEL         0x20
#define MASK_ANLG_PHY_G7_CGM_DPLL1_400M_AON_AUTO_GATE_SEL         0x10
#define MASK_ANLG_PHY_G7_CGM_DPLL1_266M7_AON_AUTO_GATE_SEL        0x8
#define MASK_ANLG_PHY_G7_CGM_DPLL1_123M1_AON_AUTO_GATE_SEL        0x4
#define MASK_ANLG_PHY_G7_CGM_DPLL1_50M_AON_AUTO_GATE_SEL          0x2
#define MASK_ANLG_PHY_G7_CGM_DPLL0_933M4_CPU_AUTO_GATE_SEL        0x1
#define MASK_ANLG_PHY_G7_CGM_DPLL0_1866M7_PUB_FORCE_EN            0x100
#define MASK_ANLG_PHY_G7_CGM_DPLL1_1600M_PUB_FORCE_EN             0x80
#define MASK_ANLG_PHY_G7_CGM_DPLL0_622M3_AON_FORCE_EN             0x40
#define MASK_ANLG_PHY_G7_CGM_DPLL0_29M2_AON_FORCE_EN              0x20
#define MASK_ANLG_PHY_G7_CGM_DPLL1_400M_AON_FORCE_EN              0x10
#define MASK_ANLG_PHY_G7_CGM_DPLL1_266M7_AON_FORCE_EN             0x8
#define MASK_ANLG_PHY_G7_CGM_DPLL1_123M1_AON_FORCE_EN             0x4
#define MASK_ANLG_PHY_G7_CGM_DPLL1_50M_AON_FORCE_EN               0x2
#define MASK_ANLG_PHY_G7_CGM_DPLL0_933M4_CPU_FORCE_EN             0x1
#define MASK_ANLG_PHY_G7_MONITOR_WAIT_EN_STATUS                0xf
#define MASK_ANLG_PHY_G7_MONITOR_DIV_AUTO_EN_STATUS            0x7f
#define MASK_ANLG_PHY_G7_MONITOR_GATE_AUTO_EN_STATUS           0x1ff
#define MASK_ANLG_PHY_WCN_WCN_OSCADC_CLK_SEL           0x2
#define MASK_ANLG_PHY_WCN_WCN_TSEADC_CLK_SEL           0x1
#define MASK_ANLG_PHY_WCN_WCN_CM4_ADDR_REMAP        0x3000000
#define MASK_ANLG_PHY_WCN_WCN_GNSS_CM4_ADDR_OFFSET  0xffffff
#define MASK_ANLG_PHY_WCN_WCN_RD_XTAL_REQ_SEL       0x300
#define MASK_ANLG_PHY_WCN_WCN_BTWF_SYS_EN              0x80
#define MASK_ANLG_PHY_WCN_WCN_GNSS_SYS_EN              0x40
#define MASK_ANLG_PHY_WCN_WCN_BTWF_CM4_DBGRESTART      0x20
#define MASK_ANLG_PHY_WCN_WCN_BTWF_CM4_EDBGREQ         0x10
#define MASK_ANLG_PHY_WCN_WCN_OFFCHIP_XTRL_EN          0x8
#define MASK_ANLG_PHY_WCN_WCN_XTAL_DIF_SEL_H           0x4
#define MASK_ANLG_PHY_WCN_WCN_GNSS_CM4_DBGRESTART      0x2
#define MASK_ANLG_PHY_WCN_WCN_GNSS_CM4_EDBGREQ         0x1
#define MASK_AON_APB_I2C_EB                            0x80000000
#define MASK_AON_APB_CA53_DAP_EB                       0x40000000
#define MASK_AON_APB_CA53_TS1_EB                       0x20000000
#define MASK_AON_APB_CA53_TS0_EB                       0x10000000
#define MASK_AON_APB_CKG_EB                            0x4000000
#define MASK_AON_APB_MM_EB                             0x2000000
#define MASK_AON_APB_AP_WDG_EB                         0x1000000
#define MASK_AON_APB_MSPI_EB                           0x800000
#define MASK_AON_APB_SPLK_EB                           0x400000
#define MASK_AON_APB_IPI_EB                            0x200000
#define MASK_AON_APB_PIN_EB                            0x100000
#define MASK_AON_APB_VBC_EB                            0x80000
#define MASK_AON_APB_AUD_EB                            0x40000
#define MASK_AON_APB_AUDIF_EB                          0x20000
#define MASK_AON_APB_ADI_EB                            0x10000
#define MASK_AON_APB_INTC_EB                           0x8000
#define MASK_AON_APB_EIC_EB                            0x4000
#define MASK_AON_APB_EFUSE_EB                          0x2000
#define MASK_AON_APB_AP_TMR0_EB                        0x1000
#define MASK_AON_APB_AON_TMR_EB                        0x800
#define MASK_AON_APB_AP_SYST_EB                        0x400
#define MASK_AON_APB_AON_SYST_EB                       0x200
#define MASK_AON_APB_KPD_EB                            0x100
#define MASK_AON_APB_PWM3_EB                           0x80
#define MASK_AON_APB_PWM2_EB                           0x40
#define MASK_AON_APB_PWM1_EB                           0x20
#define MASK_AON_APB_PWM0_EB                           0x10
#define MASK_AON_APB_GPIO_EB                           0x8
#define MASK_AON_APB_TPC_EB                            0x4
#define MASK_AON_APB_FM_EB                             0x2
#define MASK_AON_APB_ADC_EB                            0x1
#define MASK_AON_APB_SERDES_DPHY_EB                    0x80000000
#define MASK_AON_APB_CROSS_TRIG_EB                     0x40000000
#define MASK_AON_APB_DBG_EMC_EB                        0x20000000
#define MASK_AON_APB_DBG_EB                            0x10000000
#define MASK_AON_APB_ORP_JTAG_EB                       0x8000000
#define MASK_AON_APB_CA5_TS0_EB                        0x4000000
#define MASK_AON_APB_DEF_EB                            0x2000000
#define MASK_AON_APB_LVDS_PLL_DIV_EN                   0x1000000
#define MASK_AON_APB_ARM7_JTAG_EB                      0x800000
#define MASK_AON_APB_AON_DMA_EB                        0x400000
#define MASK_AON_APB_MBOX_EB                           0x200000
#define MASK_AON_APB_DJTAG_EB                          0x100000
#define MASK_AON_APB_RTC4M1_CAL_EB                     0x80000
#define MASK_AON_APB_RTC4M0_CAL_EB                     0x40000
#define MASK_AON_APB_MDAR_EB                           0x20000
#define MASK_AON_APB_LVDS_TCXO_EB                      0x10000
#define MASK_AON_APB_LVDS_TRX_EB                       0x8000
#define MASK_AON_APB_MM_VSP_EB                         0x4000
#define MASK_AON_APB_GSP_EMC_EB                        0x2000
#define MASK_AON_APB_ZIP_EMC_EB                        0x1000
#define MASK_AON_APB_DISP_EMC_EB                       0x800
#define MASK_AON_APB_AP_TMR2_EB                        0x400
#define MASK_AON_APB_AP_TMR1_EB                        0x200
#define MASK_AON_APB_CA53_WDG_EB                       0x100
#define MASK_AON_APB_CLK_EMC_REF_EB                    0x80
#define MASK_AON_APB_PROBE_EB                          0x20
#define MASK_AON_APB_AUX2_EB                           0x10
#define MASK_AON_APB_AUX1_EB                           0x8
#define MASK_AON_APB_AUX0_EB                           0x4
#define MASK_AON_APB_THM_EB                            0x2
#define MASK_AON_APB_PMU_EB                            0x1
#define MASK_AON_APB_CA5_TS0_SOFT_RST                  0x80000000
#define MASK_AON_APB_I2C_SOFT_RST                      0x40000000
#define MASK_AON_APB_CA53_TS1_SOFT_RST                 0x20000000
#define MASK_AON_APB_CA53_TS0_SOFT_RST                 0x10000000
#define MASK_AON_APB_DAP_MTX_SOFT_RST                  0x8000000
#define MASK_AON_APB_MSPI1_SOFT_RST                    0x4000000
#define MASK_AON_APB_MSPI0_SOFT_RST                    0x2000000
#define MASK_AON_APB_SPLK_SOFT_RST                     0x1000000
#define MASK_AON_APB_IPI_SOFT_RST                      0x800000
#define MASK_AON_APB_CKG_SOFT_RST                      0x400000
#define MASK_AON_APB_PIN_SOFT_RST                      0x200000
#define MASK_AON_APB_VBC_SOFT_RST                      0x100000
#define MASK_AON_APB_AUD_SOFT_RST                      0x80000
#define MASK_AON_APB_AUDIF_SOFT_RST                    0x40000
#define MASK_AON_APB_ADI_SOFT_RST                      0x20000
#define MASK_AON_APB_INTC_SOFT_RST                     0x10000
#define MASK_AON_APB_EIC_SOFT_RST                      0x8000
#define MASK_AON_APB_EFUSE_SOFT_RST                    0x4000
#define MASK_AON_APB_AP_WDG_SOFT_RST                   0x2000
#define MASK_AON_APB_AP_TMR0_SOFT_RST                  0x1000
#define MASK_AON_APB_AON_TMR_SOFT_RST                  0x800
#define MASK_AON_APB_AP_SYST_SOFT_RST                  0x400
#define MASK_AON_APB_AON_SYST_SOFT_RST                 0x200
#define MASK_AON_APB_KPD_SOFT_RST                      0x100
#define MASK_AON_APB_PWM3_SOFT_RST                     0x80
#define MASK_AON_APB_PWM2_SOFT_RST                     0x40
#define MASK_AON_APB_PWM1_SOFT_RST                     0x20
#define MASK_AON_APB_PWM0_SOFT_RST                     0x10
#define MASK_AON_APB_GPIO_SOFT_RST                     0x8
#define MASK_AON_APB_TPC_SOFT_RST                      0x4
#define MASK_AON_APB_FM_SOFT_RST                       0x2
#define MASK_AON_APB_ADC_SOFT_RST                      0x1
#define MASK_AON_APB_RTC4M_ANA_SOFT_RST                0x80000000
#define MASK_AON_APB_DEF_SLV_INT_SOFT_CLR              0x40000000
#define MASK_AON_APB_DEF_SOFT_RST                      0x20000000
#define MASK_AON_APB_ADC3_SOFT_RST                     0x10000000
#define MASK_AON_APB_ADC2_SOFT_RST                     0x8000000
#define MASK_AON_APB_ADC1_SOFT_RST                     0x4000000
#define MASK_AON_APB_MBOX_SOFT_RST                     0x2000000
#define MASK_AON_APB_ROSC_SOFT_RST                     0x1000000
#define MASK_AON_APB_RTC4M1_CAL_SOFT_RST               0x800000
#define MASK_AON_APB_RTC4M0_CAL_SOFT_RST               0x400000
#define MASK_AON_APB_DISP_SOFT_RST                     0x100000
#define MASK_AON_APB_DAC3_SOFT_RST                     0x80000
#define MASK_AON_APB_DAC2_SOFT_RST                     0x40000
#define MASK_AON_APB_DAC1_SOFT_RST                     0x20000
#define MASK_AON_APB_ADC3_CAL_SOFT_RST                 0x10000
#define MASK_AON_APB_ADC2_CAL_SOFT_RST                 0x8000
#define MASK_AON_APB_ADC1_CAL_SOFT_RST                 0x4000
#define MASK_AON_APB_MDAR_SOFT_RST                     0x2000
#define MASK_AON_APB_LVDSDIS_SOFT_RST                  0x1000
#define MASK_AON_APB_BB_CAL_SOFT_RST                   0x800
#define MASK_AON_APB_DCXO_LC_SOFT_RST                  0x400
#define MASK_AON_APB_AP_TMR2_SOFT_RST                  0x200
#define MASK_AON_APB_AP_TMR1_SOFT_RST                  0x100
#define MASK_AON_APB_CA53_WDG_SOFT_RST                 0x80
#define MASK_AON_APB_AON_DMA_SOFT_RST                  0x40
#define MASK_AON_APB_DMC_PHY_SOFT_RST                  0x10
#define MASK_AON_APB_GPU_THMA_SOFT_RST                 0x8
#define MASK_AON_APB_ARM_THMA_SOFT_RST                 0x4
#define MASK_AON_APB_THM_SOFT_RST                      0x2
#define MASK_AON_APB_PMU_SOFT_RST                      0x1
#define MASK_AON_APB_BB_CAL_RTC_EB                     0x40000
#define MASK_AON_APB_DCXO_LC_RTC_EB                    0x20000
#define MASK_AON_APB_AP_TMR2_RTC_EB                    0x10000
#define MASK_AON_APB_AP_TMR1_RTC_EB                    0x8000
#define MASK_AON_APB_GPU_THMA_RTC_AUTO_EN              0x4000
#define MASK_AON_APB_ARM_THMA_RTC_AUTO_EN              0x2000
#define MASK_AON_APB_GPU_THMA_RTC_EB                   0x1000
#define MASK_AON_APB_ARM_THMA_RTC_EB                   0x800
#define MASK_AON_APB_THM_RTC_EB                        0x400
#define MASK_AON_APB_CA53_WDG_RTC_EB                   0x200
#define MASK_AON_APB_AP_WDG_RTC_EB                     0x100
#define MASK_AON_APB_EIC_RTCDV5_EB                     0x80
#define MASK_AON_APB_EIC_RTC_EB                        0x40
#define MASK_AON_APB_AP_TMR0_RTC_EB                    0x20
#define MASK_AON_APB_AON_TMR_RTC_EB                    0x10
#define MASK_AON_APB_AP_SYST_RTC_EB                    0x8
#define MASK_AON_APB_AON_SYST_RTC_EB                   0x4
#define MASK_AON_APB_KPD_RTC_EB                        0x2
#define MASK_AON_APB_ARCH_RTC_EB                       0x1
#define MASK_AON_APB_PLL_PROBE_SEL                  0x3f00
#define MASK_AON_APB_REC_26MHZ_1_CUR_SEL               0x10
#define MASK_AON_APB_REC_26MHZ_0_CUR_SEL               0x1
#define MASK_AON_APB_SINDRV_LVL                     0x18
#define MASK_AON_APB_SINDRV_CLIP_MODE                  0x4
#define MASK_AON_APB_SINDRV_ENA_SQUARE                 0x2
#define MASK_AON_APB_SINDRV_ENA                        0x1
#define MASK_AON_APB_TW_MODE_SEL                       0x8
#define MASK_AON_APB_WGADC_DIV_EN                      0x4
#define MASK_AON_APB_AFCDAC_SYS_SEL                    0x2
#define MASK_AON_APB_APCDAC_SYS_SEL                    0x1
#define MASK_AON_APB_AUDIF_CKG_AUTO_EN                 0x100000
#define MASK_AON_APB_AUD_INT_SYS_SEL                0xc0000
#define MASK_AON_APB_VBC_DA23_INT_SYS_SEL           0x30000
#define MASK_AON_APB_VBC_AD23_INT_SYS_SEL           0xc000
#define MASK_AON_APB_VBC_AD01_INT_SYS_SEL           0x3000
#define MASK_AON_APB_VBC_DA01_INT_SYS_SEL           0xc00
#define MASK_AON_APB_VBC_AD23_DMA_SYS_SEL           0x300
#define MASK_AON_APB_VBC_AD01_DMA_SYS_SEL           0xc0
#define MASK_AON_APB_VBC_DA01_DMA_SYS_SEL           0x30
#define MASK_AON_APB_VBC_DA23_DMA_SYS_SEL           0xc
#define MASK_AON_APB_VBC_DMA_WTLCP_ARM_SEL             0x2
#define MASK_AON_APB_VBC_DMA_PUBCP_ARM_SEL             0x1
#define MASK_AON_APB_USB_ISO_SW_EN                     0x10000000
#define MASK_AON_APB_MIPI_DSI_ISO_SW_EN                0x8000000
#define MASK_AON_APB_MIPI_CSI_2P2LANE_ISO_SW_EN        0x4000000
#define MASK_AON_APB_MIPI_CSI_2LANE_ISO_SW_EN          0x2000000
#define MASK_AON_APB_MIPI_CSI_4LANE_ISO_SW_EN          0x1000000
#define MASK_AON_APB_MIPI_CSI_4LANE_PS_PD_S            0x800000
#define MASK_AON_APB_MIPI_CSI_4LANE_PS_PD_L            0x400000
#define MASK_AON_APB_FORCE_DSI_DBG_PHY_SHUTDOWNZ       0x200000
#define MASK_AON_APB_FORCE_CSI_S_PHY_SHUTDOWNZ         0x100000
#define MASK_AON_APB_HSIC_PLL_EN                       0x80000
#define MASK_AON_APB_HSIC_PHY_PD                       0x40000
#define MASK_AON_APB_USB_PHY_PD_S                      0x20000
#define MASK_AON_APB_USB_PHY_PD_L                      0x10000
#define MASK_AON_APB_MIPI_DSI_PS_PD_S                  0x8000
#define MASK_AON_APB_MIPI_DSI_PS_PD_L                  0x4000
#define MASK_AON_APB_MIPI_CSI_2P2LANE_PS_PD_S          0x2000
#define MASK_AON_APB_MIPI_CSI_2P2LANE_PS_PD_L          0x1000
#define MASK_AON_APB_MIPI_CSI_2LANE_PS_PD_S            0x800
#define MASK_AON_APB_MIPI_CSI_2LANE_PS_PD_L            0x400
#define MASK_AON_APB_CA53_TS1_STOP                     0x200
#define MASK_AON_APB_CA53_TS0_STOP                     0x100
#define MASK_AON_APB_EFUSE_BIST_PWR_ON                 0x8
#define MASK_AON_APB_FORCE_DSI_PHY_SHUTDOWNZ           0x4
#define MASK_AON_APB_FORCE_CSI_PHY_SHUTDOWNZ           0x2
#define MASK_AON_APB_DBG_TRACE_CTRL_EN                 0x4000
#define MASK_AON_APB_CSYSACK_TS_LP_2                   0x2000
#define MASK_AON_APB_CSYSREQ_TS_LP_2                   0x1000
#define MASK_AON_APB_CSYSACK_TS_LP_1                   0x800
#define MASK_AON_APB_CSYSREQ_TS_LP_1                   0x400
#define MASK_AON_APB_CSYSACK_TS_LP_0                   0x200
#define MASK_AON_APB_CSYSREQ_TS_LP_0                   0x100
#define MASK_AON_APB_EVENTACK_RESTARTREQ_TS01          0x10
#define MASK_AON_APB_EVENT_RESTARTREQ_TS01             0x2
#define MASK_AON_APB_EVENT_HALTREQ_TS01                0x1
#define MASK_AON_APB_ARM_JTAG_EN                       0x2000
#define MASK_AON_APB_WPLL_OVR_FREQ_SEL                 0x1000
#define MASK_AON_APB_PTEST_GPU_TO_DDR                  0x200
#define MASK_AON_APB_PTEST_FUNC_ATSPEED_SEL            0x100
#define MASK_AON_APB_PTEST_FUNC_MODE                   0x80
#define MASK_AON_APB_FUNCTST_DMA_EB                    0x20
#define MASK_AON_APB_USB_DLOAD_EN                      0x10
#define MASK_AON_APB_ARM_BOOT_MD3                      0x8
#define MASK_AON_APB_ARM_BOOT_MD2                      0x4
#define MASK_AON_APB_ARM_BOOT_MD1                      0x2
#define MASK_AON_APB_ARM_BOOT_MD0                      0x1
#define MASK_AON_APB_BB_CON_BG                         0x400000
#define MASK_AON_APB_BB_BG_RSV                      0x300000
#define MASK_AON_APB_BB_LDO_V                       0xf0000
#define MASK_AON_APB_BB_BG_RBIAS_EN                    0x8000
#define MASK_AON_APB_BB_BG_IEXT_IB_EN                  0x4000
#define MASK_AON_APB_BB_LDO_REFCTRL                 0x3000
#define MASK_AON_APB_BB_LDO_AUTO_PD_EN                 0x800
#define MASK_AON_APB_BB_LDO_SLP_PD_EN                  0x400
#define MASK_AON_APB_BB_LDO_FORCE_ON                   0x200
#define MASK_AON_APB_BB_LDO_FORCE_PD                   0x100
#define MASK_AON_APB_BB_BG_AUTO_PD_EN                  0x8
#define MASK_AON_APB_BB_BG_SLP_PD_EN                   0x4
#define MASK_AON_APB_BB_BG_FORCE_ON                    0x2
#define MASK_AON_APB_BB_BG_FORCE_PD                    0x1
#define MASK_AON_APB_CP_ARM_JTAG_PIN_SEL            0x7
#define MASK_AON_APB_RC1_SOFT_CNT_DONE                 0x2000
#define MASK_AON_APB_RC0_SOFT_CNT_DONE                 0x1000
#define MASK_AON_APB_XTLBUF1_SOFT_CNT_DONE             0x200
#define MASK_AON_APB_XTLBUF0_SOFT_CNT_DONE             0x100
#define MASK_AON_APB_BMPLL_SOFT_CNT_DONE               0x20
#define MASK_AON_APB_LVDSPLL_SOFT_CNT_DONE             0x10
#define MASK_AON_APB_LPLL_SOFT_CNT_DONE                0x8
#define MASK_AON_APB_TWPLL_SOFT_CNT_DONE               0x4
#define MASK_AON_APB_DPLL_SOFT_CNT_DONE                0x2
#define MASK_AON_APB_MPLL_SOFT_CNT_DONE                0x1
#define MASK_AON_APB_DCXO_LC_FLAG                      0x100
#define MASK_AON_APB_DCXO_LC_FLAG_CLR                  0x2
#define MASK_AON_APB_DCXO_LC_CNT_CLR                   0x1
#define MASK_AON_APB_DCXO_LC_CNT                    0xffffffff
#define MASK_AON_APB_CLK_VSP_EB                        0x10000
#define MASK_AON_APB_CLK_MM_VSP_AHB_EB                 0x8000
#define MASK_AON_APB_CLK_MM_VSP_EMC_EB                 0x4000
#define MASK_AON_APB_CLK_SENSOR1_EB                    0x2000
#define MASK_AON_APB_CLK_SENSOR0_EB                    0x1000
#define MASK_AON_APB_CLK_HW_I2C_EB                     0x800
#define MASK_AON_APB_CLK_POWER_CPU_EB                  0x400
#define MASK_AON_APB_CLK_CPP_EB                        0x200
#define MASK_AON_APB_CLK_JPG_EB                        0x100
#define MASK_AON_APB_CLK_ISP_EB                        0x80
#define MASK_AON_APB_CLK_DCAM_IF_EB                    0x40
#define MASK_AON_APB_CLK_SENSOR2_EB                    0x20
#define MASK_AON_APB_CLK_MM_AHB_EB                     0x10
#define MASK_AON_APB_CLK_MM_EMC_EB                     0x8
#define MASK_AON_APB_CLK_DISP_EB                       0x4
#define MASK_AON_APB_CLK_WCN_EB                        0x2
#define MASK_AON_APB_CLK_GPU_EB                        0x1
#define MASK_AON_APB_SP_SPI0_EN                        0x10
#define MASK_AON_APB_SP_I2C1_EN                        0x8
#define MASK_AON_APB_SP_I2C0_EN                        0x4
#define MASK_AON_APB_SP_UART1_EN                       0x2
#define MASK_AON_APB_SP_UART0_EN                       0x1
#define MASK_AON_APB_CLK_LPF_SEC_REG                0xffffffff
#define MASK_AON_APB_LVDSRFPLL_RES                  0x3fc00000
#define MASK_AON_APB_LVDSRFPLL_LOCK_DONE               0x200000
#define MASK_AON_APB_LVDSRFPLL_DIV_S                   0x100000
#define MASK_AON_APB_LVDSRFPLL_MOD_EN                  0x80000
#define MASK_AON_APB_LVDSRFPLL_SDM_EN                  0x40000
#define MASK_AON_APB_LVDSRFPLL_LPF                  0x38000
#define MASK_AON_APB_LVDSRFPLL_IBIAS                0x1800
#define MASK_AON_APB_LVDSRFPLL_N                    0x7ff
#define MASK_AON_APB_LVDSRF_PLL_CLKOUT_EN              0x40000000
#define MASK_AON_APB_LVDSRFPLL_NINT                 0x3f000000
#define MASK_AON_APB_LVDSRFPLL_KINT                 0xffffff
#define MASK_AON_APB_LDSP_CTRL_PROT                    0x80000000
#define MASK_AON_APB_REG_PROT_VAL                   0xffff
#define MASK_AON_APB_DSI_IF_SEL                        0x1000000
#define MASK_AON_APB_DSI_TRIMBG                     0xf00000
#define MASK_AON_APB_DSI_RCTL                       0xf0000
#define MASK_AON_APB_DSI_RES                        0xffff
#define MASK_AON_APB_CSI_2L_IF_SEL                     0x100000
#define MASK_AON_APB_CSI_2L_RCTL                    0xf0000
#define MASK_AON_APB_CSI_2L_RES                     0xffff
#define MASK_AON_APB_CSI_2P2L_TESTCLR_S                0x800000
#define MASK_AON_APB_CSI_2P2L_TESTCLR_S_SEL            0x400000
#define MASK_AON_APB_CSI_2P2L_TESTCLR_S_EN             0x200000
#define MASK_AON_APB_CSI_2P2L_S_IF_SEL                 0x100000
#define MASK_AON_APB_CSI_2P2L_TESTCLR_M                0x800000
#define MASK_AON_APB_CSI_2P2L_TESTCLR_M_SEL            0x400000
#define MASK_AON_APB_CSI_2P2L_TESTCLR_M_EN             0x200000
#define MASK_AON_APB_CSI_2P2L_M_IF_SEL                 0x100000
#define MASK_AON_APB_CSI_2P2L_RCTL                  0xf0000
#define MASK_AON_APB_CSI_2P2L_RES                   0xffff
#define MASK_AON_APB_CSI_2P2L_DBG_EN                   0x2000000
#define MASK_AON_APB_CSI_2P2L_DBG_IF_SEL               0x1000000
#define MASK_AON_APB_CSI_2P2L_DBG_TRIMBG            0xf00000
#define MASK_AON_APB_CSI_2P2L_MODE_SEL                 0x1
#define MASK_AON_APB_PROBE_CKG_SEL                  0x1f000000
#define MASK_AON_APB_AUX2_CKG_SEL                   0x1f0000
#define MASK_AON_APB_AUX1_CKG_SEL                   0x1f00
#define MASK_AON_APB_AUX0_CKG_SEL                   0x1f
#define MASK_AON_APB_PROBE_CKG_DIV                  0xf000
#define MASK_AON_APB_AUX2_CKG_DIV                   0xf00
#define MASK_AON_APB_AUX1_CKG_DIV                   0xf0
#define MASK_AON_APB_AUX0_CKG_DIV                   0xf
#define MASK_AON_APB_CCI_AUTO_CLK_CTRL_DISABLE         0x8
#define MASK_AON_APB_NIC_AUTO_CLK_CTRL_DISABLE         0x4
#define MASK_AON_APB_DAP2CCI_AUTO_CLK_CTRL_DISABLE     0x2
#define MASK_AON_APB_PUB_DFS_DESPLL_RST_WAIT        0xff000000
#define MASK_AON_APB_PUB_DFS_SW_SWITCH_PERIOD       0xff0000
#define MASK_AON_APB_PUB_DFS_SW_DESPLL_EN              0x1000
#define MASK_AON_APB_PUB_DFS_SW_DESPLL_AUTO_MODE       0x800
#define MASK_AON_APB_PUB_DFS_SW_RATIO               0x7c0
#define MASK_AON_APB_PUB_DFS_SW_FRQ_SEL             0x30
#define MASK_AON_APB_PUB_DFS_SW_RESP                   0x8
#define MASK_AON_APB_PUB_DFS_SW_ACK                    0x4
#define MASK_AON_APB_PUB_DFS_SW_REQ                    0x2
#define MASK_AON_APB_PUB_DFS_SW_ENABLE                 0x1
#define MASK_AON_APB_PUB_DFS_HW_INITIAL_FREQ        0x18
#define MASK_AON_APB_PUB_DFS_HW_STOP                   0x4
#define MASK_AON_APB_PUB_DFS_HW_START                  0x2
#define MASK_AON_APB_PUB_DFS_HW_ENABLE                 0x1
#define MASK_AON_APB_PUB_DFS_HW_SWITCH_PERIOD       0xff00000
#define MASK_AON_APB_PUB_DFS_HW_F3_RATIO            0xf8000
#define MASK_AON_APB_PUB_DFS_HW_F2_RATIO            0x7c00
#define MASK_AON_APB_PUB_DFS_HW_F1_RATIO            0x3e0
#define MASK_AON_APB_PUB_DFS_HW_F0_RATIO            0x1f
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_EB             0x80000
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_EB             0x40000
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_EB             0x20000
#define MASK_AON_APB_AP_SIM_AON_TOP_EB                 0x10000
#define MASK_AON_APB_AON_AP_EMC_EB                     0x10000000
#define MASK_AON_APB_SERDES_EB                         0x8000000
#define MASK_AON_APB_OTG_REF_EB                        0x4000000
#define MASK_AON_APB_CPHY_CFG_EB                       0x2000000
#define MASK_AON_APB_DPHY_REF_EB                       0x1000000
#define MASK_AON_APB_DPHY_CFG_EB                       0x800000
#define MASK_AON_APB_SCC_EB                            0x400000
#define MASK_AON_APB_AP_INTC5_EB                       0x200000
#define MASK_AON_APB_AP_INTC4_EB                       0x100000
#define MASK_AON_APB_AP_INTC3_EB                       0x80000
#define MASK_AON_APB_AP_INTC2_EB                       0x40000
#define MASK_AON_APB_AP_INTC1_EB                       0x20000
#define MASK_AON_APB_AP_INTC0_EB                       0x10000
#define MASK_AON_APB_AP_AXI_EB                         0x8000
#define MASK_AON_APB_BSMTMR_EB                         0x4000
#define MASK_AON_APB_ANLG_APB_EB                       0x2000
#define MASK_AON_APB_ANLG_EB                           0x800
#define MASK_AON_APB_BUSMON_DMA_EB                     0x400
#define MASK_AON_APB_SERDES_DPHY_REF_EB                0x200
#define MASK_AON_APB_SERDES_DPHY_CFG_EB                0x100
#define MASK_AON_APB_ROSC_EB                           0x80
#define MASK_AON_APB_PUB_REG_EB                        0x40
#define MASK_AON_APB_DMC_EB                            0x20
#define MASK_AON_APB_CSSYS_EB                          0x10
#define MASK_AON_APB_RFTI_RX_EB                        0x8
#define MASK_AON_APB_RFTI_TX_EB                        0x4
#define MASK_AON_APB_WCDMA_ICI_EB                      0x2
#define MASK_AON_APB_WCDMA_EB                          0x1
#define MASK_AON_APB_ROSC_NUM                       0xffff000
#define MASK_AON_APB_ROSC_SEL                       0xffe
#define MASK_AON_APB_ROSC_EN                           0x1
#define MASK_AON_APB_ROSC_CNT                       0x1fffe
#define MASK_AON_APB_ROSC_VALID                        0x1
#define MASK_AON_APB_DVFS_EB                           0x2
#define MASK_AON_APB_GPLUS_EB                          0x1
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_SOFT_RST       0x20
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_SOFT_RST       0x10
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_SOFT_RST       0x8
#define MASK_AON_APB_AP_SIM_AON_TOP_SOFT_RST           0x4
#define MASK_AON_APB_DVFS_SOFT_RST                     0x2
#define MASK_AON_APB_GPLUS_SOFT_RST                    0x1
#define MASK_AON_APB_GPLUS_INT_CHIP_SLEEP              0x2
#define MASK_AON_APB_GPIO_CTRL_SEL                     0x1
#define MASK_AON_APB_SP_CFG_BUS_AUTO_EN                0x100
#define MASK_AON_APB_SP_AHB_CLK_SOFT_EN                0x80
#define MASK_AON_APB_CM3_SLEEPING_STAT                 0x40
#define MASK_AON_APB_CM3_LOCKUP_STAT                   0x20
#define MASK_AON_APB_CM3_SOFT_MPUDIS                   0x10
#define MASK_AON_APB_MMTX_SLEEP_CM3_PUB_WR             0x8
#define MASK_AON_APB_MMTX_SLEEP_CM3_PUB_RD             0x4
#define MASK_AON_APB_INT_REQ_CM3_SOFT                  0x2
#define MASK_AON_APB_SP_CFG_BUS_SLEEP                  0x1
#define MASK_AON_APB_AON_CHIP_ID0                   0xffffffff
#define MASK_AON_APB_AON_CHIP_ID1                   0xffffffff
#define MASK_AON_APB_AON_PLAT_ID0                   0xffffffff
#define MASK_AON_APB_AON_PLAT_ID1                   0xffffffff
#define MASK_AON_APB_AON_IMPL_ID                    0xffffffff
#define MASK_AON_APB_AON_MFT_ID                     0xffffffff
#define MASK_AON_APB_AON_VER_ID                     0xffffffff
#define MASK_AON_APB_AON_CHIP_ID                    0xffffffff
#define MASK_AON_APB_CCIR_SE                           0x2
#define MASK_AON_APB_CCIR_IE                           0x1
#define MASK_AON_APB_PLL_BG_RSV                     0x30
#define MASK_AON_APB_PLL_BG_RBIAS_EN                   0x8
#define MASK_AON_APB_PLL_BG_PD                         0x4
#define MASK_AON_APB_PLL_BG_IEXT_IBEN                  0x2
#define MASK_AON_APB_PLL_CON_BG                        0x1
#define MASK_AON_APB_LVDSDIS_LOG_SEL                0x6
#define MASK_AON_APB_LVDSDIS_DBG_SEL                   0x1
#define MASK_AON_APB_DJTAG_MM_VSP_SEL                  0x100
#define MASK_AON_APB_DJTAG_WCN_SEL                     0x80
#define MASK_AON_APB_DJTAG_AON_SEL                     0x40
#define MASK_AON_APB_DJTAG_PUB_SEL                     0x20
#define MASK_AON_APB_DJTAG_PUBCP_SEL                   0x10
#define MASK_AON_APB_DJTAG_WTLCP_SEL                   0x8
#define MASK_AON_APB_DJTAG_GPU_SEL                     0x4
#define MASK_AON_APB_DJTAG_MM_SEL                      0x2
#define MASK_AON_APB_DJTAG_AP_SEL                      0x1
#define MASK_AON_APB_ARM7_SYS_SOFT_RST                 0x10
#define MASK_AON_APB_ARM7_CORE_SOFT_RST                0x1
#define MASK_AON_APB_PUBCP_WTLCP_ADDR_MSB           0xf
#define MASK_AON_APB_AON_DMA_INT_ARM7_EN               0x40
#define MASK_AON_APB_AON_DMA_INT_AP_EN                 0x1
#define MASK_AON_APB_ARM7_CFG_BUS_SLEEP                0x1
#define MASK_AON_APB_RTC4M0_RC_CAL_PRECISION        0xff0000
#define MASK_AON_APB_RTC4M0_RC_VAL_RESULT           0x7f00
#define MASK_AON_APB_RTC4M0_CAL_DONE                   0x40
#define MASK_AON_APB_RTC4M0_CAL_START                  0x20
#define MASK_AON_APB_RTC4M0_CHOP_EN                    0x10
#define MASK_AON_APB_RTC4M0_FORCE_EN                   0x2
#define MASK_AON_APB_RTC4M0_AUTO_GATE_EN               0x1
#define MASK_AON_APB_RTC4M1_RSV                     0xff0000
#define MASK_AON_APB_RTC4M1_I_C                     0xf00
#define MASK_AON_APB_RTC4M1_CAL_DONE                   0x40
#define MASK_AON_APB_RTC4M1_CAL_START                  0x20
#define MASK_AON_APB_RTC4M1_CHOP_EN                    0x10
#define MASK_AON_APB_RTC4M1_FORCE_EN                   0x2
#define MASK_AON_APB_RTC4M1_AUTO_GATE_EN               0x1
#define MASK_AON_APB_MM_VSP_DJTAG_SOFT_RST             0x40000000
#define MASK_AON_APB_WCN_DJTAG_SOFT_RST                0x20000000
#define MASK_AON_APB_DISP_DJTAG_SOFT_RST               0x10000000
#define MASK_AON_APB_OTG_PHY_SOFT_RST                  0x8000000
#define MASK_AON_APB_AP_INTC5_SOFT_RST                 0x4000000
#define MASK_AON_APB_AP_INTC4_SOFT_RST                 0x2000000
#define MASK_AON_APB_AP_INTC3_SOFT_RST                 0x1000000
#define MASK_AON_APB_AP_INTC2_SOFT_RST                 0x800000
#define MASK_AON_APB_AP_INTC1_SOFT_RST                 0x400000
#define MASK_AON_APB_AP_INTC0_SOFT_RST                 0x200000
#define MASK_AON_APB_SCC_SOFT_RST                      0x100000
#define MASK_AON_APB_THM1_SOFT_RST                     0x80000
#define MASK_AON_APB_BSMTMR_SOFT_RST                   0x40000
#define MASK_AON_APB_WTLCP_TDSP_CORE_SRST              0x20000
#define MASK_AON_APB_WTLCP_LDSP_CORE_SRST              0x10000
#define MASK_AON_APB_CA53_DJTAG_SOFT_RST               0x8000
#define MASK_AON_APB_ANLG_SOFT_RST                     0x4000
#define MASK_AON_APB_SERDES_DPHY_APB_SOFT_RST          0x2000
#define MASK_AON_APB_BUSMON_DMA_SOFT_RST               0x1000
#define MASK_AON_APB_SERDES_DPHY_SOFT_RST              0x800
#define MASK_AON_APB_CROSS_TRIG_SOFT_RST               0x400
#define MASK_AON_APB_DBG_DJTAG_SOFT_RST                0x200
#define MASK_AON_APB_DBG_SOFT_RST                      0x100
#define MASK_AON_APB_DJTAG_SOFT_RST                    0x80
#define MASK_AON_APB_AON_DJTAG_SOFT_RST                0x40
#define MASK_AON_APB_PUB_DJTAG_SOFT_RST                0x20
#define MASK_AON_APB_GPU_DJTAG_SOFT_RST                0x10
#define MASK_AON_APB_MM_DJTAG_SOFT_RST                 0x8
#define MASK_AON_APB_PUBCP_DJTAG_SOFT_RST              0x4
#define MASK_AON_APB_WTLCP_DJTAG_SOFT_RST              0x2
#define MASK_AON_APB_AP_DJTAG_SOFT_RST                 0x1
#define MASK_AON_APB_ALL_PLL_TEST_EB                   0x40000
#define MASK_AON_APB_LVDSRF_CALI_EB                    0x20000
#define MASK_AON_APB_RFTI2_XO_EB                       0x8000
#define MASK_AON_APB_RFTI_LTH_EB                       0x4000
#define MASK_AON_APB_RFTI1_XO_EB                       0x2000
#define MASK_AON_APB_RFTI_SBI_EB                       0x1000
#define MASK_AON_APB_TMR_EB                            0x800
#define MASK_AON_APB_DET_32K_EB                        0x400
#define MASK_AON_APB_AP_HS_SPI_EB                      0x200
#define MASK_AON_APB_CSSYS_CA53_EB                     0x100
#define MASK_AON_APB_CP_SDIO_ENABLE                    0x4
#define MASK_AON_APB_AP_SDIO_ENABLE                    0x2
#define MASK_AON_APB_SDIO_MODULE_SEL                   0x1
#define MASK_AON_APB_CGM_MPLL_CA53_FORCE_EN            0x200
#define MASK_AON_APB_CGM_MPLL_CA53_AUTO_GATE_SEL       0x100
#define MASK_AON_APB_MPLL_WAIT_FORCE_EN                0x4
#define MASK_AON_APB_MPLL_WAIT_AUTO_GATE_SEL           0x2
#define MASK_AON_APB_CGM_BMPLL_FORCE_EN                0x200
#define MASK_AON_APB_CGM_BMPLL_AUTO_GATE_SEL           0x100
#define MASK_AON_APB_BMPLL_WAIT_FORCE_EN               0x4
#define MASK_AON_APB_BMPLL_WAIT_AUTO_GATE_SEL          0x2
#define MASK_AON_APB_RPLL_LOCK_DONE                    0x200000
#define MASK_AON_APB_RPLL_DIV_S                        0x100000
#define MASK_AON_APB_RPLL_MOD_EN                       0x80000
#define MASK_AON_APB_RPLL_SDM_EN                       0x40000
#define MASK_AON_APB_RPLL_LPF                       0x38000
#define MASK_AON_APB_RPLL_REFIN                     0x6000
#define MASK_AON_APB_RPLL_IBIAS                     0x1800
#define MASK_AON_APB_RPLL_N                         0x7ff
#define MASK_AON_APB_RPLL_NINT                      0x3f800000
#define MASK_AON_APB_RPLL_KINT                      0x7fffff
#define MASK_AON_APB_RPLL_26M_SEL                      0x80
#define MASK_AON_APB_RPLL_DIV1_EN                      0x40
#define MASK_AON_APB_RPLL_26M_DIV                   0x3f
#define MASK_AON_APB_THM0_CALI_RSVD                 0xff
#define MASK_AON_APB_THM1_CALI_RSVD                 0xff
#define MASK_AON_APB_BUSMON_DMA_CNT_START              0x1
#define MASK_AON_APB_ANALOG_BB_RSV                  0xffff
#define MASK_AON_APB_RPLL_BIST_CNT                  0xffff0000
#define MASK_AON_APB_RPLL_BIST_CTRL                 0x3fe
#define MASK_AON_APB_RPLL_BIST_EN                      0x1
#define MASK_AON_APB_MONITOR_DPLL_PRE_DIV_STATUS    0x7f000000
#define MASK_AON_APB_DPLL_DIV_667M_FORCE_EN            0x20000
#define MASK_AON_APB_DPLL_DIV_667M_AUTO_GATE_SEL       0x10000
#define MASK_AON_APB_CGM_DPLL_667M_CA53_FORCE_EN       0x4000
#define MASK_AON_APB_CGM_DPLL_667M_CA53_AUTO_GATE_SEL  0x2000
#define MASK_AON_APB_CGM_DPLL_41M7_AON_FORCE_EN        0x400
#define MASK_AON_APB_CGM_DPLL_41M7_AON_AUTO_GATE_SEL   0x200
#define MASK_AON_APB_CGM_DPLL_AP_FORCE_EN              0x40
#define MASK_AON_APB_CGM_DPLL_AP_AUTO_GATE_SEL         0x20
#define MASK_AON_APB_DPLL_DIV_41M7_FORCE_EN            0x10
#define MASK_AON_APB_DPLL_DIV_41M7_AUTO_GATE_SEL       0x8
#define MASK_AON_APB_DPLL_WAIT_FORCE_EN                0x4
#define MASK_AON_APB_DPLL_WAIT_AUTO_GATE_SEL           0x2
#define MASK_AON_APB_CP_DAP_PAD_SEL                 0x3
#define MASK_AON_APB_CA53_BIG_SPNIDEN                  0x10000000
#define MASK_AON_APB_CA53_BIG_SPIDEN                   0x1000000
#define MASK_AON_APB_CA53_BIG_NIDEN                    0x100000
#define MASK_AON_APB_CA53_BIG_DBGEN                    0x10000
#define MASK_AON_APB_DAP_DEVICEEN                      0x80000000
#define MASK_AON_APB_DAP_DBGEN                         0x40000000
#define MASK_AON_APB_DAP_SPIDBGEN                      0x20000000
#define MASK_AON_APB_TG_JTAG_EN                        0x200
#define MASK_AON_APB_LTE_JTAG_EN                       0x100
#define MASK_AON_APB_ARM7_JTAG_EN                      0x80
#define MASK_AON_APB_DJTAG_EN                          0x40
#define MASK_AON_APB_AG_JTAG_EN                        0x20
#define MASK_AON_APB_MJTAG_EN                          0x10
#define MASK_AON_APB_CSSYS_NIDEN                       0x8
#define MASK_AON_APB_CSSYS_SPNIDEN                     0x4
#define MASK_AON_APB_CSSYS_SPIDEN                      0x2
#define MASK_AON_APB_CSSYS_DBGEN                       0x1
#define MASK_AON_APB_DAP_DEVICEEN_S                    0x2000000
#define MASK_AON_APB_DAP_DBGEN_S                       0x1000000
#define MASK_AON_APB_DAP_SPIDBGEN_S                    0x800000
#define MASK_AON_APB_SP_CM4_DBGEN_S                    0x80000
#define MASK_AON_APB_CCI_NIDEN_S                       0x40000
#define MASK_AON_APB_CCI_SPNIDEN_S                     0x20000
#define MASK_AON_APB_CR5_DBGEN_S                       0x10000
#define MASK_AON_APB_CR5_NIDEN_S                       0x8000
#define MASK_AON_APB_CSSYS_DBGEN_S                     0x4000
#define MASK_AON_APB_CSSYS_NIDEN_S                     0x2000
#define MASK_AON_APB_CSSYS_SPIDEN_S                    0x1000
#define MASK_AON_APB_CSSYS_SPNIDEN_S                   0x800
#define MASK_AON_APB_CA53_BIG_DBGEN_S                  0x400
#define MASK_AON_APB_CA53_BIG_NIDEN_S                  0x200
#define MASK_AON_APB_CA53_BIG_SPIDEN_S                 0x100
#define MASK_AON_APB_CA53_BIG_SPNIDEN_S                0x80
#define MASK_AON_APB_CA53_LIT_DBGEN_S                  0x40
#define MASK_AON_APB_CA53_LIT_NIDEN_S                  0x20
#define MASK_AON_APB_CA53_LIT_SPIDEN_S                 0x10
#define MASK_AON_APB_CA53_LIT_SPNIDEN_S                0x8
#define MASK_AON_APB_DJTAG_EN_S                        0x4
#define MASK_AON_APB_AG_JTAG_EN_S                      0x2
#define MASK_AON_APB_MJTAG_EN_S                        0x1
#define MASK_AON_APB_CR5_NIDEN                         0x2
#define MASK_AON_APB_CR5_DBGEN                         0x1
#define MASK_AON_APB_DBGSYS_CSSYS_STM_NSGUAREN         0x1
#define MASK_AON_APB_CCI_NIDEN                         0x2
#define MASK_AON_APB_CCI_SPNIDEN                       0x1
#define MASK_AON_APB_CA53_BIG_ACINATCM                 0x4000000
#define MASK_AON_APB_CA53_BIG_DBGL1RSTDISABLE          0x2000000
#define MASK_AON_APB_CA53_BIG_L2RSTDISABLE             0x1000000
#define MASK_AON_APB_CA53_BIG_CFGTE                 0xf00000
#define MASK_AON_APB_CA53_BIG_AA64NAA32             0xf0000
#define MASK_AON_APB_CA53_LIT_CRYPTO_DISABLE        0xc000
#define MASK_AON_APB_CA53_LIT_ACINATCM                 0x400
#define MASK_AON_APB_CA53_LIT_DBGL1RSTDISABLE          0x200
#define MASK_AON_APB_CA53_LIT_L2RSTDISABLE             0x100
#define MASK_AON_APB_CA53_LIT_CFGTE                 0xf0
#define MASK_AON_APB_CA53_LIT_AA64NAA32             0xf
#define MASK_AON_APB_DSK_MODE_AON                      0x1
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_LT_STOP        0x10
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_STOP           0x8
#define MASK_AON_APB_WTLCP_WCMDA_EB                    0x10000
#define MASK_AON_APB_WCDMA_AUTO_GATE_EN                0x100
#define MASK_AON_APB_WTLCP_LDSP_BOOT_VECTOR         0xffffffff
#define MASK_AON_APB_WTLCP_STCK_LDSP                   0x2000
#define MASK_AON_APB_WTLCP_STMS_LDSP                   0x1000
#define MASK_AON_APB_WTLCP_STDO_LDSP                   0x800
#define MASK_AON_APB_WTLCP_STDI_LDSP                   0x400
#define MASK_AON_APB_WTLCP_STRTCK_LDSP                 0x200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_LDSP            0x100
#define MASK_AON_APB_WTLCP_LDSP_EXTERNAL_WAIT          0x2
#define MASK_AON_APB_WTLCP_LDSP_BOOT                   0x1
#define MASK_AON_APB_WTLCP_TDSP_BOOT_VECTOR         0xffffffff
#define MASK_AON_APB_WTLCP_STCK_TDSP                   0x2000
#define MASK_AON_APB_WTLCP_STMS_TDSP                   0x1000
#define MASK_AON_APB_WTLCP_STDO_TDSP                   0x800
#define MASK_AON_APB_WTLCP_STDI_TDSP                   0x400
#define MASK_AON_APB_WTLCP_STRTCK_TDSP                 0x200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_TDSP            0x100
#define MASK_AON_APB_WTLCP_TDSP_EXTERNAL_WAIT          0x2
#define MASK_AON_APB_WTLCP_TDSP_BOOT                   0x1
#define MASK_AON_APB_GPU_FW_STCK_TDSP                  0x2000
#define MASK_AON_APB_GPU_FW_STMS_TDSP                  0x1000
#define MASK_AON_APB_GPU_FW_STDO_TDSP                  0x800
#define MASK_AON_APB_GPU_FW_STDI_TDSP                  0x400
#define MASK_AON_APB_GPU_FW_STRTCK_TDSP                0x200
#define MASK_AON_APB_GPU_FW_SW_JTAG_ENA_TDSP           0x100
#define MASK_AON_APB_PUBCP_SYST_RTC_EB                 0x800
#define MASK_AON_APB_PUBCP_TMR_EB                      0x400
#define MASK_AON_APB_PUBCP_TMR_RTC_EB                  0x200
#define MASK_AON_APB_PUBCP_SYST_EB                     0x100
#define MASK_AON_APB_PUBCP_WDG_EB                      0x80
#define MASK_AON_APB_PUBCP_WDG_RTC_EB                  0x40
#define MASK_AON_APB_PUBCP_ARCH_RTC_EB                 0x20
#define MASK_AON_APB_PUBCP_EIC_EB                      0x10
#define MASK_AON_APB_PUBCP_EIC_RTCDV5_EB               0x8
#define MASK_AON_APB_PUBCP_EIC_RTC_EB                  0x4
#define MASK_AON_APB_PUBCP_CR5_CORE_SOFT_RST           0x400
#define MASK_AON_APB_PUBCP_CR5_DBG_SOFT_RST            0x200
#define MASK_AON_APB_PUBCP_CR5_ETM_SOFT_RST            0x100
#define MASK_AON_APB_PUBCP_CR5_MP_SOFT_RST             0x80
#define MASK_AON_APB_PUBCP_CR5_CS_DBG_SOFT_RST         0x40
#define MASK_AON_APB_PUBCP_TMR_SOFT_RST                0x20
#define MASK_AON_APB_PUBCP_SYST_SOFT_RST               0x10
#define MASK_AON_APB_PUBCP_WDG_SOFT_RST                0x8
#define MASK_AON_APB_PUBCP_EIC_SOFT_RST                0x4
#define MASK_AON_APB_AON_ACCESS_PUBCP                  0x2000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFI_N            0x1000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFE_N            0x800
#define MASK_AON_APB_PUBCP_CR5_CLKSTOPPED0_N           0x400
#define MASK_AON_APB_PUBCP_CR5_L2IDLE                  0x200
#define MASK_AON_APB_PUBCP_CR5_VALIRQ0_N               0x100
#define MASK_AON_APB_PUBCP_CR5_VALFIQ0_N               0x80
#define MASK_AON_APB_PUBCP_CR5_STOP                    0x40
#define MASK_AON_APB_PUBCP_CR5_CSYSACK_ATB             0x20
#define MASK_AON_APB_PUBCP_CR5_CACTIVE_ATB             0x10
#define MASK_AON_APB_PUBCP_CR5_CSSYNC_REQ              0x8
#define MASK_AON_APB_PUBCP_CR5_CSYSREQ_ATB             0x4
#define MASK_AON_APB_PUBCP_CR5_NODBGCLK                0x2
#define MASK_AON_APB_PUBCP_CR5_CFGEE                   0x1
#define MASK_AON_APB_MDAR_HSDL_CFG                  0xffffffff
#define MASK_AON_APB_SUBSYS_DBG_SEL                 0x7
#define MASK_AON_APB_AP_FRC_STOP_ACK                   0x100
#define MASK_AON_APB_AP_FRC_STOP_REQ                   0x1
#define MASK_AON_APB_WTLCP_FRC_STOP_ACK                0x100
#define MASK_AON_APB_WTLCP_FRC_STOP_REQ                0x1
#define MASK_AON_APB_PUBCP_FRC_STOP_ACK                0x100
#define MASK_AON_APB_PUBCP_FRC_STOP_REQ                0x1
#define MASK_AON_APB_WCN_FRC_STOP_ACK                  0x100
#define MASK_AON_APB_WCN_FRC_STOP_REQ                  0x1
#define MASK_AON_APB_LVDSRF_CALI_SOFT_RST              0x8
#define MASK_AON_APB_RFTI_LTH_SOFT_RST                 0x2
#define MASK_AON_APB_RFTI_SBI_SOFT_RST                 0x1
#define MASK_AON_APB_BMPLL_CLKOUT_EN                   0x80000000
#define MASK_AON_APB_RTC4M0_EN                         0x40000000
#define MASK_AON_APB_LPLL_CLKOUT_EN                    0x20000000
#define MASK_AON_APB_LPLL_DIV1_EN                      0x10000000
#define MASK_AON_APB_LPLL_DIV2_EN                      0x8000000
#define MASK_AON_APB_LPLL_DIV3_EN                      0x4000000
#define MASK_AON_APB_LPLL_DIV5_EN                      0x2000000
#define MASK_AON_APB_TWPLL_CLKOUT_EN                   0x1000000
#define MASK_AON_APB_TWPLL_DIV1_EN                     0x800000
#define MASK_AON_APB_TWPLL_DIV2_EN                     0x400000
#define MASK_AON_APB_TWPLL_DIV3_EN                     0x200000
#define MASK_AON_APB_TWPLL_DIV5_EN                     0x100000
#define MASK_AON_APB_TWPLL_DIV7_EN                     0x80000
#define MASK_AON_APB_GPLL_CLKOUT_EN                    0x40000
#define MASK_AON_APB_DPLL_CLKOUT_EN                    0x20000
#define MASK_AON_APB_MPLL_CLKOUT_EN                    0x10000
#define MASK_AON_APB_BMPLL_CLKOUT_AUTO_GATE_DIS        0x8000
#define MASK_AON_APB_LPLL_CLKOUT_AUTO_GATE_DIS         0x2000
#define MASK_AON_APB_LPLL_DIV1_AUTO_GATE_DIS           0x1000
#define MASK_AON_APB_LPLL_DIV2_AUTO_GATE_DIS           0x800
#define MASK_AON_APB_LPLL_DIV3_AUTO_GATE_DIS           0x400
#define MASK_AON_APB_LPLL_DIV5_AUTO_GATE_DIS           0x200
#define MASK_AON_APB_TWPLL_CLKOUT_AUTO_GATE_DIS        0x100
#define MASK_AON_APB_TWPLL_DIV1_AUTO_GATE_DIS          0x80
#define MASK_AON_APB_TWPLL_DIV2_AUTO_GATE_DIS          0x40
#define MASK_AON_APB_TWPLL_DIV3_AUTO_GATE_DIS          0x20
#define MASK_AON_APB_TWPLL_DIV5_AUTO_GATE_DIS          0x10
#define MASK_AON_APB_TWPLL_DIV7_AUTO_GATE_DIS          0x8
#define MASK_AON_APB_GPLL_CLKOUT_AUTO_GATE_DIS         0x4
#define MASK_AON_APB_DPLL_CLKOUT_AUTO_GATE_DIS         0x2
#define MASK_AON_APB_MPLL_CLKOUT_AUTO_GATE_DIS         0x1
#define MASK_AON_APB_BMPLL_CFG_SEL                     0x2000
#define MASK_AON_APB_MDAR_PMU_RPLL_CFG_SEL             0x1000
#define MASK_AON_APB_LVDSRF_CFG_SEL                    0x800
#define MASK_AON_APB_LVDSRF_PLL_CFG_SEL                0x400
#define MASK_AON_APB_RPLL_CFG_SEL                      0x200
#define MASK_AON_APB_LPLL_CFG_SEL                      0x100
#define MASK_AON_APB_TWPLL_CFG_SEL                     0x80
#define MASK_AON_APB_GPLL_CFG_SEL                      0x40
#define MASK_AON_APB_DPLL_CFG_SEL                      0x20
#define MASK_AON_APB_MPLL_CFG_SEL                      0x10
#define MASK_AON_APB_RTC4M0_CFG_SEL                    0x8
#define MASK_AON_APB_AAPC_CFG_SEL                      0x4
#define MASK_AON_APB_BB_BG_CFG_SEL                     0x2
#define MASK_AON_APB_XTAL_SIN_CFG_SEL                  0x1
#define MASK_AON_APB_M_AAPC_PD                         0x10000
#define MASK_AON_APB_S_AAPC_PD                         0x8000
#define MASK_AON_APB_DESPLL_PD                         0x4000
#define MASK_AON_APB_BMPLL_PD                          0x2000
#define MASK_AON_APB_CPPLL_PD                          0x1000
#define MASK_AON_APB_LVDSRF_PD                         0x800
#define MASK_AON_APB_LVDSRF_PLL_PD                     0x400
#define MASK_AON_APB_RPLL_PD                           0x200
#define MASK_AON_APB_LPLL_PD                           0x100
#define MASK_AON_APB_TWPLL_PD                          0x80
#define MASK_AON_APB_GPLL_PD                           0x40
#define MASK_AON_APB_DPLL_PD                           0x20
#define MASK_AON_APB_MPLL_PD                           0x10
#define MASK_AON_APB_AAPC_PD                           0x8
#define MASK_AON_APB_BB_BG_PD                          0x4
#define MASK_AON_APB_XTAL_32M_BUF_PD                   0x2
#define MASK_AON_APB_XTAL_26M_BUF_PD                   0x1
#define MASK_AON_APB_DESPLL_RST                        0x4000
#define MASK_AON_APB_BMPLL_RST                         0x2000
#define MASK_AON_APB_CPPLL_RST                         0x1000
#define MASK_AON_APB_LVDSRF_RST                        0x800
#define MASK_AON_APB_LVDSRF_PLL_RST                    0x400
#define MASK_AON_APB_RPLL_RST                          0x200
#define MASK_AON_APB_LPLL_RST                          0x100
#define MASK_AON_APB_TWPLL_RST                         0x80
#define MASK_AON_APB_GPLL_RST                          0x40
#define MASK_AON_APB_DPLL_RST                          0x20
#define MASK_AON_APB_MPLL_RST                          0x10
#define MASK_AON_APB_RTC4M0_RST                        0x8
#define MASK_AON_APB_BB_BG_RST                         0x2
#define MASK_AON_APB_AAPC_G1                        0x3000000
#define MASK_AON_APB_AAPC_G0                        0xc00000
#define MASK_AON_APB_AAPC_SEL                          0x200000
#define MASK_AON_APB_AAPC_BPRES                        0x100000
#define MASK_AON_APB_APCOUT_SEL                        0x8000
#define MASK_AON_APB_AAPC_LOW_V_CON                    0x4000
#define MASK_AON_APB_AAPC_D                         0x3fff
#define MASK_AON_APB_DAP_DBGPWRUP_SOFT_EN              0x4
#define MASK_AON_APB_DAP_SYSPWRUP_SOFT_EN              0x2
#define MASK_AON_APB_DAP_DJTAG_EN                      0x1
#define MASK_AON_APB_LTE_PCCSCC_RFTI_CLK_SW_CFG     0xff000000
#define MASK_AON_APB_LPLL1_CLKOUT_SW                   0x800000
#define MASK_AON_APB_LPLL0_CLKOUT_SW                   0x400000
#define MASK_AON_APB_TOP_LPC0_ACTIVE_SYNC_SEL          0x40000
#define MASK_AON_APB_TOP_LPC0_LP_REQ                   0x20000
#define MASK_AON_APB_TOP_LPC0_EB                       0x10000
#define MASK_AON_APB_TOP_LPC0_NUM                   0xffff
#define MASK_AON_APB_TOP_LPC1_ACTIVE_SYNC_SEL          0x40000
#define MASK_AON_APB_TOP_LPC1_LP_REQ                   0x20000
#define MASK_AON_APB_TOP_LPC1_EB                       0x10000
#define MASK_AON_APB_TOP_LPC1_NUM                   0xffff
#define MASK_AON_APB_TOP_LPC2_ACTIVE_SYNC_SEL          0x40000
#define MASK_AON_APB_TOP_LPC2_LP_REQ                   0x20000
#define MASK_AON_APB_TOP_LPC2_EB                       0x10000
#define MASK_AON_APB_TOP_LPC2_NUM                   0xffff
#define MASK_AON_APB_TOP_LPC3_ACTIVE_SYNC_SEL          0x40000
#define MASK_AON_APB_TOP_LPC3_LP_REQ                   0x20000
#define MASK_AON_APB_TOP_LPC3_EB                       0x10000
#define MASK_AON_APB_TOP_LPC3_NUM                   0xffff
#define MASK_AON_APB_OVERHEAT_RST_DDIE_EN              0x1
#define MASK_AON_APB_TOP_LPC4_ACTIVE_SYNC_SEL          0x40000
#define MASK_AON_APB_TOP_LPC4_LP_REQ                   0x20000
#define MASK_AON_APB_TOP_LPC4_EB                       0x10000
#define MASK_AON_APB_TOP_LPC4_NUM                   0xffff
#define MASK_AON_APB_TOP_LPC5_ACTIVE_SYNC_SEL          0x40000
#define MASK_AON_APB_TOP_LPC5_LP_REQ                   0x20000
#define MASK_AON_APB_TOP_LPC5_EB                       0x10000
#define MASK_AON_APB_TOP_LPC5_NUM                   0xffff
#define MASK_AON_APB_TOP_LPC6_ACTIVE_SYNC_SEL          0x40000
#define MASK_AON_APB_TOP_LPC6_LP_REQ                   0x20000
#define MASK_AON_APB_TOP_LPC6_EB                       0x10000
#define MASK_AON_APB_TOP_LPC6_NUM                   0xffff
#define MASK_AON_APB_TOP_LPC7_ACTIVE_SYNC_SEL          0x40000
#define MASK_AON_APB_TOP_LPC7_LP_REQ                   0x20000
#define MASK_AON_APB_TOP_LPC7_EB                       0x10000
#define MASK_AON_APB_TOP_LPC7_NUM                   0xffff
#define MASK_AON_APB_CP_SIM0_CLK_PL                    0x20
#define MASK_AON_APB_CP_SIM0_DETECT_EN                 0x10
#define MASK_AON_APB_CP_BAT0_DETECT_EN                 0x8
#define MASK_AON_APB_CP_SIM0_DETECT_POL                0x4
#define MASK_AON_APB_CP_BAT0_DETECT_POL                0x2
#define MASK_AON_APB_CP_SIM0_OFF_PD_EN                 0x1
#define MASK_AON_APB_CP_SIM1_CLK_PL                    0x20
#define MASK_AON_APB_CP_SIM1_DETECT_EN                 0x10
#define MASK_AON_APB_CP_BAT1_DETECT_EN                 0x8
#define MASK_AON_APB_CP_SIM1_DETECT_POL                0x4
#define MASK_AON_APB_CP_BAT1_DETECT_POL                0x2
#define MASK_AON_APB_CP_SIM1_OFF_PD_EN                 0x1
#define MASK_AON_APB_CP_SIM2_CLK_PL                    0x20
#define MASK_AON_APB_CP_SIM2_DETECT_EN                 0x10
#define MASK_AON_APB_CP_BAT2_DETECT_EN                 0x8
#define MASK_AON_APB_CP_SIM2_DETECT_POL                0x4
#define MASK_AON_APB_CP_BAT2_DETECT_POL                0x2
#define MASK_AON_APB_CP_SIM2_OFF_PD_EN                 0x1
#define MASK_AON_APB_AP_SIM_CLK_PL                     0x20
#define MASK_AON_APB_AP_SIM_DETECT_EN                  0x10
#define MASK_AON_APB_AP_BAT_DETECT_EN                  0x8
#define MASK_AON_APB_AP_SIM_DETECT_POL                 0x4
#define MASK_AON_APB_AP_BAT_DETECT_POL                 0x2
#define MASK_AON_APB_AP_SIM_OFF_PD_EN                  0x1
#define MASK_AON_APB_WCN_DOUT_TSEN_SDADC_SEL           0x1
#define MASK_AON_APB_CA53_ARQOSARB_GPU_CCI          0xf000000
#define MASK_AON_APB_CA53_AWREGION_GPU_CCI          0xf00000
#define MASK_AON_APB_CA53_ARREGION_GPU_CCI          0xf0000
#define MASK_AON_APB_CA53_CSYSREQ_ATB7                 0x8000
#define MASK_AON_APB_CA53_CSYSREQ_ATB6                 0x4000
#define MASK_AON_APB_CA53_CSYSREQ_ATB5                 0x2000
#define MASK_AON_APB_CA53_CSYSREQ_ATB4                 0x1000
#define MASK_AON_APB_CA53_CSYSREQ_ATB3                 0x800
#define MASK_AON_APB_CA53_CSYSREQ_ATB2                 0x400
#define MASK_AON_APB_CA53_CSYSREQ_ATB1                 0x200
#define MASK_AON_APB_CA53_CSYSREQ_ATB0                 0x100
#define MASK_AON_APB_CA53_CCI_CSYSREQ                  0x80
#define MASK_AON_APB_CA53_GICDISABLE                   0x10
#define MASK_AON_APB_CA53_GIC_SOFT_RST                 0x8
#define MASK_AON_APB_CA53_TRACE2LVDS_SOFT_RST          0x4
#define MASK_AON_APB_CA53_CSSYS_SOFT_RST               0x2
#define MASK_AON_APB_CA53_CCI_SOFT_RST                 0x1
#define MASK_AON_APB_CA53_AW_QOS_RSV                0xf000000
#define MASK_AON_APB_CA53_AR_QOS_RSV                0xf00
#define MASK_AON_APB_CA53_BIG_VDROP0_RSV               0x1
#define MASK_AON_APB_CA53_LIT_VDROP0_EN                0x1
#define MASK_AON_APB_CA53_BIG_AUTO_REG_SOFT_TRIG       0x20000000
#define MASK_AON_APB_CA53_BIG_SMPEN                 0x1e000000
#define MASK_AON_APB_CA53_BIG_AUTO_REG_TRIG_SEL        0x1000000
#define MASK_AON_APB_CA53_BIG_AUTO_REG_SAVE_EN         0x800000
#define MASK_AON_APB_CA53_BIG_EDBGRQ                0x780000
#define MASK_AON_APB_CA53_BIG_DBG_EN                   0x40000
#define MASK_AON_APB_CA53_BIG_ATB_EN                   0x20000
#define MASK_AON_APB_CA53_BIG_CORE_EN                  0x10000
#define MASK_AON_APB_CA53_LIT_AUTO_REG_SOFT_TRIG       0x2000
#define MASK_AON_APB_CA53_LIT_SMPEN                 0x1e00
#define MASK_AON_APB_CA53_LIT_AUTO_REG_TRIG_SEL        0x100
#define MASK_AON_APB_CA53_LIT_AUTO_REG_SAVE_EN         0x80
#define MASK_AON_APB_CA53_LIT_EDBGRQ                0x78
#define MASK_AON_APB_CA53_LIT_DBG_EN                   0x4
#define MASK_AON_APB_CA53_LIT_ATB_EN                   0x2
#define MASK_AON_APB_CA53_LIT_CORE_EN                  0x1
#define MASK_AON_APB_CA53_GIC_IRQOUT                0x7f8000
#define MASK_AON_APB_CA53_GIC_FIQOUT                0x7f80
#define MASK_AON_APB_CA53_CLK_CCI_EN                   0x40
#define MASK_AON_APB_CA53_CLK_CSSYS_EN                 0x2
#define MASK_AON_APB_CA53_CLK_GIC_EN                   0x1
#define MASK_AON_APB_CA53_BIG_CTIIRQACK             0xf000000
#define MASK_AON_APB_CA53_BIG_STANDBYWFE            0xf00000
#define MASK_AON_APB_CA53_BIG_STANDBYWFI            0xf0000
#define MASK_AON_APB_CA53_LIT_CTIIRQACK             0xf00
#define MASK_AON_APB_CA53_LIT_STANDBYWFE            0xf0
#define MASK_AON_APB_CA53_LIT_STANDBYWFI            0xf
#define MASK_AON_APB_CA53_BIG_L2VICTIRAM_LIGHT_SLEEP   0x1000000
#define MASK_AON_APB_CA53_BIG_L2DATARAM_LIGHT_SLEEP    0x800000
#define MASK_AON_APB_CA53_BIG_L2FLUSHDONE              0x400000
#define MASK_AON_APB_CA53_BIG_L2FLUSHREQ               0x200000
#define MASK_AON_APB_CA53_BIG_L2QDENY                  0x100000
#define MASK_AON_APB_CA53_BIG_L2QACCEPT_N              0x80000
#define MASK_AON_APB_CA53_BIG_L2QREQ_N                 0x40000
#define MASK_AON_APB_CA53_BIG_L2QACTIVE                0x20000
#define MASK_AON_APB_CA53_BIG_L2_STANDBYWFI            0x10000
#define MASK_AON_APB_CA53_LIT_L2VICTIRAM_LIGHT_SLEEP   0x100
#define MASK_AON_APB_CA53_LIT_L2DATARAM_LIGHT_SLEEP    0x80
#define MASK_AON_APB_CA53_LIT_L2FLUSHDONE              0x40
#define MASK_AON_APB_CA53_LIT_L2FLUSHREQ               0x20
#define MASK_AON_APB_CA53_LIT_L2QDENY                  0x10
#define MASK_AON_APB_CA53_LIT_L2QACCEPT_N              0x8
#define MASK_AON_APB_CA53_LIT_L2QREQ_N                 0x4
#define MASK_AON_APB_CA53_LIT_L2QACTIVE                0x2
#define MASK_AON_APB_CA53_LIT_L2_STANDBYWFI            0x1
#define MASK_AON_APB_APCPU_SCU_POR_SOFT_RST            0x400000
#define MASK_AON_APB_APCPU_NIC_TOP_SOFT_RST            0x200000
#define MASK_AON_APB_APCPU_NIC_GIC_SOFT_RST            0x100000
#define MASK_AON_APB_APCPU_NIC_ACE_SOFT_RST            0x80000
#define MASK_AON_APB_APCPU_ASYNC_DDR_SOFT_RST          0x40000
#define MASK_AON_APB_APCPU_ASYNC_AP_SOFT_RST           0x20000
#define MASK_AON_APB_APCPU_ASYNC_DAP_SOFT_RST          0x10000
#define MASK_AON_APB_APCPU_CSSYS_APB_SOFT_RST          0x8000
#define MASK_AON_APB_APCPU_SCU_SOFT_RST                0x4000
#define MASK_AON_APB_APCPU_DEBUG_APB_SOFT_RST          0x2000
#define MASK_AON_APB_APCPU_PERIPH_SOFT_RST             0x1000
#define MASK_AON_APB_APCPU_CORE_SOFT_RST            0xff0
#define MASK_AON_APB_APCPU_ATB_SOFT_RST                0x1
#define MASK_AON_APB_APCPU_CLUSTER_NFAULTIRQ        0x1ff0000
#define MASK_AON_APB_APCPU_CLUSTER_NERRIRQ          0x1ff
#define MASK_AON_APB_JVL_DUMMY_REG                  0xffffffff
#define MASK_AON_APB_JVL_MT_BIG                     0x3
#define MASK_AON_APB_RESONANCE_CTRL                 0xff
#define MASK_AON_APB_RESONANCE_HI_CNT               0xffff0000
#define MASK_AON_APB_RESONANCE_LO_CNT               0xffff
#define MASK_AON_APB_CPU_ASTARTMP                   0xfffff
#define MASK_AON_APB_CPU_AENDMP                     0xfffff
#define MASK_AON_APB_AWSTASHLPIDSS                  0xf0
#define MASK_AON_APB_AWSTASHLPIDENS                    0x1
#define MASK_AON_APB_DBG_MOD_RESERVED               0xffff
#define MASK_AON_APB_DBG_BUS_PAD_OUT                0xffffffff
#define MASK_AON_APB_VIO_2_MSOUT                       0x20
#define MASK_AON_APB_VSD2_MSOUT                        0x10
#define MASK_AON_APB_VSD0_MSOUT                        0x8
#define MASK_AON_APB_VSIM2_MSOUT                       0x4
#define MASK_AON_APB_VSIM1_MSOUT                       0x2
#define MASK_AON_APB_VSIM0_MSOUT                       0x1
#define MASK_AON_APB_EFUSE_BLK2_O                   0xffffffff
#define MASK_AON_APB_EFUSE_BLK3_O                   0xffffffff
#define MASK_AON_APB_FUSEBOX_SEL_CTRL                  0x2
#define MASK_AON_APB_FUSEBOX_SEL_BUF_SW                0x1
#define MASK_AON_APB_MEM_FW_AON_INT_REQ                0x400
#define MASK_AON_APB_MEM_FW_PUB_INT_REQ                0x200
#define MASK_AON_APB_MEM_FW_MM_INT_REQ                 0x100
#define MASK_AON_APB_MEM_FW_VSP_INT_REQ                0x80
#define MASK_AON_APB_MEM_FW_DISP_INT_REQ               0x40
#define MASK_AON_APB_MEM_FW_AP_INT_REQ                 0x20
#define MASK_AON_APB_MEM_FW_GPU_CPU_CP_INT_REQ         0x10
#define MASK_AON_APB_SLV_FW_AON_INT_REQ                0x8
#define MASK_AON_APB_SLV_FW_CA53_INT_REQ               0x4
#define MASK_AON_APB_SLV_FW_AP1_INT_REQ                0x2
#define MASK_AON_APB_SLV_FW_AP0_INT_REQ                0x1
#define MASK_AON_APB_SIM2_PUPCP_RETAIN_EN              0x80000000
#define MASK_AON_APB_SIM2_RST_PUBCP_RETAIN_OUT         0x10000000
#define MASK_AON_APB_SIM2_DATA_PUBCP_RETAIN_OE         0x8000000
#define MASK_AON_APB_SIM2_DATA_PUBCP_RETAIN_IE         0x4000000
#define MASK_AON_APB_SIM2_DATA_PUBCP_RETAIN_OUT        0x2000000
#define MASK_AON_APB_SIM2_CLK_PUPCP_RETAIN_OUT         0x1000000
#define MASK_AON_APB_SIM1_PUPCP_RETAIN_EN              0x800000
#define MASK_AON_APB_SIM1_RST_PUBCP_RETAIN_OUT         0x100000
#define MASK_AON_APB_SIM1_DATA_PUBCP_RETAIN_OE         0x80000
#define MASK_AON_APB_SIM1_DATA_PUBCP_RETAIN_IE         0x40000
#define MASK_AON_APB_SIM1_DATA_PUBCP_RETAIN_OUT        0x20000
#define MASK_AON_APB_SIM1_CLK_PUPCP_RETAIN_OUT         0x10000
#define MASK_AON_APB_SIM0_PUPCP_RETAIN_EN              0x8000
#define MASK_AON_APB_SIM0_RST_PUBCP_RETAIN_OUT         0x1000
#define MASK_AON_APB_SIM0_DATA_PUBCP_RETAIN_OE         0x800
#define MASK_AON_APB_SIM0_DATA_PUBCP_RETAIN_IE         0x400
#define MASK_AON_APB_SIM0_DATA_PUBCP_RETAIN_OUT        0x200
#define MASK_AON_APB_SIM0_CLK_PUPCP_RETAIN_OUT         0x100
#define MASK_AON_APB_SIM0_AP_RETAIN_EN                 0x80
#define MASK_AON_APB_SIM0_RST_AP_RETAIN_OUT            0x10
#define MASK_AON_APB_SIM0_DATA_AP_RETAIN_OE            0x8
#define MASK_AON_APB_SIM0_DATA_AP_RETAIN_IE            0x4
#define MASK_AON_APB_SIM0_DATA_AP_RETAIN_OUT           0x2
#define MASK_AON_APB_SIM0_CLK_AP_RETAIN_OUT            0x1
#define MASK_AON_APB_AUX0_MAX_RANGE                 0x7fff0000
#define MASK_AON_APB_AUX0_MIN_RANGE                 0xfffe
#define MASK_AON_APB_AUX0_CAL_EN                       0x1
#define MASK_AON_APB_AUX0_FREQ                      0x3fff8000
#define MASK_AON_APB_AUX0_READY                        0x2
#define MASK_AON_APB_AUX0_PASS                         0x1
#define MASK_AON_APB_GLB_BUSMON_DEBUG_EN            0xffff
#define MASK_AON_APB_DMIC_MSEL                         0x2
#define MASK_AON_APB_DMIC_EN2                          0x1
#define MASK_AON_APB_CACTIVE_PUBCP_ASYNC_BRIDGE_EN     0x80
#define MASK_AON_APB_DAPSYS_AON_MTX_EARLY_WAKEUP_EN    0x40
#define MASK_AON_APB_SPSYS_AON_MTX_EARLY_WAKEUP_EN     0x20
#define MASK_AON_APB_AONDMA_AON_MTX_EARLY_WAKEUP_EN    0x10
#define MASK_AON_APB_WTLCP_AON_MTX_EARLY_WAKEUP_EN     0x8
#define MASK_AON_APB_PUBCP_AON_MTX_EARLY_WAKEUP_EN     0x4
#define MASK_AON_APB_WCNCP_AON_MTX_EARLY_WAKEUP_EN     0x2
#define MASK_AON_APB_APSYS_AON_MTX_EARLY_WAKEUP_EN     0x1
#define MASK_AON_APB_AP_AWADDR_WPROT_EN1            0xffffffff
#define MASK_AON_APB_WTLCP_AWADDR_WPROT_EN1         0xffffffff
#define MASK_AON_APB_PUBCP_AWADDR_WPROT_EN1         0xffffffff
#define MASK_AON_APB_WCNCP_AWADDR_WPROT_EN1         0xffffffff
#define MASK_AON_APB_CLK_CCIR_DLY_SEL               0xf00
#define MASK_AON_APB_CLK_PUBCPDSP_DLY_SEL           0xf0
#define MASK_AON_APB_CLK_WTLCPDSP_DLY_SEL           0xf
#define MASK_AON_APB_AP_AWADDR_WPROT_EN0            0xffffffff
#define MASK_AON_APB_WTLCP_AWADDR_WPROT_EN0         0xffffffff
#define MASK_AON_APB_PUBCP_AWADDR_WPROT_EN0         0xffffffff
#define MASK_AON_APB_WCNCP_AWADDR_WPROT_EN0         0xffffffff
#define MASK_AON_APB_PMU_RST_MONITOR                0xffffffff
#define MASK_AON_APB_THM_RST_MONITOR                0xffffffff
#define MASK_AON_APB_AP_RST_MONITOR                 0xffffffff
#define MASK_AON_APB_CA53_RST_MONITOR               0xffffffff
#define MASK_AON_APB_BOND_OPTION0                   0xffffffff
#define MASK_AON_APB_BOND_OPTION1                   0xffffffff
#define MASK_AON_APB_RES_REG0                       0xffffffff
#define MASK_AON_APB_RES_REG1                       0xffffffff
#define MASK_AON_APB_QOS_R_GPU                      0xf000
#define MASK_AON_APB_QOS_W_GPU                      0xf00
#define MASK_AON_APB_QOS_R_GSP                      0xf0
#define MASK_AON_APB_QOS_W_GSP                      0xf
#define MASK_AON_APB_BB_LDO_CAL_START                  0x1
#define MASK_AON_APB_HPROT_DMAW                     0xf0
#define MASK_AON_APB_HPROT_DMAR                     0xf
#define MASK_AON_APB_LVDSDIS_TXCLKDATA              0x7f0000
#define MASK_AON_APB_LVDSDIS_TXCOM                  0x3000
#define MASK_AON_APB_LVDSDIS_TXSLEW                 0xc00
#define MASK_AON_APB_LVDSDIS_TXSW                   0x300
#define MASK_AON_APB_LVDSDIS_TXRERSER               0xf8
#define MASK_AON_APB_LVDSDIS_PRE_EMP                0x6
#define MASK_AON_APB_LVDSDIS_TXPD                      0x1
#define MASK_AON_APB_SLEEP_PLLLOCK_SEL                 0x80
#define MASK_AON_APB_PLL_LOCK_SEL                   0x70
#define MASK_AON_APB_SLEEP_DBG_SEL                  0xf
#define MASK_AON_APB_RTC4M1_RC_SEL                     0x80000000
#define MASK_AON_APB_RTC4M1_RC_VAL                  0x1ff0000
#define MASK_AON_APB_RTC4M0_RC_SEL                     0x8000
#define MASK_AON_APB_RTC4M0_RC_VAL                  0x7f
#define MASK_AON_APB_FUNCTST_CTRL_0                 0xffffffff
#define MASK_AON_APB_FUNCTST_CTRL_1                 0xffffffff
#define MASK_AON_APB_FUNCTST_CTRL_2                 0xffffffff
#define MASK_AON_APB_PCP_WDG_RST_FLAG                  0x20
#define MASK_AON_APB_WTLCP_LTE_WDG_RST_FLAG            0x10
#define MASK_AON_APB_WTLCP_TG_WDG_RST_FLAG             0x8
#define MASK_AON_APB_CA53_WDG_RST_FLAG                 0x2
#define MASK_AON_APB_SEC_WDG_RST_FLAG                  0x1
#define MASK_AON_APB_READ_ALLOC_MODE_SPRD           0xf
#define MASK_AON_APB_RES_REG2                       0xffffffff
#define MASK_AON_APB_RES_REG3                       0xffffffff
#define MASK_AON_APB_RES_REG4                       0xffffffff
#define MASK_AON_APB_RES_REG5                       0xffffffff
#define MASK_AON_APB_RES_REG6                       0xffffffff
#define MASK_AON_APB_RES_REG7                       0xffffffff
#define MASK_AON_APB_AON_APB_RSV                    0xffffffff
#define MASK_AON_APB_FUNCTION_DMA_BOOT_ADDR         0xffffffff
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_31             0x80000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_30             0x40000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_29             0x20000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_28             0x10000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_27             0x8000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_26             0x4000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_25             0x2000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_24             0x1000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_23             0x800000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_22             0x400000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_21             0x200000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_20             0x100000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_19             0x80000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_18             0x40000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_17             0x20000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_16             0x10000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_15             0x8000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_14             0x4000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_13             0x2000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_12             0x1000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_11             0x800
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_10             0x400
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_09             0x200
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_08             0x100
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_07             0x80
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_06             0x40
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_05             0x20
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_04             0x10
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_03             0x8
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_02             0x4
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_01             0x2
#define MASK_AON_APB_SP_WAKEUP_MASK_EN1_00             0x1
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_31             0x80000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_30             0x40000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_29             0x20000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_28             0x10000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_27             0x8000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_26             0x4000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_25             0x2000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_24             0x1000000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_23             0x800000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_22             0x400000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_21             0x200000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_20             0x100000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_19             0x80000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_18             0x40000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_17             0x20000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_16             0x10000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_15             0x8000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_14             0x4000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_13             0x2000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_12             0x1000
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_11             0x800
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_10             0x400
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_09             0x200
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_08             0x100
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_07             0x80
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_06             0x40
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_05             0x20
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_04             0x10
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_03             0x8
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_02             0x4
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_01             0x2
#define MASK_AON_APB_SP_WAKEUP_MASK_EN2_00             0x1
#define MASK_AON_APB_SP_WDG_RST_GLB_EN                 0x1
#define MASK_AON_APB_SP_EIC_SEL_PAD3                0xff000000
#define MASK_AON_APB_SP_EIC_SEL_PAD2                0xff0000
#define MASK_AON_APB_SP_EIC_SEL_PAD1                0xff00
#define MASK_AON_APB_SP_EIC_SEL_PAD0                0xff
#define MASK_AON_APB_SP_EIC_SEL_PAD7                0xff000000
#define MASK_AON_APB_SP_EIC_SEL_PAD6                0xff0000
#define MASK_AON_APB_SP_EIC_SEL_PAD5                0xff00
#define MASK_AON_APB_SP_EIC_SEL_PAD4                0xff
#define MASK_AON_APB_WCN2PUB_REMAP_SIZE_SEL         0x700
#define MASK_AON_APB_WCN2PUB_REMAP_ADDR             0xff
#define MASK_AON_APB_APCPU_DBG_CONNECTED_CTRL       0x6
#define MASK_AON_APB_APCPU_DBG_CONNECTED_SW            0x1
#define MASK_AON_APB_PUB_PERI_AUTO_CK_EB               0x1
#define MASK_AON_APB_APCPU_CLUSTER_DUMMY_IN_REG     0xffffffff
#define MASK_AON_CLK_CORE_CGM_EMC_CFG_CGM_EMC_SEL                       0x7
#define MASK_AON_CLK_CORE_CGM_AON_APB_CFG_CGM_AON_APB_DIV               0x300
#define MASK_AON_CLK_CORE_CGM_AON_APB_CFG_CGM_AON_APB_SEL               0x7
#define MASK_AON_CLK_CORE_CGM_ADI_CFG_CGM_ADI_SEL                       0x7
#define MASK_AON_CLK_CORE_CGM_AUX0_CFG_CGM_AUX0_DIV                     0xf00
#define MASK_AON_CLK_CORE_CGM_AUX0_CFG_CGM_AUX0_SEL                     0x1f
#define MASK_AON_CLK_CORE_CGM_AUX1_CFG_CGM_AUX1_DIV                     0xf00
#define MASK_AON_CLK_CORE_CGM_AUX1_CFG_CGM_AUX1_SEL                     0x1f
#define MASK_AON_CLK_CORE_CGM_AUX2_CFG_CGM_AUX2_DIV                     0xf00
#define MASK_AON_CLK_CORE_CGM_AUX2_CFG_CGM_AUX2_SEL                     0x1f
#define MASK_AON_CLK_CORE_CGM_PROBE_CFG_CGM_PROBE_DIV                   0xf00
#define MASK_AON_CLK_CORE_CGM_PROBE_CFG_CGM_PROBE_SEL                   0x1f
#define MASK_AON_CLK_CORE_CGM_PWM0_CFG_CGM_PWM0_SEL                     0x3
#define MASK_AON_CLK_CORE_CGM_PWM1_CFG_CGM_PWM1_SEL                     0x3
#define MASK_AON_CLK_CORE_CGM_PWM2_CFG_CGM_PWM2_SEL                     0x3
#define MASK_AON_CLK_CORE_CGM_EFUSE_CFG_CGM_EFUSE_SEL                      0x1
#define MASK_AON_CLK_CORE_CGM_SP_UART0_CFG_CGM_SP_UART0_DIV             0x700
#define MASK_AON_CLK_CORE_CGM_SP_UART0_CFG_CGM_SP_UART0_SEL             0x7
#define MASK_AON_CLK_CORE_CGM_SP_UART1_CFG_CGM_SP_UART1_DIV             0x700
#define MASK_AON_CLK_CORE_CGM_SP_UART1_CFG_CGM_SP_UART1_SEL             0x7
#define MASK_AON_CLK_CORE_CGM_THM_CFG_CGM_THM_SEL                          0x1
#define MASK_AON_CLK_CORE_CGM_AUD_CFG_CGM_AUD_SEL                          0x1
#define MASK_AON_CLK_CORE_CGM_AUDIF_CFG_CGM_AUDIF_SEL                   0x3
#define MASK_AON_CLK_CORE_CGM_VBC_CFG_CGM_VBC_SEL                          0x1
#define MASK_AON_CLK_CORE_CGM_CPU_DAP_CFG_CGM_CPU_DAP_SEL               0x7
#define MASK_AON_CLK_CORE_CGM_CPU_TS_CFG_CGM_CPU_TS_SEL                 0x3
#define MASK_AON_CLK_CORE_CGM_RTC4M0_REF_CFG_CGM_RTC4M0_REF_SEL            0x1
#define MASK_AON_CLK_CORE_CGM_RTC4M0_FDK_CFG_CGM_RTC4M0_FDK_SEL            0x1
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_CFG_CGM_DJTAG_TCK_PAD_SEL          0x10000
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_CFG_CGM_DJTAG_TCK_SEL              0x1
#define MASK_AON_CLK_CORE_CGM_SP_AHB_CFG_CGM_SP_AHB_DIV                 0x300
#define MASK_AON_CLK_CORE_CGM_SP_AHB_CFG_CGM_SP_AHB_SEL                 0x7
#define MASK_AON_CLK_CORE_CGM_CA5_TS_CFG_CGM_CA5_TS_SEL                 0x3
#define MASK_AON_CLK_CORE_CGM_EMC_REF_CFG_CGM_EMC_REF_SEL               0x3
#define MASK_AON_CLK_CORE_CGM_CSSYS_CFG_CGM_CSSYS_DIV                   0x300
#define MASK_AON_CLK_CORE_CGM_CSSYS_CFG_CGM_CSSYS_SEL                   0xf
#define MASK_AON_CLK_CORE_CGM_DET_32K_CFG_CGM_DET_32K_SEL                  0x1
#define MASK_AON_CLK_CORE_CGM_PMU_CFG_CGM_PMU_SEL                       0x3
#define MASK_AON_CLK_CORE_CGM_26M_PMU_CFG_CGM_26M_PMU_SEL               0x3
#define MASK_AON_CLK_CORE_CGM_TMR_CFG_CGM_TMR_SEL                          0x1
#define MASK_AON_CLK_CORE_CGM_HW_I2C_CFG_CGM_HW_I2C_SEL                 0x7
#define MASK_AON_CLK_CORE_CGM_SP_I2C0_CFG_CGM_SP_I2C0_SEL               0x7
#define MASK_AON_CLK_CORE_CGM_SP_I2C1_CFG_CGM_SP_I2C1_SEL               0x7
#define MASK_AON_CLK_CORE_CGM_SP_SPI0_CFG_CGM_SP_SPI0_PAD_SEL              0x10000
#define MASK_AON_CLK_CORE_CGM_SP_SPI0_CFG_CGM_SP_SPI0_DIV               0x700
#define MASK_AON_CLK_CORE_CGM_SP_SPI0_CFG_CGM_SP_SPI0_SEL               0x7
#define MASK_AON_CLK_CORE_CGM_POWER_CPU_CFG_CGM_POWER_CPU_SEL           0x3
#define MASK_AON_CLK_CORE_CGM_AP_AXI_CFG_CGM_AP_AXI_SEL                 0x3
#define MASK_AON_CLK_CORE_CGM_SDIO0_2X_CFG_CGM_SDIO0_2X_SEL             0x7
#define MASK_AON_CLK_CORE_CGM_SDIO1_2X_CFG_CGM_SDIO1_2X_SEL             0x7
#define MASK_AON_CLK_CORE_CGM_SDIO2_2X_CFG_CGM_SDIO2_2X_SEL             0x7
#define MASK_AON_CLK_CORE_CGM_EMMC_2X_CFG_CGM_EMMC_2X_SEL               0x7
#define MASK_AON_CLK_CORE_CGM_NANDC_2X_CFG_CGM_NANDC_2X_DIV             0xf00
#define MASK_AON_CLK_CORE_CGM_NANDC_2X_CFG_CGM_NANDC_2X_SEL             0xf
#define MASK_AON_CLK_CORE_CGM_NANDC_1X_CFG_CGM_NANDC_1X_DIV                0x100
#define MASK_AON_CLK_CORE_CGM_DPU_CFG_CGM_DPU_SEL                       0x3
#define MASK_AON_CLK_CORE_CGM_DPU_DPI_CFG_CGM_DPU_DPI_DIV               0xf00
#define MASK_AON_CLK_CORE_CGM_DPU_DPI_CFG_CGM_DPU_DPI_SEL               0x3
#define MASK_AON_CLK_CORE_CGM_WCDMA_CFG_CGM_WCDMA_SEL                      0x1
#define MASK_AON_CLK_CORE_CGM_OTG_REF_CFG_CGM_OTG_REF_SEL                  0x1
#define MASK_AON_CLK_CORE_CGM_CPHY_CFG_CFG_CGM_CPHY_CFG_SEL                0x1
#define MASK_AON_CLK_CORE_CGM_DPHY_REF_CFG_CGM_DPHY_REF_SEL                0x1
#define MASK_AON_CLK_CORE_CGM_DPHY_CFG_CFG_CGM_DPHY_CFG_SEL                0x1
#define MASK_AON_CLK_CORE_CGM_RFTI_SBI_CFG_CGM_RFTI_SBI_SEL             0x7
#define MASK_AON_CLK_CORE_CGM_RFTI1_XO_CFG_CGM_RFTI1_XO_SEL                0x1
#define MASK_AON_CLK_CORE_CGM_RFTI_LTH_CFG_CGM_RFTI_LTH_SEL                0x1
#define MASK_AON_CLK_CORE_CGM_RFTI2_XO_CFG_CGM_RFTI2_XO_SEL                0x1
#define MASK_AON_CLK_CORE_CGM_LVDSRF_CALI_CFG_CGM_LVDSRF_CALI_SEL          0x1
#define MASK_AON_CLK_CORE_CGM_SERDES_DPHY_APB_CFG_CGM_SERDES_DPHY_APB_SEL  0x1
#define MASK_AON_CLK_CORE_CGM_SERDES_DPHY_REF_CFG_CGM_SERDES_DPHY_REF_SEL  0x1
#define MASK_AON_CLK_CORE_CGM_SERDES_DPHY_CFG_CFG_CGM_SERDES_DPHY_CFG_SEL  0x1
#define MASK_AON_CLK_CORE_CGM_ANALOG_IO_APB_CFG_CGM_ANALOG_IO_APB_DIV   0x300
#define MASK_AON_CLK_CORE_CGM_ANALOG_IO_APB_CFG_CGM_ANALOG_IO_APB_SEL   0x3
#define MASK_AON_CLK_CORE_CGM_GPU_CORE_CFG_CGM_GPU_CORE_DIV             0x300
#define MASK_AON_CLK_CORE_CGM_GPU_CORE_CFG_CGM_GPU_CORE_SEL             0x7
#define MASK_AON_CLK_CORE_CGM_GPU_SOC_CFG_CGM_GPU_SOC_DIV               0x300
#define MASK_AON_CLK_CORE_CGM_GPU_SOC_CFG_CGM_GPU_SOC_SEL               0x7
#define MASK_AON_CLK_CORE_CGM_WCN_CFG_CGM_WCN_DIV                       0x700
#define MASK_AON_CLK_CORE_CGM_WCN_CFG_CGM_WCN_SEL                       0x3
#define MASK_AON_CLK_CORE_CGM_MM_EMC_CFG_CGM_MM_EMC_SEL                 0x3
#define MASK_AON_CLK_CORE_CGM_MM_AHB_CFG_CGM_MM_AHB_SEL                 0x3
#define MASK_AON_CLK_CORE_CGM_BPC_CFG_CGM_BPC_SEL                       0x7
#define MASK_AON_CLK_CORE_CGM_DCAM_IF_CFG_CGM_DCAM_IF_SEL               0x3
#define MASK_AON_CLK_CORE_CGM_ISP_CFG_CGM_ISP_SEL                       0x7
#define MASK_AON_CLK_CORE_CGM_JPG_CFG_CGM_JPG_SEL                       0x3
#define MASK_AON_CLK_CORE_CGM_CPP_CFG_CGM_CPP_SEL                       0x3
#define MASK_AON_CLK_CORE_CGM_SENSOR0_CFG_CGM_SENSOR0_DIV               0x700
#define MASK_AON_CLK_CORE_CGM_SENSOR0_CFG_CGM_SENSOR0_SEL               0x3
#define MASK_AON_CLK_CORE_CGM_SENSOR1_CFG_CGM_SENSOR1_DIV               0x700
#define MASK_AON_CLK_CORE_CGM_SENSOR1_CFG_CGM_SENSOR1_SEL               0x3
#define MASK_AON_CLK_CORE_CGM_SENSOR2_CFG_CGM_SENSOR2_DIV               0x700
#define MASK_AON_CLK_CORE_CGM_SENSOR2_CFG_CGM_SENSOR2_SEL               0x3
#define MASK_AON_CLK_CORE_CGM_MM_VSP_EMC_CFG_CGM_MM_VSP_EMC_SEL         0x3
#define MASK_AON_CLK_CORE_CGM_MM_VSP_AHB_CFG_CGM_MM_VSP_AHB_SEL         0x3
#define MASK_AON_CLK_CORE_CGM_VSP_CFG_CGM_VSP_SEL                       0x7
#define MASK_AON_CLK_CORE_CGM_GPU_CORE_FRA_DIV_CGM_GPU_CORE_FRA_DIV     0xf
#define MASK_AON_CLK_CORE_CGM_GPU_SOC_FRA_DIV_CGM_GPU_SOC_FRA_DIV       0xf
#define MASK_AON_CLK_LP_CLK_CSSYS_DBG_MODE_SEL            0x400
#define MASK_AON_CLK_LP_CLK_RFTI2_XO_MODE_SEL             0x200
#define MASK_AON_CLK_LP_CLK_RFTI1_XO_MODE_SEL             0x100
#define MASK_AON_CLK_LP_CLK_RFTI_LTH_MODE_SEL             0x80
#define MASK_AON_CLK_LP_CLK_RFTI_SBI_MODE_SEL             0x40
#define MASK_AON_CLK_LP_CLK_AP_AXI_MTX_PD                 0x20
#define MASK_AON_CLK_LP_CLK_EMC_REF_MODE_SEL              0x10
#define MASK_AON_CLK_LP_CLK_DISP_MODE_SEL                 0x8
#define MASK_AON_CLK_LP_CLK_GPU_MODE_SEL                  0x4
#define MASK_AON_CLK_LP_CLK_WCN_MODE_SEL                  0x2
#define MASK_AON_CLK_LP_CLK_WCDMA_MODE_SEL                0x1
#define MASK_AON_CLK_LP_CLK_WCDMA2WTLCP_SW_FORCE_ON       0x40
#define MASK_AON_CLK_LP_CLK_WCDMA2PUBCP_SW_FORCE_ON       0x20
#define MASK_AON_CLK_LP_CLK_AONMATRIX2PUB_SW_FORCE_ON     0x10
#define MASK_AON_CLK_LP_CLK_AONMATRIX2WCNCP_SW_FORCE_ON   0x8
#define MASK_AON_CLK_LP_CLK_AONMATRIX2PUBCP_SW_FORCE_ON   0x4
#define MASK_AON_CLK_LP_CLK_AONMATRIX2WTLCP_SW_FORCE_ON   0x2
#define MASK_AON_CLK_LP_CLK_AONMATRIX2AP_SW_FORCE_ON      0x1
#define MASK_AON_CLK_LP_CLK_AON_MATRIX2DBG_MODE_SEL       0x80
#define MASK_AON_CLK_LP_CLK_WCDMA2WTLCP_MODE_SEL          0x40
#define MASK_AON_CLK_LP_CLK_WCDMA2PUBCP_MODE_SEL          0x20
#define MASK_AON_CLK_LP_CLK_AONMATRIX2PUB_MODE_SEL        0x10
#define MASK_AON_CLK_LP_CLK_AONMATRIX2WCNCP_MODE_SEL      0x8
#define MASK_AON_CLK_LP_CLK_AONMATRIX2PUBCP_MODE_SEL      0x4
#define MASK_AON_CLK_LP_CLK_AONMATRIX2WTLCP_MODE_SEL      0x2
#define MASK_AON_CLK_LP_CLK_AONMATRIX2AP_MODE_SEL         0x1
#define MASK_AON_CLK_LP_CSSYS_DCS_IDLE_NUM             0xff000000
#define MASK_AON_CLK_LP_CSSYS_DCS_DIV                  0xff0000
#define MASK_AON_CLK_LP_CSSYS_DCS_FORCE_DIV            0xff00
#define MASK_AON_CLK_LP_CSSYS_IDLE_CLK_OFF                0x4
#define MASK_AON_CLK_LP_CSSYS_DCS_FORCE                   0x2
#define MASK_AON_CLK_LP_CSSYS_DCS_EB                      0x1
#define MASK_AON_CLK_LP_AON_MATRIX_DCS_IDLE_NUM        0xff000000
#define MASK_AON_CLK_LP_AON_MATRIX_DCS_DIV             0xff0000
#define MASK_AON_CLK_LP_AON_MATRIX_DCS_FORCE_DIV       0xff00
#define MASK_AON_CLK_LP_AON_MATRIX_IDLE_CLK_OFF           0x4
#define MASK_AON_CLK_LP_AON_MATRIX_DCS_FORCE              0x2
#define MASK_AON_CLK_LP_AON_MATRIX_DCS_EB                 0x1
#define MASK_AON_CLK_LP_MM_EMC_DCS_IDLE_NUM            0xff000000
#define MASK_AON_CLK_LP_MM_EMC_DCS_DIV                 0xff0000
#define MASK_AON_CLK_LP_MM_EMC_DCS_FORCE_DIV           0xff00
#define MASK_AON_CLK_LP_MM_EMC_IDLE_CLK_OFF               0x4
#define MASK_AON_CLK_LP_MM_EMC_DCS_FORCE                  0x2
#define MASK_AON_CLK_LP_MM_EMC_DCS_EB                     0x1
#define MASK_AON_CLK_LP_VSP_EMC_DCS_IDLE_NUM           0xff000000
#define MASK_AON_CLK_LP_VSP_EMC_DCS_DIV                0xff0000
#define MASK_AON_CLK_LP_VSP_EMC_DCS_FORCE_DIV          0xff00
#define MASK_AON_CLK_LP_VSP_EMC_IDLE_CLK_OFF              0x4
#define MASK_AON_CLK_LP_VSP_EMC_DCS_FORCE                 0x2
#define MASK_AON_CLK_LP_VSP_EMC_DCS_EB                    0x1
#define MASK_AON_CLK_LP_GPU_CORE_DCS_IDLE_NUM          0xff000000
#define MASK_AON_CLK_LP_GPU_CORE_DCS_DIV               0xff0000
#define MASK_AON_CLK_LP_GPU_CORE_DCS_FORCE_DIV         0xff00
#define MASK_AON_CLK_LP_GPU_CORE_IDLE_CLK_OFF             0x4
#define MASK_AON_CLK_LP_GPU_CORE_DCS_FORCE                0x2
#define MASK_AON_CLK_LP_GPU_CORE_DCS_EB                   0x1
#define MASK_AON_CLK_LP_GPU_SOC_DCS_IDLE_NUM           0xff000000
#define MASK_AON_CLK_LP_GPU_SOC_DCS_DIV                0xff0000
#define MASK_AON_CLK_LP_GPU_SOC_DCS_FORCE_DIV          0xff00
#define MASK_AON_CLK_LP_GPU_SOC_IDLE_CLK_OFF              0x4
#define MASK_AON_CLK_LP_GPU_SOC_DCS_FORCE                 0x2
#define MASK_AON_CLK_LP_GPU_SOC_DCS_EB                    0x1
#define MASK_AON_CLK_LP_CLK_PERIPH_AUTO_GATE              0x80000000
#define MASK_AON_CLK_LP_CLK_PERIPH_SW_EN                  0x40000000
#define MASK_AON_CLK_LP_CLK_GIC_AUTO_GATE                 0x20000000
#define MASK_AON_CLK_LP_CLK_GIC_SW_EN                     0x10000000
#define MASK_AON_CLK_LP_CLK_DEBUG_APB_AUTO_GATE           0x8000000
#define MASK_AON_CLK_LP_CLK_DEBUG_APB_SW_EN               0x4000000
#define MASK_AON_CLK_LP_CLK_ATB_AUTO_GATE                 0x2000000
#define MASK_AON_CLK_LP_CLK_ATB_SW_EN                     0x1000000
#define MASK_AON_CLK_LP_CLK_AXI_ACP_AUTO_GATE             0x800000
#define MASK_AON_CLK_LP_CLK_AXI_ACP_SW_EN                 0x400000
#define MASK_AON_CLK_LP_CLK_AXI_PERIPH_AUTO_GATE          0x200000
#define MASK_AON_CLK_LP_CLK_AXI_PERIPH_SW_EN              0x100000
#define MASK_AON_CLK_LP_CLK_ACE_AUTO_GATE                 0x80000
#define MASK_AON_CLK_LP_CLK_ACE_SW_EN                     0x40000
#define MASK_AON_CLK_LP_CLK_SCU_AUTO_GATE                 0x20000
#define MASK_AON_CLK_LP_CLK_SCU_SW_EN                     0x10000
#define MASK_AON_CLK_LP_CLK_CORE7_AUTO_GATE               0x8000
#define MASK_AON_CLK_LP_CLK_CORE7_SW_EN                   0x4000
#define MASK_AON_CLK_LP_CLK_CORE6_AUTO_GATE               0x2000
#define MASK_AON_CLK_LP_CLK_CORE6_SW_EN                   0x1000
#define MASK_AON_CLK_LP_CLK_CORE5_AUTO_GATE               0x800
#define MASK_AON_CLK_LP_CLK_CORE5_SW_EN                   0x400
#define MASK_AON_CLK_LP_CLK_CORE4_AUTO_GATE               0x200
#define MASK_AON_CLK_LP_CLK_CORE4_SW_EN                   0x100
#define MASK_AON_CLK_LP_CLK_CORE3_AUTO_GATE               0x80
#define MASK_AON_CLK_LP_CLK_CORE3_SW_EN                   0x40
#define MASK_AON_CLK_LP_CLK_CORE2_AUTO_GATE               0x20
#define MASK_AON_CLK_LP_CLK_CORE2_SW_EN                   0x10
#define MASK_AON_CLK_LP_CLK_CORE1_AUTO_GATE               0x8
#define MASK_AON_CLK_LP_CLK_CORE1_SW_EN                   0x4
#define MASK_AON_CLK_LP_CLK_CORE0_AUTO_GATE               0x2
#define MASK_AON_CLK_LP_CLK_CORE0_SW_EN                   0x1
#define MASK_AON_CLK_LP_CLK_PERIPH_SEL_IDLE_EN            0x800
#define MASK_AON_CLK_LP_CLK_GIC_SEL_IDLE_EN               0x400
#define MASK_AON_CLK_LP_CLK_ATB_SEL_IDLE_EN               0x200
#define MASK_AON_CLK_LP_CLK_SCU_SEL_IDLE_EN               0x100
#define MASK_AON_CLK_LP_CLK_CORE7_SEL_IDLE_EN             0x80
#define MASK_AON_CLK_LP_CLK_CORE6_SEL_IDLE_EN             0x40
#define MASK_AON_CLK_LP_CLK_CORE5_SEL_IDLE_EN             0x20
#define MASK_AON_CLK_LP_CLK_CORE4_SEL_IDLE_EN             0x10
#define MASK_AON_CLK_LP_CLK_CORE3_SEL_IDLE_EN             0x8
#define MASK_AON_CLK_LP_CLK_CORE2_SEL_IDLE_EN             0x4
#define MASK_AON_CLK_LP_CLK_CORE1_SEL_IDLE_EN             0x2
#define MASK_AON_CLK_LP_CLK_CORE0_SEL_IDLE_EN             0x1
#define MASK_AON_CLK_LP_CLK_CORE7_SEL_IDLE             0x70000000
#define MASK_AON_CLK_LP_CLK_CORE6_SEL_IDLE             0x7000000
#define MASK_AON_CLK_LP_CLK_CORE5_SEL_IDLE             0x700000
#define MASK_AON_CLK_LP_CLK_CORE4_SEL_IDLE             0x70000
#define MASK_AON_CLK_LP_CLK_CORE3_SEL_IDLE             0x7000
#define MASK_AON_CLK_LP_CLK_CORE2_SEL_IDLE             0x700
#define MASK_AON_CLK_LP_CLK_CORE1_SEL_IDLE             0x70
#define MASK_AON_CLK_LP_CLK_CORE0_SEL_IDLE             0x7
#define MASK_AON_CLK_LP_CLK_PERIPH_SEL_IDLE            0x3000
#define MASK_AON_CLK_LP_CLK_GIC_SEL_IDLE               0x300
#define MASK_AON_CLK_LP_CLK_ATB_SEL_IDLE               0x30
#define MASK_AON_CLK_LP_CLK_SCU_SEL_IDLE               0x7
#define MASK_AON_CLK_LP_CLK_PERIPH_DIV_IDLE_EN            0x8000
#define MASK_AON_CLK_LP_CLK_GIC_DIV_IDLE_EN               0x4000
#define MASK_AON_CLK_LP_CLK_DEBUG_APB_DIV_IDLE_EN         0x2000
#define MASK_AON_CLK_LP_CLK_ATB_DIV_IDLE_EN               0x1000
#define MASK_AON_CLK_LP_CLK_AXI_ACP_DIV_IDLE_EN           0x800
#define MASK_AON_CLK_LP_CLK_AXI_PERIPH_DIV_IDLE_EN        0x400
#define MASK_AON_CLK_LP_CLK_ACE_DIV_IDLE_EN               0x200
#define MASK_AON_CLK_LP_CLK_SCU_DIV_IDLE_EN               0x100
#define MASK_AON_CLK_LP_CLK_CORE7_DIV_IDLE_EN             0x80
#define MASK_AON_CLK_LP_CLK_CORE6_DIV_IDLE_EN             0x40
#define MASK_AON_CLK_LP_CLK_CORE5_DIV_IDLE_EN             0x20
#define MASK_AON_CLK_LP_CLK_CORE4_DIV_IDLE_EN             0x10
#define MASK_AON_CLK_LP_CLK_CORE3_DIV_IDLE_EN             0x8
#define MASK_AON_CLK_LP_CLK_CORE2_DIV_IDLE_EN             0x4
#define MASK_AON_CLK_LP_CLK_CORE1_DIV_IDLE_EN             0x2
#define MASK_AON_CLK_LP_CLK_CORE0_DIV_IDLE_EN             0x1
#define MASK_AON_CLK_LP_CLK_CORE7_DIV_IDLE             0x70000000
#define MASK_AON_CLK_LP_CLK_CORE6_DIV_IDLE             0x7000000
#define MASK_AON_CLK_LP_CLK_CORE5_DIV_IDLE             0x700000
#define MASK_AON_CLK_LP_CLK_CORE4_DIV_IDLE             0x70000
#define MASK_AON_CLK_LP_CLK_CORE3_DIV_IDLE             0x7000
#define MASK_AON_CLK_LP_CLK_CORE2_DIV_IDLE             0x700
#define MASK_AON_CLK_LP_CLK_CORE1_DIV_IDLE             0x70
#define MASK_AON_CLK_LP_CLK_CORE0_DIV_IDLE             0x7
#define MASK_AON_CLK_LP_CLK_PERIPH_DIV_IDLE            0x70000000
#define MASK_AON_CLK_LP_CLK_GIC_DIV_IDLE               0x7000000
#define MASK_AON_CLK_LP_CLK_DEBUG_APB_DIV_IDLE         0x700000
#define MASK_AON_CLK_LP_CLK_ATB_DIV_IDLE               0x70000
#define MASK_AON_CLK_LP_CLK_AXI_ACP_DIV_IDLE           0x7000
#define MASK_AON_CLK_LP_CLK_AXI_PERIPH_DIV_IDLE        0x700
#define MASK_AON_CLK_LP_CLK_ACE_DIV_IDLE               0x70
#define MASK_AON_CLK_LP_CLK_SCU_DIV_IDLE               0x7
#define MASK_AON_CLK_LP_AP_AXI_CFG_SW_FORCE_ON            0x40000
#define MASK_AON_CLK_LP_AP_AXI_MATRIX_SW_FORCE_ON         0x20000
#define MASK_AON_CLK_LP_AP_AXI_MATRIX_MODE_SEL            0x10000
#define MASK_AON_CLK_LP_AP_AXI_IDLE_CLK_SEL            0xc00
#define MASK_AON_CLK_LP_AP_AXI_IDLE_MODE_SEL              0x200
#define MASK_AON_CLK_LP_AP_AXI_IDLE_EN                    0x100
#define MASK_AON_CLK_LP_AP_AXI_LIGHT_AUTO_GATE            0x4
#define MASK_AON_CLK_LP_AP_AXI_DOZE_AUTO_GATE             0x2
#define MASK_AON_CLK_LP_AP_AXI_DEEP_AUTO_GATE             0x1
#define MASK_AON_CLK_LP_DPU_IDLE_CLK_SEL               0x300
#define MASK_AON_CLK_LP_DPU_IDLE_EN                       0x1
#define MASK_AON_CLK_LP_DCAM_IF_IDLE_CLK_SEL           0x30000
#define MASK_AON_CLK_LP_BPC_IDLE_CLK_SEL               0x7000
#define MASK_AON_CLK_LP_ISP_IDLE_CLK_SEL               0x700
#define MASK_AON_CLK_LP_DCAM_IF_IDLE_EN                   0x4
#define MASK_AON_CLK_LP_BPC_IDLE_EN                       0x2
#define MASK_AON_CLK_LP_ISP_IDLE_EN                       0x1
#define MASK_AON_CLK_LP_VSP_IDLE_CLK_SEL               0x70000
#define MASK_AON_CLK_LP_JPG_IDLE_CLK_SEL               0x3000
#define MASK_AON_CLK_LP_CPP_IDLE_CLK_SEL               0x300
#define MASK_AON_CLK_LP_VSP_IDLE_EN                       0x4
#define MASK_AON_CLK_LP_JPG_IDLE_EN                       0x2
#define MASK_AON_CLK_LP_CPP_IDLE_EN                       0x1
#define MASK_AON_CLK_LP_WTLCP_DOZE_GATE_EN                0x800
#define MASK_AON_CLK_LP_PUBCP_DOZE_GATE_EN                0x400
#define MASK_AON_CLK_LP_AP_DOZE_GATE_EN                   0x100
#define MASK_AON_CLK_LP_WTLCP_DEEP_GATE_EN                0x8
#define MASK_AON_CLK_LP_PUBCP_DEEP_GATE_EN                0x4
#define MASK_AON_CLK_LP_APCPU_DEEP_GATE_EN                0x2
#define MASK_AON_CLK_LP_AP_DEEP_GATE_EN                   0x1
#define MASK_AON_CLK_LP_CLK_PERIPH_SEL_WFX_IDLE_EN        0x800
#define MASK_AON_CLK_LP_CLK_GIC_SEL_WFX_IDLE_EN           0x400
#define MASK_AON_CLK_LP_CLK_ATB_SEL_WFX_IDLE_EN           0x200
#define MASK_AON_CLK_LP_CLK_SCU_SEL_WFX_IDLE_EN           0x100
#define MASK_AON_CLK_LP_CLK_CORE7_SEL_WFX_IDLE_EN         0x80
#define MASK_AON_CLK_LP_CLK_CORE6_SEL_WFX_IDLE_EN         0x40
#define MASK_AON_CLK_LP_CLK_CORE5_SEL_WFX_IDLE_EN         0x20
#define MASK_AON_CLK_LP_CLK_CORE4_SEL_WFX_IDLE_EN         0x10
#define MASK_AON_CLK_LP_CLK_CORE3_SEL_WFX_IDLE_EN         0x8
#define MASK_AON_CLK_LP_CLK_CORE2_SEL_WFX_IDLE_EN         0x4
#define MASK_AON_CLK_LP_CLK_CORE1_SEL_WFX_IDLE_EN         0x2
#define MASK_AON_CLK_LP_CLK_CORE0_SEL_WFX_IDLE_EN         0x1
#define MASK_AON_CLK_LP_CLK_DEBUG_APB_DIV_WFX_IDLE_EN     0x8000
#define MASK_AON_CLK_LP_CLK_AXI_ACP_DIV_WFX_IDLE_EN       0x4000
#define MASK_AON_CLK_LP_CLK_AXI_PERIPH_DIV_WFX_IDLE_EN    0x2000
#define MASK_AON_CLK_LP_CLK_ACE_DIV_WFX_IDLE_EN           0x1000
#define MASK_AON_CLK_LP_CLK_PERIPH_DIV_WFX_IDLE_EN        0x800
#define MASK_AON_CLK_LP_CLK_GIC_DIV_WFX_IDLE_EN           0x400
#define MASK_AON_CLK_LP_CLK_ATB_DIV_WFX_IDLE_EN           0x200
#define MASK_AON_CLK_LP_CLK_SCU_DIV_WFX_IDLE_EN           0x100
#define MASK_AON_CLK_LP_CLK_CORE7_DIV_WFX_IDLE_EN         0x80
#define MASK_AON_CLK_LP_CLK_CORE6_DIV_WFX_IDLE_EN         0x40
#define MASK_AON_CLK_LP_CLK_CORE5_DIV_WFX_IDLE_EN         0x20
#define MASK_AON_CLK_LP_CLK_CORE4_DIV_WFX_IDLE_EN         0x10
#define MASK_AON_CLK_LP_CLK_CORE3_DIV_WFX_IDLE_EN         0x8
#define MASK_AON_CLK_LP_CLK_CORE2_DIV_WFX_IDLE_EN         0x4
#define MASK_AON_CLK_LP_CLK_CORE1_DIV_WFX_IDLE_EN         0x2
#define MASK_AON_CLK_LP_CLK_CORE0_DIV_WFX_IDLE_EN         0x1
#define MASK_AON_CLK_LP_ANLG_IF_SLOW_SEL               0x700
#define MASK_AON_CLK_LP_PUB_CFG_SLOW_SEL               0x70
#define MASK_AON_CLK_LP_PCLK_EN_SLOW_SEL               0x7
#define MASK_AON_CLK_LP_IP_SLOW_EN_CROSS_TRIG             0x80000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_CROSS_TRIG             0x40000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_AUD                    0x20000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_AUD                    0x10000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_APCPU_WDG              0x8000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_APCPU_WDG              0x4000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_AP_WDG                 0x2000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_AP_WDG                 0x1000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_AP_SYST                0x800000
#define MASK_AON_CLK_LP_IP_AUTO_EN_AP_SYST                0x400000
#define MASK_AON_CLK_LP_IP_SLOW_EN_AP_INTC5               0x200000
#define MASK_AON_CLK_LP_IP_AUTO_EN_AP_INTC5               0x100000
#define MASK_AON_CLK_LP_IP_SLOW_EN_AP_INTC4               0x80000
#define MASK_AON_CLK_LP_IP_AUTO_EN_AP_INTC4               0x40000
#define MASK_AON_CLK_LP_IP_SLOW_EN_AP_INTC3               0x20000
#define MASK_AON_CLK_LP_IP_AUTO_EN_AP_INTC3               0x10000
#define MASK_AON_CLK_LP_IP_SLOW_EN_AP_INTC2               0x8000
#define MASK_AON_CLK_LP_IP_AUTO_EN_AP_INTC2               0x4000
#define MASK_AON_CLK_LP_IP_SLOW_EN_AP_INTC1               0x2000
#define MASK_AON_CLK_LP_IP_AUTO_EN_AP_INTC1               0x1000
#define MASK_AON_CLK_LP_IP_SLOW_EN_AP_INTC0               0x800
#define MASK_AON_CLK_LP_IP_AUTO_EN_AP_INTC0               0x400
#define MASK_AON_CLK_LP_IP_SLOW_EN_AON_TMR                0x200
#define MASK_AON_CLK_LP_IP_AUTO_EN_AON_TMR                0x100
#define MASK_AON_CLK_LP_IP_SLOW_EN_AON_SYST               0x80
#define MASK_AON_CLK_LP_IP_AUTO_EN_AON_SYST               0x40
#define MASK_AON_CLK_LP_IP_SLOW_EN_AON_BSMTMR             0x20
#define MASK_AON_CLK_LP_IP_AUTO_EN_AON_BSMTMR             0x10
#define MASK_AON_CLK_LP_IP_SLOW_EN_ANLG                   0x8
#define MASK_AON_CLK_LP_IP_AUTO_EN_ANLG                   0x4
#define MASK_AON_CLK_LP_IP_SLOW_EN_ADI                    0x2
#define MASK_AON_CLK_LP_IP_AUTO_EN_ADI                    0x1
#define MASK_AON_CLK_LP_IP_SLOW_EN_PCP_WDG                0x80000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_PCP_WDG                0x40000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_PCP_TMR                0x20000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_PCP_TMR                0x10000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_PCP_SYST               0x8000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_PCP_SYST               0x4000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_PCP_EIC                0x2000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_PCP_EIC                0x1000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_MDAR                   0x800000
#define MASK_AON_CLK_LP_IP_AUTO_EN_MDAR                   0x400000
#define MASK_AON_CLK_LP_IP_SLOW_EN_MBOX                   0x200000
#define MASK_AON_CLK_LP_IP_AUTO_EN_MBOX                   0x100000
#define MASK_AON_CLK_LP_IP_SLOW_EN_KPD                    0x80000
#define MASK_AON_CLK_LP_IP_AUTO_EN_KPD                    0x40000
#define MASK_AON_CLK_LP_IP_SLOW_EN_INTC                   0x20000
#define MASK_AON_CLK_LP_IP_AUTO_EN_INTC                   0x10000
#define MASK_AON_CLK_LP_IP_SLOW_EN_I2C                    0x8000
#define MASK_AON_CLK_LP_IP_AUTO_EN_I2C                    0x4000
#define MASK_AON_CLK_LP_IP_SLOW_EN_GPLUS                  0x2000
#define MASK_AON_CLK_LP_IP_AUTO_EN_GPLUS                  0x1000
#define MASK_AON_CLK_LP_IP_SLOW_EN_GPIO                   0x800
#define MASK_AON_CLK_LP_IP_AUTO_EN_GPIO                   0x400
#define MASK_AON_CLK_LP_IP_SLOW_EN_GLBREG                 0x200
#define MASK_AON_CLK_LP_IP_AUTO_EN_GLBREG                 0x100
#define MASK_AON_CLK_LP_IP_SLOW_EN_EIC                    0x80
#define MASK_AON_CLK_LP_IP_AUTO_EN_EIC                    0x40
#define MASK_AON_CLK_LP_IP_SLOW_EN_EFUSE                  0x20
#define MASK_AON_CLK_LP_IP_AUTO_EN_EFUSE                  0x10
#define MASK_AON_CLK_LP_IP_SLOW_EN_DJTAG                  0x8
#define MASK_AON_CLK_LP_IP_AUTO_EN_DJTAG                  0x4
#define MASK_AON_CLK_LP_IP_SLOW_EN_DEF                    0x2
#define MASK_AON_CLK_LP_IP_AUTO_EN_DEF                    0x1
#define MASK_AON_CLK_LP_IP_SLOW_EN_THM                    0x80000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_THM                    0x40000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_SPLK                   0x20000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_SPLK                   0x10000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_SLVFW                  0x8000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_SLVFW                  0x4000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_SEC_WDG                0x2000000
#define MASK_AON_CLK_LP_IP_AUTO_EN_SEC_WDG                0x1000000
#define MASK_AON_CLK_LP_IP_SLOW_EN_SEC_TZPC               0x800000
#define MASK_AON_CLK_LP_IP_AUTO_EN_SEC_TZPC               0x400000
#define MASK_AON_CLK_LP_IP_SLOW_EN_SEC_TMR0               0x200000
#define MASK_AON_CLK_LP_IP_AUTO_EN_SEC_TMR0               0x100000
#define MASK_AON_CLK_LP_IP_SLOW_EN_SEC_RTC                0x80000
#define MASK_AON_CLK_LP_IP_AUTO_EN_SEC_RTC                0x40000
#define MASK_AON_CLK_LP_IP_SLOW_EN_SEC_GPIO               0x20000
#define MASK_AON_CLK_LP_IP_AUTO_EN_SEC_GPIO               0x10000
#define MASK_AON_CLK_LP_IP_SLOW_EN_SEC_EIC                0x8000
#define MASK_AON_CLK_LP_IP_AUTO_EN_SEC_EIC                0x4000
#define MASK_AON_CLK_LP_IP_SLOW_EN_SCC                    0x2000
#define MASK_AON_CLK_LP_IP_AUTO_EN_SCC                    0x1000
#define MASK_AON_CLK_LP_IP_SLOW_EN_RSTCTL                 0x800
#define MASK_AON_CLK_LP_IP_AUTO_EN_RSTCTL                 0x400
#define MASK_AON_CLK_LP_IP_SLOW_EN_PWM2                   0x200
#define MASK_AON_CLK_LP_IP_AUTO_EN_PWM2                   0x100
#define MASK_AON_CLK_LP_IP_SLOW_EN_PWM1                   0x80
#define MASK_AON_CLK_LP_IP_AUTO_EN_PWM1                   0x40
#define MASK_AON_CLK_LP_IP_SLOW_EN_PWM0                   0x20
#define MASK_AON_CLK_LP_IP_AUTO_EN_PWM0                   0x10
#define MASK_AON_CLK_LP_IP_SLOW_EN_PMU                    0x8
#define MASK_AON_CLK_LP_IP_AUTO_EN_PMU                    0x4
#define MASK_AON_CLK_LP_IP_SLOW_EN_PIN                    0x2
#define MASK_AON_CLK_LP_IP_AUTO_EN_PIN                    0x1
#define MASK_AON_CLK_LP_ANLG_IF_SLOW_EN                   0x200
#define MASK_AON_CLK_LP_ANLG_IF_AUTO_EN                   0x100
#define MASK_AON_CLK_LP_PUB_CFG_SLOW_EN                   0x80
#define MASK_AON_CLK_LP_PUB_CFG_AUTO_EN                   0x40
#define MASK_AON_CLK_LP_IP_SLOW_EN_DVFS                   0x20
#define MASK_AON_CLK_LP_IP_AUTO_EN_DVFS                   0x10
#define MASK_AON_CLK_LP_IP_SLOW_EN_VBC                    0x8
#define MASK_AON_CLK_LP_IP_AUTO_EN_VBC                    0x4
#define MASK_AON_CLK_LP_IP_SLOW_EN_TS                     0x2
#define MASK_AON_CLK_LP_IP_AUTO_EN_TS                     0x1
#define MASK_AON_CLK_LP_AON_M0_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_M0_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_M0_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_M1_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_M1_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_M1_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_M2_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_M2_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_M2_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_M3_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_M3_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_M3_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_M4_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_M4_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_M4_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_M5_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_M5_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_M5_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_M6_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_M6_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_M6_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_MAIN_LP_FORCE                 0x20000
#define MASK_AON_CLK_LP_AON_MAIN_LP_EB                    0x10000
#define MASK_AON_CLK_LP_AON_MAIN_LP_NUM                0xffff
#define MASK_AON_CLK_LP_AON_S0_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_S0_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_S0_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_S1_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_S1_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_S1_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_S2_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_S2_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_S2_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_S3_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_S3_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_S3_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_S4_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_S4_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_S4_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_S5_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_S5_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_S5_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_S6_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_S6_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_S6_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_S8_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_S8_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_S8_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_AON_S9_LP_FORCE                   0x20000
#define MASK_AON_CLK_LP_AON_S9_LP_EB                      0x10000
#define MASK_AON_CLK_LP_AON_S9_LP_NUM                  0xffff
#define MASK_AON_CLK_LP_EAXI_M0_LP_FORCE                  0x20000
#define MASK_AON_CLK_LP_EAXI_M0_LP_EB                     0x10000
#define MASK_AON_CLK_LP_EAXI_M0_LP_NUM                 0xffff
#define MASK_AON_CLK_LP_EAXI_MAIN_LP_FORCE                0x20000
#define MASK_AON_CLK_LP_EAXI_MAIN_LP_EB                   0x10000
#define MASK_AON_CLK_LP_EAXI_MAIN_LP_NUM               0xffff
#define MASK_AON_CLK_LP_EAXI_S0_LP_FORCE                  0x20000
#define MASK_AON_CLK_LP_EAXI_S0_LP_EB                     0x10000
#define MASK_AON_CLK_LP_EAXI_S0_LP_NUM                 0xffff
#define MASK_AON_CLK_LP_EAXI_S1_LP_FORCE                  0x20000
#define MASK_AON_CLK_LP_EAXI_S1_LP_EB                     0x10000
#define MASK_AON_CLK_LP_EAXI_S1_LP_NUM                 0xffff
#define MASK_AON_CLK_LP_DAP2APCPU_LP_EB                   0x10000
#define MASK_AON_CLK_LP_DAP2APCPU_LP_NUM               0xffff
#define MASK_AON_CLK_LP_WCN2EMC_LP_EB                     0x10000
#define MASK_AON_CLK_LP_WCN2EMC_LP_NUM                 0xffff
#define MASK_AON_CLK_LP_DISP2EMC_LP_EB                    0x10000
#define MASK_AON_CLK_LP_DISP2EMC_LP_NUM                0xffff
#define MASK_AON_CLK_LP_WTL2PUB_LP_EB                     0x10000
#define MASK_AON_CLK_LP_WTL2PUB_LP_NUM                 0xffff
#define MASK_AON_CLK_LP_WCN2PUB_LP_EB                     0x10000
#define MASK_AON_CLK_LP_WCN2PUB_LP_NUM                 0xffff
#define MASK_AON_CLK_LP_APCPU_ACE_S1_LP_EB                0x800
#define MASK_AON_CLK_LP_APCPU_ACE_S0_LP_EB                0x400
#define MASK_AON_CLK_LP_APCPU_ACE_M0_LP_EB                0x200
#define MASK_AON_CLK_LP_APCPU_ACE_MAIN_LP_EB              0x100
#define MASK_AON_CLK_LP_APCPU_TOP_S2_LP_EB                0x20
#define MASK_AON_CLK_LP_APCPU_TOP_S1_LP_EB                0x10
#define MASK_AON_CLK_LP_APCPU_TOP_S0_LP_EB                0x8
#define MASK_AON_CLK_LP_APCPU_TOP_M1_LP_EB                0x4
#define MASK_AON_CLK_LP_APCPU_TOP_M0_LP_EB                0x2
#define MASK_AON_CLK_LP_APCPU_TOP_MAIN_LP_EB              0x1
#define MASK_AON_CLK_LP_APCPU_TOP_MTX_LP_NUM           0xffff0000
#define MASK_AON_CLK_LP_APCPU_ACE_MTX_LP_NUM           0xffff
#define MASK_AON_CLK_LP_GIC600_GIC_LP_EB                  0x20
#define MASK_AON_CLK_LP_DBG_PDBGCLK_LP_EB                 0x10
#define MASK_AON_CLK_LP_CLUSTER_GICCLK_LP_EB              0x8
#define MASK_AON_CLK_LP_CLUSTER_ATCLK_LP_EB               0x4
#define MASK_AON_CLK_LP_CLUSTER_PCLK_LP_EB                0x2
#define MASK_AON_CLK_LP_CLUSTER_SCLK_LP_EB                0x1
#define MASK_AON_CLK_LP_CLUSTER_PCLK_LP_NUM            0xffff0000
#define MASK_AON_CLK_LP_CLUSTER_SCLK_LP_NUM            0xffff
#define MASK_AON_CLK_LP_CLUSTER_ATCLK_LP_NUM           0xffff0000
#define MASK_AON_CLK_LP_CLUSTER_GICCLK_LP_NUM          0xffff
#define MASK_AON_CLK_LP_DBG_PDBGCLK_LP_NUM             0xffff0000
#define MASK_AON_CLK_LP_GIC600_GIC_LP_NUM              0xffff
#define MASK_AON_CLK_LP_AON_EMC_DOWNSTREAM_DISABLE_EN     0x1000
#define MASK_AON_CLK_LP_GPU_EMC_DOWNSTREAM_DISABLE_EN     0x800
#define MASK_AON_CLK_LP_DISP_EMC_DOWNSTREAM_DISABLE_EN    0x400
#define MASK_AON_CLK_LP_DAP_CPU_DOWNSTREAM_DISABLE_EN     0x200
#define MASK_AON_CLK_LP_APCPU_VSP_DOWNSTREAM_DISABLE_EN   0x100
#define MASK_AON_CLK_LP_APCPU_MM_DOWNSTREAM_DISABLE_EN    0x80
#define MASK_AON_CLK_LP_APCPU_GPU_DOWNSTREAM_DISABLE_EN   0x40
#define MASK_AON_CLK_LP_APCPU_DISP_DOWNSTREAM_DISABLE_EN  0x20
#define MASK_AON_CLK_LP_APCPU_EMC_DOWNSTREAM_DISABLE_EN   0x10
#define MASK_AON_CLK_LP_AONS1_EMC_DOWNSTREAM_DISABLE_EN   0x8
#define MASK_AON_CLK_LP_AON_DBG_DOWNSTREAM_DISABLE_EN     0x4
#define MASK_AON_CLK_LP_WCN2EMC_DOWNSTREAM_DISABLE_EN     0x2
#define MASK_AON_CLK_LP_WTL2EMC_DOWNSTREAM_DISABLE_EN     0x1
#define MASK_AON_CLK_LP_GPU_CORE_DFS7                  0xf0000000
#define MASK_AON_CLK_LP_GPU_CORE_DFS6                  0xf000000
#define MASK_AON_CLK_LP_GPU_CORE_DFS5                  0xf00000
#define MASK_AON_CLK_LP_GPU_CORE_DFS4                  0xf0000
#define MASK_AON_CLK_LP_GPU_CORE_DFS3                  0xf000
#define MASK_AON_CLK_LP_GPU_CORE_DFS2                  0xf00
#define MASK_AON_CLK_LP_GPU_CORE_DFS1                  0xf0
#define MASK_AON_CLK_LP_GPU_CORE_DFS0                  0xf
#define MASK_AON_CLK_LP_GPU_CORE_DFS_EN                   0x1
#define MASK_AON_CLK_LP_GPU_SOC_DFS7                   0xf0000000
#define MASK_AON_CLK_LP_GPU_SOC_DFS6                   0xf000000
#define MASK_AON_CLK_LP_GPU_SOC_DFS5                   0xf00000
#define MASK_AON_CLK_LP_GPU_SOC_DFS4                   0xf0000
#define MASK_AON_CLK_LP_GPU_SOC_DFS3                   0xf000
#define MASK_AON_CLK_LP_GPU_SOC_DFS2                   0xf00
#define MASK_AON_CLK_LP_GPU_SOC_DFS1                   0xf0
#define MASK_AON_CLK_LP_GPU_SOC_DFS0                   0xf
#define MASK_AON_CLK_LP_GPU_SOC_DFS_EN                    0x1
#define MASK_AON_SEC_APB_DMA_SEC_EB                 0x1000
#define MASK_AON_SEC_APB_EFUSE_SEC_EB               0x800
#define MASK_AON_SEC_APB_SEC_EIC_RTCDV5_EB          0x400
#define MASK_AON_SEC_APB_SEC_EIC_RTC_EB             0x200
#define MASK_AON_SEC_APB_SEC_EIC_EB                 0x100
#define MASK_AON_SEC_APB_SEC_GPIO_EB                0x80
#define MASK_AON_SEC_APB_SEC_RTC_CLK_GATE_EB        0x40
#define MASK_AON_SEC_APB_SEC_WDG_EB                 0x20
#define MASK_AON_SEC_APB_SEC_WDG_RTC_EB             0x10
#define MASK_AON_SEC_APB_SEC_RTC_EB                 0x8
#define MASK_AON_SEC_APB_SEC_TMR_EB                 0x4
#define MASK_AON_SEC_APB_SEC_TMR_RTC_EB             0x2
#define MASK_AON_SEC_APB_SEC_TZPC_EB                0x1
#define MASK_AON_SEC_APB_SEC_EIC_SOFT_RST           0x20
#define MASK_AON_SEC_APB_SEC_GPIO_RST               0x10
#define MASK_AON_SEC_APB_SEC_WDG_SOFT_RST           0x8
#define MASK_AON_SEC_APB_SEC_RTC_SOFT_RST           0x4
#define MASK_AON_SEC_APB_SEC_TMR_SOFT_RST           0x2
#define MASK_AON_SEC_APB_SEC_TZPC_SOFT_RST          0x1
#define MASK_AON_SEC_APB_FUNC_DMA_EN                0x1
#define MASK_AON_SEC_APB_CA53_GIC_CFGSDISABLE       0x100
#define MASK_AON_SEC_APB_CA53_BIG_CP15SDISABLE   0x30
#define MASK_AON_SEC_APB_CA53_LIT_CP15SDISABLE   0x3
#define MASK_AON_SEC_APB_CA53_BIG_DBG_SOFT_RST      0x2000000
#define MASK_AON_SEC_APB_CA53_BIG_L2_SOFT_RST       0x1000000
#define MASK_AON_SEC_APB_CA53_BIG_ATB_SOFT_RST   0x300000
#define MASK_AON_SEC_APB_CA53_BIG_CORE_SOFT_RST  0x30000
#define MASK_AON_SEC_APB_CA53_LIT_DBG_SOFT_RST      0x200
#define MASK_AON_SEC_APB_CA53_LIT_L2_SOFT_RST       0x100
#define MASK_AON_SEC_APB_CA53_LIT_ATB_SOFT_RST   0x30
#define MASK_AON_SEC_APB_CA53_LIT_CORE_SOFT_RST  0x3
#define MASK_AON_SEC_APB_CCI_PERIPHBASE_H25      0x1ffffff
#define MASK_AON_SEC_APB_CCI_AWQOS_BIG           0xf0000000
#define MASK_AON_SEC_APB_CCI_ARQOS_BIG           0xf000000
#define MASK_AON_SEC_APB_CCI_AWQOS_LIT           0xf00000
#define MASK_AON_SEC_APB_CCI_ARQOS_LIT           0xf0000
#define MASK_AON_SEC_APB_CCI_QOSOVERRIDE         0xf8
#define MASK_AON_SEC_APB_CCI_BUFFERABLEOVERRIDE  0x7
#define MASK_AON_SEC_APB_RVBARADDR0_LIT          0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR1_LIT          0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR2_LIT          0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR3_LIT          0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR0_BIG          0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR1_BIG          0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR2_BIG          0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR3_BIG          0xffffffff
#define MASK_AON_SEC_APB_SEC_EFUSE_BOUNDARY      0xff
#define MASK_AON_SEC_APB_GICP_ALLOW_NS              0x2
#define MASK_AON_SEC_APB_GICT_ALLOW_NS              0x1
#define MASK_AON_SEC_APB_DBGRCV_TRIG_OUT_EN         0x4
#define MASK_AON_SEC_APB_AUTO_SAVE_TRIG_OUT_EN      0x2
#define MASK_AON_SEC_APB_AUTO_SAVE_GATED_OUT_EN     0x1
#define MASK_AP_AHB_NANDC_26M_EB                   0x80000000
#define MASK_AP_AHB_SDIO2_32K_EB                   0x40000000
#define MASK_AP_AHB_SDIO1_32K_EB                   0x20000000
#define MASK_AP_AHB_SDIO0_32K_EB                   0x10000000
#define MASK_AP_AHB_EMMC_32K_EB                    0x8000000
#define MASK_AP_AHB_EMMC_EB                        0x800
#define MASK_AP_AHB_SDIO2_EB                       0x400
#define MASK_AP_AHB_SDIO1_EB                       0x200
#define MASK_AP_AHB_SDIO0_EB                       0x100
#define MASK_AP_AHB_NANDC_EB                       0x80
#define MASK_AP_AHB_CE_EB                          0x40
#define MASK_AP_AHB_DMA_EB                         0x20
#define MASK_AP_AHB_OTG_EB                         0x10
#define MASK_AP_AHB_EMMC_32K_SOFT_RST              0x100000
#define MASK_AP_AHB_SDIO2_32K_SOFT_RST             0x80000
#define MASK_AP_AHB_SDIO1_32K_SOFT_RST             0x40000
#define MASK_AP_AHB_SDIO0_32K_SOFT_RST             0x20000
#define MASK_AP_AHB_CE_SEC_SOFT_RST                0x8000
#define MASK_AP_AHB_EMMC_SOFT_RST                  0x4000
#define MASK_AP_AHB_SDIO2_SOFT_RST                 0x2000
#define MASK_AP_AHB_SDIO1_SOFT_RST                 0x1000
#define MASK_AP_AHB_SDIO0_SOFT_RST                 0x800
#define MASK_AP_AHB_NANDC_SOFT_RST                 0x400
#define MASK_AP_AHB_CE_PUB_SOFT_RST                0x200
#define MASK_AP_AHB_DMA_SOFT_RST                   0x100
#define MASK_AP_AHB_OTG_UTMI_SOFT_RST              0x20
#define MASK_AP_AHB_OTG_SOFT_RST                   0x10
#define MASK_AP_AHB_RESERVED3_REG               0xfffffe00
#define MASK_AP_AHB_CGM_AP_APB_SEL_SLOW         0x180
#define MASK_AP_AHB_AP_DOZE_SLEEP_SLOW_DOWN_EN     0x40
#define MASK_AP_AHB_MCU_SLEEP_FOLLOW_CA53_EN       0x20
#define MASK_AP_AHB_MCU_CORE_SLEEP                 0x10
#define MASK_AP_AHB_DMA_ACT_LIGHT_EN               0x8
#define MASK_AP_AHB_AP_PERI_FORCE_ON               0x4
#define MASK_AP_AHB_AP_PERI_FORCE_SLP              0x2
#define MASK_AP_AHB_AP_APB_SLEEP                   0x1
#define MASK_AP_AHB_CACTIVE_SLV3_WAKEUP_EN         0x400
#define MASK_AP_AHB_AP_CLK_GATE_LPC_BYP            0x100
#define MASK_AP_AHB_LP_AUTO_CTRL_EN                0x80
#define MASK_AP_AHB_AP_MAINMTX_LP_DISABLE          0x40
#define MASK_AP_AHB_RESERVED0_REG               0xfffffffc
#define MASK_AP_AHB_CE_EB2                         0x2
#define MASK_AP_AHB_DMA_EB2                        0x1
#define MASK_AP_AHB_RESERVED1_REG               0xffffffff
#define MASK_AP_AHB_RESERVED2_REG               0xffffffff
#define MASK_AP_AHB_AWQOS_M10                   0xf0000000
#define MASK_AP_AHB_AWQOS_M8                    0xf000000
#define MASK_AP_AHB_AWQOS_M7                    0xf00000
#define MASK_AP_AHB_AWQOS_M6                    0xf0000
#define MASK_AP_AHB_AWQOS_M5                    0xf000
#define MASK_AP_AHB_AWQOS_M4                    0xf00
#define MASK_AP_AHB_AWQOS_M3                    0xf0
#define MASK_AP_AHB_AWQOS_M2                    0xf
#define MASK_AP_AHB_ARQOS_M10                   0xf0000000
#define MASK_AP_AHB_ARQOS_M8                    0xf000000
#define MASK_AP_AHB_ARQOS_M7                    0xf00000
#define MASK_AP_AHB_ARQOS_M6                    0xf0000
#define MASK_AP_AHB_ARQOS_M5                    0xf000
#define MASK_AP_AHB_ARQOS_M4                    0xf00
#define MASK_AP_AHB_ARQOS_M3                    0xf0
#define MASK_AP_AHB_ARQOS_M2                    0xf
#define MASK_AP_AHB_ARQOS_THRESHHOLD            0xf0
#define MASK_AP_AHB_AWQOS_THRESHHOLD            0xf
#define MASK_AP_AHB_URGENCY_BYPASS_M10_RD_ADDRESS  0x8000
#define MASK_AP_AHB_URGENCY_BYPASS_M8_RD_ADDRESS   0x4000
#define MASK_AP_AHB_URGENCY_BYPASS_M7_RD_ADDRESS   0x2000
#define MASK_AP_AHB_URGENCY_BYPASS_M6_RD_ADDRESS   0x1000
#define MASK_AP_AHB_URGENCY_BYPASS_M5_RD_ADDRESS   0x800
#define MASK_AP_AHB_URGENCY_BYPASS_M4_RD_ADDRESS   0x400
#define MASK_AP_AHB_URGENCY_BYPASS_M3_RD_ADDRESS   0x200
#define MASK_AP_AHB_URGENCY_BYPASS_M2_RD_ADDRESS   0x100
#define MASK_AP_AHB_URGENCY_BYPASS_M10_WR_ADDRESS  0x80
#define MASK_AP_AHB_URGENCY_BYPASS_M8_WR_ADDRESS   0x40
#define MASK_AP_AHB_URGENCY_BYPASS_M7_WR_ADDRESS   0x20
#define MASK_AP_AHB_URGENCY_BYPASS_M6_WR_ADDRESS   0x10
#define MASK_AP_AHB_URGENCY_BYPASS_M5_WR_ADDRESS   0x8
#define MASK_AP_AHB_URGENCY_BYPASS_M4_WR_ADDRESS   0x4
#define MASK_AP_AHB_URGENCY_BYPASS_M3_WR_ADDRESS   0x2
#define MASK_AP_AHB_URGENCY_BYPASS_M2_WR_ADDRESS   0x1
#define MASK_AP_AHB_FRC_M10_RD_URGENCY             0x8000
#define MASK_AP_AHB_FRC_M8_RD_URGENCY              0x4000
#define MASK_AP_AHB_FRC_M7_RD_URGENCY              0x2000
#define MASK_AP_AHB_FRC_M6_RD_URGENCY              0x1000
#define MASK_AP_AHB_FRC_M5_RD_URGENCY              0x800
#define MASK_AP_AHB_FRC_M4_RD_URGENCY              0x400
#define MASK_AP_AHB_FRC_M3_RD_URGENCY              0x200
#define MASK_AP_AHB_FRC_M2_RD_URGENCY              0x100
#define MASK_AP_AHB_FRC_M10_WR_URGENCY             0x80
#define MASK_AP_AHB_FRC_M8_WR_URGENCY              0x40
#define MASK_AP_AHB_FRC_M7_WR_URGENCY              0x20
#define MASK_AP_AHB_FRC_M6_WR_URGENCY              0x10
#define MASK_AP_AHB_FRC_M5_WR_URGENCY              0x8
#define MASK_AP_AHB_FRC_M4_WR_URGENCY              0x4
#define MASK_AP_AHB_FRC_M3_WR_URGENCY              0x2
#define MASK_AP_AHB_FRC_M2_WR_URGENCY              0x1
#define MASK_AP_AHB_OTG_VBUS_VALID_PHYREG          0x10000000
#define MASK_AP_AHB_OTG_VBUS_VALID_PHYREG_SEL      0x8000000
#define MASK_AP_AHB_USB2_CON_TESTMODE              0x80000000
#define MASK_AP_AHB_UTMI_WIDTH_SEL                 0x40000000
#define MASK_AP_AHB_SLV3_FRC_LSLP                  0x800
#define MASK_AP_AHB_MST10_FRC_LSLP                 0x400
#define MASK_AP_AHB_MST8_FRC_LSLP                  0x100
#define MASK_AP_AHB_MST7_FRC_LSLP                  0x80
#define MASK_AP_AHB_MST6_FRC_LSLP                  0x40
#define MASK_AP_AHB_MST5_FRC_LSLP                  0x20
#define MASK_AP_AHB_MST4_FRC_LSLP                  0x10
#define MASK_AP_AHB_MST3_FRC_LSLP                  0x8
#define MASK_AP_AHB_MST2_FRC_LSLP                  0x4
#define MASK_AP_AHB_MST1_FRC_LSLP                  0x2
#define MASK_AP_AHB_LIGHT_S3_LPC_BYPASS            0x800
#define MASK_AP_AHB_LIGHT_M10_LPC_BYPASS           0x400
#define MASK_AP_AHB_LIGHT_M8_LPC_BYPASS            0x100
#define MASK_AP_AHB_LIGHT_M7_LPC_BYPASS            0x80
#define MASK_AP_AHB_LIGHT_M6_LPC_BYPASS            0x40
#define MASK_AP_AHB_LIGHT_M5_LPC_BYPASS            0x20
#define MASK_AP_AHB_LIGHT_M4_LPC_BYPASS            0x10
#define MASK_AP_AHB_LIGHT_M3_LPC_BYPASS            0x8
#define MASK_AP_AHB_LIGHT_M2_LPC_BYPASS            0x4
#define MASK_AP_AHB_LIGHT_M1_LPC_BYPASS            0x2
#define MASK_AP_AHB_MST10_PUB_FRC_DSLP             0x400
#define MASK_AP_AHB_MST8_PUB_FRC_DSLP              0x100
#define MASK_AP_AHB_MST7_PUB_FRC_DSLP              0x80
#define MASK_AP_AHB_MST6_PUB_FRC_DSLP              0x40
#define MASK_AP_AHB_MST5_PUB_FRC_DSLP              0x20
#define MASK_AP_AHB_MST4_PUB_FRC_DSLP              0x10
#define MASK_AP_AHB_MST3_PUB_FRC_DSLP              0x8
#define MASK_AP_AHB_MST2_PUB_FRC_DSLP              0x4
#define MASK_AP_AHB_MST1_PUB_FRC_DSLP              0x2
#define MASK_AP_AHB_PUB_DSLP_S3_LPC_BYPASS         0x800
#define MASK_AP_AHB_PUB_DSLP_M10_LPC_BYPASS        0x400
#define MASK_AP_AHB_PUB_DSLP_M8_LPC_BYPASS         0x100
#define MASK_AP_AHB_PUB_DSLP_M7_LPC_BYPASS         0x80
#define MASK_AP_AHB_PUB_DSLP_M6_LPC_BYPASS         0x40
#define MASK_AP_AHB_PUB_DSLP_M5_LPC_BYPASS         0x20
#define MASK_AP_AHB_PUB_DSLP_M4_LPC_BYPASS         0x10
#define MASK_AP_AHB_PUB_DSLP_M3_LPC_BYPASS         0x8
#define MASK_AP_AHB_PUB_DSLP_M2_LPC_BYPASS         0x4
#define MASK_AP_AHB_PUB_DSLP_M1_LPC_BYPASS         0x2
#define MASK_AP_AHB_M10_FRC_DOZE                   0x8000
#define MASK_AP_AHB_M8_FRC_DOZE                    0x4000
#define MASK_AP_AHB_M7_FRC_DOZE                    0x2000
#define MASK_AP_AHB_M6_FRC_DOZE                    0x1000
#define MASK_AP_AHB_M5_FRC_DOZE                    0x800
#define MASK_AP_AHB_M4_FRC_DOZE                    0x400
#define MASK_AP_AHB_M3_FRC_DOZE                    0x200
#define MASK_AP_AHB_M2_FRC_DOZE                    0x100
#define MASK_AP_AHB_M1_FRC_DOZE                    0x80
#define MASK_AP_AHB_MAIN_FRC_DOZE                  0x40
#define MASK_AP_AHB_S5_FRC_DOZE                    0x20
#define MASK_AP_AHB_S4_FRC_DOZE                    0x10
#define MASK_AP_AHB_S3_FRC_DOZE                    0x8
#define MASK_AP_AHB_S2_FRC_DOZE                    0x4
#define MASK_AP_AHB_S1_FRC_DOZE                    0x2
#define MASK_AP_AHB_S0_FRC_DOZE                    0x1
#define MASK_AP_AHB_DOZE_M10_LPC_BYPASS            0x8000
#define MASK_AP_AHB_DOZE_M8_LPC_BYPASS             0x4000
#define MASK_AP_AHB_DOZE_M7_LPC_BYPASS             0x2000
#define MASK_AP_AHB_DOZE_M6_LPC_BYPASS             0x1000
#define MASK_AP_AHB_DOZE_M5_LPC_BYPASS             0x800
#define MASK_AP_AHB_DOZE_M4_LPC_BYPASS             0x400
#define MASK_AP_AHB_DOZE_M3_LPC_BYPASS             0x200
#define MASK_AP_AHB_DOZE_M2_LPC_BYPASS             0x100
#define MASK_AP_AHB_DOZE_M1_LPC_BYPASS             0x80
#define MASK_AP_AHB_DOZE_MAIN_LPC_BYPASS           0x40
#define MASK_AP_AHB_DOZE_S5_LPC_BYPASS             0x20
#define MASK_AP_AHB_DOZE_S4_LPC_BYPASS             0x10
#define MASK_AP_AHB_DOZE_S3_LPC_BYPASS             0x8
#define MASK_AP_AHB_DOZE_S2_LPC_BYPASS             0x4
#define MASK_AP_AHB_DOZE_S1_LPC_BYPASS             0x2
#define MASK_AP_AHB_DOZE_S0_LPC_BYPASS             0x1
#define MASK_AP_AHB_M10_AXI_FREQ_ALLOW          0x7000000
#define MASK_AP_AHB_M8_AXI_FREQ_ALLOW           0xe00000
#define MASK_AP_AHB_M7_AXI_FREQ_ALLOW           0x1c0000
#define MASK_AP_AHB_M6_AXI_FREQ_ALLOW           0x38000
#define MASK_AP_AHB_M5_AXI_FREQ_ALLOW           0x7000
#define MASK_AP_AHB_M4_AXI_FREQ_ALLOW           0xe00
#define MASK_AP_AHB_M3_AXI_FREQ_ALLOW           0x1c0
#define MASK_AP_AHB_M2_AXI_FREQ_ALLOW           0x38
#define MASK_AP_AHB_M1_AXI_FREQ_ALLOW           0x7
#define MASK_AP_AHB_M1_LP_EB                       0x10000
#define MASK_AP_AHB_M1_LP_NUM                   0xffff
#define MASK_AP_AHB_M2_LP_FORCE                    0x20000
#define MASK_AP_AHB_M2_LP_EB                       0x10000
#define MASK_AP_AHB_M2_LP_NUM                   0xffff
#define MASK_AP_AHB_M3_LP_FORCE                    0x20000
#define MASK_AP_AHB_M3_LP_EB                       0x10000
#define MASK_AP_AHB_M3_LP_NUM                   0xffff
#define MASK_AP_AHB_M4_LP_FORCE                    0x20000
#define MASK_AP_AHB_M4_LP_EB                       0x10000
#define MASK_AP_AHB_M4_LP_NUM                   0xffff
#define MASK_AP_AHB_M5_LP_FORCE                    0x20000
#define MASK_AP_AHB_M5_LP_EB                       0x10000
#define MASK_AP_AHB_M5_LP_NUM                   0xffff
#define MASK_AP_AHB_M6_LP_FORCE                    0x20000
#define MASK_AP_AHB_M6_LP_EB                       0x10000
#define MASK_AP_AHB_M6_LP_NUM                   0xffff
#define MASK_AP_AHB_M7_LP_FORCE                    0x20000
#define MASK_AP_AHB_M7_LP_EB                       0x10000
#define MASK_AP_AHB_M7_LP_NUM                   0xffff
#define MASK_AP_AHB_M8_LP_FORCE                    0x20000
#define MASK_AP_AHB_M8_LP_EB                       0x10000
#define MASK_AP_AHB_M8_LP_NUM                   0xffff
#define MASK_AP_AHB_MAIN_LP_EB                     0x10000
#define MASK_AP_AHB_MAIN_LP_NUM                 0xffff
#define MASK_AP_AHB_S0_LP_EB                       0x10000
#define MASK_AP_AHB_S0_LP_NUM                   0xffff
#define MASK_AP_AHB_S1_LP_FORCE                    0x20000
#define MASK_AP_AHB_S1_LP_EB                       0x10000
#define MASK_AP_AHB_S1_LP_NUM                   0xffff
#define MASK_AP_AHB_S2_LP_FORCE                    0x20000
#define MASK_AP_AHB_S2_LP_EB                       0x10000
#define MASK_AP_AHB_S2_LP_NUM                   0xffff
#define MASK_AP_AHB_S3_LP_FORCE                    0x20000
#define MASK_AP_AHB_S3_LP_EB                       0x10000
#define MASK_AP_AHB_S3_LP_NUM                   0xffff
#define MASK_AP_AHB_S4_LP_FORCE                    0x20000
#define MASK_AP_AHB_S4_LP_EB                       0x10000
#define MASK_AP_AHB_S4_LP_NUM                   0xffff
#define MASK_AP_AHB_S5_LP_FORCE                    0x20000
#define MASK_AP_AHB_S5_LP_EB                       0x10000
#define MASK_AP_AHB_S5_LP_NUM                   0xffff
#define MASK_AP_AHB_M10_LP_FORCE                   0x20000
#define MASK_AP_AHB_M10_LP_EB                      0x10000
#define MASK_AP_AHB_M10_LP_NUM                  0xffff
#define MASK_AP_AHB_ASYNC_BRIDGE_AP2DDR_LP_FORCE   0x20000
#define MASK_AP_AHB_ASYNC_BRIDGE_AP2DDR_LP_EB      0x10000
#define MASK_AP_AHB_ASYNC_BRIDGE_AP2DDR_LP_NUM  0xffff
#define MASK_AP_APB_I2C6_EB                      0x200000
#define MASK_AP_APB_I2C5_EB                      0x100000
#define MASK_AP_APB_SPI3_EB                      0x80000
#define MASK_AP_APB_SIM0_32K_EB                  0x40000
#define MASK_AP_APB_UART4_EB                     0x20000
#define MASK_AP_APB_UART3_EB                     0x10000
#define MASK_AP_APB_UART2_EB                     0x8000
#define MASK_AP_APB_UART1_EB                     0x4000
#define MASK_AP_APB_UART0_EB                     0x2000
#define MASK_AP_APB_I2C4_EB                      0x1000
#define MASK_AP_APB_I2C3_EB                      0x800
#define MASK_AP_APB_I2C2_EB                      0x400
#define MASK_AP_APB_I2C1_EB                      0x200
#define MASK_AP_APB_I2C0_EB                      0x100
#define MASK_AP_APB_SPI2_EB                      0x80
#define MASK_AP_APB_SPI1_EB                      0x40
#define MASK_AP_APB_SPI0_EB                      0x20
#define MASK_AP_APB_IIS2_EB                      0x8
#define MASK_AP_APB_IIS1_EB                      0x4
#define MASK_AP_APB_IIS0_EB                      0x2
#define MASK_AP_APB_SIM0_EB                      0x1
#define MASK_AP_APB_I2C6_SOFT_RST                0x200000
#define MASK_AP_APB_I2C5_SOFT_RST                0x100000
#define MASK_AP_APB_SPI3_SOFT_RST                0x80000
#define MASK_AP_APB_SIM0_32K_SOFT_RST            0x40000
#define MASK_AP_APB_UART4_SOFT_RST               0x20000
#define MASK_AP_APB_UART3_SOFT_RST               0x10000
#define MASK_AP_APB_UART2_SOFT_RST               0x8000
#define MASK_AP_APB_UART1_SOFT_RST               0x4000
#define MASK_AP_APB_UART0_SOFT_RST               0x2000
#define MASK_AP_APB_I2C4_SOFT_RST                0x1000
#define MASK_AP_APB_I2C3_SOFT_RST                0x800
#define MASK_AP_APB_I2C2_SOFT_RST                0x400
#define MASK_AP_APB_I2C1_SOFT_RST                0x200
#define MASK_AP_APB_I2C0_SOFT_RST                0x100
#define MASK_AP_APB_SPI2_SOFT_RST                0x80
#define MASK_AP_APB_SPI1_SOFT_RST                0x40
#define MASK_AP_APB_SPI0_SOFT_RST                0x20
#define MASK_AP_APB_IIS2_SOFT_RST                0x8
#define MASK_AP_APB_IIS1_SOFT_RST                0x4
#define MASK_AP_APB_IIS0_SOFT_RST                0x2
#define MASK_AP_APB_SIM0_SOFT_RST                0x1
#define MASK_AP_APB_SPI3_LCD_FMARK_IN_EB         0x800
#define MASK_AP_APB_SPI2_LCD_FMARK_IN_EB         0x400
#define MASK_AP_APB_SPI1_LCD_FMARK_IN_EB         0x200
#define MASK_AP_APB_SPI0_LCD_FMARK_IN_EB         0x100
#define MASK_AP_APB_SPI3_FMARK_POLARITY_INV      0x80
#define MASK_AP_APB_SPI2_FMARK_POLARITY_INV      0x40
#define MASK_AP_APB_SPI1_FMARK_POLARITY_INV      0x20
#define MASK_AP_APB_SPI0_FMARK_POLARITY_INV      0x10
#define MASK_AP_APB_SIM_CLK_POLARITY             0x1
#define MASK_AP_APB_SIM0_FRC_SLEEP               0x80000
#define MASK_AP_APB_SPI3_FRC_SLEEP               0x40000
#define MASK_AP_APB_SPI2_FRC_SLEEP               0x20000
#define MASK_AP_APB_SPI1_FRC_SLEEP               0x10000
#define MASK_AP_APB_SPI0_FRC_SLEEP               0x8000
#define MASK_AP_APB_IIS2_FRC_SLEEP               0x4000
#define MASK_AP_APB_IIS1_FRC_SLEEP               0x2000
#define MASK_AP_APB_IIS0_FRC_SLEEP               0x1000
#define MASK_AP_APB_I2C6_FRC_SLEEP               0x800
#define MASK_AP_APB_I2C5_FRC_SLEEP               0x400
#define MASK_AP_APB_I2C4_FRC_SLEEP               0x200
#define MASK_AP_APB_I2C3_FRC_SLEEP               0x100
#define MASK_AP_APB_I2C2_FRC_SLEEP               0x80
#define MASK_AP_APB_I2C1_FRC_SLEEP               0x40
#define MASK_AP_APB_I2C0_FRC_SLEEP               0x20
#define MASK_AP_APB_UART4_FRC_SLEEP              0x10
#define MASK_AP_APB_UART3_FRC_SLEEP              0x8
#define MASK_AP_APB_UART2_FRC_SLEEP              0x4
#define MASK_AP_APB_UART1_FRC_SLEEP              0x2
#define MASK_AP_APB_UART0_FRC_SLEEP              0x1
#define MASK_AP_APB_SIM0_PCLK_AUTO_GATE_EB       0x80000
#define MASK_AP_APB_SPI3_PCLK_AUTO_GATE_EB       0x40000
#define MASK_AP_APB_SPI2_PCLK_AUTO_GATE_EB       0x20000
#define MASK_AP_APB_SPI1_PCLK_AUTO_GATE_EB       0x10000
#define MASK_AP_APB_SPI0_PCLK_AUTO_GATE_EB       0x8000
#define MASK_AP_APB_IIS2_PCLK_AUTO_GATE_EB       0x4000
#define MASK_AP_APB_IIS1_PCLK_AUTO_GATE_EB       0x2000
#define MASK_AP_APB_IIS0_PCLK_AUTO_GATE_EB       0x1000
#define MASK_AP_APB_I2C6_PCLK_AUTO_GATE_EB       0x800
#define MASK_AP_APB_I2C5_PCLK_AUTO_GATE_EB       0x400
#define MASK_AP_APB_I2C4_PCLK_AUTO_GATE_EB       0x200
#define MASK_AP_APB_I2C3_PCLK_AUTO_GATE_EB       0x100
#define MASK_AP_APB_I2C2_PCLK_AUTO_GATE_EB       0x80
#define MASK_AP_APB_I2C1_PCLK_AUTO_GATE_EB       0x40
#define MASK_AP_APB_I2C0_PCLK_AUTO_GATE_EB       0x20
#define MASK_AP_APB_UART4_PCLK_AUTO_GATE_EB      0x10
#define MASK_AP_APB_UART3_PCLK_AUTO_GATE_EB      0x8
#define MASK_AP_APB_UART2_PCLK_AUTO_GATE_EB      0x4
#define MASK_AP_APB_UART1_PCLK_AUTO_GATE_EB      0x2
#define MASK_AP_APB_UART0_PCLK_AUTO_GATE_EB      0x1
#define MASK_AP_APB_I2C4_PCLK_AUTO_SLOW_SEL   0x38000000
#define MASK_AP_APB_I2C3_PCLK_AUTO_SLOW_SEL   0x7000000
#define MASK_AP_APB_I2C2_PCLK_AUTO_SLOW_SEL   0xe00000
#define MASK_AP_APB_I2C1_PCLK_AUTO_SLOW_SEL   0x1c0000
#define MASK_AP_APB_I2C0_PCLK_AUTO_SLOW_SEL   0x38000
#define MASK_AP_APB_UART4_PCLK_AUTO_SLOW_SEL  0x7000
#define MASK_AP_APB_UART3_PCLK_AUTO_SLOW_SEL  0xe00
#define MASK_AP_APB_UART2_PCLK_AUTO_SLOW_SEL  0x1c0
#define MASK_AP_APB_UART1_PCLK_AUTO_SLOW_SEL  0x38
#define MASK_AP_APB_UART0_PCLK_AUTO_SLOW_SEL  0x7
#define MASK_AP_APB_SIM0_PCLK_AUTO_SLOW_SEL   0x38000000
#define MASK_AP_APB_SPI3_PCLK_AUTO_SLOW_SEL   0x7000000
#define MASK_AP_APB_SPI2_PCLK_AUTO_SLOW_SEL   0xe00000
#define MASK_AP_APB_SPI1_PCLK_AUTO_SLOW_SEL   0x1c0000
#define MASK_AP_APB_SPI0_PCLK_AUTO_SLOW_SEL   0x38000
#define MASK_AP_APB_IIS2_PCLK_AUTO_SLOW_SEL   0x7000
#define MASK_AP_APB_IIS1_PCLK_AUTO_SLOW_SEL   0xe00
#define MASK_AP_APB_IIS0_PCLK_AUTO_SLOW_SEL   0x1c0
#define MASK_AP_APB_I2C6_PCLK_AUTO_SLOW_SEL   0x38
#define MASK_AP_APB_I2C5_PCLK_AUTO_SLOW_SEL   0x7
#define MASK_AP_CLK_CORE_CGM_AP_APB_CFG_CGM_AP_APB_SEL        0x3
#define MASK_AP_CLK_CORE_CGM_CE_CFG_CGM_CE_DIV                0x700
#define MASK_AP_CLK_CORE_CGM_CE_CFG_CGM_CE_SEL                   0x1
#define MASK_AP_CLK_CORE_CGM_NANDC_ECC_CFG_CGM_NANDC_ECC_DIV  0x700
#define MASK_AP_CLK_CORE_CGM_NANDC_ECC_CFG_CGM_NANDC_ECC_SEL  0x3
#define MASK_AP_CLK_CORE_CGM_NANDC_26M_CFG_CGM_NANDC_26M_SEL     0x1
#define MASK_AP_CLK_CORE_CGM_EMMC_32K_CFG_CGM_EMMC_32K_SEL       0x1
#define MASK_AP_CLK_CORE_CGM_SDIO0_32K_CFG_CGM_SDIO0_32K_SEL     0x1
#define MASK_AP_CLK_CORE_CGM_SDIO1_32K_CFG_CGM_SDIO1_32K_SEL     0x1
#define MASK_AP_CLK_CORE_CGM_SDIO2_32K_CFG_CGM_SDIO2_32K_SEL     0x1
#define MASK_AP_CLK_CORE_CGM_OTG_UTMI_CFG_CGM_OTG_UTMI_PAD_SEL   0x10000
#define MASK_AP_CLK_CORE_CGM_UART0_CFG_CGM_UART0_DIV          0x700
#define MASK_AP_CLK_CORE_CGM_UART0_CFG_CGM_UART0_SEL          0x3
#define MASK_AP_CLK_CORE_CGM_UART1_CFG_CGM_UART1_DIV          0x700
#define MASK_AP_CLK_CORE_CGM_UART1_CFG_CGM_UART1_SEL          0x3
#define MASK_AP_CLK_CORE_CGM_UART2_CFG_CGM_UART2_DIV          0x700
#define MASK_AP_CLK_CORE_CGM_UART2_CFG_CGM_UART2_SEL          0x3
#define MASK_AP_CLK_CORE_CGM_UART3_CFG_CGM_UART3_DIV          0x700
#define MASK_AP_CLK_CORE_CGM_UART3_CFG_CGM_UART3_SEL          0x3
#define MASK_AP_CLK_CORE_CGM_UART4_CFG_CGM_UART4_DIV          0x700
#define MASK_AP_CLK_CORE_CGM_UART4_CFG_CGM_UART4_SEL          0x3
#define MASK_AP_CLK_CORE_CGM_I2C0_CFG_CGM_I2C0_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_I2C0_CFG_CGM_I2C0_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_I2C1_CFG_CGM_I2C1_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_I2C1_CFG_CGM_I2C1_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_I2C2_CFG_CGM_I2C2_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_I2C2_CFG_CGM_I2C2_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_I2C3_CFG_CGM_I2C3_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_I2C3_CFG_CGM_I2C3_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_I2C4_CFG_CGM_I2C4_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_I2C4_CFG_CGM_I2C4_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_I2C5_CFG_CGM_I2C5_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_I2C5_CFG_CGM_I2C5_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_I2C6_CFG_CGM_I2C6_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_I2C6_CFG_CGM_I2C6_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_SPI0_CFG_CGM_SPI0_PAD_SEL           0x10000
#define MASK_AP_CLK_CORE_CGM_SPI0_CFG_CGM_SPI0_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_SPI0_CFG_CGM_SPI0_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_SPI1_CFG_CGM_SPI1_PAD_SEL           0x10000
#define MASK_AP_CLK_CORE_CGM_SPI1_CFG_CGM_SPI1_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_SPI1_CFG_CGM_SPI1_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_SPI2_CFG_CGM_SPI2_PAD_SEL           0x10000
#define MASK_AP_CLK_CORE_CGM_SPI2_CFG_CGM_SPI2_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_SPI2_CFG_CGM_SPI2_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_SPI3_CFG_CGM_SPI3_PAD_SEL           0x10000
#define MASK_AP_CLK_CORE_CGM_SPI3_CFG_CGM_SPI3_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_SPI3_CFG_CGM_SPI3_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_IIS0_CFG_CGM_IIS0_DIV            0x3f00
#define MASK_AP_CLK_CORE_CGM_IIS0_CFG_CGM_IIS0_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_IIS1_CFG_CGM_IIS1_DIV            0x3f00
#define MASK_AP_CLK_CORE_CGM_IIS1_CFG_CGM_IIS1_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_IIS2_CFG_CGM_IIS2_DIV            0x3f00
#define MASK_AP_CLK_CORE_CGM_IIS2_CFG_CGM_IIS2_SEL            0x3
#define MASK_AP_CLK_CORE_CGM_SIM0_CFG_CGM_SIM0_DIV            0x700
#define MASK_AP_CLK_CORE_CGM_SIM0_CFG_CGM_SIM0_SEL            0x7
#define MASK_AP_CLK_CORE_CGM_SIM0_32K_CFG_CGM_SIM0_32K_SEL       0x1
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE0_CFG_CGM_CORE0_DIV            0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE0_CFG_CGM_CORE0_SEL            0x7
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE1_CFG_CGM_CORE1_DIV            0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE1_CFG_CGM_CORE1_SEL            0x7
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE2_CFG_CGM_CORE2_DIV            0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE2_CFG_CGM_CORE2_SEL            0x7
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE3_CFG_CGM_CORE3_DIV            0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE3_CFG_CGM_CORE3_SEL            0x7
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE4_CFG_CGM_CORE4_DIV            0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE4_CFG_CGM_CORE4_SEL            0x7
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE5_CFG_CGM_CORE5_DIV            0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE5_CFG_CGM_CORE5_SEL            0x7
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE6_CFG_CGM_CORE6_DIV            0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE6_CFG_CGM_CORE6_SEL            0x7
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE7_CFG_CGM_CORE7_DIV            0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_CORE7_CFG_CGM_CORE7_SEL            0x7
#define MASK_APCPU_TOP_CLK_CORE_CGM_SCU_CFG_CGM_SCU_DIV                0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_SCU_CFG_CGM_SCU_SEL                0x7
#define MASK_APCPU_TOP_CLK_CORE_CGM_ACE_CFG_CGM_ACE_DIV                0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_AXI_PERIPH_CFG_CGM_AXI_PERIPH_DIV  0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_AXI_ACP_CFG_CGM_AXI_ACP_DIV        0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_ATB_CFG_CGM_ATB_DIV                0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_ATB_CFG_CGM_ATB_SEL                0x3
#define MASK_APCPU_TOP_CLK_CORE_CGM_DEBUG_APB_CFG_CGM_DEBUG_APB_DIV    0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_GIC_CFG_CGM_GIC_DIV                0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_GIC_CFG_CGM_GIC_SEL                0x3
#define MASK_APCPU_TOP_CLK_CORE_CGM_PERIPH_CFG_CGM_PERIPH_DIV          0x700
#define MASK_APCPU_TOP_CLK_CORE_CGM_PERIPH_CFG_CGM_PERIPH_SEL          0x3
#define MASK_COM_AHB_SPINLOCK_SOFT_RST                 0x1000
#define MASK_COM_AHB_COM_AHB_SOFT_RST                  0x800
#define MASK_COM_AHB_26M_GNSS_SOFT_RST                 0x400
#define MASK_COM_AHB_26M_BTWF_SOFT_RST                 0x200
#define MASK_COM_AHB_WCN_APB_SOFT_RST                  0x100
#define MASK_COM_AHB_GNSS_APB_SOFT_RST                 0x80
#define MASK_COM_AHB_GNSS_AHB_SOFT_RST                 0x40
#define MASK_COM_AHB_BTWF_APB_SOFT_RST                 0x20
#define MASK_COM_AHB_BTWF_AHB_SOFT_RST                 0x10
#define MASK_COM_AHB_BUSMON3_SOFT_RST                  0x8
#define MASK_COM_AHB_BUSMON2_SOFT_RST                  0x4
#define MASK_COM_AHB_BUSMON1_SOFT_RST                  0x2
#define MASK_COM_AHB_BUSMON0_SOFT_RST                  0x1
#define MASK_COM_AHB_WCN_SYS_SOFT_RST_SET              0x1
#define MASK_COM_AHB_BTWF_CM4_SOFT_RST_SET             0x1
#define MASK_COM_AHB_GNSS_CM4_SOFT_RST_SET             0x1
#define MASK_COM_AHB_BUSMON3_CHN_SEL                   0x20
#define MASK_COM_AHB_BUSMON0_CHN_SEL                   0x10
#define MASK_COM_AHB_BUSMON3_EB                        0x8
#define MASK_COM_AHB_BUSMON2_EB                        0x4
#define MASK_COM_AHB_BUSMON1_EB                        0x2
#define MASK_COM_AHB_BUSMON0_EB                        0x1
#define MASK_COM_AHB_SPINLOCK_EB                       0x400
#define MASK_COM_AHB_WCN_DB_TEST_MUX                0x3f0
#define MASK_COM_AHB_IRAM_MEM_MUX_SEL               0xc
#define MASK_COM_AHB_WCN_DEBUG_DUMP_SEL             0x3
#define MASK_COM_AHB_BTWF_IRAM_DEEP_SLEEP_EN_AUTO2     0x2000
#define MASK_COM_AHB_GNSS_IRAM_DEEP_SLEEP_EN_AUTO2     0x1000
#define MASK_COM_AHB_BTWF_CACHE_DEEP_SLEEP_EN_AUTO2    0x800
#define MASK_COM_AHB_GNSS_CACHE_DEEP_SLEEP_EN_AUTO2    0x400
#define MASK_COM_AHB_BTWF_IRAM_DEEP_SLEEP_EN_AUTO      0x200
#define MASK_COM_AHB_BTWF_IRAM_DEEP_SLEEP_EN_FRC       0x100
#define MASK_COM_AHB_GNSS_IRAM_DEEP_SLEEP_EN_AUTO      0x80
#define MASK_COM_AHB_GNSS_IRAM_DEEP_SLEEP_EN_FRC       0x40
#define MASK_COM_AHB_BTWF_CACHE_DEEP_SLEEP_EN_AUTO     0x20
#define MASK_COM_AHB_BTWF_CACHE_DEEP_SLEEP_EN_FRC      0x10
#define MASK_COM_AHB_GNSS_CACHE_DEEP_SLEEP_EN_AUTO     0x8
#define MASK_COM_AHB_GNSS_CACHE_DEEP_SLEEP_EN_FRC      0x4
#define MASK_COM_AHB_BBPLL_FC_EN_AUTO                  0x40000000
#define MASK_COM_AHB_GPLL_FC_EN_AUTO                   0x20000000
#define MASK_COM_AHB_XTL_FC_EN_AUTO                    0x10000000
#define MASK_COM_AHB_BBPLL1_EN_AUTO                    0x4000000
#define MASK_COM_AHB_BBPLL2_EN_AUTO                    0x2000000
#define MASK_COM_AHB_GPLL_EN_AUTO                      0x1000000
#define MASK_COM_AHB_WF_EN_AUTO                        0x800000
#define MASK_COM_AHB_BT_EN_AUTO                        0x400000
#define MASK_COM_AHB_FM_EN_AUTO                        0x200000
#define MASK_COM_AHB_GS_EN_AUTO                        0x100000
#define MASK_COM_AHB_PD_GPS_SHUTDOWN_EN_AUTO           0x80000
#define MASK_COM_AHB_PD_GPS_SHUTDOWN_EN_FRC            0x40000
#define MASK_COM_AHB_PD_WIFI_SHUTDOWN_EN_AUTO          0x20000
#define MASK_COM_AHB_PD_WIFI_SHUTDOWN_EN_FRC           0x10000
#define MASK_COM_AHB_GNSS_DEEP_SLEEP_EN_AUTO           0x8000
#define MASK_COM_AHB_GNSS_DEEP_SLEEP_EN_FRC            0x4000
#define MASK_COM_AHB_BTWF_DEEP_SLEEP_EN_AUTO           0x2000
#define MASK_COM_AHB_BTWF_DEEP_SLEEP_EN_FRC            0x1000
#define MASK_COM_AHB_WIFI_CORE_SLEEP_EN_AUTO           0x800
#define MASK_COM_AHB_WIFI_CORE_SLEEP_EN_FRC            0x400
#define MASK_COM_AHB_GNSS_CORE_SLEEP_EN_AUTO           0x200
#define MASK_COM_AHB_BTWF_CORE_SLEEP_EN_AUTO           0x100
#define MASK_COM_AHB_BTWF_DMA_MBUS_SLEEP_EN_AUTO       0x80
#define MASK_COM_AHB_BTWF_DMA_MBUS_SLEEP_EN_FRC        0x40
#define MASK_COM_AHB_GNSS_CM4_MBUS_SLEEP_EN_AUTO       0x20
#define MASK_COM_AHB_GNSS_CM4_MBUS_SLEEP_EN_FRC        0x10
#define MASK_COM_AHB_BTWF_CM4_MBUS_SLEEP_EN_AUTO       0x8
#define MASK_COM_AHB_BTWF_CM4_MBUS_SLEEP_EN_FRC        0x4
#define MASK_COM_AHB_GNSS_SLEEP_XTL_ON                 0x2
#define MASK_COM_AHB_BTWF_SLEEP_XTL_ON                 0x1
#define MASK_COM_AHB_XTLBUF_CNT_DONE                   0x4000000
#define MASK_COM_AHB_XTLBUF_WAIT_CNT_NUM            0x3ff0000
#define MASK_COM_AHB_XTL_CNT_DONE                      0x400
#define MASK_COM_AHB_XTL_WAIT_CNT_NUM               0x3ff
#define MASK_COM_AHB_GPLL_CNT_DONE                     0x4000000
#define MASK_COM_AHB_GPLL_WAIT_CNT_NUM              0x3ff0000
#define MASK_COM_AHB_APLL_CNT_DONE                     0x800
#define MASK_COM_AHB_BPLL_CNT_DONE                     0x400
#define MASK_COM_AHB_BBPLL_WAIT_CNT_NUM             0x3ff
#define MASK_COM_AHB_LP_STAT_DDR_S0_EN_AUTO            0x20000
#define MASK_COM_AHB_LP_STAT_DDR_S0_EN_FRC             0x10000
#define MASK_COM_AHB_LP_STAT_FOR_WKUP_EN_AUTO          0x8000
#define MASK_COM_AHB_LP_STAT_FOR_WKUP_EN_FRC           0x4000
#define MASK_COM_AHB_LP_STAT_FOR_GATE_EN_AUTO          0x2000
#define MASK_COM_AHB_LP_STAT_FOR_GATE_EN_FRC           0x1000
#define MASK_COM_AHB_GNSS_CM4_BUS_LIGHT_SLEEP_EN_AUTO  0x800
#define MASK_COM_AHB_GNSS_CM4_BUS_LIGHT_SLEEP_EN_FRC   0x400
#define MASK_COM_AHB_WIFI_BUS_LIGHT_SLEEP_EN_AUTO      0x200
#define MASK_COM_AHB_WIFI_BUS_LIGHT_SLEEP_EN_FRC       0x100
#define MASK_COM_AHB_BTWF_DMA_BUS_LIGHT_SLEEP_EN_AUTO  0x80
#define MASK_COM_AHB_BTWF_DMA_BUS_LIGHT_SLEEP_EN_FRC   0x40
#define MASK_COM_AHB_BTWF_CM4_BUS_LIGHT_SLEEP_EN_AUTO  0x20
#define MASK_COM_AHB_BTWF_CM4_BUS_LIGHT_SLEEP_EN_FRC   0x10
#define MASK_COM_AHB_WIFI_DDR_LIGHT_SLEEP_EN_AUTO      0x8
#define MASK_COM_AHB_WIFI_DDR_LIGHT_SLEEP_EN_FRC       0x4
#define MASK_COM_AHB_BTWF_DMA_WAKEUP_EN                0x1
#define MASK_COM_AHB_MAINMTX_CTRL0                  0xffffffff
#define MASK_COM_AHB_MAINMTX_CTRL1                  0xffffffff
#define MASK_COM_AHB_MAINMTX_CTRL2                  0xffffffff
#define MASK_COM_AHB_MAINMTX_CTRL3                  0xffffffff
#define MASK_COM_AHB_MAINMTX_CTRL4                  0xffffffff
#define MASK_COM_AHB_MAINMTX_CTRL5                  0xffffffff
#define MASK_COM_AHB_MAINMTX_CTRL6                  0xffffffff
#define MASK_COM_AHB_IRAMMTX_CTRL0                  0xffffffff
#define MASK_COM_AHB_IRAMMTX_CTRL1                  0xffffffff
#define MASK_COM_AHB_IRAMMTX_CTRL2                  0xffffffff
#define MASK_COM_AHB_IRAMMTX_CTRL3                  0xffffffff
#define MASK_COM_AHB_IRAMMTX_CTRL4                  0xffffffff
#define MASK_COM_AHB_WCN_BRIDGE_TANS_IDLE              0x1000
#define MASK_COM_AHB_WCN_SYS_ASYNC_BRG_OVERFLOW        0x800
#define MASK_COM_AHB_LP_STAT_DDRMTX_M6                 0x200
#define MASK_COM_AHB_LP_STAT_DDRMTX_S0                 0x100
#define MASK_COM_AHB_LP_STAT_TOAON                     0x80
#define MASK_COM_AHB_LP_STAT_TODDR                     0x40
#define MASK_COM_AHB_WCN_TOP_DDR_ACK_DSLEEP            0x20
#define MASK_COM_AHB_WCN_TOP_DDR_REQ_DSLEEP            0x10
#define MASK_COM_AHB_GNSS_INT_REQ_FIQ_N                0x8
#define MASK_COM_AHB_GNSS_INT_REQ_IRQ_N                0x4
#define MASK_COM_AHB_BTWF_INT_REQ_FIQ_N                0x2
#define MASK_COM_AHB_BTWF_INT_REQ_IRQ_N                0x1
#define MASK_COM_AHB_BRIDGE_DEBUG_SIGNAL_W          0xffffffff
#define MASK_COM_AHB_LP_FORCE_DDRMTX_M6                0x80
#define MASK_COM_AHB_LP_FORCE_DDRMTX_S0                0x40
#define MASK_COM_AHB_LP_FORCE_TOAON                    0x20
#define MASK_COM_AHB_LP_EB_DDRMTX_M6                   0x8
#define MASK_COM_AHB_LP_EB_DDRMTX_S0                   0x4
#define MASK_COM_AHB_LP_EB_TOAON                       0x2
#define MASK_COM_AHB_LP_EB_TODDR                       0x1
#define MASK_COM_AHB_LP_NUM_TOAON                   0xffff0000
#define MASK_COM_AHB_LP_NUM_TODDR                   0xffff
#define MASK_COM_AHB_LP_NUM_DDRMTX_M6               0xffff0000
#define MASK_COM_AHB_LP_NUM_DDRMTX_S0               0xffff
#define MASK_COM_AHB_DDRMTX_M3_HPROT                0xf00
#define MASK_COM_AHB_DDRMTX_ARQOS_M6                0xf0
#define MASK_COM_AHB_DDRMTX_AWQOS_M6                0xf
#define MASK_COM_AHB_WCN_DUMMY_PORT_IN              0xffffffff
#define MASK_COM_AHB_WCN_DUMMY_PORT_OUT             0xffffffff
#define MASK_COM_AHB_GNSS_CM4_SLEEPHOLD_REQ_N          0x2
#define MASK_COM_AHB_BTWF_CM4_SLEEPHOLD_REQ_N          0x1
#define MASK_COM_AHB_GNSS_CM4_SLEEPHOLD_ACK_N          0x2
#define MASK_COM_AHB_BTWF_CM4_SLEEPHOLD_ACK_N          0x1
#define MASK_COM_AHB_AON_TIMER31_0                  0xffffffff
#define MASK_COM_AHB_AON_TIMER47_32                 0xffff
#define MASK_COM_AHB_BTWF_INT_DIS_EN                   0x1
#define MASK_COM_AHB_GNSS_INT_DIS_EN                   0x1
#define MASK_COM_AHB_EXTCK_INT_DIS_EN                  0x1
#define MASK_COM_AHB_PMU_DBG0                       0xffffffff
#define MASK_COM_AHB_PMU_DBG1                       0xffffffff
#define MASK_DBG_APB_SERDES_SOFT_RST       0x1
#define MASK_DBG_APB_TPIU2SERDES_CGM_EN    0x1
#define MASK_DBG_APB_DBG_SUBSYS_SEL_A   0xff
#define MASK_DBG_APB_DBG_SUBSYS_SEL_B   0xff
#define MASK_DBG_APB_DBG_BUS_SEL        0xffffffff
#define MASK_DBG_APB_AON_DBG_MOD_SEL    0xff
#define MASK_DBG_APB_AON_DBG_SIG_SEL    0xff
#define MASK_DBG_APB_APCPU_DBG_MOD_SEL  0xff
#define MASK_DBG_APB_APCPU_DBG_SIG_SEL  0xff
#define MASK_DBG_APB_WTL_DBG_MOD_SEL    0xff
#define MASK_DBG_APB_WTL_DBG_SIG_SEL    0xff
#define MASK_DBG_APB_ANLG_DBG_MOD_SEL   0xff
#define MASK_DBG_APB_ANLG_DBG_SIG_SEL   0xff
#define MASK_DBG_APB_PUB_DBG_MOD_SEL    0xff
#define MASK_DBG_APB_PUB_DBG_SIG_SEL    0xff
#define MASK_DBG_APB_PUBCP_DBG_MOD_SEL  0xff
#define MASK_DBG_APB_PUBCP_DBG_SIG_SEL  0xff
#define MASK_DBG_APB_GPU_DBG_MOD_SEL    0xff
#define MASK_DBG_APB_GPU_DBG_SIG_SEL    0xff
#define MASK_DBG_APB_MM_DBG_MOD_SEL     0xff
#define MASK_DBG_APB_MM_DBG_SIG_SEL     0xff
#define MASK_DBG_APB_AP_DBG_MOD_SEL     0xff
#define MASK_DBG_APB_AP_DBG_SIG_SEL     0xff
#define MASK_DBG_APB_MDAR_DBG_MOD_SEL   0xff
#define MASK_DBG_APB_MDAR_DBG_SIG_SEL   0xff
#define MASK_DBG_APB_DISP_DBG_MOD_SEL   0xff
#define MASK_DBG_APB_DISP_DBG_SIG_SEL   0xff
#define MASK_DBG_APB_WCN_DBG_MOD_SEL    0xff
#define MASK_DBG_APB_WCN_DBG_SIG_SEL    0xff
#define MASK_DBG_APB_VSP_DBG_MOD_SEL    0xff
#define MASK_DBG_APB_VSP_DBG_SIG_SEL    0xff
#define MASK_DBG_APB_DBG_BUS0_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS1_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS2_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS3_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS4_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS5_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS6_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS7_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS8_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS9_SEL       0x3f
#define MASK_DBG_APB_DBG_BUS10_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS11_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS12_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS13_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS14_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS15_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS16_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS17_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS18_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS19_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS20_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS21_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS22_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS23_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS24_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS25_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS26_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS27_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS28_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS29_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS30_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS31_SEL      0x3f
#define MASK_DBG_APB_DBG_BUS_DATA_A     0xffffffff
#define MASK_DBG_APB_DBG_BUS_DATA_B     0xffffffff
#define MASK_DBG_APB_DBG_BUS_DATA       0xffffffff
#define MASK_GPU_APB_GPU_SOFT_RST  0x1
#define MASK_MM_AHB_CSI_T_EB                     0x20
#define MASK_MM_AHB_CSI_S_EB                     0x10
#define MASK_MM_AHB_CSI_EB                       0x8
#define MASK_MM_AHB_ISP_EB                       0x4
#define MASK_MM_AHB_DCAM_EB                      0x2
#define MASK_MM_AHB_CKG_EB                       0x1
#define MASK_MM_AHB_CSI_T_SOFT_RST               0x400
#define MASK_MM_AHB_CSI_S_SOFT_RST               0x200
#define MASK_MM_AHB_CSI_SOFT_RST                 0x100
#define MASK_MM_AHB_ISP_LOG_SOFT_RST             0x80
#define MASK_MM_AHB_DCAM_ALL_SOFT_RST            0x40
#define MASK_MM_AHB_DCAM_AXIM_SOFT_RST           0x20
#define MASK_MM_AHB_DCAM2_SOFT_RST               0x10
#define MASK_MM_AHB_DCAM1_SOFT_RST               0x8
#define MASK_MM_AHB_DCAM0_SOFT_RST               0x4
#define MASK_MM_AHB_AXI_MM_EMC_SOFT_RST          0x2
#define MASK_MM_AHB_CKG_SOFT_RST                 0x1
#define MASK_MM_AHB_CPHY_CFG_CKG_EN              0x100
#define MASK_MM_AHB_SENSOR2_CKG_EN               0x80
#define MASK_MM_AHB_SENSOR1_CKG_EN               0x40
#define MASK_MM_AHB_SENSOR0_CKG_EN               0x20
#define MASK_MM_AHB_MIPI_CSI_T_CKG_EN            0x10
#define MASK_MM_AHB_MIPI_CSI_S_CKG_EN            0x8
#define MASK_MM_AHB_MIPI_CSI_CKG_EN              0x4
#define MASK_MM_AHB_ISP_AXI_CKG_EN               0x2
#define MASK_MM_AHB_DCAM_AXI_CKG_EN              0x1
#define MASK_MM_AHB_CSI_2P2L_TESTDOUT_MS_SEL  0x3000
#define MASK_MM_AHB_MIPI_CPHY_SEL2            0x700
#define MASK_MM_AHB_MIPI_CPHY_SEL1            0x70
#define MASK_MM_AHB_MIPI_CPHY_SEL0            0x7
#define MASK_MM_AHB_CGM_DCAM_FDIV_NUM         0xf0000
#define MASK_MM_AHB_CGM_DCAM_FDIV_DENOM       0xf
#define MASK_MM_AHB_CGM_BPC_FDIV_NUM          0xf0000
#define MASK_MM_AHB_CGM_BPC_FDIV_DENOM        0xf
#define MASK_MM_AHB_CGM_ISP_FDIV_NUM          0xf0000
#define MASK_MM_AHB_CGM_ISP_FDIV_DENOM        0xf
#define MASK_MM_AHB_LP_NUM_DCAM               0xffff0000
#define MASK_MM_AHB_LP_EB_DCAM                   0x1
#define MASK_MM_AHB_LP_NUM_ISP                0xffff0000
#define MASK_MM_AHB_LP_EB_ISP                    0x1
#define MASK_MM_AHB_LP_NUM_MM                 0xffff0000
#define MASK_MM_AHB_LP_EB_MM                     0x1
#define MASK_MM_AHB_ARQOS_THRESHOLD_MM        0xf00000
#define MASK_MM_AHB_AWQOS_THRESHOLD_MM        0xf0000
#define MASK_MM_AHB_QACTIVE_EB_ISP               0x8
#define MASK_MM_AHB_QACTIVE_EB_DCAM              0x4
#define MASK_MM_AHB_CGM_MM_MTX_S0_AUTO_GATE_EN   0x2
#define MASK_MM_AHB_MM_LPC_DISABLE               0x1
#define MASK_MM_AHB_LP_NUM_ASYNC_BRIDGE_W     0xffff0000
#define MASK_MM_AHB_LP_EB_ASYNC_BRIDGE_W         0x1
#define MASK_MM_AHB_MOD_CTRL_DCAM_AR          0xc0
#define MASK_MM_AHB_MOD_CTRL_DCAM_AW          0x30
#define MASK_MM_AHB_MOD_CTRL_ISP_AR           0xc
#define MASK_MM_AHB_MOD_CTRL_ISP_AW           0x3
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_CFG_CGM_MIPI_CSI_PAD_SEL      0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_CFG_CGM_MIPI_CSI_SEL          0x1
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_S_CFG_CGM_MIPI_CSI_S_PAD_SEL  0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_S_CFG_CGM_MIPI_CSI_S_SEL      0x1
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_T_CFG_CGM_MIPI_CSI_T_PAD_SEL  0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI_T_CFG_CGM_MIPI_CSI_T_SEL      0x1
#define MASK_MM_VSP_AHB_CPP_EB                          0x8
#define MASK_MM_VSP_AHB_JPG_EB                          0x4
#define MASK_MM_VSP_AHB_VSP_EB                          0x2
#define MASK_MM_VSP_AHB_CKG_EB                          0x1
#define MASK_MM_VSP_AHB_CPP_DMA_SOFT_RST                0x200
#define MASK_MM_VSP_AHB_CPP_PATH1_SOFT_RST              0x100
#define MASK_MM_VSP_AHB_CPP_PATH0_SOFT_RST              0x80
#define MASK_MM_VSP_AHB_CPP_SOFT_RST                    0x40
#define MASK_MM_VSP_AHB_JPG_SOFT_RST                    0x20
#define MASK_MM_VSP_AHB_VPP_SOFT_RST                    0x10
#define MASK_MM_VSP_AHB_VSP_SOFT_RST                    0x8
#define MASK_MM_VSP_AHB_VSP_GLB_SOFT_RST                0x4
#define MASK_MM_VSP_AHB_AXI_MM_VSP_EMC_SOFT_RST         0x2
#define MASK_MM_VSP_AHB_CKG_SOFT_RST                    0x1
#define MASK_MM_VSP_AHB_CGM_VSP_FDIV_NUM             0xf0000
#define MASK_MM_VSP_AHB_CGM_VSP_FDIV_DENOM           0xf
#define MASK_MM_VSP_AHB_CGM_CPP_FDIV_NUM             0xf0000
#define MASK_MM_VSP_AHB_CGM_CPP_FDIV_DENOM           0xf
#define MASK_MM_VSP_AHB_CGM_JPG_FDIV_NUM             0xf0000
#define MASK_MM_VSP_AHB_CGM_JPG_FDIV_DENOM           0xf
#define MASK_MM_VSP_AHB_LP_NUM_VSP                   0xffff0000
#define MASK_MM_VSP_AHB_LP_EB_VSP                       0x1
#define MASK_MM_VSP_AHB_LP_NUM_JPG                   0xffff0000
#define MASK_MM_VSP_AHB_LP_EB_JPG                       0x1
#define MASK_MM_VSP_AHB_LP_NUM_CPP                   0xffff0000
#define MASK_MM_VSP_AHB_LP_EB_CPP                       0x1
#define MASK_MM_VSP_AHB_LP_NUM_MM_VSP                0xffff0000
#define MASK_MM_VSP_AHB_LP_EB_MM_VSP                    0x1
#define MASK_MM_VSP_AHB_ARQOS_THRESHOLD_MM_VSP       0xf00000
#define MASK_MM_VSP_AHB_AWQOS_THRESHOLD_MM_VSP       0xf0000
#define MASK_MM_VSP_AHB_QACTIVE_EB_CPP                  0x10
#define MASK_MM_VSP_AHB_QACTIVE_EB_JPG                  0x8
#define MASK_MM_VSP_AHB_QACTIVE_EB_VSP                  0x4
#define MASK_MM_VSP_AHB_CGM_MM_VSP_MTX_S0_AUTO_GATE_EN  0x2
#define MASK_MM_VSP_AHB_MM_VSP_LPC_DISABLE              0x1
#define MASK_MM_VSP_AHB_MOD_CTRL_CPP_AR              0xc00
#define MASK_MM_VSP_AHB_MOD_CTRL_CPP_AW              0x300
#define MASK_MM_VSP_AHB_MOD_CTRL_JPG_AR              0xc0
#define MASK_MM_VSP_AHB_MOD_CTRL_JPG_AW              0x30
#define MASK_MM_VSP_AHB_MOD_CTRL_VSP_AR              0xc
#define MASK_MM_VSP_AHB_MOD_CTRL_VSP_AW              0x3
#define MASK_MPLL_PRE_DIV_GEN_SOFT_CNT_DONE0_CFG_MPLL0_SOFT_CNT_DONE                           0x4
#define MASK_MPLL_PRE_DIV_GEN_SOFT_CNT_DONE0_CFG_MPLL1_SOFT_CNT_DONE                           0x2
#define MASK_MPLL_PRE_DIV_GEN_SOFT_CNT_DONE0_CFG_MPLL2_SOFT_CNT_DONE                           0x1
#define MASK_MPLL_PRE_DIV_GEN_PLL_WAIT_SEL0_CFG_MPLL0_WAIT_AUTO_GATE_SEL                       0x4
#define MASK_MPLL_PRE_DIV_GEN_PLL_WAIT_SEL0_CFG_MPLL1_WAIT_AUTO_GATE_SEL                       0x2
#define MASK_MPLL_PRE_DIV_GEN_PLL_WAIT_SEL0_CFG_MPLL2_WAIT_AUTO_GATE_SEL                       0x1
#define MASK_MPLL_PRE_DIV_GEN_PLL_WAIT_SW_CTL0_CFG_MPLL0_WAIT_FORCE_EN                         0x4
#define MASK_MPLL_PRE_DIV_GEN_PLL_WAIT_SW_CTL0_CFG_MPLL1_WAIT_FORCE_EN                         0x2
#define MASK_MPLL_PRE_DIV_GEN_PLL_WAIT_SW_CTL0_CFG_MPLL2_WAIT_FORCE_EN                         0x1
#define MASK_MPLL_PRE_DIV_GEN_DIV_EN_SEL0_CFG_MPLL2_DIV_675M_AUTO_GATE_SEL                     0x1
#define MASK_MPLL_PRE_DIV_GEN_DIV_EN_SW_CTL0_CFG_MPLL2_DIV_675M_FORCE_EN                       0x1
#define MASK_MPLL_PRE_DIV_GEN_GATE_EN_SEL0_CFG_CGM_MPLL0_1200M_CPU_AUTO_GATE_SEL               0x8
#define MASK_MPLL_PRE_DIV_GEN_GATE_EN_SEL0_CFG_CGM_MPLL1_1500M_CPU_AUTO_GATE_SEL               0x4
#define MASK_MPLL_PRE_DIV_GEN_GATE_EN_SEL0_CFG_CGM_MPLL2_1350M_CPU_AUTO_GATE_SEL               0x2
#define MASK_MPLL_PRE_DIV_GEN_GATE_EN_SEL0_CFG_CGM_MPLL2_675M_AON_AUTO_GATE_SEL                0x1
#define MASK_MPLL_PRE_DIV_GEN_GATE_EN_SW_CTL0_CFG_CGM_MPLL0_1200M_CPU_FORCE_EN                 0x8
#define MASK_MPLL_PRE_DIV_GEN_GATE_EN_SW_CTL0_CFG_CGM_MPLL1_1500M_CPU_FORCE_EN                 0x4
#define MASK_MPLL_PRE_DIV_GEN_GATE_EN_SW_CTL0_CFG_CGM_MPLL2_1350M_CPU_FORCE_EN                 0x2
#define MASK_MPLL_PRE_DIV_GEN_GATE_EN_SW_CTL0_CFG_CGM_MPLL2_675M_AON_FORCE_EN                  0x1
#define MASK_MPLL_PRE_DIV_GEN_MONITOR_WAIT_EN_STATUS0_CFG_MONITOR_WAIT_EN_STATUS            0x7
#define MASK_MPLL_PRE_DIV_GEN_MONITOR_DIV_AUTO_EN_STATUS0_CFG_MONITOR_DIV_AUTO_EN_STATUS       0x1
#define MASK_MPLL_PRE_DIV_GEN_MONITOR_GATE_AUTO_EN_STATUS0_CFG_MONITOR_GATE_AUTO_EN_STATUS  0xf
#define MASK_PMU_APB_PD_CPU_TOP_DBG_SHUTDOWN_EN                  0x10000000
#define MASK_PMU_APB_PD_CPU_TOP_PD_SEL                           0x8000000
#define MASK_PMU_APB_PD_CPU_TOP_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_CPU_TOP_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_CPU_TOP_PWR_ON_DLY                    0xff0000
#define MASK_PMU_APB_PD_CPU_TOP_PWR_ON_SEQ_DLY                0xff00
#define MASK_PMU_APB_PD_CPU_TOP_ISO_ON_DLY                    0xff
#define MASK_PMU_APB_PD_CPU_LIT_C0_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_CPU_LIT_C0_PD_SEL                        0x8000000
#define MASK_PMU_APB_CPU_LIT_C0_WAKEUP_EN                        0x4000000
#define MASK_PMU_APB_PD_CPU_LIT_C0_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_CPU_LIT_C0_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_CPU_LIT_C0_PWR_ON_DLY                 0xff0000
#define MASK_PMU_APB_PD_CPU_LIT_C0_PWR_ON_SEQ_DLY             0xff00
#define MASK_PMU_APB_PD_CPU_LIT_C0_ISO_ON_DLY                 0xff
#define MASK_PMU_APB_PD_CPU_LIT_C1_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_CPU_LIT_C1_PD_SEL                        0x8000000
#define MASK_PMU_APB_CPU_LIT_C1_WAKEUP_EN                        0x4000000
#define MASK_PMU_APB_PD_CPU_LIT_C1_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_CPU_LIT_C1_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_CPU_LIT_C1_PWR_ON_DLY                 0xff0000
#define MASK_PMU_APB_PD_CPU_LIT_C1_PWR_ON_SEQ_DLY             0xff00
#define MASK_PMU_APB_PD_CPU_LIT_C1_ISO_ON_DLY                 0xff
#define MASK_PMU_APB_PD_CPU_BIG_C0_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_CPU_BIG_C0_PD_SEL                        0x8000000
#define MASK_PMU_APB_CPU_BIG_C0_WAKEUP_EN                        0x4000000
#define MASK_PMU_APB_PD_CPU_BIG_C0_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C0_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C0_PWR_ON_DLY                 0xff0000
#define MASK_PMU_APB_PD_CPU_BIG_C0_PWR_ON_SEQ_DLY             0xff00
#define MASK_PMU_APB_PD_CPU_BIG_C0_ISO_ON_DLY                 0xff
#define MASK_PMU_APB_PD_CPU_BIG_C1_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_CPU_BIG_C1_PD_SEL                        0x8000000
#define MASK_PMU_APB_CPU_BIG_C1_WAKEUP_EN                        0x4000000
#define MASK_PMU_APB_PD_CPU_BIG_C1_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C1_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C1_PWR_ON_DLY                 0xff0000
#define MASK_PMU_APB_PD_CPU_BIG_C1_PWR_ON_SEQ_DLY             0xff00
#define MASK_PMU_APB_PD_CPU_BIG_C1_ISO_ON_DLY                 0xff
#define MASK_PMU_APB_PD_AP_SYS_FORCE_SHUTDOWN                    0x2000000
#define MASK_PMU_APB_PD_AP_SYS_AUTO_SHUTDOWN_EN                  0x1000000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_DLY                     0xff0000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_SEQ_DLY                 0xff00
#define MASK_PMU_APB_PD_AP_SYS_ISO_ON_DLY                     0xff
#define MASK_PMU_APB_PD_MM_TOP_FORCE_SHUTDOWN                    0x2000000
#define MASK_PMU_APB_PD_MM_TOP_AUTO_SHUTDOWN_EN                  0x1000000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_DLY                     0xff0000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_SEQ_DLY                 0xff00
#define MASK_PMU_APB_PD_MM_TOP_ISO_ON_DLY                     0xff
#define MASK_PMU_APB_PD_GPU_TOP_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_GPU_TOP_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_DLY                    0xff0000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_SEQ_DLY                0xff00
#define MASK_PMU_APB_PD_GPU_TOP_ISO_ON_DLY                    0xff
#define MASK_PMU_APB_PD_WTLCP_TD_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_WTLCP_TD_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_WTLCP_TD_PWR_ON_DLY                   0xff0000
#define MASK_PMU_APB_PD_WTLCP_TD_PWR_ON_SEQ_DLY               0xff00
#define MASK_PMU_APB_PD_WTLCP_TD_ISO_ON_DLY                   0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_PWR_ON_DLY               0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_PWR_ON_SEQ_DLY           0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_ISO_ON_DLY               0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_PWR_ON_DLY               0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_PWR_ON_SEQ_DLY           0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_ISO_ON_DLY               0xff
#define MASK_PMU_APB_PD_MM_VSP_FORCE_SHUTDOWN                    0x2000000
#define MASK_PMU_APB_PD_MM_VSP_AUTO_SHUTDOWN_EN                  0x1000000
#define MASK_PMU_APB_PD_MM_VSP_PWR_ON_DLY                     0xff0000
#define MASK_PMU_APB_PD_MM_VSP_PWR_ON_SEQ_DLY                 0xff00
#define MASK_PMU_APB_PD_MM_VSP_ISO_ON_DLY                     0xff
#define MASK_PMU_APB_PD_WTLCP_LDSP_PD_SEL                        0x8000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_DLY                 0xff0000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_SEQ_DLY             0xff00
#define MASK_PMU_APB_PD_WTLCP_LDSP_ISO_ON_DLY                 0xff
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PD_SEL                       0x8000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_FORCE_SHUTDOWN               0x2000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_AUTO_SHUTDOWN_EN             0x1000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_DLY                0xff0000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_SEQ_DLY            0xff00
#define MASK_PMU_APB_PD_WTLCP_TGDSP_ISO_ON_DLY                0xff
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_DLY              0xff0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_SEQ_DLY          0xff00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_ISO_ON_DLY              0xff
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_FORCE_SHUTDOWN             0x2000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_AUTO_SHUTDOWN_EN           0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_DLY              0xff0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_SEQ_DLY          0xff00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_ISO_ON_DLY              0xff
#define MASK_PMU_APB_PD_WTLCP_SYS_FORCE_SHUTDOWN                 0x2000000
#define MASK_PMU_APB_PD_WTLCP_SYS_AUTO_SHUTDOWN_EN               0x1000000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_DLY                  0xff0000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_SEQ_DLY              0xff00
#define MASK_PMU_APB_PD_WTLCP_SYS_ISO_ON_DLY                  0xff
#define MASK_PMU_APB_PD_PUBCP_DBG_SHUTDOWN_EN                    0x4000000
#define MASK_PMU_APB_PD_PUBCP_SYS_FORCE_SHUTDOWN                 0x2000000
#define MASK_PMU_APB_PD_PUBCP_SYS_AUTO_SHUTDOWN_EN               0x1000000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_DLY                  0xff0000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_SEQ_DLY              0xff00
#define MASK_PMU_APB_PD_PUBCP_SYS_ISO_ON_DLY                  0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_PWR_ON_DLY               0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_PWR_ON_SEQ_DLY           0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_ISO_ON_DLY               0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_PWR_ON_DLY               0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_PWR_ON_SEQ_DLY           0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_P4_ISO_ON_DLY               0xff
#define MASK_PMU_APB_PUBCP_FRC_STOP_REQ_FOR_WTL                  0x1
#define MASK_PMU_APB_PD_DISP_PD_SEL                              0x8000000
#define MASK_PMU_APB_PD_DISP_FORCE_SHUTDOWN                      0x2000000
#define MASK_PMU_APB_PD_DISP_AUTO_SHUTDOWN_EN                    0x1000000
#define MASK_PMU_APB_PD_DISP_PWR_ON_DLY                       0xff0000
#define MASK_PMU_APB_PD_DISP_PWR_ON_SEQ_DLY                   0xff00
#define MASK_PMU_APB_PD_DISP_ISO_ON_DLY                       0xff
#define MASK_PMU_APB_PD_PUB_SYS_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_PUB_SYS_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_DLY                    0xff0000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_SEQ_DLY                0xff00
#define MASK_PMU_APB_PD_PUB_SYS_ISO_ON_DLY                    0xff
#define MASK_PMU_APB_AP_WAKEUP_POR_N                             0x1
#define MASK_PMU_APB_DPLL_GLB_CGM_EN_BYP                         0x80
#define MASK_PMU_APB_SHUTDOWN_BY_DMC                             0x40
#define MASK_PMU_APB_RPLL_REL_DMC                                0x20
#define MASK_PMU_APB_LTEPLL_REL_DMC                              0x10
#define MASK_PMU_APB_TWPLL_REL_DMC                               0x8
#define MASK_PMU_APB_XTLBUF1_REL_DMC                             0x4
#define MASK_PMU_APB_XTL1_REL_DMC                                0x2
#define MASK_PMU_APB_XTL0_REL_DMC                                0x1
#define MASK_PMU_APB_XTL1_WAIT_CNT                            0xff00
#define MASK_PMU_APB_XTL0_WAIT_CNT                            0xff
#define MASK_PMU_APB_XTLBUF1_WAIT_CNT                         0xff00
#define MASK_PMU_APB_XTLBUF0_WAIT_CNT                         0xff
#define MASK_PMU_APB_LTEPLL_WAIT_CNT                          0xff000000
#define MASK_PMU_APB_TWPLL_WAIT_CNT                           0xff0000
#define MASK_PMU_APB_DPLL0_WAIT_CNT                           0xff00
#define MASK_PMU_APB_MPLL0_WAIT_CNT                           0xff
#define MASK_PMU_APB_CPPLL_WAIT_CNT                           0xff000000
#define MASK_PMU_APB_RPLL_WAIT_CNT                            0xff0000
#define MASK_PMU_APB_GPLL_WAIT_CNT                            0xff00
#define MASK_PMU_APB_LVDSDIS_PLL_WAIT_CNT                     0xff
#define MASK_PMU_APB_XTL0_FORCE_OFF                              0x200
#define MASK_PMU_APB_XTL0_FORCE_ON                               0x100
#define MASK_PMU_APB_XTL0_SP_SEL                                 0x20
#define MASK_PMU_APB_XTL0_WCN_SEL                                0x8
#define MASK_PMU_APB_XTL0_PUBCP_SEL                              0x4
#define MASK_PMU_APB_XTL0_WTLCP_SEL                              0x2
#define MASK_PMU_APB_XTL0_AP_SEL                                 0x1
#define MASK_PMU_APB_XTL1_FORCE_OFF                              0x200
#define MASK_PMU_APB_XTL1_FORCE_ON                               0x100
#define MASK_PMU_APB_XTL1_SP_SEL                                 0x20
#define MASK_PMU_APB_XTL1_WCN_SEL                                0x8
#define MASK_PMU_APB_XTL1_PUBCP_SEL                              0x4
#define MASK_PMU_APB_XTL1_WTLCP_SEL                              0x2
#define MASK_PMU_APB_XTL1_AP_SEL                                 0x1
#define MASK_PMU_APB_CPPLL_FORCE_OFF                             0x800
#define MASK_PMU_APB_CPPLL_FORCE_ON                              0x400
#define MASK_PMU_APB_CPPLL_REF_SEL                               0x100
#define MASK_PMU_APB_CPPLL_SP_SEL                                0x20
#define MASK_PMU_APB_CPPLL_WCN_SEL                               0x8
#define MASK_PMU_APB_CPPLL_PUBCP_SEL                             0x4
#define MASK_PMU_APB_CPPLL_WTLCP_SEL                             0x2
#define MASK_PMU_APB_CPPLL_AP_SEL                                0x1
#define MASK_PMU_APB_XTLBUF0_FORCE_OFF                           0x200
#define MASK_PMU_APB_XTLBUF0_FORCE_ON                            0x100
#define MASK_PMU_APB_XTLBUF0_SP_SEL                              0x20
#define MASK_PMU_APB_XTLBUF0_WCN_SEL                             0x8
#define MASK_PMU_APB_XTLBUF0_PUBCP_SEL                           0x4
#define MASK_PMU_APB_XTLBUF0_WTLCP_SEL                           0x2
#define MASK_PMU_APB_XTLBUF0_AP_SEL                              0x1
#define MASK_PMU_APB_XTLBUF1_FORCE_OFF                           0x200
#define MASK_PMU_APB_XTLBUF1_FORCE_ON                            0x100
#define MASK_PMU_APB_XTLBUF1_SP_SEL                              0x20
#define MASK_PMU_APB_XTLBUF1_WCN_SEL                             0x8
#define MASK_PMU_APB_XTLBUF1_PUBCP_SEL                           0x4
#define MASK_PMU_APB_XTLBUF1_WTLCP_SEL                           0x2
#define MASK_PMU_APB_XTLBUF1_AP_SEL                              0x1
#define MASK_PMU_APB_MPLL0_FORCE_OFF                             0x800
#define MASK_PMU_APB_MPLL0_FORCE_ON                              0x400
#define MASK_PMU_APB_MPLL0_REF_SEL                               0x100
#define MASK_PMU_APB_MPLL0_SP_SEL                                0x20
#define MASK_PMU_APB_MPLL0_WCN_SEL                               0x8
#define MASK_PMU_APB_MPLL0_PUBCP_SEL                             0x4
#define MASK_PMU_APB_MPLL0_WTLCP_SEL                             0x2
#define MASK_PMU_APB_MPLL0_AP_SEL                                0x1
#define MASK_PMU_APB_DPLL0_FORCE_OFF                             0x800
#define MASK_PMU_APB_DPLL0_FORCE_ON                              0x400
#define MASK_PMU_APB_DPLL0_REF_SEL                               0x100
#define MASK_PMU_APB_DPLL0_SP_SEL                                0x20
#define MASK_PMU_APB_DPLL0_WCN_SEL                               0x8
#define MASK_PMU_APB_DPLL0_PUBCP_SEL                             0x4
#define MASK_PMU_APB_DPLL0_WTLCP_SEL                             0x2
#define MASK_PMU_APB_DPLL0_AP_SEL                                0x1
#define MASK_PMU_APB_LTEPLL_FORCE_OFF                            0x1000
#define MASK_PMU_APB_LTEPLL_FORCE_ON                             0x800
#define MASK_PMU_APB_LTEPLL_REF_SEL                           0x300
#define MASK_PMU_APB_LTEPLL_SP_SEL                               0x20
#define MASK_PMU_APB_LTEPLL_WCN_SEL                              0x8
#define MASK_PMU_APB_LTEPLL_PUBCP_SEL                            0x4
#define MASK_PMU_APB_LTEPLL_WTLCP_SEL                            0x2
#define MASK_PMU_APB_LTEPLL_AP_SEL                               0x1
#define MASK_PMU_APB_TWPLL_FORCE_OFF                             0x1000
#define MASK_PMU_APB_TWPLL_FORCE_ON                              0x800
#define MASK_PMU_APB_TWPLL_REF_SEL                            0x300
#define MASK_PMU_APB_TWPLL_SP_SEL                                0x20
#define MASK_PMU_APB_TWPLL_WCN_SEL                               0x8
#define MASK_PMU_APB_TWPLL_PUBCP_SEL                             0x4
#define MASK_PMU_APB_TWPLL_WTLCP_SEL                             0x2
#define MASK_PMU_APB_TWPLL_AP_SEL                                0x1
#define MASK_PMU_APB_LVDSDISPLL_FORCE_OFF                        0x800
#define MASK_PMU_APB_LVDSDISPLL_FORCE_ON                         0x400
#define MASK_PMU_APB_LVDSDIS_PLL_REF_SEL                         0x100
#define MASK_PMU_APB_LVDSDIS_PLL_SP_SEL                          0x20
#define MASK_PMU_APB_LVDSDIS_PLL_WCN_SEL                         0x8
#define MASK_PMU_APB_LVDSDIS_PLL_PUBCP_SEL                       0x4
#define MASK_PMU_APB_LVDSDIS_PLL_WTLCP_SEL                       0x2
#define MASK_PMU_APB_LVDSDIS_PLL_AP_SEL                          0x1
#define MASK_PMU_APB_GPLL_FORCE_OFF                              0x800
#define MASK_PMU_APB_GPLL_FORCE_ON                               0x400
#define MASK_PMU_APB_GPLL_REF_SEL                                0x100
#define MASK_PMU_APB_GPLL_SP_SEL                                 0x20
#define MASK_PMU_APB_GPLL_WCN_SEL                                0x8
#define MASK_PMU_APB_GPLL_PUBCP_SEL                              0x4
#define MASK_PMU_APB_GPLL_WTLCP_SEL                              0x2
#define MASK_PMU_APB_GPLL_AP_SEL                                 0x1
#define MASK_PMU_APB_RPLL_FORCE_OFF                              0x1000
#define MASK_PMU_APB_RPLL_FORCE_ON                               0x800
#define MASK_PMU_APB_RPLL_REF_SEL                             0x300
#define MASK_PMU_APB_RPLL_SP_SEL                                 0x20
#define MASK_PMU_APB_RPLL_WCN_SEL                                0x8
#define MASK_PMU_APB_RPLL_PUBCP_SEL                              0x4
#define MASK_PMU_APB_RPLL_WTLCP_SEL                              0x2
#define MASK_PMU_APB_RPLL_AP_SEL                                 0x1
#define MASK_PMU_APB_GNSS_SOFT_RST                               0x100000
#define MASK_PMU_APB_WIFI_SOFT_RST                               0x80000
#define MASK_PMU_APB_DISP_SOFT_RST                               0x40000
#define MASK_PMU_APB_VSP_SOFT_RST                                0x20000
#define MASK_PMU_APB_WCN_SYS_SOFT_RST                            0x10000
#define MASK_PMU_APB_WTLCP_TGDSP_SOFT_RST                        0x8000
#define MASK_PMU_APB_WTLCP_LDSP_SOFT_RST                         0x4000
#define MASK_PMU_APB_WCDMA_AON_SOFT_RST                          0x2000
#define MASK_PMU_APB_WTLCP_AON_SOFT_RST                          0x1000
#define MASK_PMU_APB_GNSS_WRAP_SOFT_RST                          0x800
#define MASK_PMU_APB_WIFI_WRAP_SOFT_RST                          0x400
#define MASK_PMU_APB_CPU_TOP_SOFT_RST                            0x200
#define MASK_PMU_APB_SP_SYS_SOFT_RST                             0x100
#define MASK_PMU_APB_SP_CORE_SOFT_RST                            0x80
#define MASK_PMU_APB_PUB_SOFT_RST                                0x40
#define MASK_PMU_APB_AP_SOFT_RST                                 0x20
#define MASK_PMU_APB_GPU_SOFT_RST                                0x10
#define MASK_PMU_APB_MM_SOFT_RST                                 0x8
#define MASK_PMU_APB_WTLCP_DSP_SYS_SRST                          0x4
#define MASK_PMU_APB_PUBCP_SOFT_RST                              0x2
#define MASK_PMU_APB_WTLCP_SOFT_RST                              0x1
#define MASK_PMU_APB_PUBCP_DEEP_SLP_DBG                       0xffff0000
#define MASK_PMU_APB_WTLCP_DEEP_SLP_DBG                       0xffff
#define MASK_PMU_APB_AP_SYS_SRST_BUSY                            0x4000000
#define MASK_PMU_APB_APCPU_SYS_SRST_BUSY                         0x2000000
#define MASK_PMU_APB_APGPU_SYS_SRST_BUSY                         0x1000000
#define MASK_PMU_APB_APMM_SYS_SRST_BUSY                          0x800000
#define MASK_PMU_APB_APVSP_SYS_SRST_BUSY                         0x400000
#define MASK_PMU_APB_APDISP_SYS_SRST_BUSY                        0x200000
#define MASK_PMU_APB_WTLCP_SYS_SRST_BUSY                         0x100000
#define MASK_PMU_APB_PUBCP_SYS_SRST_BUSY                         0x80000
#define MASK_PMU_APB_WCN_SYS_SRST_BUSY                           0x40000
#define MASK_PMU_APB_AP_SYS_SRST_FRC_LP_ACK_BYP                  0x20000
#define MASK_PMU_APB_APCPU_SYS_SRST_FRC_LP_ACK_BYP               0x10000
#define MASK_PMU_APB_APGPU_SYS_SRST_FRC_LP_ACK_BYP               0x8000
#define MASK_PMU_APB_APMM_SYS_SRST_FRC_LP_ACK_BYP                0x4000
#define MASK_PMU_APB_APVSP_SYS_SRST_FRC_LP_ACK_BYP               0x2000
#define MASK_PMU_APB_APDISP_SYS_SRST_FRC_LP_ACK_BYP              0x1000
#define MASK_PMU_APB_WTLCP_SYS_SRST_FRC_LP_ACK_BYP               0x800
#define MASK_PMU_APB_PUBCP_SYS_SRST_FRC_LP_ACK_BYP               0x400
#define MASK_PMU_APB_WCN_SYS_SRST_FRC_LP_ACK_BYP                 0x200
#define MASK_PMU_APB_SOFT_RST_SEL                             0x1ff
#define MASK_PMU_APB_PD_MM_TOP_STATE                          0xf8000000
#define MASK_PMU_APB_PD_GPU_TOP_STATE                         0x7c00000
#define MASK_PMU_APB_PD_AP_SYS_STATE                          0x3e0000
#define MASK_PMU_APB_PD_CA53_BIG_MP2_STATE                    0x7c00
#define MASK_PMU_APB_PD_CA53_LIT_MP2_STATE                    0x3e0
#define MASK_PMU_APB_PD_CPU_TOP_STATE                         0x1f
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_STATE                    0x3e000000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_STATE                    0x1f00000
#define MASK_PMU_APB_PD_WTLCP_LDSP_STATE                      0xf8000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_STATE                     0x7c00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_STATE                   0x3e0
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_STATE                   0x1f
#define MASK_PMU_APB_PD_WTLCP_TD_STATE                        0x3e000000
#define MASK_PMU_APB_PD_PUB_SYS_STATE                         0x1f00000
#define MASK_PMU_APB_PD_DISP_STATE                            0xf8000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_STATE                    0x7c00
#define MASK_PMU_APB_PD_PUBCP_SYS_STATE                       0x3e0
#define MASK_PMU_APB_PD_WTLCP_SYS_STATE                       0x1f
#define MASK_PMU_APB_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE          0xffffffff
#define MASK_PMU_APB_AON_DMA_FORCE_LIGHT_SLEEP                   0x40000000
#define MASK_PMU_APB_PUB_SYS_FORCE_LIGHT_SLEEP                   0x20000000
#define MASK_PMU_APB_SP_SYS_FORCE_LIGHT_SLEEP                    0x10000000
#define MASK_PMU_APB_WCN_SYS_FORCE_LIGHT_SLEEP                   0x8000000
#define MASK_PMU_APB_PUBCP_FORCE_LIGHT_SLEEP                     0x4000000
#define MASK_PMU_APB_WTLCP_FORCE_LIGHT_SLEEP                     0x2000000
#define MASK_PMU_APB_AP_FORCE_LIGHT_SLEEP                        0x1000000
#define MASK_PMU_APB_PUB_SYS_FORCE_DEEP_SLEEP                    0x200000
#define MASK_PMU_APB_SP_SYS_FORCE_DEEP_SLEEP                     0x100000
#define MASK_PMU_APB_WCN_SYS_FORCE_DEEP_SLEEP                    0x80000
#define MASK_PMU_APB_PUBCP_FORCE_DEEP_SLEEP                      0x40000
#define MASK_PMU_APB_WTLCP_FORCE_DEEP_SLEEP                      0x20000
#define MASK_PMU_APB_AP_FORCE_DEEP_SLEEP                         0x10000
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP                         0x2000
#define MASK_PMU_APB_SP_SYS_LIGHT_SLEEP                          0x1000
#define MASK_PMU_APB_WCN_SYS_LIGHT_SLEEP                         0x800
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP                           0x400
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP                           0x200
#define MASK_PMU_APB_AP_LIGHT_SLEEP                              0x100
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP                          0x20
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP                           0x10
#define MASK_PMU_APB_WCN_SYS_DEEP_SLEEP                          0x8
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP                            0x4
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP                            0x2
#define MASK_PMU_APB_AP_DEEP_SLEEP                               0x1
#define MASK_PMU_APB_PHY_VREF_ADJ                             0xff000000
#define MASK_PMU_APB_PHY_VREF_PD                                 0x800000
#define MASK_PMU_APB_PHY_VREF_HI_C                               0x400000
#define MASK_PMU_APB_BUSY_TRANSFER_HWDATA_SEL                    0x10000
#define MASK_PMU_APB_DDR_PUBL_APB_SOFT_RST                       0x1000
#define MASK_PMU_APB_DDR_UMCTL_APB_SOFT_RST                      0x800
#define MASK_PMU_APB_DDR_PUBL_SOFT_RST                           0x400
#define MASK_PMU_APB_DDR_PHY_SOFT_RST                            0x100
#define MASK_PMU_APB_DDR_PHY_AUTO_GATE_EN                        0x40
#define MASK_PMU_APB_DDR_PUBL_AUTO_GATE_EN                       0x20
#define MASK_PMU_APB_DDR_UMCTL_AUTO_GATE_EN                      0x10
#define MASK_PMU_APB_DDR_PHY_EB                                  0x4
#define MASK_PMU_APB_DDR_UMCTL_EB                                0x2
#define MASK_PMU_APB_DDR_PUBL_EB                                 0x1
#define MASK_PMU_APB_SP_SLP_STATUS                            0xf00000
#define MASK_PMU_APB_WCN_SYS_SLP_STATUS                       0xf000
#define MASK_PMU_APB_PUBCP_SLP_STATUS                         0xf00
#define MASK_PMU_APB_WTLCP_SLP_STATUS                         0xf0
#define MASK_PMU_APB_AP_SLP_STATUS                            0xf
#define MASK_PMU_APB_SP_SYS_PUB_DSLP                             0x1000
#define MASK_PMU_APB_WCN_SYS_PUB_DSLP                            0x800
#define MASK_PMU_APB_PUBCP_PUB_DSLP                              0x400
#define MASK_PMU_APB_WTLCP_PUB_DSLP                              0x200
#define MASK_PMU_APB_AP_PUB_DSLP                                 0x100
#define MASK_PMU_APB_SP_SYS_DOZE_SLEEP                           0x10
#define MASK_PMU_APB_WCN_SYS_DOZE_SLEEP                          0x8
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP                            0x4
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP                            0x2
#define MASK_PMU_APB_AP_DOZE_SLEEP                               0x1
#define MASK_PMU_APB_DISP_PUB_SYS_DEEP_SLEEP_POLL             0xff00
#define MASK_PMU_APB_WCN_SYS_PUB_SYS_DEEP_SLEEP_POLL          0xff
#define MASK_PMU_APB_AON_PUB_SYS_DEEP_SLEEP_POLL              0xff000000
#define MASK_PMU_APB_PUBCP_PUB_SYS_DEEP_SLEEP_POLL            0xff0000
#define MASK_PMU_APB_AP_PUB_SYS_DEEP_SLEEP_POLL               0xff00
#define MASK_PMU_APB_WTLCP_PUB_SYS_DEEP_SLEEP_POLL            0xff
#define MASK_PMU_APB_CSSYS_PROTECT_EN_RC                         0x2000000
#define MASK_PMU_APB_CSSYS_PROTECT_EN_XTL                        0x1000000
#define MASK_PMU_APB_CPU_DAP_PROTECT_EN_RC                       0x800000
#define MASK_PMU_APB_CPU_DAP_PROTECT_EN_XTL                      0x400000
#define MASK_PMU_APB_AON_APB_PROTECT_EN_RC                       0x200000
#define MASK_PMU_APB_AON_APB_PROTECT_EN_XTL                      0x100000
#define MASK_PMU_APB_AON_APB_PROTECT_RC_SEL                   0xe0000
#define MASK_PMU_APB_AON_APB_PROTECT_EN                          0x10000
#define MASK_PMU_APB_CSSYS_PROTECT_RC_SEL                     0xf00
#define MASK_PMU_APB_CPU_DAP_PROTECT_RC_SEL                   0xe0
#define MASK_PMU_APB_CGM_PMU_26M_EN                              0x10
#define MASK_PMU_APB_CGM_PMU_26M_SEL                          0xc
#define MASK_PMU_APB_CGM_PMU_SEL                              0x3
#define MASK_PMU_APB_DDR_CTRL_AXI_LP_EN                          0x80000000
#define MASK_PMU_APB_DDR_CTRL_CGM_SEL                            0x40000000
#define MASK_PMU_APB_DDR_CHN9_AXI_LP_EN                          0x2000000
#define MASK_PMU_APB_DDR_CHN8_AXI_LP_EN                          0x1000000
#define MASK_PMU_APB_DDR_CHN7_AXI_LP_EN                          0x800000
#define MASK_PMU_APB_DDR_CHN6_AXI_LP_EN                          0x400000
#define MASK_PMU_APB_DDR_CHN5_AXI_LP_EN                          0x200000
#define MASK_PMU_APB_DDR_CHN4_AXI_LP_EN                          0x100000
#define MASK_PMU_APB_DDR_CHN3_AXI_LP_EN                          0x80000
#define MASK_PMU_APB_DDR_CHN2_AXI_LP_EN                          0x40000
#define MASK_PMU_APB_DDR_CHN1_AXI_LP_EN                          0x20000
#define MASK_PMU_APB_DDR_CHN0_AXI_LP_EN                          0x10000
#define MASK_PMU_APB_DDR_CHN9_CGM_SEL                            0x200
#define MASK_PMU_APB_DDR_CHN8_CGM_SEL                            0x100
#define MASK_PMU_APB_DDR_CHN7_CGM_SEL                            0x80
#define MASK_PMU_APB_DDR_CHN6_CGM_SEL                            0x40
#define MASK_PMU_APB_DDR_CHN5_CGM_SEL                            0x20
#define MASK_PMU_APB_DDR_CHN4_CGM_SEL                            0x10
#define MASK_PMU_APB_DDR_CHN3_CGM_SEL                            0x8
#define MASK_PMU_APB_DDR_CHN2_CGM_SEL                            0x4
#define MASK_PMU_APB_DDR_CHN1_CGM_SEL                            0x2
#define MASK_PMU_APB_DDR_CHN0_CGM_SEL                            0x1
#define MASK_PMU_APB_DDR_CHN9_AXI_STOP_SEL                       0x200
#define MASK_PMU_APB_DDR_CHN8_AXI_STOP_SEL                       0x100
#define MASK_PMU_APB_DDR_CHN7_AXI_STOP_SEL                       0x80
#define MASK_PMU_APB_DDR_CHN6_AXI_STOP_SEL                       0x40
#define MASK_PMU_APB_DDR_CHN5_AXI_STOP_SEL                       0x20
#define MASK_PMU_APB_DDR_CHN4_AXI_STOP_SEL                       0x10
#define MASK_PMU_APB_DDR_CHN3_AXI_STOP_SEL                       0x8
#define MASK_PMU_APB_DDR_CHN2_AXI_STOP_SEL                       0x4
#define MASK_PMU_APB_DDR_CHN1_AXI_STOP_SEL                       0x2
#define MASK_PMU_APB_DDR_CHN0_AXI_STOP_SEL                       0x1
#define MASK_PMU_APB_PD_WCN_SYS_DBG_SHUTDOWN_EN                  0x10000000
#define MASK_PMU_APB_PD_WCN_SYS_PD_SEL                           0x8000000
#define MASK_PMU_APB_PD_WCN_SYS_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_WCN_SYS_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_WCN_SYS_PWR_ON_DLY                    0xff0000
#define MASK_PMU_APB_PD_WCN_SYS_PWR_ON_SEQ_DLY                0xff00
#define MASK_PMU_APB_PD_WCN_SYS_ISO_ON_DLY                    0xff
#define MASK_PMU_APB_PD_WIFI_WRAP_DBG_SHUTDOWN_EN                0x10000000
#define MASK_PMU_APB_PD_WIFI_WRAP_PD_SEL                         0x8000000
#define MASK_PMU_APB_PD_WIFI_WRAP_FORCE_SHUTDOWN                 0x2000000
#define MASK_PMU_APB_PD_WIFI_WRAP_AUTO_SHUTDOWN_EN               0x1000000
#define MASK_PMU_APB_PD_WIFI_WRAP_PWR_ON_DLY                  0xff0000
#define MASK_PMU_APB_PD_WIFI_WRAP_PWR_ON_SEQ_DLY              0xff00
#define MASK_PMU_APB_PD_WIFI_WRAP_ISO_ON_DLY                  0xff
#define MASK_PMU_APB_PD_GNSS_WRAP_DBG_SHUTDOWN_EN                0x10000000
#define MASK_PMU_APB_PD_GNSS_WRAP_PD_SEL                         0x8000000
#define MASK_PMU_APB_PD_GNSS_WRAP_FORCE_SHUTDOWN                 0x2000000
#define MASK_PMU_APB_PD_GNSS_WRAP_AUTO_SHUTDOWN_EN               0x1000000
#define MASK_PMU_APB_PD_GNSS_WRAP_PWR_ON_DLY                  0xff0000
#define MASK_PMU_APB_PD_GNSS_WRAP_PWR_ON_SEQ_DLY              0xff00
#define MASK_PMU_APB_PD_GNSS_WRAP_ISO_ON_DLY                  0xff
#define MASK_PMU_APB_PD_CPU_MP8_DBG_SHUTDOWN_EN                  0x10000000
#define MASK_PMU_APB_PD_CPU_MP8_PD_SEL                           0x8000000
#define MASK_PMU_APB_PD_CPU_MP8_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_CPU_MP8_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_CPU_MP8_PWR_ON_DLY                    0xff0000
#define MASK_PMU_APB_PD_CPU_MP8_PWR_ON_SEQ_DLY                0xff00
#define MASK_PMU_APB_PD_CPU_MP8_ISO_ON_DLY                    0xff
#define MASK_PMU_APB_PD_CPU_LIT_C2_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_CPU_LIT_C2_PD_SEL                        0x8000000
#define MASK_PMU_APB_CPU_LIT_C2_WAKEUP_EN                        0x4000000
#define MASK_PMU_APB_PD_CPU_LIT_C2_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_CPU_LIT_C2_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_CPU_LIT_C2_PWR_ON_DLY                 0xff0000
#define MASK_PMU_APB_PD_CPU_LIT_C2_PWR_ON_SEQ_DLY             0xff00
#define MASK_PMU_APB_PD_CPU_LIT_C2_ISO_ON_DLY                 0xff
#define MASK_PMU_APB_PD_CPU_LIT_C3_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_CPU_LIT_C3_PD_SEL                        0x8000000
#define MASK_PMU_APB_CPU_LIT_C3_WAKEUP_EN                        0x4000000
#define MASK_PMU_APB_PD_CPU_LIT_C3_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_CPU_LIT_C3_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_CPU_LIT_C3_PWR_ON_DLY                 0xff0000
#define MASK_PMU_APB_PD_CPU_LIT_C3_PWR_ON_SEQ_DLY             0xff00
#define MASK_PMU_APB_PD_CPU_LIT_C3_ISO_ON_DLY                 0xff
#define MASK_PMU_APB_PD_CPU_BIG_C2_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_PD_SEL                        0x8000000
#define MASK_PMU_APB_CPU_BIG_C2_WAKEUP_EN                        0x4000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_PWR_ON_DLY                 0xff0000
#define MASK_PMU_APB_PD_CPU_BIG_C2_PWR_ON_SEQ_DLY             0xff00
#define MASK_PMU_APB_PD_CPU_BIG_C2_ISO_ON_DLY                 0xff
#define MASK_PMU_APB_PD_CPU_BIG_C3_DBG_SHUTDOWN_EN               0x10000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_PD_SEL                        0x8000000
#define MASK_PMU_APB_CPU_BIG_C3_WAKEUP_EN                        0x4000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_FORCE_SHUTDOWN                0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_AUTO_SHUTDOWN_EN              0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_PWR_ON_DLY                 0xff0000
#define MASK_PMU_APB_PD_CPU_BIG_C3_PWR_ON_SEQ_DLY             0xff00
#define MASK_PMU_APB_PD_CPU_BIG_C3_ISO_ON_DLY                 0xff
#define MASK_PMU_APB_PD_DBG_SYS_DBG_SHUTDOWN_EN                  0x10000000
#define MASK_PMU_APB_PD_DBG_SYS_FORCE_SHUTDOWN                   0x2000000
#define MASK_PMU_APB_PD_DBG_SYS_AUTO_SHUTDOWN_EN                 0x1000000
#define MASK_PMU_APB_PD_DBG_SYS_PWR_ON_DLY                    0xff0000
#define MASK_PMU_APB_PD_DBG_SYS_PWR_ON_SEQ_DLY                0xff00
#define MASK_PMU_APB_PD_DBG_SYS_ISO_ON_DLY                    0xff
#define MASK_PMU_APB_PD_GPU_CORE_FORCE_SHUTDOWN                  0x2000000
#define MASK_PMU_APB_PD_GPU_CORE_AUTO_SHUTDOWN_EN                0x1000000
#define MASK_PMU_APB_PD_GPU_CORE_PWR_ON_DLY                   0xff0000
#define MASK_PMU_APB_PD_GPU_CORE_PWR_ON_SEQ_DLY               0xff00
#define MASK_PMU_APB_PD_GPU_CORE_ISO_ON_DLY                   0xff
#define MASK_PMU_APB_PD_CPU_BIG_C3_STATE                      0x3e000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_STATE                      0x1f00000
#define MASK_PMU_APB_PD_CPU_LIT_C3_STATE                      0xf8000
#define MASK_PMU_APB_PD_CPU_LIT_C2_STATE                      0x7c00
#define MASK_PMU_APB_PD_GPU_CORE_STATE                        0x3e0
#define MASK_PMU_APB_PD_MM_VSP_STATE                          0x1f
#define MASK_PMU_APB_DDR_PHY_RET_EN_CLR_SW                       0x40000000
#define MASK_PMU_APB_DDR_PHY_RET_EN_CLR_SEL                      0x20000000
#define MASK_PMU_APB_DDR_OPERATE_MODE_BUSY                       0x10000000
#define MASK_PMU_APB_DDR_PUBL_RET_EN                             0x8000000
#define MASK_PMU_APB_DDR_PHY_ISO_RST_EN                          0x4000000
#define MASK_PMU_APB_DDR_UMCTL_RET_EN                            0x2000000
#define MASK_PMU_APB_DDR_PHY_AUTO_RET_EN                         0x1000000
#define MASK_PMU_APB_DDR_OPERATE_MODE_CNT_LMT                 0xff0000
#define MASK_PMU_APB_DDR_OPERATE_MODE                         0x700
#define MASK_PMU_APB_DDR_OPERATE_MODE_IDLE                    0x7
#define MASK_PMU_APB_DDR_UMCTL_SOFT_RST                          0x10000
#define MASK_PMU_APB_DDR_PHY_CKE_RET_EN                          0x1
#define MASK_PMU_APB_AON_RC_4M_SEL                               0x100
#define MASK_PMU_APB_GGE_26M_SEL                                 0x40
#define MASK_PMU_APB_PUB_26M_SEL                                 0x20
#define MASK_PMU_APB_AON_26M_SEL                                 0x10
#define MASK_PMU_APB_PUBCP_26M_SEL                               0x4
#define MASK_PMU_APB_WTLCP_26M_SEL                               0x2
#define MASK_PMU_APB_AP_26M_SEL                                  0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_DONE                      0x40000000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_DONE                      0x20000000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_DONE                        0x10000000
#define MASK_PMU_APB_PD_DBG_SYS_BISR_DONE                        0x8000000
#define MASK_PMU_APB_PD_MM_VSP_BISR_DONE                         0x4000000
#define MASK_PMU_APB_PD_GPU_CORE_BISR_DONE                       0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_BISR_DONE                     0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_BISR_DONE                     0x800000
#define MASK_PMU_APB_PD_CPU_LIT_C3_BISR_DONE                     0x400000
#define MASK_PMU_APB_PD_CPU_LIT_C2_BISR_DONE                     0x200000
#define MASK_PMU_APB_PD_DISP_BISR_DONE                           0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_DONE                   0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_DONE                        0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_DONE                      0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_DONE                      0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_DONE                  0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_DONE                  0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_DONE                    0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_DONE                     0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_DONE                   0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_DONE                   0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_DONE                       0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_DONE                         0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_DONE                        0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_DONE                         0x20
#define MASK_PMU_APB_PD_CPU_TOP_BISR_DONE                        0x10
#define MASK_PMU_APB_PD_CPU_BIG_C1_BISR_DONE                     0x8
#define MASK_PMU_APB_PD_CPU_BIG_C0_BISR_DONE                     0x4
#define MASK_PMU_APB_PD_CPU_LIT_C1_BISR_DONE                     0x2
#define MASK_PMU_APB_PD_CPU_LIT_C0_BISR_DONE                     0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_BUSY                      0x40000000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_BUSY                      0x20000000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_BUSY                        0x10000000
#define MASK_PMU_APB_PD_DBG_SYS_BISR_BUSY                        0x8000000
#define MASK_PMU_APB_PD_MM_VSP_BISR_BUSY                         0x4000000
#define MASK_PMU_APB_PD_GPU_CORE_BISR_BUSY                       0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_BISR_BUSY                     0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_BISR_BUSY                     0x800000
#define MASK_PMU_APB_PD_CPU_LIT_C3_BISR_BUSY                     0x400000
#define MASK_PMU_APB_PD_CPU_LIT_C2_BISR_BUSY                     0x200000
#define MASK_PMU_APB_PD_DISP_BISR_BUSY                           0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_BUSY                   0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_BUSY                        0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_BUSY                      0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_BUSY                      0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_BUSY                  0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_BUSY                  0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_BUSY                    0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_BUSY                     0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_BUSY                   0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_BUSY                   0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_BUSY                       0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_BUSY                         0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_BUSY                        0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_BUSY                         0x20
#define MASK_PMU_APB_PD_CPU_TOP_BISR_BUSY                        0x10
#define MASK_PMU_APB_PD_CPU_BIG_C1_BISR_BUSY                     0x8
#define MASK_PMU_APB_PD_CPU_BIG_C0_BISR_BUSY                     0x4
#define MASK_PMU_APB_PD_CPU_LIT_C1_BISR_BUSY                     0x2
#define MASK_PMU_APB_PD_CPU_LIT_C0_BISR_BUSY                     0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_FORCE_BYP                 0x40000000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_FORCE_BYP                 0x20000000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_FORCE_BYP                   0x10000000
#define MASK_PMU_APB_PD_DBG_SYS_BISR_FORCE_BYP                   0x8000000
#define MASK_PMU_APB_PD_MM_VSP_BISR_FORCE_BYP                    0x4000000
#define MASK_PMU_APB_PD_GPU_CORE_BISR_FORCE_BYP                  0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_BISR_FORCE_BYP                0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_BISR_FORCE_BYP                0x800000
#define MASK_PMU_APB_PD_CPU_LIT_C3_BISR_FORCE_BYP                0x400000
#define MASK_PMU_APB_PD_CPU_LIT_C2_BISR_FORCE_BYP                0x200000
#define MASK_PMU_APB_PD_DISP_BISR_FORCE_BYP                      0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_FORCE_BYP              0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP                   0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_BYP                 0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_BYP                 0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_BYP             0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_BYP             0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_BYP               0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_BYP                0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_FORCE_BYP              0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_FORCE_BYP              0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_FORCE_BYP                  0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_BYP                    0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_BYP                   0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_BYP                    0x20
#define MASK_PMU_APB_PD_CPU_TOP_BISR_FORCE_BYP                   0x10
#define MASK_PMU_APB_PD_CPU_BIG_C1_BISR_FORCE_BYP                0x8
#define MASK_PMU_APB_PD_CPU_BIG_C0_BISR_FORCE_BYP                0x4
#define MASK_PMU_APB_PD_CPU_LIT_C1_BISR_FORCE_BYP                0x2
#define MASK_PMU_APB_PD_CPU_LIT_C0_BISR_FORCE_BYP                0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_FORCE_EN                  0x40000000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_FORCE_EN                  0x20000000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_FORCE_EN                    0x10000000
#define MASK_PMU_APB_PD_DBG_SYS_BISR_FORCE_EN                    0x8000000
#define MASK_PMU_APB_PD_MM_VSP_BISR_FORCE_EN                     0x4000000
#define MASK_PMU_APB_PD_GPU_CORE_BISR_FORCE_EN                   0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_BISR_FORCE_EN                 0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_BISR_FORCE_EN                 0x800000
#define MASK_PMU_APB_PD_CPU_LIT_C3_BISR_FORCE_EN                 0x400000
#define MASK_PMU_APB_PD_CPU_LIT_C2_BISR_FORCE_EN                 0x200000
#define MASK_PMU_APB_PD_DISP_BISR_FORCE_EN                       0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_FORCE_EN               0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_EN                    0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_EN                  0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_EN                  0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_EN              0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_EN              0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_EN                0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_EN                 0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_FORCE_EN               0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_FORCE_EN               0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_FORCE_EN                   0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_EN                     0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_EN                    0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_EN                     0x20
#define MASK_PMU_APB_PD_CPU_TOP_BISR_FORCE_EN                    0x10
#define MASK_PMU_APB_PD_CPU_BIG_C1_BISR_FORCE_EN                 0x8
#define MASK_PMU_APB_PD_CPU_BIG_C0_BISR_FORCE_EN                 0x4
#define MASK_PMU_APB_PD_CPU_LIT_C1_BISR_FORCE_EN                 0x2
#define MASK_PMU_APB_PD_CPU_LIT_C0_BISR_FORCE_EN                 0x1
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG0                   0xffffffff
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG1                   0xffffffff
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG2                   0xffffffff
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG3                   0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG0                        0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG1                        0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG2                        0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG3                        0xffffffff
#define MASK_PMU_APB_SP_SLEEP_XTL_ON                             0x20
#define MASK_PMU_APB_WCN_SLEEP_XTL_ON                            0x8
#define MASK_PMU_APB_PUBCP_SLEEP_XTL_ON                          0x4
#define MASK_PMU_APB_WTLCP_SLEEP_XTL_ON                          0x2
#define MASK_PMU_APB_AP_SLEEP_XTL_ON                             0x1
#define MASK_PMU_APB_MEM_SLP_CFG                              0xffffffff
#define MASK_PMU_APB_MEM_SD_CFG                               0xffffffff
#define MASK_PMU_APB_RPLL_DLY_SEL                                0x4000000
#define MASK_PMU_APB_GPLL_DLY_SEL                                0x2000000
#define MASK_PMU_APB_CPPLL_DLY_SEL                               0x1000000
#define MASK_PMU_APB_LVDSDIS_PLL_DLY_SEL                         0x800000
#define MASK_PMU_APB_TWPLL_DLY_SEL                               0x400000
#define MASK_PMU_APB_LTEPLL_DLY_SEL                              0x200000
#define MASK_PMU_APB_BMPLL_DLY_SEL                               0x100000
#define MASK_PMU_APB_MPLL_DLY_SEL                                0x80000
#define MASK_PMU_APB_DPLL_DLY_SEL                                0x40000
#define MASK_PMU_APB_PLL_CHARGE_CLK_DIV_CFG                   0x3ff00
#define MASK_PMU_APB_PLL_WAIT_CNT_32K                         0xc0
#define MASK_PMU_APB_PLL_WAIT_CNT_4M                          0x3f
#define MASK_PMU_APB_WCN_PWR_WAIT_CNT                         0xff000000
#define MASK_PMU_APB_PUBCP_PWR_WAIT_CNT                       0xff0000
#define MASK_PMU_APB_WTLCP_PWR_WAIT_CNT                       0xff00
#define MASK_PMU_APB_AP_PWR_WAIT_CNT                          0xff
#define MASK_PMU_APB_EFUSE_PWON_WAIT_CNT                      0x3fc0000
#define MASK_PMU_APB_SLP_CTRL_CLK_DIV_CFG                     0x3ff00
#define MASK_PMU_APB_SP_PWR_WAIT_CNT                          0xff
#define MASK_PMU_APB_RC0_FORCE_OFF                               0x100
#define MASK_PMU_APB_RC0_FORCE_ON                                0x80
#define MASK_PMU_APB_RC0_SP_SEL                                  0x20
#define MASK_PMU_APB_RC0_WCN_SEL                                 0x8
#define MASK_PMU_APB_RC0_PUBCP_SEL                               0x4
#define MASK_PMU_APB_RC0_WTLCP_SEL                               0x2
#define MASK_PMU_APB_RC0_AP_SEL                                  0x1
#define MASK_PMU_APB_RC1_FORCE_OFF                               0x100
#define MASK_PMU_APB_RC1_FORCE_ON                                0x80
#define MASK_PMU_APB_RC1_ARM7_SEL                                0x20
#define MASK_PMU_APB_RC1_PUBCP_SEL                               0x4
#define MASK_PMU_APB_RC1_WTLCP_SEL                               0x2
#define MASK_PMU_APB_RC1_AP_SEL                                  0x1
#define MASK_PMU_APB_RC1_WAIT_CNT                             0xff00
#define MASK_PMU_APB_RC0_WAIT_CNT                             0xff
#define MASK_PMU_APB_MEM_AUTO_SLP_EN                          0xffffffff
#define MASK_PMU_APB_MEM_AUTO_SD_EN                           0xffffffff
#define MASK_PMU_APB_PD_GNSS_WRAP_WAKEUP_LOCK_EN                 0x40000000
#define MASK_PMU_APB_PD_WIFI_WRAP_WAKEUP_LOCK_EN                 0x20000000
#define MASK_PMU_APB_PD_WCN_SYS_WAKEUP_LOCK_EN                   0x10000000
#define MASK_PMU_APB_PD_PUB_SYS_WAKEUP_LOCK_EN                   0x8000000
#define MASK_PMU_APB_PD_PUBCP_SYS_WAKEUP_LOCK_EN                 0x4000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_WAKEUP_LOCK_EN               0x2000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_WAKEUP_LOCK_EN                0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_WAKEUP_LOCK_EN             0x800000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_WAKEUP_LOCK_EN             0x400000
#define MASK_PMU_APB_PD_WTLCP_TD_WAKEUP_LOCK_EN                  0x200000
#define MASK_PMU_APB_PD_DISP_WAKEUP_LOCK_EN                      0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_WAKEUP_LOCK_EN              0x80000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_WAKEUP_LOCK_EN              0x40000
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_WAKEUP_LOCK_EN              0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_WAKEUP_LOCK_EN                 0x10000
#define MASK_PMU_APB_PD_GPU_CORE_WAKEUP_LOCK_EN                  0x8000
#define MASK_PMU_APB_PD_GPU_TOP_WAKEUP_LOCK_EN                   0x4000
#define MASK_PMU_APB_PD_MM_VSP_WAKEUP_LOCK_EN                    0x2000
#define MASK_PMU_APB_PD_MM_TOP_WAKEUP_LOCK_EN                    0x1000
#define MASK_PMU_APB_PD_DBG_SYS_WAKEUP_LOCK_EN                   0x800
#define MASK_PMU_APB_PD_CPU_BIG_C3_WAKEUP_LOCK_EN                0x400
#define MASK_PMU_APB_PD_CPU_BIG_C2_WAKEUP_LOCK_EN                0x200
#define MASK_PMU_APB_PD_CPU_BIG_C1_WAKEUP_LOCK_EN                0x100
#define MASK_PMU_APB_PD_CPU_BIG_C0_WAKEUP_LOCK_EN                0x80
#define MASK_PMU_APB_PD_CPU_LIT_C3_WAKEUP_LOCK_EN                0x40
#define MASK_PMU_APB_PD_CPU_LIT_C2_WAKEUP_LOCK_EN                0x20
#define MASK_PMU_APB_PD_CPU_LIT_C1_WAKEUP_LOCK_EN                0x10
#define MASK_PMU_APB_PD_CPU_LIT_C0_WAKEUP_LOCK_EN                0x8
#define MASK_PMU_APB_PD_CPU_MP8_WAKEUP_LOCK_EN                   0x4
#define MASK_PMU_APB_PD_CPU_TOP_WAKEUP_LOCK_EN                   0x2
#define MASK_PMU_APB_PD_AP_SYS_WAKEUP_LOCK_EN                    0x1
#define MASK_PMU_APB_SLP_CTRL_SP_SYS_WAKEUP_LOCK_EN              0x10
#define MASK_PMU_APB_SLP_CTRL_WCN_SYS_WAKEUP_LOCK_EN             0x8
#define MASK_PMU_APB_SLP_CTRL_PUBCP_SYS_WAKEUP_LOCK_EN           0x4
#define MASK_PMU_APB_SLP_CTRL_WTLCP_SYS_WAKEUP_LOCK_EN           0x2
#define MASK_PMU_APB_SLP_CTRL_AP_SYS_WAKEUP_LOCK_EN              0x1
#define MASK_PMU_APB_CPU_BIG_C2_CORE_INT_DISABLE                 0x1
#define MASK_PMU_APB_CPU_BIG_C3_CORE_INT_DISABLE                 0x1
#define MASK_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE                0x1
#define MASK_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE                 0x1
#define MASK_PMU_APB_PUBCP_CORE_INT_DISABLE                      0x1
#define MASK_PMU_APB_CPU_LIT_C0_CORE_INT_DISABLE                 0x1
#define MASK_PMU_APB_CPU_LIT_C1_CORE_INT_DISABLE                 0x1
#define MASK_PMU_APB_CPU_BIG_C0_CORE_INT_DISABLE                 0x1
#define MASK_PMU_APB_CPU_BIG_C1_CORE_INT_DISABLE                 0x1
#define MASK_PMU_APB_CPU_LIT_C2_CORE_INT_DISABLE                 0x1
#define MASK_PMU_APB_CPU_LIT_C3_CORE_INT_DISABLE                 0x1
#define MASK_PMU_APB_AP_SYS_WFI_PMU_SAMPLE                       0x400
#define MASK_PMU_APB_CPU_TOP_WFI_PMU_SAMPLE                      0x200
#define MASK_PMU_APB_CPU_MP8_WFI_PMU_SAMPLE                      0x100
#define MASK_PMU_APB_CPU_LIT_C3_WFI_PMU_SAMPLE                   0x80
#define MASK_PMU_APB_CPU_LIT_C2_WFI_PMU_SAMPLE                   0x40
#define MASK_PMU_APB_CPU_BIG_C3_WFI_PMU_SAMPLE                   0x20
#define MASK_PMU_APB_CPU_BIG_C2_WFI_PMU_SAMPLE                   0x10
#define MASK_PMU_APB_CPU_LIT_C1_WFI_PMU_SAMPLE                   0x8
#define MASK_PMU_APB_CPU_LIT_C0_WFI_PMU_SAMPLE                   0x4
#define MASK_PMU_APB_CPU_BIG_C1_WFI_PMU_SAMPLE                   0x2
#define MASK_PMU_APB_CPU_BIG_C0_WFI_PMU_SAMPLE                   0x1
#define MASK_PMU_APB_PMU_DUMMY_REG                            0xffffffff
#define MASK_PMU_APB_DPLL1_FORCE_OFF                             0x200
#define MASK_PMU_APB_DPLL1_FORCE_ON                              0x100
#define MASK_PMU_APB_DPLL1_SP_SEL                                0x20
#define MASK_PMU_APB_DPLL1_WCN_SEL                               0x8
#define MASK_PMU_APB_DPLL1_PUBCP_SEL                             0x4
#define MASK_PMU_APB_DPLL1_WTLCP_SEL                             0x2
#define MASK_PMU_APB_DPLL1_AP_SEL                                0x1
#define MASK_PMU_APB_MPLL1_FORCE_OFF                             0x200
#define MASK_PMU_APB_MPLL1_FORCE_ON                              0x100
#define MASK_PMU_APB_MPLL1_SP_SEL                                0x20
#define MASK_PMU_APB_MPLL1_WCN_SEL                               0x8
#define MASK_PMU_APB_MPLL1_PUBCP_SEL                             0x4
#define MASK_PMU_APB_MPLL1_WTLCP_SEL                             0x2
#define MASK_PMU_APB_MPLL1_AP_SEL                                0x1
#define MASK_PMU_APB_MPLL2_FORCE_OFF                             0x200
#define MASK_PMU_APB_MPLL2_FORCE_ON                              0x100
#define MASK_PMU_APB_MPLL2_SP_SEL                                0x20
#define MASK_PMU_APB_MPLL2_WCN_SEL                               0x8
#define MASK_PMU_APB_MPLL2_PUBCP_SEL                             0x4
#define MASK_PMU_APB_MPLL2_WTLCP_SEL                             0x2
#define MASK_PMU_APB_MPLL2_AP_SEL                                0x1
#define MASK_PMU_APB_ISPPLL_FORCE_OFF                            0x800
#define MASK_PMU_APB_ISPPLL_FORCE_ON                             0x400
#define MASK_PMU_APB_ISPPLL_REF_SEL                              0x100
#define MASK_PMU_APB_ISPPLL_SP_SEL                               0x20
#define MASK_PMU_APB_ISPPLL_WCN_SEL                              0x8
#define MASK_PMU_APB_ISPPLL_PUBCP_SEL                            0x4
#define MASK_PMU_APB_ISPPLL_WTLCP_SEL                            0x2
#define MASK_PMU_APB_ISPPLL_AP_SEL                               0x1
#define MASK_PMU_APB_PMU_DUMMY_REG1                           0xffffffff
#define MASK_PMU_APB_SP_INT_DISABLE                              0x1
#define MASK_PMU_APB_WCN_SYS_WIFI_CM4_CORE_INT_DISABLE           0x1
#define MASK_PMU_APB_WCN_SYS_GNSS_CM4_CORE_INT_DISABLE           0x1
#define MASK_PMU_APB_PMU_DUMMY_REG2                           0xffffffff
#define MASK_PMU_APB_WTLCP_TGDSP_DSLP_ENA                        0x1
#define MASK_PMU_APB_WTLCP_LDSP_DSLP_ENA                         0x1
#define MASK_PMU_APB_AP_DSLP_ENA                                 0x1
#define MASK_PMU_APB_PUBCP_DSLP_ENA                              0x1
#define MASK_PMU_APB_WTLCP_DSLP_ENA                              0x1
#define MASK_PMU_APB_CPU_TOP_DSLP_ENA                            0x1
#define MASK_PMU_APB_WCN_PUB_DSLP_ENA                            0x8
#define MASK_PMU_APB_WTLCP_PUB_DSLP_ENA                          0x4
#define MASK_PMU_APB_PUBCP_PUB_DSLP_ENA                          0x2
#define MASK_PMU_APB_AP_PUB_DSLP_ENA                             0x1
#define MASK_PMU_APB_AP_AUTO_LSLP_ENA                            0x1
#define MASK_PMU_APB_PUBCP_AUTO_LSLP_ENA                         0x1
#define MASK_PMU_APB_WTLCP_AUTO_LSLP_ENA                         0x1
#define MASK_PMU_APB_WCN_DSLP_RELEASE_LSLP_EN                    0x8000000
#define MASK_PMU_APB_WTLCP_DSLP_RELEASE_LSLP_EN                  0x4000000
#define MASK_PMU_APB_PUBCP_DSLP_RELEASE_LSLP_EN                  0x2000000
#define MASK_PMU_APB_AP_DSLP_RELEASE_LSLP_EN                     0x1000000
#define MASK_PMU_APB_AON_DMA_LIGHT_FRC_LP_ACK_BYP                0x400000
#define MASK_PMU_APB_DMA_CHN2_LSLP_ENA                           0x200000
#define MASK_PMU_APB_DMA_CHN0_LSLP_ENA                           0x100000
#define MASK_PMU_APB_CA53_LSLP_BYP                               0x80000
#define MASK_PMU_APB_DMA_CHN3_LSLP_ENA                           0x40000
#define MASK_PMU_APB_DMA_CHN1_LSLP_ENA                           0x20000
#define MASK_PMU_APB_DMA_CHNALL_LSLP_ENA                         0x10000
#define MASK_PMU_APB_WCN_SYS_LSLP_SEL                            0x1000
#define MASK_PMU_APB_AON_DMA_LSLP_SEL                            0x800
#define MASK_PMU_APB_WTLCP_LSLP_SEL                              0x400
#define MASK_PMU_APB_PUBCP_LSLP_SEL                              0x200
#define MASK_PMU_APB_AP_LSLP_SEL                                 0x100
#define MASK_PMU_APB_WCN_SYS_LSLP_ENA                            0x10
#define MASK_PMU_APB_AON_DMA_LSLP_ENA                            0x8
#define MASK_PMU_APB_WTLCP_LSLP_ENA                              0x4
#define MASK_PMU_APB_PUBCP_LSLP_ENA                              0x2
#define MASK_PMU_APB_AP_LSLP_ENA                                 0x1
#define MASK_PMU_APB_ARM7_LIGHT_SLEEP                            0x1
#define MASK_PMU_APB_WCN_AUTO_LSLP_ENA                           0x1
#define MASK_PMU_APB_WCN_DOZE_DSLP_ENA                           0x8
#define MASK_PMU_APB_WTLCP_DOZE_DSLP_ENA                         0x4
#define MASK_PMU_APB_PUBCP_DOZE_DSLP_ENA                         0x2
#define MASK_PMU_APB_AP_DOZE_DSLP_ENA                            0x1
#define MASK_PMU_APB_WCN_SYS_XTL_STOP_BYPASS                     0x2
#define MASK_PMU_APB_WCN_SYS_DSLP_ENA                            0x1
#define MASK_PMU_APB_WIFI_WRAP_DSLP_ENA                          0x1
#define MASK_PMU_APB_GNSS_WRAP_DSLP_ENA                          0x1
#define MASK_PMU_APB_PUB_ACC_RDY                                 0x1
#define MASK_PMU_APB_PUB_CLK_RDY                                 0x1
#define MASK_PMU_APB_EIC_SYS_LSLP_MUX_SEL                     0x1c0
#define MASK_PMU_APB_EIC_ALL_DSLP_MUX_SEL                     0x30
#define MASK_PMU_APB_EIC_ALL_LSLP_MUX_SEL                     0xc
#define MASK_PMU_APB_EIC_LIGHT_SLEEP_SEL                         0x2
#define MASK_PMU_APB_EIC_DEEP_SLEEP_SEL                          0x1
#define MASK_PMU_APB_AXI_LP_CTRL_DISABLE                         0x1
#define MASK_PMU_APB_SP_CM4_DSLP_ENA                             0x1
#define MASK_PMU_APB_WIFI_CM4_DSLP_ENA                           0x1
#define MASK_PMU_APB_GNSS_CM4_DSLP_ENA                           0x1
#define MASK_PMU_APB_PMU_DEBUG                                0xffffffff
#define MASK_PMU_APB_AON_DMA_LIGHT_SLEEP_CNT_CLR                 0x80000
#define MASK_PMU_APB_WCN_PUB_DEEP_SLEEP_CNT_CLR                  0x40000
#define MASK_PMU_APB_WCN_DOZE_SLEEP_CNT_CLR                      0x20000
#define MASK_PMU_APB_WCN_DEEP_SLEEP_CNT_CLR                      0x10000
#define MASK_PMU_APB_WCN_LIGHT_SLEEP_CNT_CLR                     0x8000
#define MASK_PMU_APB_PUBCP_PUB_DEEP_SLEEP_CNT_CLR                0x4000
#define MASK_PMU_APB_WTLCP_PUB_DEEP_SLEEP_CNT_CLR                0x2000
#define MASK_PMU_APB_AP_PUB_DEEP_SLEEP_CNT_CLR                   0x1000
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP_CNT_CLR                    0x800
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP_CNT_CLR                    0x400
#define MASK_PMU_APB_AP_DOZE_SLEEP_CNT_CLR                       0x200
#define MASK_PMU_APB_ARM7_DEEP_SLEEP_CNT_CLR                     0x100
#define MASK_PMU_APB_PUB_DEEP_SLEEP_CNT_CLR                      0x80
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT_CLR                    0x40
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT_CLR                    0x20
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT_CLR                       0x10
#define MASK_PMU_APB_PUB_LIGHT_SLEEP_CNT_CLR                     0x8
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT_CLR                   0x4
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT_CLR                   0x2
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT_CLR                      0x1
#define MASK_PMU_APB_DISP_PUB_SYS_LIGHT_SLEEP_POLL            0xff00
#define MASK_PMU_APB_WCN_SYS_PUB_SYS_LIGHT_SLEEP_POLL         0xff
#define MASK_PMU_APB_AON_PUB_SYS_LIGHT_SLEEP_POLL             0xff000000
#define MASK_PMU_APB_PUBCP_PUB_SYS_LIGHT_SLEEP_POLL           0xff0000
#define MASK_PMU_APB_AP_PUB_SYS_LIGHT_SLEEP_POLL              0xff00
#define MASK_PMU_APB_WTLCP_PUB_SYS_LIGHT_SLEEP_POLL           0xff
#define MASK_PMU_APB_LVDSRFPLL_REF_SEL                        0x300
#define MASK_PMU_APB_CPU_TOP_GIC_DISABLE                         0x1
#define MASK_PMU_APB_AON_INT_SEL                                 0x1
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_WCN_DEEP_SLEEP_MASK      0x80000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_WCN_DEEP_SLEEP_MASK          0x40000000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_POL_SEL                  0x4000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_POL_SEL                      0x2000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL                  0x1000000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_WCN_DEEP_SLEEP_MASK      0x400000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_EXT_XTL_PD_MASK          0x200000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_ARM7_DEEP_SLEEP_MASK     0x100000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_CA53_TOP_PD_MASK         0x80000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_WTLCP_DEEP_SLEEP_MASK    0x40000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUBCP_DEEP_SLEEP_MASK    0x20000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_AP_DEEP_SLEEP_MASK       0x10000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_EXT_XTL_PD_MASK              0x8000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_ARM7_DEEP_SLEEP_MASK         0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_CA53_TOP_PD_MASK             0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_WTLCP_DEEP_SLEEP_MASK        0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_PUBCP_DEEP_SLEEP_MASK        0x800
#define MASK_PMU_APB_PAD_OUT_XTL_EN_AP_DEEP_SLEEP_MASK           0x400
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EXT_XTL_PD_MASK          0x200
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_ARM7_DEEP_SLEEP_MASK     0x100
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CA53_TOP_PD_MASK         0x80
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_WTLCP_DEEP_SLEEP_MASK    0x40
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUBCP_DEEP_SLEEP_MASK    0x20
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK       0x10
#define MASK_PMU_APB_EXT_XTL3_COMB_EN                            0x8
#define MASK_PMU_APB_EXT_XTL2_COMB_EN                            0x4
#define MASK_PMU_APB_EXT_XTL1_COMB_EN                            0x2
#define MASK_PMU_APB_EXT_XTL0_COMB_EN                            0x1
#define MASK_PMU_APB_PAD_OUT_XTL_EN_PLL_PD_MASK                  0x800000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PLL_PD_MASK              0x400000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_PLL_PD_MASK             0x200000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_PLL_PD_MASK             0x100000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK              0x80000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_POL_SEL                 0x40000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_POL_SEL                 0x20000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_WCN_DEEP_SLEEP_MASK     0x8000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_EXT_XTL_PD_MASK         0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_ARM7_DEEP_SLEEP_MASK    0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_CA53_TOP_PD_MASK        0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_WTLCP_DEEP_SLEEP_MASK   0x800
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_PUBCP_DEEP_SLEEP_MASK   0x400
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_AP_DEEP_SLEEP_MASK      0x200
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_WCN_DEEP_SLEEP_MASK     0x80
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_EXT_XTL_PD_MASK         0x40
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_ARM7_DEEP_SLEEP_MASK    0x20
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_CA53_TOP_PD_MASK        0x10
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_WTLCP_DEEP_SLEEP_MASK   0x8
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_PUBCP_DEEP_SLEEP_MASK   0x4
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_AP_DEEP_SLEEP_MASK      0x2
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_POL_SEL                 0x10000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_EXT_XTL_PD_MASK         0x100
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_PUB_SYS_PD_MASK         0x80
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_CA53_TOP_PD_MASK        0x40
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_PLL_PD_MASK             0x20
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_WCN_DEEP_SLEEP_MASK     0x10
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_ARM7_DEEP_SLEEP_MASK    0x8
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_WTLCP_DEEP_SLEEP_MASK   0x4
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_PUBCP_DEEP_SLEEP_MASK   0x2
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN2_AP_DEEP_SLEEP_MASK      0x1
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT                    0xffff0000
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT                       0xffff
#define MASK_PMU_APB_WCN_SYS_LIGHT_SLEEP_CNT                  0xffff0000
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT                    0xffff
#define MASK_PMU_APB_PUB_LIGHT_SLEEP_CNT                      0xffff0000
#define MASK_PMU_APB_AON_DMA_LIGHT_SLEEP_CNT                  0xffff
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT                     0xffff0000
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT                        0xffff
#define MASK_PMU_APB_WCN_SYS_DEEP_SLEEP_CNT                   0xffff0000
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT                     0xffff
#define MASK_PMU_APB_SP_DEEP_SLEEP_CNT                        0xffff0000
#define MASK_PMU_APB_PUB_DEEP_SLEEP_CNT                       0xffff
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP_CNT                     0xffff0000
#define MASK_PMU_APB_AP_DOZE_SLEEP_CNT                        0xffff
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP_CNT                     0xffff
#define MASK_PMU_APB_PUBCP_PUB_DEEP_SLEEP_CNT                 0xffff0000
#define MASK_PMU_APB_AP_PUB_DEEP_SLEEP_CNT                    0xffff
#define MASK_PMU_APB_WTLCP_PUB_DEEP_SLEEP_CNT                 0xffff
#define MASK_PMU_APB_PD_GNSS_WRAP_BISR_FORCE_SEL                 0x40000000
#define MASK_PMU_APB_PD_WIFI_WRAP_BISR_FORCE_SEL                 0x20000000
#define MASK_PMU_APB_PD_WCN_SYS_BISR_FORCE_SEL                   0x10000000
#define MASK_PMU_APB_PD_DBG_SYS_BISR_FORCE_SEL                   0x8000000
#define MASK_PMU_APB_PD_MM_VSP_BISR_FORCE_SEL                    0x4000000
#define MASK_PMU_APB_PD_GPU_CORE_BISR_FORCE_SEL                  0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_BISR_FORCE_SEL                0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_BISR_FORCE_SEL                0x800000
#define MASK_PMU_APB_PD_CPU_LIT_C3_BISR_FORCE_SEL                0x400000
#define MASK_PMU_APB_PD_CPU_LIT_C2_BISR_FORCE_SEL                0x200000
#define MASK_PMU_APB_PD_DISP_BISR_FORCE_SEL                      0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_BISR_FORCE_SEL              0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL                   0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_SEL                 0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_SEL                 0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_SEL             0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_SEL             0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_SEL               0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_SEL                0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_BISR_FORCE_SEL              0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_BISR_FORCE_SEL              0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_FORCE_SEL                  0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_SEL                    0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_SEL                   0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_SEL                    0x20
#define MASK_PMU_APB_PD_CPU_TOP_BISR_FORCE_SEL                   0x10
#define MASK_PMU_APB_PD_CPU_BIG_C1_BISR_FORCE_SEL                0x8
#define MASK_PMU_APB_PD_CPU_BIG_C0_BISR_FORCE_SEL                0x4
#define MASK_PMU_APB_PD_CPU_LIT_C1_BISR_FORCE_SEL                0x2
#define MASK_PMU_APB_PD_CPU_LIT_C0_BISR_FORCE_SEL                0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_ACK_D                          0x40000000
#define MASK_PMU_APB_PD_WIFI_WRAP_ACK_D                          0x20000000
#define MASK_PMU_APB_PD_WCN_SYS_ACK_D                            0x10000000
#define MASK_PMU_APB_PD_DBG_SYS_ACK_D                            0x8000000
#define MASK_PMU_APB_PD_MM_VSP_ACK_D                             0x4000000
#define MASK_PMU_APB_PD_GPU_CORE_ACK_D                           0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_ACK_D                         0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_ACK_D                         0x800000
#define MASK_PMU_APB_PD_CPU_LIT_C3_ACK_D                         0x400000
#define MASK_PMU_APB_PD_CPU_LIT_C2_ACK_D                         0x200000
#define MASK_PMU_APB_PD_DISP_ACK_D                               0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_ACK_D                       0x80000
#define MASK_PMU_APB_PD_PUBCP_SYS_ACK_D                          0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_ACK_D                          0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_ACK_D                      0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_ACK_D                      0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_ACK_D                        0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_ACK_D                         0x1000
#define MASK_PMU_APB_PD_PUB_SYS_ACK_D                            0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_ACK_D                       0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_ACK_D                       0x200
#define MASK_PMU_APB_PD_WTLCP_TD_ACK_D                           0x100
#define MASK_PMU_APB_PD_MM_TOP_ACK_D                             0x80
#define MASK_PMU_APB_PD_GPU_TOP_ACK_D                            0x40
#define MASK_PMU_APB_PD_AP_SYS_ACK_D                             0x20
#define MASK_PMU_APB_PD_CPU_TOP_ACK_D                            0x10
#define MASK_PMU_APB_PD_CPU_BIG_C1_ACK_D                         0x8
#define MASK_PMU_APB_PD_CPU_BIG_C0_ACK_D                         0x4
#define MASK_PMU_APB_PD_CPU_LIT_C1_ACK_D                         0x2
#define MASK_PMU_APB_PD_CPU_LIT_C0_ACK_D                         0x1
#define MASK_PMU_APB_PD_GNSS_WRAP_ACK_M                          0x40000000
#define MASK_PMU_APB_PD_WIFI_WRAP_ACK_M                          0x20000000
#define MASK_PMU_APB_PD_WCN_SYS_ACK_M                            0x10000000
#define MASK_PMU_APB_PD_DBG_SYS_ACK_M                            0x8000000
#define MASK_PMU_APB_PD_MM_VSP_ACK_M                             0x4000000
#define MASK_PMU_APB_PD_GPU_CORE_ACK_M                           0x2000000
#define MASK_PMU_APB_PD_CPU_BIG_C3_ACK_M                         0x1000000
#define MASK_PMU_APB_PD_CPU_BIG_C2_ACK_M                         0x800000
#define MASK_PMU_APB_PD_CPU_LIT_C3_ACK_M                         0x400000
#define MASK_PMU_APB_PD_CPU_LIT_C2_ACK_M                         0x200000
#define MASK_PMU_APB_PD_DISP_ACK_M                               0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_ACK_M                       0x80000
#define MASK_PMU_APB_PD_PUBCP_SYS_ACK_M                          0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_ACK_M                          0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_ACK_M                      0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_ACK_M                      0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_ACK_M                        0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_ACK_M                         0x1000
#define MASK_PMU_APB_PD_PUB_SYS_ACK_M                            0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_ACK_M                       0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_ACK_M                       0x200
#define MASK_PMU_APB_PD_WTLCP_TD_ACK_M                           0x100
#define MASK_PMU_APB_PD_MM_TOP_ACK_M                             0x80
#define MASK_PMU_APB_PD_GPU_TOP_ACK_M                            0x40
#define MASK_PMU_APB_PD_AP_SYS_ACK_M                             0x20
#define MASK_PMU_APB_PD_CPU_TOP_ACK_M                            0x10
#define MASK_PMU_APB_PD_CPU_BIG_C1_ACK_M                         0x8
#define MASK_PMU_APB_PD_CPU_BIG_C0_ACK_M                         0x4
#define MASK_PMU_APB_PD_CPU_LIT_C1_ACK_M                         0x2
#define MASK_PMU_APB_PD_CPU_LIT_C0_ACK_M                         0x1
#define MASK_PMU_APB_ISPPLL_PUB_SEL                              0x2000000
#define MASK_PMU_APB_DPLL1_PUB_SEL                               0x1000000
#define MASK_PMU_APB_DPLL0_PUB_SEL                               0x800000
#define MASK_PMU_APB_MPLL2_PUB_SEL                               0x400000
#define MASK_PMU_APB_MPLL1_PUB_SEL                               0x200000
#define MASK_PMU_APB_MPLL0_PUB_SEL                               0x100000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUB_SYS_PD_MASK          0x80000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN1_PUB_SYS_PD_MASK         0x40000
#define MASK_PMU_APB_PAD_OUT_XTL_BUF_EN0_PUB_SYS_PD_MASK         0x20000
#define MASK_PMU_APB_PAD_OUT_XTL_EN_PUB_SYS_PD_MASK              0x10000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_SYS_PD_MASK          0x8000
#define MASK_PMU_APB_CPPLL_PUB_SEL                               0x4000
#define MASK_PMU_APB_RPLL_PUB_SEL                                0x2000
#define MASK_PMU_APB_GPLL_PUB_SEL                                0x1000
#define MASK_PMU_APB_RC1_PUB_SEL                                 0x800
#define MASK_PMU_APB_RC0_PUB_SEL                                 0x400
#define MASK_PMU_APB_LVDSDIS_PLL_PUB_SEL                         0x200
#define MASK_PMU_APB_LTEPLL_PUB_SEL                              0x100
#define MASK_PMU_APB_TWPLL_PUB_SEL                               0x80
#define MASK_PMU_APB_DPLL_PUB_SEL                                0x40
#define MASK_PMU_APB_BMPLL_PUB_SEL                               0x20
#define MASK_PMU_APB_MPLL_PUB_SEL                                0x10
#define MASK_PMU_APB_XTLBUF1_PUB_SEL                             0x8
#define MASK_PMU_APB_XTLBUF0_PUB_SEL                             0x4
#define MASK_PMU_APB_XTL1_PUB_SEL                                0x2
#define MASK_PMU_APB_XTL0_PUB_SEL                                0x1
#define MASK_PMU_APB_BIG_C3_SHUTDOWN_DIS                         0x8000000
#define MASK_PMU_APB_BIG_C3_ISO_DIS                              0x4000000
#define MASK_PMU_APB_BIG_C3_CGM_DIS                              0x2000000
#define MASK_PMU_APB_BIG_C2_SHUTDOWN_DIS                         0x1000000
#define MASK_PMU_APB_BIG_C2_ISO_DIS                              0x800000
#define MASK_PMU_APB_BIG_C2_CGM_DIS                              0x400000
#define MASK_PMU_APB_PWR_ST_SIG_DISABLE                          0x200000
#define MASK_PMU_APB_TOP_SHUTDOWN_DIS                            0x100000
#define MASK_PMU_APB_TOP_ISO_DIS                                 0x80000
#define MASK_PMU_APB_TOP_CGM_DIS                                 0x40000
#define MASK_PMU_APB_LIT_C3_SHUTDOWN_DIS                         0x20000
#define MASK_PMU_APB_LIT_C3_ISO_DIS                              0x10000
#define MASK_PMU_APB_LIT_C3_CGM_DIS                              0x8000
#define MASK_PMU_APB_LIT_C2_SHUTDOWN_DIS                         0x4000
#define MASK_PMU_APB_LIT_C2_ISO_DIS                              0x2000
#define MASK_PMU_APB_LIT_C2_CGM_DIS                              0x1000
#define MASK_PMU_APB_BIG_C1_SHUTDOWN_DIS                         0x800
#define MASK_PMU_APB_BIG_C1_ISO_DIS                              0x400
#define MASK_PMU_APB_BIG_C1_CGM_DIS                              0x200
#define MASK_PMU_APB_BIG_C0_SHUTDOWN_DIS                         0x100
#define MASK_PMU_APB_BIG_C0_ISO_DIS                              0x80
#define MASK_PMU_APB_BIG_C0_CGM_DIS                              0x40
#define MASK_PMU_APB_LIT_C1_SHUTDOWN_DIS                         0x20
#define MASK_PMU_APB_LIT_C1_ISO_DIS                              0x10
#define MASK_PMU_APB_LIT_C1_CGM_DIS                              0x8
#define MASK_PMU_APB_LIT_C0_SHUTDOWN_DIS                         0x4
#define MASK_PMU_APB_LIT_C0_ISO_DIS                              0x2
#define MASK_PMU_APB_LIT_C0_CGM_DIS                              0x1
#define MASK_PMU_APB_RC0_BYP_SRAM                                0x800
#define MASK_PMU_APB_XTLBUF0_BYP_SRAM                            0x400
#define MASK_PMU_APB_XTL0_BYP_SRAM                               0x200
#define MASK_PMU_APB_EFUSE_SEL_BUF                               0x100
#define MASK_PMU_APB_AON_WAKEUP_POR                              0x10
#define MASK_PMU_APB_AON_SRAM_RC_SYS_SEL                         0x8
#define MASK_PMU_APB_AON_SRAM_XTLBUF_SYS_SEL                     0x4
#define MASK_PMU_APB_ARM7_MEM_ALL_SEL                            0x2
#define MASK_PMU_APB_AON_MEM_ARM7_SEL                            0x1
#define MASK_PMU_APB_INT_REQ_PWR_DOWN_CLR                     0x3ff0000
#define MASK_PMU_APB_INT_REQ_PWR_UP_CLR                       0x3ff
#define MASK_PMU_APB_TWPLL_CGM_PLL_PD_SEL                     0xe000000
#define MASK_PMU_APB_TWPLL_CGM_PLL_PD_BYP                        0x1000000
#define MASK_PMU_APB_TWPLL_DELAY_RST_ASSERT                   0xff0000
#define MASK_PMU_APB_TWPLL_DELAY_EN_OFF                       0xff00
#define MASK_PMU_APB_TWPLL_DELAY_PWR_ON                       0xff
#define MASK_PMU_APB_PD_CA53_LIT_MP2_DBG_SHUTDOWN_EN             0x10000000
#define MASK_PMU_APB_PD_CA53_LIT_MP2_PD_SEL                      0x8000000
#define MASK_PMU_APB_PD_CA53_LIT_MP2_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_CA53_LIT_MP2_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_CA53_LIT_MP2_PWR_ON_DLY               0xff0000
#define MASK_PMU_APB_PD_CA53_LIT_MP2_PWR_ON_SEQ_DLY           0xff00
#define MASK_PMU_APB_PD_CA53_LIT_MP2_ISO_ON_DLY               0xff
#define MASK_PMU_APB_PD_CA53_BIG_MP2_DBG_SHUTDOWN_EN             0x10000000
#define MASK_PMU_APB_PD_CA53_BIG_MP2_PD_SEL                      0x8000000
#define MASK_PMU_APB_PD_CA53_BIG_MP2_FORCE_SHUTDOWN              0x2000000
#define MASK_PMU_APB_PD_CA53_BIG_MP2_AUTO_SHUTDOWN_EN            0x1000000
#define MASK_PMU_APB_PD_CA53_BIG_MP2_PWR_ON_DLY               0xff0000
#define MASK_PMU_APB_PD_CA53_BIG_MP2_PWR_ON_SEQ_DLY           0xff00
#define MASK_PMU_APB_PD_CA53_BIG_MP2_ISO_ON_DLY               0xff
#define MASK_PMU_APB_BMPLL_FORCE_OFF                             0x800
#define MASK_PMU_APB_BMPLL_FORCE_ON                              0x400
#define MASK_PMU_APB_BMPLL_REF_SEL                               0x100
#define MASK_PMU_APB_BMPLL_ARM7_SEL                              0x20
#define MASK_PMU_APB_BMPLL_PUBCP_SEL                             0x4
#define MASK_PMU_APB_BMPLL_WTLCP_SEL                             0x2
#define MASK_PMU_APB_BMPLL_AP_SEL                                0x1
#define MASK_PMU_APB_ISPPLL_WAIT_CNT                          0xff000000
#define MASK_PMU_APB_DPLL1_WAIT_CNT                           0xff0000
#define MASK_PMU_APB_MPLL2_WAIT_CNT                           0xff00
#define MASK_PMU_APB_MPLL1_WAIT_CNT                           0xff
#define MASK_PMU_APB_MP2_PWR_ST_SWITCH                           0x100
#define MASK_PMU_APB_MP2_CCI_GATE_DISABLE                        0x80
#define MASK_PMU_APB_GPU_CA53_CCI_EN                             0x40
#define MASK_PMU_APB_DAP_CA53_CCI_EN                             0x20
#define MASK_PMU_APB_CA53_LIT_AUTO_CLK_CTRL_DISABLE              0x10
#define MASK_PMU_APB_CA53_BIG_AUTO_CLK_CTRL_DISABLE              0x8
#define MASK_PMU_APB_CA53_CCI_LP_CTRL_DISABLE                    0x4
#define MASK_PMU_APB_CA53_NIC_LP_CTRL_DISABLE                    0x1
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_SOFT                         0x2
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_TEST_SEL                     0x1
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC0                 0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC1                 0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC2                 0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC3                 0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC4                 0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC5                 0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_EN0                       0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_EN1                       0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_EN2                       0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_EN3                       0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_EN4                       0xffffffff
#define MASK_PMU_APB_CPU_WAKEUP_IRQ_EN5                       0xffffffff
#define MASK_PMU_APB_CPU_BIG_C1_DSLP_ENA                         0x1
#define MASK_PMU_APB_CPU_BIG_C0_DSLP_ENA                         0x1
#define MASK_PMU_APB_CPU_LIT_C1_DSLP_ENA                         0x1
#define MASK_PMU_APB_CPU_LIT_C0_DSLP_ENA                         0x1
#define MASK_PMU_APB_CA53_BIG_MP2_DSLP_ENA                       0x1
#define MASK_PMU_APB_CA53_LIT_MP2_DSLP_ENA                       0x1
#define MASK_PMU_APB_LIT_ACINACTM_SEL                            0x1
#define MASK_PMU_APB_BIG_ACINACTM_SEL                            0x1
#define MASK_PMU_APB_CPU_MP8_GIC_RST_EN                          0x10
#define MASK_PMU_APB_CPU_BIG_CORE_GIC_RST_EN                     0x8
#define MASK_PMU_APB_CPU_BIG_MP2_GIC_RST_EN                      0x4
#define MASK_PMU_APB_CPU_LIT_CORE_GIC_RST_EN                     0x2
#define MASK_PMU_APB_CPU_LIT_MP2_GIC_RST_EN                      0x1
#define MASK_PMU_APB_CGM_OFF_DLY                              0xff000000
#define MASK_PMU_APB_CGM_ON_DLY                               0xff0000
#define MASK_PMU_APB_ISO_OFF_DLY                              0xff00
#define MASK_PMU_APB_RST_DEASSERT_DLY                         0xff
#define MASK_PMU_APB_SHUTDOWN_M_D_DLY                         0x3fc0000
#define MASK_PMU_APB_PWR_ST_CLK_DIV_CFG                       0x3ff00
#define MASK_PMU_APB_RST_ASSERT_DLY                           0xff
#define MASK_PMU_APB_SAVE_RESTORE_DLY                         0x1fe
#define MASK_PMU_APB_BISR_WAIT_SRAM_CA53_LIT_MP2_EN              0x1
#define MASK_PMU_APB_CORE_CGM_OFF_DLY                         0xff000000
#define MASK_PMU_APB_MP2_CGM_OFF_DLY                          0xff0000
#define MASK_PMU_APB_DCDC_PWR_OFF_DLY                         0xff00
#define MASK_PMU_APB_DCDC_PWR_ON_DLY                          0xff
#define MASK_PMU_APB_PD_CA53_TOP_SHUTDOWN_DCDC                   0x100000
#define MASK_PMU_APB_PD_CPU_BIG_C1_STATE                      0xf8000
#define MASK_PMU_APB_PD_CPU_BIG_C0_STATE                      0x7c00
#define MASK_PMU_APB_PD_CPU_LIT_C1_STATE                      0x3e0
#define MASK_PMU_APB_PD_CPU_LIT_C0_STATE                      0x1f
#define MASK_PMU_APB_PD_GNSS_WRAP_STATE                       0x1f00000
#define MASK_PMU_APB_PD_WIFI_WRAP_STATE                       0xf8000
#define MASK_PMU_APB_PD_WCN_SYS_STATE                         0x7c00
#define MASK_PMU_APB_PD_CPU_MP8_STATE                         0x3e0
#define MASK_PMU_APB_PD_DBG_SYS_STATE                         0x1f
#define MASK_PMU_APB_CPU_BIG_C3_DSLP_ENA                         0x1
#define MASK_PMU_APB_CPU_BIG_C2_DSLP_ENA                         0x1
#define MASK_PMU_APB_CPU_LIT_C3_DSLP_ENA                         0x1
#define MASK_PMU_APB_CPU_LIT_C2_DSLP_ENA                         0x1
#define MASK_PMU_APB_CPU_MP8_DSLP_ENA                            0x1
#define MASK_PMU_APB_AON_SYSTEM_SLEEP                            0x400000
#define MASK_PMU_APB_DISP_SYSTEM_SLEEP                           0x200000
#define MASK_PMU_APB_VSP_SYSTEM_SLEEP                            0x100000
#define MASK_PMU_APB_AON_FORCE_SYSTEM_SLEEP                      0x80000
#define MASK_PMU_APB_DISP_FORCE_SYSTEM_SLEEP                     0x40000
#define MASK_PMU_APB_VSP_FORCE_SYSTEM_SLEEP                      0x20000
#define MASK_PMU_APB_PUB_SYS_AUTO_DEEP_SLEEP_ENABLE              0x10000
#define MASK_PMU_APB_SP_SYSTEM_SLEEP                             0x8000
#define MASK_PMU_APB_PUB_SYS_SYSTEM_SLEEP                        0x4000
#define MASK_PMU_APB_WCN_SYS_SYSTEM_SLEEP                        0x2000
#define MASK_PMU_APB_GPU_TOP_SYSTEM_SLEEP                        0x1000
#define MASK_PMU_APB_MM_TOP_SYSTEM_SLEEP                         0x800
#define MASK_PMU_APB_PUBCP_SYSTEM_SLEEP                          0x400
#define MASK_PMU_APB_WTLCP_SYSTEM_SLEEP                          0x200
#define MASK_PMU_APB_AP_SYSTEM_SLEEP                             0x100
#define MASK_PMU_APB_SP_FORCE_SYSTEM_SLEEP                       0x80
#define MASK_PMU_APB_PUB_SYS_FORCE_SYSTEM_SLEEP                  0x40
#define MASK_PMU_APB_WCN_SYS_FORCE_SYSTEM_SLEEP                  0x20
#define MASK_PMU_APB_GPU_TOP_FORCE_SYSTEM_SLEEP                  0x10
#define MASK_PMU_APB_MM_TOP_FORCE_SYSTEM_SLEEP                   0x8
#define MASK_PMU_APB_PUBCP_FORCE_SYSTEM_SLEEP                    0x4
#define MASK_PMU_APB_WTLCP_FORCE_SYSTEM_SLEEP                    0x2
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP                       0x1
#define MASK_PMU_APB_WTL2AON_LP_STATUS_L                      0xffffffff
#define MASK_PMU_APB_WTL2AON_LP_STATUS_H                      0xffffffff
#define MASK_PMU_APB_DISP_RST_SEL                                0x10
#define MASK_PMU_APB_DISP_FORCE_LIGHT_SLEEP                      0x8
#define MASK_PMU_APB_DISP_FORCE_DEEP_SLEEP                       0x4
#define MASK_PMU_APB_DISP_LSLP_ENA                               0x2
#define MASK_PMU_APB_DISP_DSLP_ENA                               0x1
#define MASK_PMU_APB_LIT_C1_RST_RELEASE_CNT                   0xffff0000
#define MASK_PMU_APB_LIT_C0_RST_RELEASE_CNT                   0xffff
#define MASK_PMU_APB_LIT_C3_RST_RELEASE_CNT                   0xffff0000
#define MASK_PMU_APB_LIT_C2_RST_RELEASE_CNT                   0xffff
#define MASK_PMU_APB_BIG_C1_RST_RELEASE_CNT                   0xffff0000
#define MASK_PMU_APB_BIG_C0_RST_RELEASE_CNT                   0xffff
#define MASK_PMU_APB_BIG_C3_RST_RELEASE_CNT                   0xffff0000
#define MASK_PMU_APB_BIG_C2_RST_RELEASE_CNT                   0xffff
#define MASK_PMU_APB_CLUSTER_RST_RELEASE_CNT                  0xffff0000
#define MASK_PMU_APB_BIG_C3_WARM_RST_STABLE_BYP                  0x80000000
#define MASK_PMU_APB_BIG_C2_WARM_RST_STABLE_BYP                  0x40000000
#define MASK_PMU_APB_BIG_C1_WARM_RST_STABLE_BYP                  0x20000000
#define MASK_PMU_APB_BIG_C0_WARM_RST_STABLE_BYP                  0x10000000
#define MASK_PMU_APB_LIT_C3_WARM_RST_STABLE_BYP                  0x8000000
#define MASK_PMU_APB_LIT_C2_WARM_RST_STABLE_BYP                  0x4000000
#define MASK_PMU_APB_LIT_C1_WARM_RST_STABLE_BYP                  0x2000000
#define MASK_PMU_APB_LIT_C0_WARM_RST_STABLE_BYP                  0x1000000
#define MASK_PMU_APB_BIG_C3_CORE_MODE_ST_RST                     0x800000
#define MASK_PMU_APB_BIG_C2_CORE_MODE_ST_RST                     0x400000
#define MASK_PMU_APB_BIG_C1_CORE_MODE_ST_RST                     0x200000
#define MASK_PMU_APB_BIG_C0_CORE_MODE_ST_RST                     0x100000
#define MASK_PMU_APB_LIT_C3_CORE_MODE_ST_RST                     0x80000
#define MASK_PMU_APB_LIT_C2_CORE_MODE_ST_RST                     0x40000
#define MASK_PMU_APB_LIT_C1_CORE_MODE_ST_RST                     0x20000
#define MASK_PMU_APB_LIT_C0_CORE_MODE_ST_RST                     0x10000
#define MASK_PMU_APB_BIG_C3_INT_WAKEUP_EN                        0x8000
#define MASK_PMU_APB_BIG_C2_INT_WAKEUP_EN                        0x4000
#define MASK_PMU_APB_BIG_C1_INT_WAKEUP_EN                        0x2000
#define MASK_PMU_APB_BIG_C0_INT_WAKEUP_EN                        0x1000
#define MASK_PMU_APB_LIT_C3_INT_WAKEUP_EN                        0x800
#define MASK_PMU_APB_LIT_C2_INT_WAKEUP_EN                        0x400
#define MASK_PMU_APB_LIT_C1_INT_WAKEUP_EN                        0x200
#define MASK_PMU_APB_LIT_C0_INT_WAKEUP_EN                        0x100
#define MASK_PMU_APB_BIG_C3_SIMD_RET_EN                          0x80
#define MASK_PMU_APB_BIG_C2_SIMD_RET_EN                          0x40
#define MASK_PMU_APB_BIG_C1_SIMD_RET_EN                          0x20
#define MASK_PMU_APB_BIG_C0_SIMD_RET_EN                          0x10
#define MASK_PMU_APB_LIT_C3_SIMD_RET_EN                          0x8
#define MASK_PMU_APB_LIT_C2_SIMD_RET_EN                          0x4
#define MASK_PMU_APB_LIT_C1_SIMD_RET_EN                          0x2
#define MASK_PMU_APB_LIT_C0_SIMD_RET_EN                          0x1
#define MASK_PMU_APB_BIG_C3_SOFT_INT                             0x80000000
#define MASK_PMU_APB_BIG_C2_SOFT_INT                             0x40000000
#define MASK_PMU_APB_BIG_C1_SOFT_INT                             0x20000000
#define MASK_PMU_APB_BIG_C0_SOFT_INT                             0x10000000
#define MASK_PMU_APB_LIT_C3_SOFT_INT                             0x8000000
#define MASK_PMU_APB_LIT_C2_SOFT_INT                             0x4000000
#define MASK_PMU_APB_LIT_C1_SOFT_INT                             0x2000000
#define MASK_PMU_APB_LIT_C0_SOFT_INT                             0x1000000
#define MASK_PMU_APB_BIG_C3_DBG_RST_EN                           0x800000
#define MASK_PMU_APB_BIG_C2_DBG_RST_EN                           0x400000
#define MASK_PMU_APB_BIG_C1_DBG_RST_EN                           0x200000
#define MASK_PMU_APB_BIG_C0_DBG_RST_EN                           0x100000
#define MASK_PMU_APB_LIT_C3_DBG_RST_EN                           0x80000
#define MASK_PMU_APB_LIT_C2_DBG_RST_EN                           0x40000
#define MASK_PMU_APB_LIT_C1_DBG_RST_EN                           0x20000
#define MASK_PMU_APB_LIT_C0_DBG_RST_EN                           0x10000
#define MASK_PMU_APB_BIG_C3_WARM_RST_OFF_EMU_EN                  0x8000
#define MASK_PMU_APB_BIG_C2_WARM_RST_OFF_EMU_EN                  0x4000
#define MASK_PMU_APB_BIG_C1_WARM_RST_OFF_EMU_EN                  0x2000
#define MASK_PMU_APB_BIG_C0_WARM_RST_OFF_EMU_EN                  0x1000
#define MASK_PMU_APB_LIT_C3_WARM_RST_OFF_EMU_EN                  0x800
#define MASK_PMU_APB_LIT_C2_WARM_RST_OFF_EMU_EN                  0x400
#define MASK_PMU_APB_LIT_C1_WARM_RST_OFF_EMU_EN                  0x200
#define MASK_PMU_APB_LIT_C0_WARM_RST_OFF_EMU_EN                  0x100
#define MASK_PMU_APB_BIG_C3_WARM_RST_OFF_EN                      0x80
#define MASK_PMU_APB_BIG_C2_WARM_RST_OFF_EN                      0x40
#define MASK_PMU_APB_BIG_C1_WARM_RST_OFF_EN                      0x20
#define MASK_PMU_APB_BIG_C0_WARM_RST_OFF_EN                      0x10
#define MASK_PMU_APB_LIT_C3_WARM_RST_OFF_EN                      0x8
#define MASK_PMU_APB_LIT_C2_WARM_RST_OFF_EN                      0x4
#define MASK_PMU_APB_LIT_C1_WARM_RST_OFF_EN                      0x2
#define MASK_PMU_APB_LIT_C0_WARM_RST_OFF_EN                      0x1
#define MASK_PMU_APB_BIG_C3_DBG_RST_SW                           0x80000000
#define MASK_PMU_APB_BIG_C2_DBG_RST_SW                           0x40000000
#define MASK_PMU_APB_BIG_C1_DBG_RST_SW                           0x20000000
#define MASK_PMU_APB_BIG_C0_DBG_RST_SW                           0x10000000
#define MASK_PMU_APB_LIT_C3_DBG_RST_SW                           0x8000000
#define MASK_PMU_APB_LIT_C2_DBG_RST_SW                           0x4000000
#define MASK_PMU_APB_LIT_C1_DBG_RST_SW                           0x2000000
#define MASK_PMU_APB_LIT_C0_DBG_RST_SW                           0x1000000
#define MASK_PMU_APB_BIG_C3_WARM_RST_SW                          0x800000
#define MASK_PMU_APB_BIG_C2_WARM_RST_SW                          0x400000
#define MASK_PMU_APB_BIG_C1_WARM_RST_SW                          0x200000
#define MASK_PMU_APB_BIG_C0_WARM_RST_SW                          0x100000
#define MASK_PMU_APB_LIT_C3_WARM_RST_SW                          0x80000
#define MASK_PMU_APB_LIT_C2_WARM_RST_SW                          0x40000
#define MASK_PMU_APB_LIT_C1_WARM_RST_SW                          0x20000
#define MASK_PMU_APB_LIT_C0_WARM_RST_SW                          0x10000
#define MASK_PMU_APB_BIG_C3_DBG_RST_HW                           0x8000
#define MASK_PMU_APB_BIG_C2_DBG_RST_HW                           0x4000
#define MASK_PMU_APB_BIG_C1_DBG_RST_HW                           0x2000
#define MASK_PMU_APB_BIG_C0_DBG_RST_HW                           0x1000
#define MASK_PMU_APB_LIT_C3_DBG_RST_HW                           0x800
#define MASK_PMU_APB_LIT_C2_DBG_RST_HW                           0x400
#define MASK_PMU_APB_LIT_C1_DBG_RST_HW                           0x200
#define MASK_PMU_APB_LIT_C0_DBG_RST_HW                           0x100
#define MASK_PMU_APB_BIG_C3_WARM_RST_HW                          0x80
#define MASK_PMU_APB_BIG_C2_WARM_RST_HW                          0x40
#define MASK_PMU_APB_BIG_C1_WARM_RST_HW                          0x20
#define MASK_PMU_APB_BIG_C0_WARM_RST_HW                          0x10
#define MASK_PMU_APB_LIT_C3_WARM_RST_HW                          0x8
#define MASK_PMU_APB_LIT_C2_WARM_RST_HW                          0x4
#define MASK_PMU_APB_LIT_C1_WARM_RST_HW                          0x2
#define MASK_PMU_APB_LIT_C0_WARM_RST_HW                          0x1
#define MASK_PMU_APB_BIG_C3_FUNC_RST_SEL                         0x80000000
#define MASK_PMU_APB_BIG_C2_FUNC_RST_SEL                         0x40000000
#define MASK_PMU_APB_BIG_C1_FUNC_RST_SEL                         0x20000000
#define MASK_PMU_APB_BIG_C0_FUNC_RST_SEL                         0x10000000
#define MASK_PMU_APB_LIT_C3_FUNC_RST_SEL                         0x8000000
#define MASK_PMU_APB_LIT_C2_FUNC_RST_SEL                         0x4000000
#define MASK_PMU_APB_LIT_C1_FUNC_RST_SEL                         0x2000000
#define MASK_PMU_APB_LIT_C0_FUNC_RST_SEL                         0x1000000
#define MASK_PMU_APB_BIG_C3_DBG_RST_SW_SEL                       0x800000
#define MASK_PMU_APB_BIG_C2_DBG_RST_SW_SEL                       0x400000
#define MASK_PMU_APB_BIG_C1_DBG_RST_SW_SEL                       0x200000
#define MASK_PMU_APB_BIG_C0_DBG_RST_SW_SEL                       0x100000
#define MASK_PMU_APB_LIT_C3_DBG_RST_SW_SEL                       0x80000
#define MASK_PMU_APB_LIT_C2_DBG_RST_SW_SEL                       0x40000
#define MASK_PMU_APB_LIT_C1_DBG_RST_SW_SEL                       0x20000
#define MASK_PMU_APB_LIT_C0_DBG_RST_SW_SEL                       0x10000
#define MASK_PMU_APB_BIG_C3_WARM_RST_SW_SEL                      0x8000
#define MASK_PMU_APB_BIG_C2_WARM_RST_SW_SEL                      0x4000
#define MASK_PMU_APB_BIG_C1_WARM_RST_SW_SEL                      0x2000
#define MASK_PMU_APB_BIG_C0_WARM_RST_SW_SEL                      0x1000
#define MASK_PMU_APB_LIT_C3_WARM_RST_SW_SEL                      0x800
#define MASK_PMU_APB_LIT_C2_WARM_RST_SW_SEL                      0x400
#define MASK_PMU_APB_LIT_C1_WARM_RST_SW_SEL                      0x200
#define MASK_PMU_APB_LIT_C0_WARM_RST_SW_SEL                      0x100
#define MASK_PMU_APB_APCPU_CORE_SOFT_RST_HW_CTRL_EN           0xff
#define MASK_PMU_APB_OFF_EMU_BYP_PACTIVE                         0x10000
#define MASK_PMU_APB_CORE_DBG_RST_OPT                         0xff00
#define MASK_PMU_APB_CLUSTER_SOFT_RST_CORE_EN                 0xff
#define MASK_PMU_APB_CPU_TOP_POR_RST_SEL                         0x100000
#define MASK_PMU_APB_CLUSTER_DBG_RST_OPT                      0xff000
#define MASK_PMU_APB_CLUSTER_SOFT_RST_EN_SRST_GEN                0x800
#define MASK_PMU_APB_CLUSTER_SOFT_RST_EN_POR_RST                 0x400
#define MASK_PMU_APB_CLUSTER_SOFT_INT                            0x200
#define MASK_PMU_APB_CLUSTER_DBG_RST_SW_SEL                      0x100
#define MASK_PMU_APB_CLUSTER_WARM_RST_SW_SEL                     0x80
#define MASK_PMU_APB_CLUSTER_DBG_RST_SW                          0x40
#define MASK_PMU_APB_CLUSTER_WARM_RST_SW                         0x20
#define MASK_PMU_APB_CLUSTER_DBG_RST                             0x10
#define MASK_PMU_APB_CLUSTER_WARM_RST                            0x8
#define MASK_PMU_APB_CLUSTER_DBG_RST_EN                          0x4
#define MASK_PMU_APB_CLUSTER_WARM_RST_MRET_EN                    0x2
#define MASK_PMU_APB_CLUSTER_WARM_RST_OFF_EN                     0x1
#define MASK_PMU_APB_APCPU_DEBUG_APB_CS_SOFT_RST_HW_CTRL_EN      0x10000
#define MASK_PMU_APB_APCPU_ATB_CS_SOFT_RST_HW_CTRL_EN            0x8000
#define MASK_PMU_APB_APCPU_GIC_CS_SOFT_RST_HW_CTRL_EN            0x4000
#define MASK_PMU_APB_APCPU_DEBUG_APB_SOFT_RST_HW_CTRL_EN         0x2000
#define MASK_PMU_APB_APCPU_ATB_SOFT_RST_HW_CTRL_EN               0x1000
#define MASK_PMU_APB_APCPU_SCU_POR_SOFT_RST_HW_CTRL_EN           0x800
#define MASK_PMU_APB_APCPU_SCU_SOFT_RST_HW_CTRL_EN               0x400
#define MASK_PMU_APB_APCPU_GIC_SOFT_RST_HW_CTRL_EN               0x200
#define MASK_PMU_APB_APCPU_PERIPH_SOFT_RST_HW_CTRL_EN            0x100
#define MASK_PMU_APB_APCPU_NIC_TOP_SOFT_RST_HW_CTRL_EN           0x80
#define MASK_PMU_APB_APCPU_NIC_GIC_SOFT_RST_HW_CTRL_EN           0x40
#define MASK_PMU_APB_APCPU_NIC_ACE_SOFT_RST_HW_CTRL_EN           0x20
#define MASK_PMU_APB_APCPU_ASYNC_DDR_SOFT_RST_HW_CTRL_EN         0x10
#define MASK_PMU_APB_APCPU_CSSYS_SOFT_RST_HW_CTRL_EN             0x8
#define MASK_PMU_APB_APCPU_CSSYS_APB_SOFT_RST_HW_CTRL_EN         0x4
#define MASK_PMU_APB_APCPU_ASYNC_AP_SOFT_RST_HW_CTRL_EN          0x2
#define MASK_PMU_APB_APCPU_ASYNC_DAP_SOFT_RST_HW_CTRL_EN         0x1
#define MASK_PMU_APB_CPU_CLUSTER_SOFT_INT_DISABLE                0x1
#define MASK_PMU_APB_BIG_C3_PACTIVE_DBNS_SEL                  0xc0000000
#define MASK_PMU_APB_BIG_C2_PACTIVE_DBNS_SEL                  0x30000000
#define MASK_PMU_APB_BIG_C1_PACTIVE_DBNS_SEL                  0xc000000
#define MASK_PMU_APB_BIG_C0_PACTIVE_DBNS_SEL                  0x3000000
#define MASK_PMU_APB_LIT_C3_PACTIVE_DBNS_SEL                  0xc00000
#define MASK_PMU_APB_LIT_C2_PACTIVE_DBNS_SEL                  0x300000
#define MASK_PMU_APB_LIT_C1_PACTIVE_DBNS_SEL                  0xc0000
#define MASK_PMU_APB_LIT_C0_PACTIVE_DBNS_SEL                  0x30000
#define MASK_PMU_APB_BIG_C3_DBG_AUTO_ON_FROM_OFF_EMU             0x8000
#define MASK_PMU_APB_BIG_C2_DBG_AUTO_ON_FROM_OFF_EMU             0x4000
#define MASK_PMU_APB_BIG_C1_DBG_AUTO_ON_FROM_OFF_EMU             0x2000
#define MASK_PMU_APB_BIG_C0_DBG_AUTO_ON_FROM_OFF_EMU             0x1000
#define MASK_PMU_APB_LIT_C3_DBG_AUTO_ON_FROM_OFF_EMU             0x800
#define MASK_PMU_APB_LIT_C2_DBG_AUTO_ON_FROM_OFF_EMU             0x400
#define MASK_PMU_APB_LIT_C1_DBG_AUTO_ON_FROM_OFF_EMU             0x200
#define MASK_PMU_APB_LIT_C0_DBG_AUTO_ON_FROM_OFF_EMU             0x100
#define MASK_PMU_APB_BIG_C3_DBG_AUTO_ON_FROM_OFF                 0x80
#define MASK_PMU_APB_BIG_C2_DBG_AUTO_ON_FROM_OFF                 0x40
#define MASK_PMU_APB_BIG_C1_DBG_AUTO_ON_FROM_OFF                 0x20
#define MASK_PMU_APB_BIG_C0_DBG_AUTO_ON_FROM_OFF                 0x10
#define MASK_PMU_APB_LIT_C3_DBG_AUTO_ON_FROM_OFF                 0x8
#define MASK_PMU_APB_LIT_C2_DBG_AUTO_ON_FROM_OFF                 0x4
#define MASK_PMU_APB_LIT_C1_DBG_AUTO_ON_FROM_OFF                 0x2
#define MASK_PMU_APB_LIT_C0_DBG_AUTO_ON_FROM_OFF                 0x1
#define MASK_PMU_APB_CLUSTER_HS_STATE                         0x1e0
#define MASK_PMU_APB_CLUSTER_WARM_RST_STABLE_BYP                 0x10
#define MASK_PMU_APB_CLUSTER_PACTIVE_DBNS_SEL                 0xc
#define MASK_PMU_APB_CLUSTER_INT_WAKEUP_EN                       0x2
#define MASK_PMU_APB_CLUSTER_MODE_ST_RST                         0x1
#define MASK_PMU_APB_BIG_C3_CG_WITH_LP_FLAG                      0x8000
#define MASK_PMU_APB_BIG_C2_CG_WITH_LP_FLAG                      0x4000
#define MASK_PMU_APB_BIG_C1_CG_WITH_LP_FLAG                      0x2000
#define MASK_PMU_APB_BIG_C0_CG_WITH_LP_FLAG                      0x1000
#define MASK_PMU_APB_LIT_C3_CG_WITH_LP_FLAG                      0x800
#define MASK_PMU_APB_LIT_C2_CG_WITH_LP_FLAG                      0x400
#define MASK_PMU_APB_LIT_C1_CG_WITH_LP_FLAG                      0x200
#define MASK_PMU_APB_LIT_C0_CG_WITH_LP_FLAG                      0x100
#define MASK_PMU_APB_BIG_C3_CG_WITH_CGM_EN                       0x80
#define MASK_PMU_APB_BIG_C2_CG_WITH_CGM_EN                       0x40
#define MASK_PMU_APB_BIG_C1_CG_WITH_CGM_EN                       0x20
#define MASK_PMU_APB_BIG_C0_CG_WITH_CGM_EN                       0x10
#define MASK_PMU_APB_LIT_C3_CG_WITH_CGM_EN                       0x8
#define MASK_PMU_APB_LIT_C2_CG_WITH_CGM_EN                       0x4
#define MASK_PMU_APB_LIT_C1_CG_WITH_CGM_EN                       0x2
#define MASK_PMU_APB_LIT_C0_CG_WITH_CGM_EN                       0x1
#define MASK_PMU_APB_CLUSTER_RAM_RELEASE_CNT                  0xffff0000
#define MASK_PMU_APB_CORE_RAM_RELEASE_CNT                     0xffff
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_LIT_C0                0xff000000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_LIT_C1                0xff0000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_LIT_C2                0xff00
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_LIT_C3                0xff
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_BIG_C0                0xff000000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_BIG_C1                0xff0000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_BIG_C2                0xff00
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_BIG_C3                0xff
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_BIG_MP4               0xff000000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_LIT_MP4               0xff0000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_MP8                   0xff00
#define MASK_PMU_APB_PWR_ST_SW_CTRL_CPU_TOP                   0xff
#define MASK_PMU_APB_PWR_ST_SW_CTRL_AP_SYS                    0xff000000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_DBG_SYS                   0xff0000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_PUB_SYS                   0xff00
#define MASK_PMU_APB_PWR_ST_SW_CTRL_MM_TOP                    0xff
#define MASK_PMU_APB_PWR_ST_SW_CTRL_MM_VSP                    0xff000000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_DISP                      0xff0000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_GPU_TOP                   0xff00
#define MASK_PMU_APB_PWR_ST_SW_CTRL_GPU_CORE                  0xff
#define MASK_PMU_APB_PWR_ST_SW_CTRL_PUBCP_SYS                 0xff000000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WCN_CP_SYS                0xff0000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WIFI_WRAP                 0xff00
#define MASK_PMU_APB_PWR_ST_SW_CTRL_GNSS_WRAP                 0xff
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WTLCP_SYS                 0xff000000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WTLCP_HU3GE_A             0xff0000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WTLCP_HU3GE_B             0xff00
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WTLCP_TD                  0xff
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WTLCP_LTE_P1              0xff000000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WTLCP_LTE_P2              0xff0000
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WTLCP_LTE_P3              0xff00
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WTLCP_TGDSP               0xff
#define MASK_PMU_APB_PWR_ST_SW_CTRL_WTLCP_LDSP                0xff000000
#define MASK_PMU_APB_CLUSTER_CG_WITH_CGM_EN                      0x100000
#define MASK_PMU_APB_CPU_MP8_DEEP_BYP_CSYSPWRUPREQ               0x80000
#define MASK_PMU_APB_CPU_TOP_DEEP_BYP_CSYSPWRUPREQ               0x40000
#define MASK_PMU_APB_FCM_MRET_GIC600_GIC_LP_CTRL_DISABLE         0x20000
#define MASK_PMU_APB_FCM_MRET_DBG_PDBGCLK_LP_CTRL_DISABLE        0x10000
#define MASK_PMU_APB_FCM_MRET_CLUSTER_GICCLK_LP_CTRL_DISABLE     0x8000
#define MASK_PMU_APB_FCM_MRET_CLUSTER_ATCLK_LP_CTRL_DISABLE      0x4000
#define MASK_PMU_APB_FCM_MRET_CLUSTER_PCLK_LP_CTRL_DISABLE       0x2000
#define MASK_PMU_APB_FCM_MRET_CLUSTER_SCLK_LP_CTRL_DISABLE       0x1000
#define MASK_PMU_APB_FCM_MRET_APCPU_ACE_LP_CTRL_DISABLE          0x800
#define MASK_PMU_APB_FCM_MRET_APCPU_TOP_LP_CTRL_DISABLE          0x400
#define MASK_PMU_APB_FCM_MRET_APCPU_AXI_LP_CTRL_DISABLE          0x200
#define MASK_PMU_APB_FCM_OFF_GIC600_GIC_LP_CTRL_DISABLE          0x100
#define MASK_PMU_APB_FCM_OFF_DBG_PDBGCLK_LP_CTRL_DISABLE         0x80
#define MASK_PMU_APB_FCM_OFF_CLUSTER_GICCLK_LP_CTRL_DISABLE      0x40
#define MASK_PMU_APB_FCM_OFF_CLUSTER_ATCLK_LP_CTRL_DISABLE       0x20
#define MASK_PMU_APB_FCM_OFF_CLUSTER_PCLK_LP_CTRL_DISABLE        0x10
#define MASK_PMU_APB_FCM_OFF_CLUSTER_SCLK_LP_CTRL_DISABLE        0x8
#define MASK_PMU_APB_FCM_OFF_APCPU_ACE_LP_CTRL_DISABLE           0x4
#define MASK_PMU_APB_FCM_OFF_APCPU_TOP_LP_CTRL_DISABLE           0x2
#define MASK_PMU_APB_FCM_OFF_APCPU_AXI_LP_CTRL_DISABLE           0x1
#define MASK_PMU_APB_PD_GPU_CORE_PWRDWN_ABORT_FLAG               0x8
#define MASK_PMU_APB_PD_GPU_CORE_PWRUP_ABORT_FLAG                0x4
#define MASK_PMU_APB_PD_GPU_CORE_DBG_NOPWRDWN_REQ                0x2
#define MASK_PMU_APB_PD_GPU_CORE_DBG_SHUTDOWN_EN                 0x1
#define MASK_PMU_APB_WCN_SYS_SLEEP_XTL_ON_SEL                    0x2
#define MASK_PMU_APB_WCN_SYS_SLEEP_XTL_ON_REG                    0x1
#define MASK_PMU_APB_DDR_CFG_BUS_PWR_HS_ACK_BYP                  0x40000
#define MASK_PMU_APB_DDR_CFG_BUS_PWR_HS_REQ_EN                   0x20000
#define MASK_PMU_APB_DDR_CFG_BUS_PWR_HS_REQ_SW                   0x10000
#define MASK_PMU_APB_SP_SYS_DDR_PWR_HS_ACK_BYP                   0x400
#define MASK_PMU_APB_WCN_SYS_DDR_PWR_HS_ACK_BYP                  0x200
#define MASK_PMU_APB_PUBCP_SYS_DDR_PWR_HS_ACK_BYP                0x100
#define MASK_PMU_APB_WTLCP_SYS_DDR_PWR_HS_ACK_BYP                0x80
#define MASK_PMU_APB_APDISP_SYS_DDR_PWR_HS_ACK_BYP               0x40
#define MASK_PMU_APB_APVSP_SYS_DDR_PWR_HS_ACK_BYP                0x20
#define MASK_PMU_APB_APMM_SYS_DDR_PWR_HS_ACK_BYP                 0x10
#define MASK_PMU_APB_APGPU_SYS_DDR_PWR_HS_ACK_BYP                0x8
#define MASK_PMU_APB_APCPU_SYS_DDR_PWR_HS_ACK_BYP                0x4
#define MASK_PMU_APB_AP_SYS_DDR_PWR_HS_ACK_BYP                   0x2
#define MASK_PMU_APB_AON_SYS_DDR_PWR_HS_ACK_BYP                  0x1
#define MASK_PMU_APB_AON_DMA_DDR_WAKEUP_BYP                      0x800
#define MASK_PMU_APB_SP_SYS_DDR_WAKEUP_BYP                       0x400
#define MASK_PMU_APB_WCN_SYS_DDR_WAKEUP_BYP                      0x200
#define MASK_PMU_APB_PUBCP_SYS_DDR_WAKEUP_BYP                    0x100
#define MASK_PMU_APB_WTLCP_SYS_DDR_WAKEUP_BYP                    0x80
#define MASK_PMU_APB_APDISP_SYS_DDR_WAKEUP_BYP                   0x40
#define MASK_PMU_APB_APVSP_SYS_DDR_WAKEUP_BYP                    0x20
#define MASK_PMU_APB_APMM_SYS_DDR_WAKEUP_BYP                     0x10
#define MASK_PMU_APB_APGPU_SYS_DDR_WAKEUP_BYP                    0x8
#define MASK_PMU_APB_APCPU_SYS_DDR_WAKEUP_BYP                    0x4
#define MASK_PMU_APB_AP_SYS_DDR_WAKEUP_BYP                       0x2
#define MASK_PMU_APB_AON_SYS_DDR_WAKEUP_BYP                      0x1
#define MASK_PMU_APB_DDR_DEEP_BYP_GPU                            0x80000000
#define MASK_PMU_APB_DDR_DEEP_BYP_VSP                            0x40000000
#define MASK_PMU_APB_DDR_DEEP_BYP_MM                             0x20000000
#define MASK_PMU_APB_DDR_LIGHT_BYP_GPU                           0x10000000
#define MASK_PMU_APB_DDR_LIGHT_BYP_VSP                           0x8000000
#define MASK_PMU_APB_DDR_LIGHT_BYP_MM                            0x4000000
#define MASK_PMU_APB_DDR_SLP_STATUS                           0x3c00000
#define MASK_PMU_APB_PUB_AUTO_BYP_DISP                           0x200000
#define MASK_PMU_APB_PUB_AUTO_BYP_AON                            0x100000
#define MASK_PMU_APB_PUB_AUTO_BYP_WCN                            0x80000
#define MASK_PMU_APB_PUB_AUTO_BYP_WTLCP                          0x40000
#define MASK_PMU_APB_PUB_AUTO_BYP_PUBCP                          0x20000
#define MASK_PMU_APB_PUB_AUTO_BYP_AP                             0x10000
#define MASK_PMU_APB_PUB_CHNL_CLK_FRC_26M                        0x8000
#define MASK_PMU_APB_AON2DDR_CHNL_FRC_SEL                        0x4000
#define MASK_PMU_APB_SLP_CNT_CLR_EN                              0x2000
#define MASK_PMU_APB_PUB_DFS_PLL_FORCE_ON_EN                  0x1c00
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP                   0x200
#define MASK_PMU_APB_DDR_SLEEP_DISABLE                           0x100
#define MASK_PMU_APB_ALL_LIGHT_SLEEP_SEL                         0x80
#define MASK_PMU_APB_SELF_REFRESH_REQ_ABORT_EN                   0x40
#define MASK_PMU_APB_SYSMON_CNT_BYP                              0x20
#define MASK_PMU_APB_SYSMON_SMARTLIGHT_BYP                       0x10
#define MASK_PMU_APB_PUB_SYS_SMART_LSLP_ENA                      0x8
#define MASK_PMU_APB_PUB_SYS_SELF_REFRESH_FLAG_BYPASS            0x4
#define MASK_PMU_APB_PUB_SYS_PWR_PD_ACK_BYPASS                   0x2
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_LOCK_ACK_BYPASS          0x1
#define MASK_PMU_APB_PUB_SYS_SLEEP_WAIT_CNT                   0xffff0000
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_WAIT_CNT              0xffff
#define MASK_PMU_APB_SP_SYS_PWR_HS_ACK_BYP                       0x400
#define MASK_PMU_APB_WCN_SYS_PWR_HS_ACK_BYP                      0x200
#define MASK_PMU_APB_PUBCP_SYS_PWR_HS_ACK_BYP                    0x100
#define MASK_PMU_APB_WTLCP_SYS_PWR_HS_ACK_BYP                    0x80
#define MASK_PMU_APB_APDISP_SYS_PWR_HS_ACK_BYP                   0x40
#define MASK_PMU_APB_APVSP_SYS_PWR_HS_ACK_BYP                    0x20
#define MASK_PMU_APB_APMM_SYS_PWR_HS_ACK_BYP                     0x10
#define MASK_PMU_APB_APGPU_SYS_PWR_HS_ACK_BYP                    0x8
#define MASK_PMU_APB_APCPU_SYS_PWR_HS_ACK_BYP                    0x4
#define MASK_PMU_APB_AP_SYS_PWR_HS_ACK_BYP                       0x2
#define MASK_PMU_APB_AON_SYS_PWR_HS_ACK_BYP                      0x1
#define MASK_PMU_APB_SP_SYS_PWR_HS_REQ_EN                        0x400
#define MASK_PMU_APB_WCN_SYS_PWR_HS_REQ_EN                       0x200
#define MASK_PMU_APB_PUBCP_SYS_PWR_HS_REQ_EN                     0x100
#define MASK_PMU_APB_WTLCP_SYS_PWR_HS_REQ_EN                     0x80
#define MASK_PMU_APB_APDISP_SYS_PWR_HS_REQ_EN                    0x40
#define MASK_PMU_APB_APVSP_SYS_PWR_HS_REQ_EN                     0x20
#define MASK_PMU_APB_APMM_SYS_PWR_HS_REQ_EN                      0x10
#define MASK_PMU_APB_APGPU_SYS_PWR_HS_REQ_EN                     0x8
#define MASK_PMU_APB_APCPU_SYS_PWR_HS_REQ_EN                     0x4
#define MASK_PMU_APB_AP_SYS_PWR_HS_REQ_EN                        0x2
#define MASK_PMU_APB_AON_SYS_PWR_HS_REQ_EN                       0x1
#define MASK_PMU_APB_CPU_LIT_C0_PCHN_SW_EN                       0x80000000
#define MASK_PMU_APB_CPU_LIT_C0_PREQ_SW                          0x40000000
#define MASK_PMU_APB_CPU_LIT_C0_PACCEPT_SW                       0x20000000
#define MASK_PMU_APB_CPU_LIT_C0_PDENY_SW                         0x10000000
#define MASK_PMU_APB_CPU_LIT_C0_BYP_PACTIVE                      0x1000000
#define MASK_PMU_APB_CPU_LIT_C0_PSTATE_SW                     0xfc0000
#define MASK_PMU_APB_CPU_LIT_C0_PACTIVE_SW                    0x3ffff
#define MASK_PMU_APB_CPU_LIT_C1_PCHN_SW_EN                       0x80000000
#define MASK_PMU_APB_CPU_LIT_C1_PREQ_SW                          0x40000000
#define MASK_PMU_APB_CPU_LIT_C1_PACCEPT_SW                       0x20000000
#define MASK_PMU_APB_CPU_LIT_C1_PDENY_SW                         0x10000000
#define MASK_PMU_APB_CPU_LIT_C1_BYP_PACTIVE                      0x1000000
#define MASK_PMU_APB_CPU_LIT_C1_PSTATE_SW                     0xfc0000
#define MASK_PMU_APB_CPU_LIT_C1_PACTIVE_SW                    0x3ffff
#define MASK_PMU_APB_CPU_LIT_C2_PCHN_SW_EN                       0x80000000
#define MASK_PMU_APB_CPU_LIT_C2_PREQ_SW                          0x40000000
#define MASK_PMU_APB_CPU_LIT_C2_PACCEPT_SW                       0x20000000
#define MASK_PMU_APB_CPU_LIT_C2_PDENY_SW                         0x10000000
#define MASK_PMU_APB_CPU_LIT_C2_BYP_PACTIVE                      0x1000000
#define MASK_PMU_APB_CPU_LIT_C2_PSTATE_SW                     0xfc0000
#define MASK_PMU_APB_CPU_LIT_C2_PACTIVE_SW                    0x3ffff
#define MASK_PMU_APB_CPU_LIT_C3_PCHN_SW_EN                       0x80000000
#define MASK_PMU_APB_CPU_LIT_C3_PREQ_SW                          0x40000000
#define MASK_PMU_APB_CPU_LIT_C3_PACCEPT_SW                       0x20000000
#define MASK_PMU_APB_CPU_LIT_C3_PDENY_SW                         0x10000000
#define MASK_PMU_APB_CPU_LIT_C3_BYP_PACTIVE                      0x1000000
#define MASK_PMU_APB_CPU_LIT_C3_PSTATE_SW                     0xfc0000
#define MASK_PMU_APB_CPU_LIT_C3_PACTIVE_SW                    0x3ffff
#define MASK_PMU_APB_CPU_BIG_C0_PCHN_SW_EN                       0x80000000
#define MASK_PMU_APB_CPU_BIG_C0_PREQ_SW                          0x40000000
#define MASK_PMU_APB_CPU_BIG_C0_PACCEPT_SW                       0x20000000
#define MASK_PMU_APB_CPU_BIG_C0_PDENY_SW                         0x10000000
#define MASK_PMU_APB_CPU_BIG_C0_BYP_PACTIVE                      0x1000000
#define MASK_PMU_APB_CPU_BIG_C0_PSTATE_SW                     0xfc0000
#define MASK_PMU_APB_CPU_BIG_C0_PACTIVE_SW                    0x3ffff
#define MASK_PMU_APB_CPU_BIG_C1_PCHN_SW_EN                       0x80000000
#define MASK_PMU_APB_CPU_BIG_C1_PREQ_SW                          0x40000000
#define MASK_PMU_APB_CPU_BIG_C1_PACCEPT_SW                       0x20000000
#define MASK_PMU_APB_CPU_BIG_C1_PDENY_SW                         0x10000000
#define MASK_PMU_APB_CPU_BIG_C1_BYP_PACTIVE                      0x1000000
#define MASK_PMU_APB_CPU_BIG_C1_PSTATE_SW                     0xfc0000
#define MASK_PMU_APB_CPU_BIG_C1_PACTIVE_SW                    0x3ffff
#define MASK_PMU_APB_CPU_BIG_C2_PCHN_SW_EN                       0x80000000
#define MASK_PMU_APB_CPU_BIG_C2_PREQ_SW                          0x40000000
#define MASK_PMU_APB_CPU_BIG_C2_PACCEPT_SW                       0x20000000
#define MASK_PMU_APB_CPU_BIG_C2_PDENY_SW                         0x10000000
#define MASK_PMU_APB_CPU_BIG_C2_BYP_PACTIVE                      0x1000000
#define MASK_PMU_APB_CPU_BIG_C2_PSTATE_SW                     0xfc0000
#define MASK_PMU_APB_CPU_BIG_C2_PACTIVE_SW                    0x3ffff
#define MASK_PMU_APB_CPU_BIG_C3_PCHN_SW_EN                       0x80000000
#define MASK_PMU_APB_CPU_BIG_C3_PREQ_SW                          0x40000000
#define MASK_PMU_APB_CPU_BIG_C3_PACCEPT_SW                       0x20000000
#define MASK_PMU_APB_CPU_BIG_C3_PDENY_SW                         0x10000000
#define MASK_PMU_APB_CPU_BIG_C3_BYP_PACTIVE                      0x1000000
#define MASK_PMU_APB_CPU_BIG_C3_PSTATE_SW                     0xfc0000
#define MASK_PMU_APB_CPU_BIG_C3_PACTIVE_SW                    0x3ffff
#define MASK_PMU_APB_CPU_CLUSTER_PCHN_SW_EN                      0x80000000
#define MASK_PMU_APB_CPU_CLUSTER_PREQ_SW                         0x40000000
#define MASK_PMU_APB_CPU_CLUSTER_PACCEPT_SW                      0x20000000
#define MASK_PMU_APB_CPU_CLUSTER_PDENY_SW                        0x10000000
#define MASK_PMU_APB_CPU_CLUSTER_BYP_PACTIVE                     0x8000000
#define MASK_PMU_APB_CPU_CLUSTER_PSTATE_SW                    0x7f00000
#define MASK_PMU_APB_CPU_CLUSTER_PACTIVE_SW                   0xfffff
#define MASK_PMU_APB_CPU_LIT_C0_TRIG_WAKEUP                      0x80
#define MASK_PMU_APB_CPU_LIT_C0_TRIG_DBG2ON                      0x40
#define MASK_PMU_APB_CPU_LIT_C0_TRIG_OFF                         0x20
#define MASK_PMU_APB_CPU_LIT_C0_TRIG_OFF_EMU                     0x10
#define MASK_PMU_APB_CPU_LIT_C0_TRIG_CORE_RET                    0x8
#define MASK_PMU_APB_CPU_LIT_C0_TRIG_SIMD_RET                    0x4
#define MASK_PMU_APB_CPU_LIT_C0_TRIG_ON                          0x2
#define MASK_PMU_APB_CPU_LIT_C0_TRIG_DBG_RECOV                   0x1
#define MASK_PMU_APB_CPU_LIT_C1_TRIG_WAKEUP                      0x80
#define MASK_PMU_APB_CPU_LIT_C1_TRIG_DBG2ON                      0x40
#define MASK_PMU_APB_CPU_LIT_C1_TRIG_OFF                         0x20
#define MASK_PMU_APB_CPU_LIT_C1_TRIG_OFF_EMU                     0x10
#define MASK_PMU_APB_CPU_LIT_C1_TRIG_CORE_RET                    0x8
#define MASK_PMU_APB_CPU_LIT_C1_TRIG_SIMD_RET                    0x4
#define MASK_PMU_APB_CPU_LIT_C1_TRIG_ON                          0x2
#define MASK_PMU_APB_CPU_LIT_C1_TRIG_DBG_RECOV                   0x1
#define MASK_PMU_APB_CPU_LIT_C2_TRIG_WAKEUP                      0x80
#define MASK_PMU_APB_CPU_LIT_C2_TRIG_DBG2ON                      0x40
#define MASK_PMU_APB_CPU_LIT_C2_TRIG_OFF                         0x20
#define MASK_PMU_APB_CPU_LIT_C2_TRIG_OFF_EMU                     0x10
#define MASK_PMU_APB_CPU_LIT_C2_TRIG_CORE_RET                    0x8
#define MASK_PMU_APB_CPU_LIT_C2_TRIG_SIMD_RET                    0x4
#define MASK_PMU_APB_CPU_LIT_C2_TRIG_ON                          0x2
#define MASK_PMU_APB_CPU_LIT_C2_TRIG_DBG_RECOV                   0x1
#define MASK_PMU_APB_CPU_LIT_C3_TRIG_WAKEUP                      0x80
#define MASK_PMU_APB_CPU_LIT_C3_TRIG_DBG2ON                      0x40
#define MASK_PMU_APB_CPU_LIT_C3_TRIG_OFF                         0x20
#define MASK_PMU_APB_CPU_LIT_C3_TRIG_OFF_EMU                     0x10
#define MASK_PMU_APB_CPU_LIT_C3_TRIG_CORE_RET                    0x8
#define MASK_PMU_APB_CPU_LIT_C3_TRIG_SIMD_RET                    0x4
#define MASK_PMU_APB_CPU_LIT_C3_TRIG_ON                          0x2
#define MASK_PMU_APB_CPU_LIT_C3_TRIG_DBG_RECOV                   0x1
#define MASK_PMU_APB_CPU_BIG_C0_TRIG_WAKEUP                      0x80
#define MASK_PMU_APB_CPU_BIG_C0_TRIG_DBG2ON                      0x40
#define MASK_PMU_APB_CPU_BIG_C0_TRIG_OFF                         0x20
#define MASK_PMU_APB_CPU_BIG_C0_TRIG_OFF_EMU                     0x10
#define MASK_PMU_APB_CPU_BIG_C0_TRIG_CORE_RET                    0x8
#define MASK_PMU_APB_CPU_BIG_C0_TRIG_SIMD_RET                    0x4
#define MASK_PMU_APB_CPU_BIG_C0_TRIG_ON                          0x2
#define MASK_PMU_APB_CPU_BIG_C0_TRIG_DBG_RECOV                   0x1
#define MASK_PMU_APB_CPU_BIG_C1_TRIG_WAKEUP                      0x80
#define MASK_PMU_APB_CPU_BIG_C1_TRIG_DBG2ON                      0x40
#define MASK_PMU_APB_CPU_BIG_C1_TRIG_OFF                         0x20
#define MASK_PMU_APB_CPU_BIG_C1_TRIG_OFF_EMU                     0x10
#define MASK_PMU_APB_CPU_BIG_C1_TRIG_CORE_RET                    0x8
#define MASK_PMU_APB_CPU_BIG_C1_TRIG_SIMD_RET                    0x4
#define MASK_PMU_APB_CPU_BIG_C1_TRIG_ON                          0x2
#define MASK_PMU_APB_CPU_BIG_C1_TRIG_DBG_RECOV                   0x1
#define MASK_PMU_APB_CPU_BIG_C2_TRIG_WAKEUP                      0x80
#define MASK_PMU_APB_CPU_BIG_C2_TRIG_DBG2ON                      0x40
#define MASK_PMU_APB_CPU_BIG_C2_TRIG_OFF                         0x20
#define MASK_PMU_APB_CPU_BIG_C2_TRIG_OFF_EMU                     0x10
#define MASK_PMU_APB_CPU_BIG_C2_TRIG_CORE_RET                    0x8
#define MASK_PMU_APB_CPU_BIG_C2_TRIG_SIMD_RET                    0x4
#define MASK_PMU_APB_CPU_BIG_C2_TRIG_ON                          0x2
#define MASK_PMU_APB_CPU_BIG_C2_TRIG_DBG_RECOV                   0x1
#define MASK_PMU_APB_CPU_BIG_C3_TRIG_WAKEUP                      0x80
#define MASK_PMU_APB_CPU_BIG_C3_TRIG_DBG2ON                      0x40
#define MASK_PMU_APB_CPU_BIG_C3_TRIG_OFF                         0x20
#define MASK_PMU_APB_CPU_BIG_C3_TRIG_OFF_EMU                     0x10
#define MASK_PMU_APB_CPU_BIG_C3_TRIG_CORE_RET                    0x8
#define MASK_PMU_APB_CPU_BIG_C3_TRIG_SIMD_RET                    0x4
#define MASK_PMU_APB_CPU_BIG_C3_TRIG_ON                          0x2
#define MASK_PMU_APB_CPU_BIG_C3_TRIG_DBG_RECOV                   0x1
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_DBG2ON                     0x800
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_FULL                       0x400
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_3QTER                      0x200
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_1HALF                      0x100
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_1QTER                      0x80
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_SFONLY                     0x40
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_DBG                        0x20
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_WAKEUP                     0x10
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_ON                         0x8
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_FRET                       0x4
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_MRET                       0x2
#define MASK_PMU_APB_CPU_CLUSTER_TRIG_OFF                        0x1
#define MASK_PMU_APB_CPU_LIT_C0_HS_STATE                      0xf0000000
#define MASK_PMU_APB_CPU_LIT_C0_FLAG_DBG2ON                      0x8000000
#define MASK_PMU_APB_CPU_LIT_C0_FLAG_DONE                        0x4000000
#define MASK_PMU_APB_CPU_LIT_C0_FLAG_LP                          0x2000000
#define MASK_PMU_APB_CPU_LIT_C0_FLAG_OFF                         0x1000000
#define MASK_PMU_APB_CPU_LIT_C0_ACTIVE                           0x100000
#define MASK_PMU_APB_CPU_LIT_C0_MODE_STATE                    0xf0000
#define MASK_PMU_APB_CPU_LIT_C0_INT_WAKEUP                       0x8000
#define MASK_PMU_APB_CPU_LIT_C0_FLAG_DBG                         0x4000
#define MASK_PMU_APB_CPU_LIT_C0_PSTATE_HW                     0x3f00
#define MASK_PMU_APB_CPU_LIT_C0_PREQ_HW                          0x1
#define MASK_PMU_APB_CPU_LIT_C1_HS_STATE                      0xf0000000
#define MASK_PMU_APB_CPU_LIT_C1_FLAG_DBG2ON                      0x8000000
#define MASK_PMU_APB_CPU_LIT_C1_FLAG_DONE                        0x4000000
#define MASK_PMU_APB_CPU_LIT_C1_FLAG_LP                          0x2000000
#define MASK_PMU_APB_CPU_LIT_C1_FLAG_OFF                         0x1000000
#define MASK_PMU_APB_CPU_LIT_C1_ACTIVE                           0x100000
#define MASK_PMU_APB_CPU_LIT_C1_MODE_STATE                    0xf0000
#define MASK_PMU_APB_CPU_LIT_C1_INT_WAKEUP                       0x8000
#define MASK_PMU_APB_CPU_LIT_C1_FLAG_DBG                         0x4000
#define MASK_PMU_APB_CPU_LIT_C1_PSTATE_HW                     0x3f00
#define MASK_PMU_APB_CPU_LIT_C1_PREQ_HW                          0x1
#define MASK_PMU_APB_CPU_LIT_C2_HS_STATE                      0xf0000000
#define MASK_PMU_APB_CPU_LIT_C2_FLAG_DBG2ON                      0x8000000
#define MASK_PMU_APB_CPU_LIT_C2_FLAG_DONE                        0x4000000
#define MASK_PMU_APB_CPU_LIT_C2_FLAG_LP                          0x2000000
#define MASK_PMU_APB_CPU_LIT_C2_FLAG_OFF                         0x1000000
#define MASK_PMU_APB_CPU_LIT_C2_ACTIVE                           0x100000
#define MASK_PMU_APB_CPU_LIT_C2_MODE_STATE                    0xf0000
#define MASK_PMU_APB_CPU_LIT_C2_INT_WAKEUP                       0x8000
#define MASK_PMU_APB_CPU_LIT_C2_FLAG_DBG                         0x4000
#define MASK_PMU_APB_CPU_LIT_C2_PSTATE_HW                     0x3f00
#define MASK_PMU_APB_CPU_LIT_C2_PREQ_HW                          0x1
#define MASK_PMU_APB_CPU_LIT_C3_HS_STATE                      0xf0000000
#define MASK_PMU_APB_CPU_LIT_C3_FLAG_DBG2ON                      0x8000000
#define MASK_PMU_APB_CPU_LIT_C3_FLAG_DONE                        0x4000000
#define MASK_PMU_APB_CPU_LIT_C3_FLAG_LP                          0x2000000
#define MASK_PMU_APB_CPU_LIT_C3_FLAG_OFF                         0x1000000
#define MASK_PMU_APB_CPU_LIT_C3_ACTIVE                           0x100000
#define MASK_PMU_APB_CPU_LIT_C3_MODE_STATE                    0xf0000
#define MASK_PMU_APB_CPU_LIT_C3_INT_WAKEUP                       0x8000
#define MASK_PMU_APB_CPU_LIT_C3_FLAG_DBG                         0x4000
#define MASK_PMU_APB_CPU_LIT_C3_PSTATE_HW                     0x3f00
#define MASK_PMU_APB_CPU_LIT_C3_PREQ_HW                          0x1
#define MASK_PMU_APB_CPU_BIG_C0_HS_STATE                      0xf0000000
#define MASK_PMU_APB_CPU_BIG_C0_FLAG_DBG2ON                      0x8000000
#define MASK_PMU_APB_CPU_BIG_C0_FLAG_DONE                        0x4000000
#define MASK_PMU_APB_CPU_BIG_C0_FLAG_LP                          0x2000000
#define MASK_PMU_APB_CPU_BIG_C0_FLAG_OFF                         0x1000000
#define MASK_PMU_APB_CPU_BIG_C0_ACTIVE                           0x100000
#define MASK_PMU_APB_CPU_BIG_C0_MODE_STATE                    0xf0000
#define MASK_PMU_APB_CPU_BIG_C0_INT_WAKEUP                       0x8000
#define MASK_PMU_APB_CPU_BIG_C0_FLAG_DBG                         0x4000
#define MASK_PMU_APB_CPU_BIG_C0_PSTATE_HW                     0x3f00
#define MASK_PMU_APB_CPU_BIG_C0_PREQ_HW                          0x1
#define MASK_PMU_APB_CPU_BIG_C1_HS_STATE                      0xf0000000
#define MASK_PMU_APB_CPU_BIG_C1_FLAG_DBG2ON                      0x8000000
#define MASK_PMU_APB_CPU_BIG_C1_FLAG_DONE                        0x4000000
#define MASK_PMU_APB_CPU_BIG_C1_FLAG_LP                          0x2000000
#define MASK_PMU_APB_CPU_BIG_C1_FLAG_OFF                         0x1000000
#define MASK_PMU_APB_CPU_BIG_C1_ACTIVE                           0x100000
#define MASK_PMU_APB_CPU_BIG_C1_MODE_STATE                    0xf0000
#define MASK_PMU_APB_CPU_BIG_C1_INT_WAKEUP                       0x8000
#define MASK_PMU_APB_CPU_BIG_C1_FLAG_DBG                         0x4000
#define MASK_PMU_APB_CPU_BIG_C1_PSTATE_HW                     0x3f00
#define MASK_PMU_APB_CPU_BIG_C1_PREQ_HW                          0x1
#define MASK_PMU_APB_CPU_BIG_C2_HS_STATE                      0xf0000000
#define MASK_PMU_APB_CPU_BIG_C2_FLAG_DBG2ON                      0x8000000
#define MASK_PMU_APB_CPU_BIG_C2_FLAG_DONE                        0x4000000
#define MASK_PMU_APB_CPU_BIG_C2_FLAG_LP                          0x2000000
#define MASK_PMU_APB_CPU_BIG_C2_FLAG_OFF                         0x1000000
#define MASK_PMU_APB_CPU_BIG_C2_ACTIVE                           0x100000
#define MASK_PMU_APB_CPU_BIG_C2_MODE_STATE                    0xf0000
#define MASK_PMU_APB_CPU_BIG_C2_INT_WAKEUP                       0x8000
#define MASK_PMU_APB_CPU_BIG_C2_FLAG_DBG                         0x4000
#define MASK_PMU_APB_CPU_BIG_C2_PSTATE_HW                     0x3f00
#define MASK_PMU_APB_CPU_BIG_C2_PREQ_HW                          0x1
#define MASK_PMU_APB_CPU_BIG_C3_HS_STATE                      0xf0000000
#define MASK_PMU_APB_CPU_BIG_C3_FLAG_DBG2ON                      0x8000000
#define MASK_PMU_APB_CPU_BIG_C3_FLAG_DONE                        0x4000000
#define MASK_PMU_APB_CPU_BIG_C3_FLAG_LP                          0x2000000
#define MASK_PMU_APB_CPU_BIG_C3_FLAG_OFF                         0x1000000
#define MASK_PMU_APB_CPU_BIG_C3_ACTIVE                           0x100000
#define MASK_PMU_APB_CPU_BIG_C3_MODE_STATE                    0xf0000
#define MASK_PMU_APB_CPU_BIG_C3_INT_WAKEUP                       0x8000
#define MASK_PMU_APB_CPU_BIG_C3_FLAG_DBG                         0x4000
#define MASK_PMU_APB_CPU_BIG_C3_PSTATE_HW                     0x3f00
#define MASK_PMU_APB_CPU_BIG_C3_PREQ_HW                          0x1
#define MASK_PMU_APB_CPU_CLUSTER_FLAG_DONE                       0x4000000
#define MASK_PMU_APB_CPU_CLUSTER_FLAG_LP                         0x2000000
#define MASK_PMU_APB_CPU_CLUSTER_FLAG_OFF                        0x1000000
#define MASK_PMU_APB_CPU_CLUSTER_MODE_STATE                   0xff0000
#define MASK_PMU_APB_CLUSTER_INT_WAKEUP                          0x8000
#define MASK_PMU_APB_CPU_CLUSTER_PSTATE_HW                    0x7f00
#define MASK_PMU_APB_CPU_CLUSTER_PREQ_HW                         0x1
#define MASK_PMU_APB_CPU_CLUSTER_TAG_RAM_SW_EN                   0x80000000
#define MASK_PMU_APB_CPU_CLUSTER_SNP_RAM_RET_SW                  0x40000000
#define MASK_PMU_APB_CPU_CLUSTER_DAT_RAM_RET_SW               0x30000000
#define MASK_PMU_APB_CPU_CLUSTER_TAG_RAM_RET_SW               0xf000000
#define MASK_PMU_APB_CPU_CLUSTER_DAT_RAM_SW_EN                   0x800000
#define MASK_PMU_APB_CPU_CLUSTER_SNP_RAM_PD_SW                   0x400000
#define MASK_PMU_APB_CPU_CLUSTER_DAT_RAM_PD_SW                0x300000
#define MASK_PMU_APB_CPU_CLUSTER_TAG_RAM_PD_SW                0xf0000
#define MASK_PMU_APB_CPU_CLUSTER_SNP_RAM_SW_EN                   0x8000
#define MASK_PMU_APB_CPU_CLUSTER_SNP_RAM_RET_HW                  0x4000
#define MASK_PMU_APB_CPU_CLUSTER_DAT_RAM_RET_HW               0x3000
#define MASK_PMU_APB_CPU_CLUSTER_TAG_RAM_RET_HW               0xf00
#define MASK_PMU_APB_CPU_CLUSTER_SNP_RAM_PD_HW                   0x40
#define MASK_PMU_APB_CPU_CLUSTER_DAT_RAM_PD_HW                0x30
#define MASK_PMU_APB_CPU_CLUSTER_TAG_RAM_PD_HW                0xf
#define MASK_PMU_APB_CPWRUPREQ_SEL                            0x1f
#define MASK_PMU_APB_CLK_PWR_CPU_SEL                             0x1
#define MASK_PMU_APB_GICDISABLE_BYP_PCHNL                        0x20000000
#define MASK_PMU_APB_APCPU_LPC_FRC_WAIT_CNT                   0x1fe00000
#define MASK_PMU_APB_APCPU_LPC_FRC_TIMEOUT_FLAG_CLR              0x100000
#define MASK_PMU_APB_SYSMON_ON_TRIG_DBG2ON_EN                    0x80000
#define MASK_PMU_APB_SYSMON_TRIG_LAT_BYP_PACTIVE_EN              0x40000
#define MASK_PMU_APB_DBG_AUTO_PWR_ON                             0x20000
#define MASK_PMU_APB_SYSMON_ON_TRIG_AUTO_EN                      0x10000
#define MASK_PMU_APB_SYSMON_ON_TRIG_DBG_EN                       0x8000
#define MASK_PMU_APB_APCPU_IN_ON_BYP_CORE                        0x4000
#define MASK_PMU_APB_APCPU_IN_DBG_BYP_CORE                       0x2000
#define MASK_PMU_APB_BIG_C3_SYSMON_TRIG_DBG_EN                   0x1000
#define MASK_PMU_APB_BIG_C2_SYSMON_TRIG_DBG_EN                   0x800
#define MASK_PMU_APB_BIG_C1_SYSMON_TRIG_DBG_EN                   0x400
#define MASK_PMU_APB_BIG_C0_SYSMON_TRIG_DBG_EN                   0x200
#define MASK_PMU_APB_LIT_C3_SYSMON_TRIG_DBG_EN                   0x100
#define MASK_PMU_APB_LIT_C2_SYSMON_TRIG_DBG_EN                   0x80
#define MASK_PMU_APB_LIT_C1_SYSMON_TRIG_DBG_EN                   0x40
#define MASK_PMU_APB_LIT_C0_SYSMON_TRIG_DBG_EN                   0x20
#define MASK_PMU_APB_CLUSTER_SYSMON_TRIG_DBG_EN                  0x10
#define MASK_PMU_APB_SYSMON_ON_TRIG_CLR                          0x8
#define MASK_PMU_APB_SYSMON_DBG_TRIG_CLR                         0x4
#define MASK_PMU_APB_SYSMON_TRIG_LAT_CLR                         0x2
#define MASK_PMU_APB_SYSMON_TRIG_LAT_LPC_FRC_EN                  0x1
#define MASK_PMU_APB_BIG_C3_PWR_MODE_SOFT_RST                    0x40000000
#define MASK_PMU_APB_BIG_C2_PWR_MODE_SOFT_RST                    0x20000000
#define MASK_PMU_APB_BIG_C1_PWR_MODE_SOFT_RST                    0x10000000
#define MASK_PMU_APB_BIG_C0_PWR_MODE_SOFT_RST                    0x8000000
#define MASK_PMU_APB_LIT_C3_PWR_MODE_SOFT_RST                    0x4000000
#define MASK_PMU_APB_LIT_C2_PWR_MODE_SOFT_RST                    0x2000000
#define MASK_PMU_APB_LIT_C1_PWR_MODE_SOFT_RST                    0x1000000
#define MASK_PMU_APB_LIT_C0_PWR_MODE_SOFT_RST                    0x800000
#define MASK_PMU_APB_DBGPWRUPREQ_CORE_LIMIT_EN                0x780000
#define MASK_PMU_APB_DBGPWRUPREQ_CLUSTER_LIMIT_EN             0x70000
#define MASK_PMU_APB_BIG_C3_DBGRSTREQ_DBG_EN                     0x8000
#define MASK_PMU_APB_BIG_C2_DBGRSTREQ_DBG_EN                     0x4000
#define MASK_PMU_APB_BIG_C1_DBGRSTREQ_DBG_EN                     0x2000
#define MASK_PMU_APB_BIG_C0_DBGRSTREQ_DBG_EN                     0x1000
#define MASK_PMU_APB_LIT_C3_DBGRSTREQ_DBG_EN                     0x800
#define MASK_PMU_APB_LIT_C2_DBGRSTREQ_DBG_EN                     0x400
#define MASK_PMU_APB_LIT_C1_DBGRSTREQ_DBG_EN                     0x200
#define MASK_PMU_APB_LIT_C0_DBGRSTREQ_DBG_EN                     0x100
#define MASK_PMU_APB_BIG_C3_DBGRSTREQ_RST_EN                     0x80
#define MASK_PMU_APB_BIG_C2_DBGRSTREQ_RST_EN                     0x40
#define MASK_PMU_APB_BIG_C1_DBGRSTREQ_RST_EN                     0x20
#define MASK_PMU_APB_BIG_C0_DBGRSTREQ_RST_EN                     0x10
#define MASK_PMU_APB_LIT_C3_DBGRSTREQ_RST_EN                     0x8
#define MASK_PMU_APB_LIT_C2_DBGRSTREQ_RST_EN                     0x4
#define MASK_PMU_APB_LIT_C1_DBGRSTREQ_RST_EN                     0x2
#define MASK_PMU_APB_LIT_C0_DBGRSTREQ_RST_EN                     0x1
#define MASK_PMU_APB_CPU_STOP_AP_CHNL_SEL                     0x300
#define MASK_PMU_APB_CLUSTER_LP_SEL                           0xc0
#define MASK_PMU_APB_AP_DEEP_CPU_SEL                          0x30
#define MASK_PMU_APB_AP_DOZE_CPU_SEL                          0xc
#define MASK_PMU_APB_AP_LIGHT_CPU_SEL                         0x3
#define MASK_PMU_APB_PUBCP_FRC_SYSSLP_DOWNSTREAM_ACK_BYP         0x400
#define MASK_PMU_APB_WTLCP_FRC_SYSSLP_DOWNSTREAM_ACK_BYP         0x200
#define MASK_PMU_APB_PUBCP_FRC_DSLP_DOWNSTREAM_ACK_BYP           0x100
#define MASK_PMU_APB_WTLCP_FRC_DSLP_DOWNSTREAM_ACK_BYP           0x80
#define MASK_PMU_APB_PUBCP_PWR_HS_DOWNSTREAM_ACK_BYP             0x40
#define MASK_PMU_APB_WTLCP_PWR_HS_DOWNSTREAM_ACK_BYP             0x20
#define MASK_PMU_APB_PUBCP_SYS_SRST_DOWNSTREAM_ACK_BYP           0x10
#define MASK_PMU_APB_WTLCP_SYS_SRST_DOWNSTREAM_ACK_BYP           0x8
#define MASK_PMU_APB_PUBCP_OFF_DOWNSTREAM_EN                     0x4
#define MASK_PMU_APB_WTLCP_OFF_DOWNSTREAM_EN                     0x2
#define MASK_PMU_APB_CP_DOWNSTREAM_REQ_SW                        0x1
#define MASK_PMU_APB_AP_FRC_SYSSLP_DOWNSTREAM_ACK_BYP            0x100
#define MASK_PMU_APB_AP_FRC_DSLP_DOWNSTREAM_ACK_BYP              0x80
#define MASK_PMU_APB_APCPU_PWR_HS_DOWNSTREAM_ACK_BYP             0x40
#define MASK_PMU_APB_AP_PWR_HS_DOWNSTREAM_ACK_BYP                0x20
#define MASK_PMU_APB_APCPU_SYS_SRST_DOWNSTREAM_ACK_BYP           0x10
#define MASK_PMU_APB_AP_SYS_SRST_DOWNSTREAM_ACK_BYP              0x8
#define MASK_PMU_APB_APCPU_LIGHT_DOWNSTREAM_EN                   0x4
#define MASK_PMU_APB_APCPU_OFF_DOWNSTREAM_EN                     0x2
#define MASK_PMU_APB_DAP2CPU_DOWNSTREAM_REQ_SW                   0x1
#define MASK_PMU_APB_DAP2CPU_DOWNSTREAM_DISABLE_ACK              0x10000000
#define MASK_PMU_APB_PUBCP2WTLCP_DOWNSTREAM_DISABLE_ACK          0x8000000
#define MASK_PMU_APB_AON_SYS_SRST_FRC_LP_ACK                     0x4000000
#define MASK_PMU_APB_WCN_SYS_SRST_FRC_LP_ACK                     0x2000000
#define MASK_PMU_APB_SP_SYS_SRST_FRC_LP_ACK                      0x1000000
#define MASK_PMU_APB_PUBCP_SYS_SRST_FRC_LP_ACK                   0x800000
#define MASK_PMU_APB_WTLCP_SYS_SRST_FRC_LP_ACK                   0x400000
#define MASK_PMU_APB_APDISP_SYS_SRST_FRC_LP_ACK                  0x200000
#define MASK_PMU_APB_APVSP_SYS_SRST_FRC_LP_ACK                   0x100000
#define MASK_PMU_APB_APMM_SYS_SRST_FRC_LP_ACK                    0x80000
#define MASK_PMU_APB_APGPU_SYS_SRST_FRC_LP_ACK                   0x40000
#define MASK_PMU_APB_APCPU_SYS_SRST_FRC_LP_ACK                   0x20000
#define MASK_PMU_APB_AP_SYS_SRST_FRC_LP_ACK                      0x10000
#define MASK_PMU_APB_DAP2CPU_DOWNSTREAM_DISABLE_REQ              0x1000
#define MASK_PMU_APB_PUBCP2WTLCP_DOWNSTREAM_DISABLE_REQ          0x800
#define MASK_PMU_APB_AON_SYS_SRST_FRC_LP_REQ                     0x400
#define MASK_PMU_APB_WCN_SYS_SRST_FRC_LP_REQ                     0x200
#define MASK_PMU_APB_SP_SYS_SRST_FRC_LP_REQ                      0x100
#define MASK_PMU_APB_PUBCP_SYS_SRST_FRC_LP_REQ                   0x80
#define MASK_PMU_APB_WTLCP_SYS_SRST_FRC_LP_REQ                   0x40
#define MASK_PMU_APB_APDISP_SYS_SRST_FRC_LP_REQ                  0x20
#define MASK_PMU_APB_APVSP_SYS_SRST_FRC_LP_REQ                   0x10
#define MASK_PMU_APB_APMM_SYS_SRST_FRC_LP_REQ                    0x8
#define MASK_PMU_APB_APGPU_SYS_SRST_FRC_LP_REQ                   0x4
#define MASK_PMU_APB_APCPU_SYS_SRST_FRC_LP_REQ                   0x2
#define MASK_PMU_APB_AP_SYS_SRST_FRC_LP_REQ                      0x1
#define MASK_PMU_APB_AON_SYS_DDR_WAKEUP_N                        0x4000000
#define MASK_PMU_APB_WCN_SYS_DDR_WAKEUP_N                        0x2000000
#define MASK_PMU_APB_SP_SYS_DDR_WAKEUP_N                         0x1000000
#define MASK_PMU_APB_PUBCP_SYS_DDR_WAKEUP_N                      0x800000
#define MASK_PMU_APB_WTLCP_SYS_DDR_WAKEUP_N                      0x400000
#define MASK_PMU_APB_APDISP_SYS_DDR_WAKEUP_N                     0x200000
#define MASK_PMU_APB_APVSP_SYS_DDR_WAKEUP_N                      0x100000
#define MASK_PMU_APB_APMM_SYS_DDR_WAKEUP_N                       0x80000
#define MASK_PMU_APB_APGPU_SYS_DDR_WAKEUP_N                      0x40000
#define MASK_PMU_APB_APCPU_SYS_DDR_WAKEUP_N                      0x20000
#define MASK_PMU_APB_AP_SYS_DDR_WAKEUP_N                         0x10000
#define MASK_PMU_APB_WTLCP_CACTIVE_SLV_WAKEUP                    0x2000
#define MASK_PMU_APB_PUBCP_CACTIVE_SLV_WAKEUP                    0x1000
#define MASK_PMU_APB_AP_CACTIVE_SLV_WAKEUP                       0x800
#define MASK_PMU_APB_AON_SYS_DDR_PWR_HS_ACK                      0x400
#define MASK_PMU_APB_WCN_SYS_DDR_PWR_HS_ACK                      0x200
#define MASK_PMU_APB_SP_SYS_DDR_PWR_HS_ACK                       0x100
#define MASK_PMU_APB_PUBCP_SYS_DDR_PWR_HS_ACK                    0x80
#define MASK_PMU_APB_WTLCP_SYS_DDR_PWR_HS_ACK                    0x40
#define MASK_PMU_APB_APDISP_SYS_DDR_PWR_HS_ACK                   0x20
#define MASK_PMU_APB_APVSP_SYS_DDR_PWR_HS_ACK                    0x10
#define MASK_PMU_APB_APMM_SYS_DDR_PWR_HS_ACK                     0x8
#define MASK_PMU_APB_APGPU_SYS_DDR_PWR_HS_ACK                    0x4
#define MASK_PMU_APB_APCPU_SYS_DDR_PWR_HS_ACK                    0x2
#define MASK_PMU_APB_AP_SYS_DDR_PWR_HS_ACK                       0x1
#define MASK_PMU_APB_CPU_LIGHT_DOWNSTREAM_ACK_BYP                0x100
#define MASK_PMU_APB_CPU_LIGHT_DDR_AON_LPC_ACK_BYP               0x80
#define MASK_PMU_APB_CPU_LIGHT_DDR_AON_LPC_FRC_EN                0x40
#define MASK_PMU_APB_CPU_LIGHT_CLUSTER_LP_BYP                    0x20
#define MASK_PMU_APB_CPU_LIGHT_CLUSTER_OFF_BYP                   0x10
#define MASK_PMU_APB_CPU_LIGHT_BYP_DAP2CPU_DFT_SLV               0x8
#define MASK_PMU_APB_CPU_LIGHT_BYP_EAXI                          0x4
#define MASK_PMU_APB_CPU_LIGHT_BYP_CSYSPWRUPREQ                  0x2
#define MASK_PMU_APB_CPU_TOP_LSLP_ENA                            0x1
#define MASK_PMU_APB_GPU_PWR_HS_ACK_EN                           0x400000
#define MASK_PMU_APB_MM_VSP_PWR_HS_ACK_EN                        0x200000
#define MASK_PMU_APB_MM_PWR_HS_ACK_EN                            0x100000
#define MASK_PMU_APB_DISP_PWR_HS_ACK_EN                          0x80000
#define MASK_PMU_APB_AON_DMA_PWR_HS_ACK_EN                       0x40000
#define MASK_PMU_APB_DISP_FORCE_SYSTEM_SLEEP_ACK_BYP             0x20000
#define MASK_PMU_APB_VSP_FORCE_SYSTEM_SLEEP_ACK_BYP              0x10000
#define MASK_PMU_APB_MM_TOP_FORCE_SYSTEM_SLEEP_ACK_BYP           0x8000
#define MASK_PMU_APB_GPU_TOP_FORCE_SYSTEM_SLEEP_ACK_BYP          0x4000
#define MASK_PMU_APB_WCN_SYS_FORCE_SYSTEM_SLEEP_ACK_BYP          0x2000
#define MASK_PMU_APB_PUBCP_FORCE_SYSTEM_SLEEP_ACK_BYP            0x1000
#define MASK_PMU_APB_WTLCP_FORCE_SYSTEM_SLEEP_ACK_BYP            0x800
#define MASK_PMU_APB_APCPU_FORCE_SYSTEM_SLEEP_ACK_BYP            0x400
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP_ACK_BYP               0x200
#define MASK_PMU_APB_WCN_SYS_FORCE_DEEP_SLEEP_ACK_BYP            0x100
#define MASK_PMU_APB_PUBCP_FORCE_DEEP_SLEEP_ACK_BYP              0x80
#define MASK_PMU_APB_WTLCP_FORCE_DEEP_SLEEP_ACK_BYP              0x40
#define MASK_PMU_APB_APCPU_FORCE_DEEP_SLEEP_ACK_BYP              0x20
#define MASK_PMU_APB_AP_FORCE_DEEP_SLEEP_ACK_BYP                 0x10
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP_GPU_EN                0x8
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP_VSP_EN                0x4
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP_MM_EN                 0x2
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP_DISP_EN               0x1
#define MASK_PMU_APB_DBG_ACCESS_DDR_EN                           0x80000000
#define MASK_PMU_APB_DBG_ACCESS_DDR_NO_LSLP_EN                   0x40000000
#define MASK_PMU_APB_DAP2CPU_DFT_SLV_LP_REQ_EN                   0x2000000
#define MASK_PMU_APB_AP_FRC_SYSSLP_DAP2CPU_APB_ACK_BYP           0x1000000
#define MASK_PMU_APB_AP_FRC_SYSSLP_DAP2CPU_ACK_BYP               0x800000
#define MASK_PMU_APB_AP_FRC_SYSSLP_ATB2ATB_ACK_BYP               0x400000
#define MASK_PMU_APB_AP_FRC_DSLP_DAP2CPU_APB_ACK_BYP             0x200000
#define MASK_PMU_APB_AP_FRC_DSLP_DAP2CPU_ACK_BYP                 0x100000
#define MASK_PMU_APB_AP_FRC_DSLP_ATB2ATB_ACK_BYP                 0x80000
#define MASK_PMU_APB_APCPU_PWR_HS_DAP2CPU_APB_ACK_BYP            0x40000
#define MASK_PMU_APB_APCPU_PWR_HS_DAP2CPU_ACK_BYP                0x20000
#define MASK_PMU_APB_APCPU_PWR_HS_ATB2ATB_ACK_BYP                0x10000
#define MASK_PMU_APB_AP_PWR_HS_DAP2CPU_APB_ACK_BYP               0x8000
#define MASK_PMU_APB_AP_PWR_HS_DAP2CPU_ACK_BYP                   0x4000
#define MASK_PMU_APB_AP_PWR_HS_ATB2ATB_ACK_BYP                   0x2000
#define MASK_PMU_APB_APCPU_SYS_SRST_DAP2CPU_APB_ACK_BYP          0x1000
#define MASK_PMU_APB_APCPU_SYS_SRST_DAP2CPU_ACK_BYP              0x800
#define MASK_PMU_APB_APCPU_SYS_SRST_ATB2ATB_ACK_BYP              0x400
#define MASK_PMU_APB_AP_SYS_SRST_DAP2CPU_APB_ACK_BYP             0x200
#define MASK_PMU_APB_AP_SYS_SRST_DAP2CPU_ACK_BYP                 0x100
#define MASK_PMU_APB_AP_SYS_SRST_ATB2ATB_ACK_BYP                 0x80
#define MASK_PMU_APB_CPU_LIGHT_FRC_LP_REQ_DAP2CPU_APB_EN         0x40
#define MASK_PMU_APB_CPU_LIGHT_FRC_LP_REQ_DAP2CPU_EN             0x20
#define MASK_PMU_APB_APCPU_SYS_SRST_FRC_LP_REQ_DAP2CPU_APB_EN    0x10
#define MASK_PMU_APB_APCPU_SYS_SRST_FRC_LP_REQ_DAP2CPU_EN        0x8
#define MASK_PMU_APB_DAP2CPU_APB_FRC_LP_REQ_SW                   0x4
#define MASK_PMU_APB_DAP2CPU_FRC_LP_REQ_SW                       0x2
#define MASK_PMU_APB_ATB2ATB_FRC_LP_REQ_SW                       0x1
#define MASK_PMU_APB_DISP_FORCE_SYSTEM_SLEEP_DFT_SLV_ACK_BYP     0x80000
#define MASK_PMU_APB_VSP_FORCE_SYSTEM_SLEEP_DFT_SLV_ACK_BYP      0x40000
#define MASK_PMU_APB_MM_TOP_FORCE_SYSTEM_SLEEP_DFT_SLV_ACK_BYP   0x20000
#define MASK_PMU_APB_GPU_TOP_FORCE_SYSTEM_SLEEP_DFT_SLV_ACK_BYP  0x10000
#define MASK_PMU_APB_APDISP_SYS_PWR_HS_DFT_SLV_ACK_BYP           0x8000
#define MASK_PMU_APB_APVSP_SYS_PWR_HS_DFT_SLV_ACK_BYP            0x4000
#define MASK_PMU_APB_APMM_SYS_PWR_HS_DFT_SLV_ACK_BYP             0x2000
#define MASK_PMU_APB_APGPU_SYS_PWR_HS_DFT_SLV_ACK_BYP            0x1000
#define MASK_PMU_APB_APDISP_SYS_SRST_DFT_SLV_FRC_LP_ACK_BYP      0x800
#define MASK_PMU_APB_APVSP_SYS_SRST_DFT_SLV_FRC_LP_ACK_BYP       0x400
#define MASK_PMU_APB_APMM_SYS_SRST_DFT_SLV_FRC_LP_ACK_BYP        0x200
#define MASK_PMU_APB_APGPU_SYS_SRST_DFT_SLV_FRC_LP_ACK_BYP       0x100
#define MASK_PMU_APB_APDISP_SYS_SRST_FRC_LP_REQ_DFT_SLV_EN       0x80
#define MASK_PMU_APB_APVSP_SYS_SRST_FRC_LP_REQ_DFT_SLV_EN        0x40
#define MASK_PMU_APB_APMM_SYS_SRST_FRC_LP_REQ_DFT_SLV_EN         0x20
#define MASK_PMU_APB_APGPU_SYS_SRST_FRC_LP_REQ_DFT_SLV_EN        0x10
#define MASK_PMU_APB_APDISP_SYS_SRST_DFT_SLV_FRC_LP_REQ_SW       0x8
#define MASK_PMU_APB_APVSP_SYS_SRST_DFT_SLV_FRC_LP_REQ_SW        0x4
#define MASK_PMU_APB_APMM_SYS_SRST_DFT_SLV_FRC_LP_REQ_SW         0x2
#define MASK_PMU_APB_APGPU_SYS_SRST_DFT_SLV_FRC_LP_REQ_SW        0x1
#define MASK_PMU_APB_GIC_QDENY_COL                               0x80
#define MASK_PMU_APB_GIC_QACCEPTN_COL                            0x40
#define MASK_PMU_APB_GIC_QACTIVE_COL                             0x20
#define MASK_PMU_APB_GIC_QREQN_COL                               0x10
#define MASK_PMU_APB_PWRQDENY                                    0x8
#define MASK_PMU_APB_PWRQACCEPTN                                 0x4
#define MASK_PMU_APB_PWRQACTIVE                                  0x2
#define MASK_PMU_APB_PWRQREQN                                    0x1
#define MASK_PMU_APB_CPU_CORE_INT_DIS_SEL                     0xf
#define MASK_PMU_APB_PD_CPU_LIT_C0_SHUTDOWN_MARK              0xf
#define MASK_PMU_APB_PD_CPU_LIT_C1_SHUTDOWN_MARK              0xf
#define MASK_PMU_APB_PD_CPU_BIG_C0_SHUTDOWN_MARK              0xf
#define MASK_PMU_APB_PD_CPU_BIG_C1_SHUTDOWN_MARK              0xf
#define MASK_PMU_APB_PD_CPU_TOP_SHUTDOWN_MARK                 0xf
#define MASK_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK                  0xf
#define MASK_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK                 0xf
#define MASK_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK                  0xf
#define MASK_PMU_APB_PD_WTLCP_TD_SHUTDOWN_MARK                0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_P1_SHUTDOWN_MARK            0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_P2_SHUTDOWN_MARK            0xf
#define MASK_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK              0xf
#define MASK_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK             0xf
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK           0xf
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK           0xf
#define MASK_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK               0xf
#define MASK_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK               0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_P3_SHUTDOWN_MARK            0xf
#define MASK_PMU_APB_PD_DISP_SHUTDOWN_MARK                    0xf
#define MASK_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK                 0xf
#define MASK_PMU_APB_PD_CA53_LIT_MP2_SHUTDOWN_MARK            0xf
#define MASK_PMU_APB_PD_CA53_BIG_MP2_SHUTDOWN_MARK            0xf
#define MASK_PMU_APB_PD_CPU_LIT_C2_SHUTDOWN_MARK              0xf
#define MASK_PMU_APB_PD_CPU_LIT_C3_SHUTDOWN_MARK              0xf
#define MASK_PMU_APB_PD_CPU_BIG_C2_SHUTDOWN_MARK              0xf
#define MASK_PMU_APB_PD_CPU_BIG_C3_SHUTDOWN_MARK              0xf
#define MASK_PMU_APB_PD_CPU_MP8_SHUTDOWN_MARK                 0xf
#define MASK_PMU_APB_PD_GPU_CORE_SHUTDOWN_MARK                0xf
#define MASK_PMU_APB_PD_MM_VSP_SHUTDOWN_MARK                  0xf
#define MASK_PMU_APB_PD_DBG_SYS_SHUTDOWN_MARK                 0xf
#define MASK_PMU_APB_PD_WCN_SYS_SHUTDOWN_MARK                 0xf
#define MASK_PMU_APB_PD_WIFI_WRAP_SHUTDOWN_MARK               0xf
#define MASK_PMU_APB_PD_GNSS_WRAP_SHUTDOWN_MARK               0xf
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_GPLL_SOFT_CNT_DONE                              0x10000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_ISPPLL_468M_SOFT_CNT_DONE                       0x8000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_ISPPLL_312M_SOFT_CNT_DONE                       0x4000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_1536M_SOFT_CNT_DONE                       0x2000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_768M_SOFT_CNT_DONE                        0x1000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_512M_SOFT_CNT_DONE                        0x800
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_307M_SOFT_CNT_DONE                        0x400
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_219M_SOFT_CNT_DONE                        0x200
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_1228M_SOFT_CNT_DONE                      0x100
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_614M_SOFT_CNT_DONE                       0x80
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_409M_SOFT_CNT_DONE                       0x40
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_245M_SOFT_CNT_DONE                       0x20
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_RCO100M_SOFT_CNT_DONE                           0x10
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_XBUF0_SOFT_CNT_DONE                             0x8
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_XBUF1_SOFT_CNT_DONE                             0x4
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_RPLL_780M_SOFT_CNT_DONE                         0x2
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_RPLL_26M_SOFT_CNT_DONE                          0x1
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_GPLL_WAIT_AUTO_GATE_SEL                          0x10000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_ISPPLL_468M_WAIT_AUTO_GATE_SEL                   0x8000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_ISPPLL_312M_WAIT_AUTO_GATE_SEL                   0x4000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_1536M_WAIT_AUTO_GATE_SEL                   0x2000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_768M_WAIT_AUTO_GATE_SEL                    0x1000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_512M_WAIT_AUTO_GATE_SEL                    0x800
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_307M_WAIT_AUTO_GATE_SEL                    0x400
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_219M_WAIT_AUTO_GATE_SEL                    0x200
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_1228M_WAIT_AUTO_GATE_SEL                  0x100
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_614M_WAIT_AUTO_GATE_SEL                   0x80
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_409M_WAIT_AUTO_GATE_SEL                   0x40
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_245M_WAIT_AUTO_GATE_SEL                   0x20
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_RCO100M_WAIT_AUTO_GATE_SEL                       0x10
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_XBUF0_WAIT_AUTO_GATE_SEL                         0x8
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_XBUF1_WAIT_AUTO_GATE_SEL                         0x4
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_RPLL_780M_WAIT_AUTO_GATE_SEL                     0x2
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_RPLL_26M_WAIT_AUTO_GATE_SEL                      0x1
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_GPLL_WAIT_FORCE_EN                            0x10000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_ISPPLL_468M_WAIT_FORCE_EN                     0x8000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_ISPPLL_312M_WAIT_FORCE_EN                     0x4000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_1536M_WAIT_FORCE_EN                     0x2000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_768M_WAIT_FORCE_EN                      0x1000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_512M_WAIT_FORCE_EN                      0x800
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_307M_WAIT_FORCE_EN                      0x400
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_219M_WAIT_FORCE_EN                      0x200
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_1228M_WAIT_FORCE_EN                    0x100
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_614M_WAIT_FORCE_EN                     0x80
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_409M_WAIT_FORCE_EN                     0x40
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_245M_WAIT_FORCE_EN                     0x20
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_RCO100M_WAIT_FORCE_EN                         0x10
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_XBUF0_WAIT_FORCE_EN                           0x8
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_XBUF1_WAIT_FORCE_EN                           0x4
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_RPLL_780M_WAIT_FORCE_EN                       0x2
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_RPLL_26M_WAIT_FORCE_EN                        0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_GPLL_DIV_34M4_AUTO_GATE_SEL                        0x80000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_ISPPLL_DIV_468M_29M2_AUTO_GATE_SEL                 0x40000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_122M9_AUTO_GATE_SEL                0x20000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_61M4_AUTO_GATE_SEL                 0x10000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_30M7_AUTO_GATE_SEL                 0x8000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_409M_204M8_AUTO_GATE_SEL                0x4000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_409M_102M4_AUTO_GATE_SEL                0x2000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_614M_307M2_AUTO_GATE_SEL                0x1000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_614M_153M6_AUTO_GATE_SEL                0x800000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO100M_DIV_4M_AUTO_GATE_SEL                       0x400000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO100M_DIV_2M_AUTO_GATE_SEL                       0x200000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO100M_DIV_25M_AUTO_GATE_SEL                      0x100000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_390M_AUTO_GATE_SEL                   0x80000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_195M_AUTO_GATE_SEL                   0x40000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_260M_AUTO_GATE_SEL                   0x20000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_130M_AUTO_GATE_SEL                   0x10000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_86M7_AUTO_GATE_SEL                   0x8000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_43M3_AUTO_GATE_SEL                   0x4000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_156M_AUTO_GATE_SEL                   0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_78M_AUTO_GATE_SEL                    0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_111M4_AUTO_GATE_SEL                  0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_780M_55M7_AUTO_GATE_SEL                   0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RTC_DIV_1K_AUTO_GATE_SEL                           0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_1536M_170M7_AUTO_GATE_SEL                0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_153M6_AUTO_GATE_SEL                 0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_76M8_AUTO_GATE_SEL                  0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_38M4_AUTO_GATE_SEL                  0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_102M4_AUTO_GATE_SEL                 0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_51M2_AUTO_GATE_SEL                  0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_61M4_AUTO_GATE_SEL                  0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_256M_AUTO_GATE_SEL                  0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_128M_AUTO_GATE_SEL                  0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_512M_64M_AUTO_GATE_SEL                   0x4000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_512M_170M7_AUTO_GATE_SEL                 0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_512M_85M3_AUTO_GATE_SEL                  0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_384M_AUTO_GATE_SEL                  0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_192M_AUTO_GATE_SEL                  0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_96M_AUTO_GATE_SEL                   0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_48M_AUTO_GATE_SEL                   0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_12M_AUTO_GATE_SEL                   0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_2M_AUTO_GATE_SEL                         0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_1M_AUTO_GATE_SEL                         0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_250K_AUTO_GATE_SEL                       0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_13M_AUTO_GATE_SEL                        0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_6M5_AUTO_GATE_SEL                        0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_8M7_AUTO_GATE_SEL                        0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_4M3_AUTO_GATE_SEL                        0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_GPLL_DIV_34M4_FORCE_EN                          0x80000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_ISPPLL_DIV_468M_29M2_FORCE_EN                   0x40000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_122M9_FORCE_EN                  0x20000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_61M4_FORCE_EN                   0x10000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_30M7_FORCE_EN                   0x8000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_409M_204M8_FORCE_EN                  0x4000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_409M_102M4_FORCE_EN                  0x2000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_614M_307M2_FORCE_EN                  0x1000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_614M_153M6_FORCE_EN                  0x800000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO100M_DIV_4M_FORCE_EN                         0x400000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO100M_DIV_2M_FORCE_EN                         0x200000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO100M_DIV_25M_FORCE_EN                        0x100000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_390M_FORCE_EN                     0x80000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_195M_FORCE_EN                     0x40000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_260M_FORCE_EN                     0x20000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_130M_FORCE_EN                     0x10000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_86M7_FORCE_EN                     0x8000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_43M3_FORCE_EN                     0x4000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_156M_FORCE_EN                     0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_78M_FORCE_EN                      0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_111M4_FORCE_EN                    0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_780M_55M7_FORCE_EN                     0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RTC_DIV_1K_FORCE_EN                             0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_1536M_170M7_FORCE_EN                  0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_153M6_FORCE_EN                   0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_76M8_FORCE_EN                    0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_38M4_FORCE_EN                    0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_102M4_FORCE_EN                   0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_51M2_FORCE_EN                    0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_61M4_FORCE_EN                    0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_256M_FORCE_EN                    0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_128M_FORCE_EN                    0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_512M_64M_FORCE_EN                     0x4000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_512M_170M7_FORCE_EN                   0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_512M_85M3_FORCE_EN                    0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_384M_FORCE_EN                    0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_192M_FORCE_EN                    0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_96M_FORCE_EN                     0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_48M_FORCE_EN                     0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_12M_FORCE_EN                     0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_2M_FORCE_EN                           0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_1M_FORCE_EN                           0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_250K_FORCE_EN                         0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_13M_FORCE_EN                          0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_6M5_FORCE_EN                          0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_8M7_FORCE_EN                          0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_4M3_FORCE_EN                          0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_26M_AP_AUTO_GATE_SEL                          0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_384M_AP_AUTO_GATE_SEL                   0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_307M2_AP_AUTO_GATE_SEL                  0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_256M_AP_AUTO_GATE_SEL                   0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_192M_AP_AUTO_GATE_SEL                   0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_153M6_AP_AUTO_GATE_SEL                  0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_128M_AP_AUTO_GATE_SEL                   0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_96M_AP_AUTO_GATE_SEL                    0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_64M_AP_AUTO_GATE_SEL                    0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_51M2_AP_AUTO_GATE_SEL                   0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_48M_AP_AUTO_GATE_SEL                    0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_192M_MM_AUTO_GATE_SEL                   0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_76M8_MM_AUTO_GATE_SEL                   0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_768M_CPU_AUTO_GATE_SEL                  0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_512M_CPU_AUTO_GATE_SEL                  0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_384M_CPU_AUTO_GATE_SEL                  0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_153M6_CPU_AUTO_GATE_SEL                 0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_1228M8_CPU_AUTO_GATE_SEL               0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_26M_CPU_AUTO_GATE_SEL                         0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_409M6_AON_AUTO_GATE_SEL                0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_245M7_AON_AUTO_GATE_SEL                0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_30M72_AON_AUTO_GATE_SEL                0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_1536M_AON_AUTO_GATE_SEL                 0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_768M_AON_AUTO_GATE_SEL                  0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_512M_AON_AUTO_GATE_SEL                  0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_384M_AON_AUTO_GATE_SEL                  0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_307M2_AON_AUTO_GATE_SEL                 0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_256M_AON_AUTO_GATE_SEL                  0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_219M4_AON_AUTO_GATE_SEL                 0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_192M_AON_AUTO_GATE_SEL                  0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_170M6_AON_AUTO_GATE_SEL                 0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_153M6_AON_AUTO_GATE_SEL                 0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_128M_AON_AUTO_GATE_SEL                  0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_96M_AON_AUTO_GATE_SEL                   0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_76M8_AON_AUTO_GATE_SEL                  0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_61M44_AON_AUTO_GATE_SEL                 0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_51M2_AON_AUTO_GATE_SEL                  0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_48M_AON_AUTO_GATE_SEL                   0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_38M4_AON_AUTO_GATE_SEL                  0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_12M_AON_AUTO_GATE_SEL                   0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_RPLL_390M_AON_AUTO_GATE_SEL                   0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_RPLL_260M_AON_AUTO_GATE_SEL                   0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_RPLL_195M_AON_AUTO_GATE_SEL                   0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_RPLL_26M_AON_AUTO_GATE_SEL                    0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_GPLL_AON_AUTO_GATE_SEL                        0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_GPLL_34M4_AON_AUTO_GATE_SEL                   0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_ISPPLL_468M_AON_AUTO_GATE_SEL                 0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_ISPPLL_312M_AON_AUTO_GATE_SEL                 0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_ISPPLL_29M25_AON_AUTO_GATE_SEL                0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_26M_AON_AUTO_GATE_SEL                         0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_26M_AUD_AON_AUTO_GATE_SEL                     0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_100M_RCO_AON_AUTO_GATE_SEL                    0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_25M_RCO_AON_AUTO_GATE_SEL                     0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_4M_RCO_AON_AUTO_GATE_SEL                      0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_2M_RCO_AON_AUTO_GATE_SEL                      0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_13M_AON_AUTO_GATE_SEL                         0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_6M5_AON_AUTO_GATE_SEL                         0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_4M_AON_AUTO_GATE_SEL                          0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_2M_AON_AUTO_GATE_SEL                          0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_1M_AON_AUTO_GATE_SEL                          0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_250K_AON_AUTO_GATE_SEL                        0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_512M_WTLCP_AUTO_GATE_SEL                0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_384M_WTLCP_AUTO_GATE_SEL                0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_256M_WTLCP_AUTO_GATE_SEL                0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_153M6_WTLCP_AUTO_GATE_SEL               0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_128M_WTLCP_AUTO_GATE_SEL                0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_102M4_WTLCP_AUTO_GATE_SEL               0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_96M_WTLCP_AUTO_GATE_SEL                 0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_85M3_WTLCP_AUTO_GATE_SEL                0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_76M8_WTLCP_AUTO_GATE_SEL                0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_64M_WTLCP_AUTO_GATE_SEL                 0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_51M2_WTLCP_AUTO_GATE_SEL                0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_48M_WTLCP_AUTO_GATE_SEL                 0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LPLL0_614M4_WTLCP_AUTO_GATE_SEL               0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LPLL0_409M6_WTLCP_AUTO_GATE_SEL               0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LPLL0_307M2_WTLCP_AUTO_GATE_SEL               0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LPLL0_245M76_WTLCP_AUTO_GATE_SEL              0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LPLL0_204M8_WTLCP_AUTO_GATE_SEL               0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LPLL0_153M6_WTLCP_AUTO_GATE_SEL               0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LPLL0_122M88_WTLCP_AUTO_GATE_SEL              0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LPLL0_102M4_WTLCP_AUTO_GATE_SEL               0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LPLL0_61M44_WTLCP_AUTO_GATE_SEL               0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_XTL_26M_WTLCP_AUTO_GATE_SEL                   0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_128M_PUB_AUTO_GATE_SEL                  0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_512M_PUBCP_AUTO_GATE_SEL                0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_384M_PUBCP_AUTO_GATE_SEL                0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_307M2_PUBCP_AUTO_GATE_SEL               0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_256M_PUBCP_AUTO_GATE_SEL                0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_153M6_PUBCP_AUTO_GATE_SEL               0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_128M_PUBCP_AUTO_GATE_SEL                0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_96M_PUBCP_AUTO_GATE_SEL                 0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_64M_PUBCP_AUTO_GATE_SEL                 0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_51M2_PUBCP_AUTO_GATE_SEL                0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_48M_PUBCP_AUTO_GATE_SEL                 0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_XTL_26M_PUBCP_AUTO_GATE_SEL                   0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_RTC_32K_PUBCP_AUTO_GATE_SEL                   0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_ISPPLL_312M_WCN_AUTO_GATE_SEL                 0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_26M_AP_FORCE_EN                            0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_384M_AP_FORCE_EN                     0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_307M2_AP_FORCE_EN                    0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_256M_AP_FORCE_EN                     0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_192M_AP_FORCE_EN                     0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_153M6_AP_FORCE_EN                    0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_128M_AP_FORCE_EN                     0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_96M_AP_FORCE_EN                      0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_64M_AP_FORCE_EN                      0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_51M2_AP_FORCE_EN                     0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_48M_AP_FORCE_EN                      0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_192M_MM_FORCE_EN                     0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_76M8_MM_FORCE_EN                     0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_768M_CPU_FORCE_EN                    0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_512M_CPU_FORCE_EN                    0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_384M_CPU_FORCE_EN                    0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_153M6_CPU_FORCE_EN                   0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_1228M8_CPU_FORCE_EN                 0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_26M_CPU_FORCE_EN                           0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_409M6_AON_FORCE_EN                  0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_245M7_AON_FORCE_EN                  0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_30M72_AON_FORCE_EN                  0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_1536M_AON_FORCE_EN                   0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_768M_AON_FORCE_EN                    0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_512M_AON_FORCE_EN                    0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_384M_AON_FORCE_EN                    0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_307M2_AON_FORCE_EN                   0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_256M_AON_FORCE_EN                    0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_219M4_AON_FORCE_EN                   0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_192M_AON_FORCE_EN                    0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_170M6_AON_FORCE_EN                   0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_153M6_AON_FORCE_EN                   0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_128M_AON_FORCE_EN                    0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_96M_AON_FORCE_EN                     0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_76M8_AON_FORCE_EN                    0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_61M44_AON_FORCE_EN                   0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_51M2_AON_FORCE_EN                    0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_48M_AON_FORCE_EN                     0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_38M4_AON_FORCE_EN                    0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_12M_AON_FORCE_EN                     0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_RPLL_390M_AON_FORCE_EN                     0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_RPLL_260M_AON_FORCE_EN                     0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_RPLL_195M_AON_FORCE_EN                     0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_RPLL_26M_AON_FORCE_EN                      0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_GPLL_AON_FORCE_EN                          0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_GPLL_34M4_AON_FORCE_EN                     0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_ISPPLL_468M_AON_FORCE_EN                   0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_ISPPLL_312M_AON_FORCE_EN                   0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_ISPPLL_29M25_AON_FORCE_EN                  0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_26M_AON_FORCE_EN                           0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_26M_AUD_AON_FORCE_EN                       0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_100M_RCO_AON_FORCE_EN                      0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_25M_RCO_AON_FORCE_EN                       0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_4M_RCO_AON_FORCE_EN                        0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_2M_RCO_AON_FORCE_EN                        0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_13M_AON_FORCE_EN                           0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_6M5_AON_FORCE_EN                           0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_4M_AON_FORCE_EN                            0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_2M_AON_FORCE_EN                            0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_1M_AON_FORCE_EN                            0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_250K_AON_FORCE_EN                          0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_512M_WTLCP_FORCE_EN                  0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_384M_WTLCP_FORCE_EN                  0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_256M_WTLCP_FORCE_EN                  0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_153M6_WTLCP_FORCE_EN                 0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_128M_WTLCP_FORCE_EN                  0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_102M4_WTLCP_FORCE_EN                 0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_96M_WTLCP_FORCE_EN                   0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_85M3_WTLCP_FORCE_EN                  0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_76M8_WTLCP_FORCE_EN                  0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_64M_WTLCP_FORCE_EN                   0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_51M2_WTLCP_FORCE_EN                  0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_48M_WTLCP_FORCE_EN                   0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LPLL0_614M4_WTLCP_FORCE_EN                 0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LPLL0_409M6_WTLCP_FORCE_EN                 0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LPLL0_307M2_WTLCP_FORCE_EN                 0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LPLL0_245M76_WTLCP_FORCE_EN                0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LPLL0_204M8_WTLCP_FORCE_EN                 0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LPLL0_153M6_WTLCP_FORCE_EN                 0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LPLL0_122M88_WTLCP_FORCE_EN                0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LPLL0_102M4_WTLCP_FORCE_EN                 0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LPLL0_61M44_WTLCP_FORCE_EN                 0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_XTL_26M_WTLCP_FORCE_EN                     0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_128M_PUB_FORCE_EN                    0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_512M_PUBCP_FORCE_EN                  0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_384M_PUBCP_FORCE_EN                  0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_307M2_PUBCP_FORCE_EN                 0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_256M_PUBCP_FORCE_EN                  0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_153M6_PUBCP_FORCE_EN                 0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_128M_PUBCP_FORCE_EN                  0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_96M_PUBCP_FORCE_EN                   0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_64M_PUBCP_FORCE_EN                   0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_51M2_PUBCP_FORCE_EN                  0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_48M_PUBCP_FORCE_EN                   0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_XTL_26M_PUBCP_FORCE_EN                     0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_RTC_32K_PUBCP_FORCE_EN                     0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_ISPPLL_312M_WCN_FORCE_EN                   0x1
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_AP_SEL                    0x1000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_AP_SEL                     0x800
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_AP_SEL                     0x400
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_AP_SEL                     0x200
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_AON_SEL                    0x100
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_AON_SEL                    0x80
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_WTLCP_SEL                  0x40
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_WTLCP_SEL                  0x20
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_WTLCP_SEL                  0x10
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_XTL_26M_WTLCP_SEL                    0x8
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_PUBCP_SEL                  0x4
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_PUBCP_SEL                  0x2
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_PUBCP_SEL                  0x1
#define MASK_PRE_DIV_CLK_GEN_MONITOR_WAIT_EN_STATUS0_CFG_MONITOR_WAIT_EN_STATUS              0x1ffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS00_CFG_MONITOR_DIV_AUTO_EN_STATUS0    0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS10_CFG_MONITOR_DIV_AUTO_EN_STATUS1    0x7fff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS00_CFG_MONITOR_GATE_AUTO_EN_STATUS0  0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS10_CFG_MONITOR_GATE_AUTO_EN_STATUS1  0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS20_CFG_MONITOR_GATE_AUTO_EN_STATUS2  0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS30_CFG_MONITOR_GATE_AUTO_EN_STATUS3     0x1
#define MASK_PUB_AHB_SOFT_CMD_NUM           0x700
#define MASK_PUB_AHB_SOFT_CMD_FC_SEL        0x70
#define MASK_PUB_AHB_SOFT_CMD_RESP             0x8
#define MASK_PUB_AHB_SOFT_CMD_DONE             0x4
#define MASK_PUB_AHB_SOFT_CMD_START            0x1
#define MASK_PUB_AHB_SOFT_CMD_SEQL          0xffffffff
#define MASK_PUB_AHB_SOFT_CMD_SEQH          0xffffffff
#define MASK_PUB_AHB_SOFT_CMD_STEP          0xffffffff
#define MASK_PUB_AHB_MPU_DUMP_ADDR          0xffffffff
#define MASK_PUB_AHB_DMC_MPU_VIO_ADDR       0xffffffff
#define MASK_PUB_AHB_DMC_MPU_VIO_CMD        0xffffffff
#define MASK_PUB_AHB_DMC_MPU_VIO_INT_REQ       0x2
#define MASK_PUB_AHB_MPU_EN                    0x1
#define MASK_PUB_AHB_MPU_CFG0               0x1ff
#define MASK_PUB_AHB_MPU_CFG0_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG0_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG0_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG1               0x1ff
#define MASK_PUB_AHB_MPU_CFG1_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG1_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG1_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG2               0x1ff
#define MASK_PUB_AHB_MPU_CFG2_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG2_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG2_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG3               0x1ff
#define MASK_PUB_AHB_MPU_CFG3_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG3_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG3_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG4               0x1ff
#define MASK_PUB_AHB_MPU_CFG4_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG4_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG4_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG5               0x1ff
#define MASK_PUB_AHB_MPU_CFG5_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG5_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG5_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG6               0x1ff
#define MASK_PUB_AHB_MPU_CFG6_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG6_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG6_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG7               0x1ff
#define MASK_PUB_AHB_MPU_CFG7_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG7_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG7_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG8               0x1ff
#define MASK_PUB_AHB_MPU_CFG8_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG8_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG8_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG9               0x1ff
#define MASK_PUB_AHB_MPU_CFG9_ID_MASK_VAL   0xffffffff
#define MASK_PUB_AHB_MPU_CFG9_LOW_RANGE     0x7ffffff
#define MASK_PUB_AHB_MPU_CFG9_HIGH_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG10              0x1ff
#define MASK_PUB_AHB_MPU_CFG10_ID_MASK_VAL  0xffffffff
#define MASK_PUB_AHB_MPU_CFG10_LOW_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG10_HIGH_RANGE   0x7ffffff
#define MASK_PUB_AHB_MPU_CFG11              0x1ff
#define MASK_PUB_AHB_MPU_CFG11_ID_MASK_VAL  0xffffffff
#define MASK_PUB_AHB_MPU_CFG11_LOW_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG11_HIGH_RANGE   0x7ffffff
#define MASK_PUB_AHB_MPU_CFG12              0x1ff
#define MASK_PUB_AHB_MPU_CFG12_ID_MASK_VAL  0xffffffff
#define MASK_PUB_AHB_MPU_CFG12_LOW_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG12_HIGH_RANGE   0x7ffffff
#define MASK_PUB_AHB_MPU_CFG13              0x1ff
#define MASK_PUB_AHB_MPU_CFG13_ID_MASK_VAL  0xffffffff
#define MASK_PUB_AHB_MPU_CFG13_LOW_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG13_HIGH_RANGE   0x7ffffff
#define MASK_PUB_AHB_MPU_CFG14              0x1ff
#define MASK_PUB_AHB_MPU_CFG14_ID_MASK_VAL  0xffffffff
#define MASK_PUB_AHB_MPU_CFG14_LOW_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG14_HIGH_RANGE   0x7ffffff
#define MASK_PUB_AHB_MPU_CFG15              0x1ff
#define MASK_PUB_AHB_MPU_CFG15_ID_MASK_VAL  0xffffffff
#define MASK_PUB_AHB_MPU_CFG15_LOW_RANGE    0x7ffffff
#define MASK_PUB_AHB_MPU_CFG15_HIGH_RANGE   0x7ffffff
#define MASK_PUB_AHB_WRAP_DFS_HW_MIN_FREQ_UP_FORCE_TRIG_ACK      0x40000000
#define MASK_PUB_AHB_WRAP_DFS_USED_PLL                        0x38000000
#define MASK_PUB_AHB_WRAP_DFS_FC_SEL                          0x7000000
#define MASK_PUB_AHB_WRAP_SRC_AVAIL_PLL                       0xe00000
#define MASK_PUB_AHB_WRAP_DFS_URGENT_WAIT_TIMEOUT_FLAG           0x100000
#define MASK_PUB_AHB_WRAP_DFS_GIVEUP_INT_RAW                     0x80000
#define MASK_PUB_AHB_WRAP_INT_DFS_GIVEUP                         0x40000
#define MASK_PUB_AHB_WRAP_DFS_DENY_INT_RAW                       0x20000
#define MASK_PUB_AHB_WRAP_INT_DFS_DENY                           0x10000
#define MASK_PUB_AHB_WRAP_PUB_DFS_LOCK                           0x8000
#define MASK_PUB_AHB_WRAP_DFS_LOCK_ACK                           0x4000
#define MASK_PUB_AHB_WRAP_HW_DFS_FSM_STATE                    0x1f00
#define MASK_PUB_AHB_WRAP_HW_DFS_FSM_IDLE                        0x40
#define MASK_PUB_AHB_WRAP_DFS_ERROR_INT_RAW                      0x20
#define MASK_PUB_AHB_WRAP_INT_DFS_ERROR                          0x10
#define MASK_PUB_AHB_WRAP_DFS_COMPLETE_INT_RAW                   0x8
#define MASK_PUB_AHB_WRAP_INT_DFS_COMPLETE                       0x4
#define MASK_PUB_AHB_WRAP_HW_DFS_EXIT_INT_RAW                    0x2
#define MASK_PUB_AHB_WRAP_INT_HW_DFS_EXIT                        0x1
#define MASK_PUB_AHB_WRAP_PUB_DFS_SWITCH_TYPE                    0x80000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_SWITCH_PERIOD            0x3fc00000
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_RATIO_DEFAULT            0x3f8000
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_RATIO                    0x7f00
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_DENY                        0x80
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_FRQ_SEL                  0x70
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_RESP                        0x8
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_ACK                         0x4
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_REQ                         0x2
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_ENABLE                      0x1
#define MASK_PUB_AHB_WRAP_HW_DFS_STOP_ENABLE                     0x20
#define MASK_PUB_AHB_WRAP_HW_DFS_RESTART_ENABLE                  0x10
#define MASK_PUB_AHB_WRAP_EMC_CKG_MODE_PURE_SW                0x3000000
#define MASK_PUB_AHB_WRAP_EMC_CKG_D2_SEL_PURE_SW              0xf00000
#define MASK_PUB_AHB_WRAP_PURE_SW_DFS_CLK_MODE                0xc0000
#define MASK_PUB_AHB_WRAP_PURE_SW_DFS_DENY                       0x10000
#define MASK_PUB_AHB_WRAP_PURE_SW_DFS_ACK                        0x8000
#define MASK_PUB_AHB_WRAP_PURE_SW_DFS_RESP                       0x4000
#define MASK_PUB_AHB_WRAP_PURE_SW_DFS_FC_REQ                     0x2000
#define MASK_PUB_AHB_WRAP_PURE_SW_DFS_REQ                        0x1000
#define MASK_PUB_AHB_WRAP_PURE_SW_DFS_FC_ACK                     0x800
#define MASK_PUB_AHB_WRAP_PURE_SW_DFS_FRQ_SEL                 0x700
#define MASK_PUB_AHB_WRAP_EMC_CKG_SEL_PURE_SW                 0xfe
#define MASK_PUB_AHB_WRAP_DFS_SW_DFS_MODE                        0x1
#define MASK_PUB_AHB_WRAP_MEM_FW_INT_RAW                         0x8
#define MASK_PUB_AHB_WRAP_INT_MEM_FW                             0x4
#define MASK_PUB_AHB_WRAP_MEM_FW_INT_CLR                         0x2
#define MASK_PUB_AHB_WRAP_MEM_FW_INT_EN                          0x1
#define MASK_PUB_AHB_WRAP_LP_FORCE_AON_WCN_ETR_S0                0x2000
#define MASK_PUB_AHB_WRAP_LP_EB_AON_WCN_ETR_S0                   0x1000
#define MASK_PUB_AHB_WRAP_LP_FORCE_AON_WCN_ETR_M2                0x800
#define MASK_PUB_AHB_WRAP_LP_EB_AON_WCN_ETR_M2                   0x400
#define MASK_PUB_AHB_WRAP_LP_FORCE_AON_WCN_ETR_M1                0x200
#define MASK_PUB_AHB_WRAP_LP_EB_AON_WCN_ETR_M1                   0x100
#define MASK_PUB_AHB_WRAP_LP_FORCE_AON_WCN_ETR_M0                0x80
#define MASK_PUB_AHB_WRAP_LP_EB_AON_WCN_ETR_M0                   0x40
#define MASK_PUB_AHB_WRAP_LP_FORCE_CP_S0                         0x20
#define MASK_PUB_AHB_WRAP_LP_EB_CP_S0                            0x10
#define MASK_PUB_AHB_WRAP_LP_FORCE_CP_M1                         0x8
#define MASK_PUB_AHB_WRAP_LP_EB_CP_M1                            0x4
#define MASK_PUB_AHB_WRAP_LP_FORCE_CP_M0                         0x2
#define MASK_PUB_AHB_WRAP_LP_EB_CP_M0                            0x1
#define MASK_PUB_AHB_WRAP_LP_NUM                              0xffff
#define MASK_PUB_AHB_WRAP_DDR_FENCING_EN                         0x40000000
#define MASK_PUB_AHB_WRAP_FENCING_CHNL_IDLE_CNT               0x3fffffff
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_LOCK_REQ                    0x20000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_LOCK_MODE                   0x10000000
#define MASK_PUB_AHB_WRAP_WIFI_DFS_TIMEOUT_FLAG                  0x2000000
#define MASK_PUB_AHB_WRAP_WIFI_DFS_ACK                           0x1000000
#define MASK_PUB_AHB_WRAP_WIFI_DFS_URGENCY_CTRL_EN            0xc00000
#define MASK_PUB_AHB_WRAP_WIFI_FIFO_URGENCY_CTRL_EN           0x300000
#define MASK_PUB_AHB_WRAP_WIFI_DFS_SW_REQ                        0x80000
#define MASK_PUB_AHB_WRAP_WIFI_DFS_MODE                          0x40000
#define MASK_PUB_AHB_WRAP_WIFI_DFS_TIMEOUT_EN                    0x20000
#define MASK_PUB_AHB_WRAP_WIFI_DFS_TIMEOUT_PERIOD             0x1fffe
#define MASK_PUB_AHB_WRAP_WIFI_DFS_HW_BYPASS                     0x1
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_CLK_MODE_DEFAULT         0xc0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_CLK_MODE                 0x30000
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_RATIO_D2_DEFAULT         0xf00
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_RATIO_D2                 0xf
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_DDL_ADJS_DEFAULT         0x1ff0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_DDL_ADJS                 0x1ff
#define MASK_PUB_AHB_WRAP_PUB_DFS_URGENT_WAIT_TIMEOUT_PERIOD  0xffc0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_URGENT_WAIT_TIMEOUT_EN         0x20000
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_URGENT_WAIT_EN              0x10000
#define MASK_PUB_AHB_WRAP_PUB_DFS_SW_URGENT_DENY_EN           0xffff
#define MASK_PUB_AHB_WRAP_INT_DMC_MPU_VIO                        0x8
#define MASK_PUB_AHB_WRAP_DMC_MPU_VIO_INT_RAW                    0x4
#define MASK_PUB_AHB_WRAP_DMC_MPU_VIO_INT_CLR                    0x2
#define MASK_PUB_AHB_WRAP_DMC_MPU_VIO_INT_EN                     0x1
#define MASK_PUB_AHB_WRAP_DFS_GIVEUP_INT_CLR                     0x200
#define MASK_PUB_AHB_WRAP_DFS_GIVEUP_INT_EN                      0x100
#define MASK_PUB_AHB_WRAP_DFS_DENY_INT_CLR                       0x80
#define MASK_PUB_AHB_WRAP_DFS_DENY_INT_EN                        0x40
#define MASK_PUB_AHB_WRAP_DFS_ERROR_INT_CLR                      0x20
#define MASK_PUB_AHB_WRAP_DFS_ERROR_INT_EN                       0x10
#define MASK_PUB_AHB_WRAP_DFS_COMPLETE_INT_CLR                   0x8
#define MASK_PUB_AHB_WRAP_DFS_COMPLETE_INT_EN                    0x4
#define MASK_PUB_AHB_WRAP_HW_DFS_EXIT_INT_CLR                    0x2
#define MASK_PUB_AHB_WRAP_HW_DFS_EXIT_INT_EN                     0x1
#define MASK_PUB_AHB_WRAP_PUB_CP_BASE_ADDR                    0x1f000000
#define MASK_PUB_AHB_WRAP_WTL_CP_BASE_ADDR                    0x1f0000
#define MASK_PUB_AHB_WRAP_WCN_BASE_ADDR                       0x1f00
#define MASK_PUB_AHB_WRAP_AON_BASE_ADDR                       0x1f
#define MASK_PUB_AHB_WRAP_PUB_BIST_EB_AXI                        0x20000
#define MASK_PUB_AHB_WRAP_PUB_BIST_EB_REG                        0x10000
#define MASK_PUB_AHB_WRAP_BIST_VSP_EN                            0x800
#define MASK_PUB_AHB_WRAP_BIST_WCN_AON_EN                        0x400
#define MASK_PUB_AHB_WRAP_BIST_WTL_PUBCP_EN                      0x200
#define MASK_PUB_AHB_WRAP_BIST_AP_EN                             0x100
#define MASK_PUB_AHB_WRAP_BIST_CPU_EN                            0x80
#define MASK_PUB_AHB_WRAP_BIST_DPU_EN                            0x40
#define MASK_PUB_AHB_WRAP_BIST_GPU_EN                            0x20
#define MASK_PUB_AHB_WRAP_BIST_MM_EN                             0x10
#define MASK_PUB_AHB_WRAP_BIST_MUX_1                          0xc
#define MASK_PUB_AHB_WRAP_BIST_MUX_0                          0x3
#define MASK_PUB_AHB_WRAP_DSKPLL_BIST_CNT                     0xffff0000
#define MASK_PUB_AHB_WRAP_BIST_FAIL_3                            0x8
#define MASK_PUB_AHB_WRAP_BIST_FAIL_2                            0x4
#define MASK_PUB_AHB_WRAP_BIST_FAIL_1                            0x2
#define MASK_PUB_AHB_WRAP_BIST_FAIL_0                            0x1
#define MASK_PUB_AHB_WRAP_BUSMON_EB_ATCLK                        0x10
#define MASK_PUB_AHB_WRAP_BUSMON_CH_SOFT_RST                     0x8
#define MASK_PUB_AHB_WRAP_BUSMON_SOFT_RST                        0x4
#define MASK_PUB_AHB_WRAP_BUSMON_EB_AXI                          0x2
#define MASK_PUB_AHB_WRAP_BUSMON_EB_REG                          0x1
#define MASK_PUB_AHB_WRAP_RESERVE_CLK_EB                      0xfff0
#define MASK_PUB_AHB_WRAP_QOS_SLV_CLK_EB                         0x8
#define MASK_PUB_AHB_WRAP_AXI_DEBUG_TCK_EB                       0x4
#define MASK_PUB_AHB_WRAP_OT_CLK_EB                              0x2
#define MASK_PUB_AHB_WRAP_FW_EB_APB                              0x1
#define MASK_PUB_AHB_WRAP_AWQOS_THRESHOLD_PUBCP               0xf0000000
#define MASK_PUB_AHB_WRAP_ARQOS_THRESHOLD_PUBCP               0xf000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_DDL_ADJS_DEFAULT         0x7fc00000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_CLK_MODE_DEFAULT         0x300000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_RATIO_D2_DEFAULT         0xf0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_RATIO_DEFAULT            0x7f00
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_INITIAL_FREQ             0x70
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_STOP                        0x4
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_START                       0x2
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_ENABLE                      0x1
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_MIN_FREQ_UP_FORCE_TRIG      0x10000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_BWMON_MIN_EN                0x8000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_BWMON_MIN_FREQ           0x7000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_AVAIL_FREQ_EN            0xff0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_CHECK_PLL_EN                0x1000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_MIN_FREQ_UP              0x700
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_MIN_FREQ_DN              0x70
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_MIN_EN_UP                   0x8
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_MIN_EN_DN                   0x4
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_MIN_LOAD                    0x2
#define MASK_PUB_AHB_WRAP_PUB_DFS_LP_PROT_EN                     0x1
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F3_RATIO                 0x7f000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F2_RATIO                 0x7f0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F1_RATIO                 0x7f00
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F0_RATIO                 0x7f
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F7_RATIO                 0x7f000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F6_RATIO                 0x7f0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F5_RATIO                 0x7f00
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F4_RATIO                 0x7f
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F7_RATIO_D2              0xf0000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F6_RATIO_D2              0xf000000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F5_RATIO_D2              0xf00000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F4_RATIO_D2              0xf0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F3_RATIO_D2              0xf000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F2_RATIO_D2              0xf00
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F1_RATIO_D2              0xf0
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F0_RATIO_D2              0xf
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F7_CLK_MODE              0xc000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F6_CLK_MODE              0x3000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F5_CLK_MODE              0xc00
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F4_CLK_MODE              0x300
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F3_CLK_MODE              0xc0
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F2_CLK_MODE              0x30
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F1_CLK_MODE              0xc
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F0_CLK_MODE              0x3
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F1_DDL_ADJS              0x1ff0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F0_DDL_ADJS              0x1ff
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F3_DDL_ADJS              0x1ff0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F2_DDL_ADJS              0x1ff
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F5_DDL_ADJS              0x1ff0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F4_DDL_ADJS              0x1ff
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F7_DDL_ADJS              0x1ff0000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_F6_DDL_ADJS              0x1ff
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_URGENT_WAIT_EN              0x10000
#define MASK_PUB_AHB_WRAP_PUB_DFS_HW_URGENT_DENY_EN           0xffff
#define MASK_PUB_QOSC_AHB_QOS_CTRL_ENABLE                       0x1
#define MASK_PUB_QOSC_AHB_QOS_URGENT_COUNT_RESET                0x2
#define MASK_PUB_QOSC_AHB_QOS_CTRL_RESET                        0x1
#define MASK_PUB_QOSC_AHB_QOSC_CFG_CLK_AUTO_GATE_EN             0x200
#define MASK_PUB_QOSC_AHB_QOSC_CFG_CLK_EB                       0x100
#define MASK_PUB_QOSC_AHB_QOSC_CLK_TICK_ENABLE                  0x10
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMIT_AUTO_GATE_EN            0x2
#define MASK_PUB_QOSC_AHB_QOSC_PORT_CLK_AUTO_GATE_EN            0x1
#define MASK_PUB_QOSC_AHB_QOSC_PORT_ENABLE                   0xff
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_RD              0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_WR              0xff
#define MASK_PUB_QOSC_AHB_QOSC_ARURGENT_EN                   0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_AWURGENT_EN                   0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_RD              0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_WR              0xff
#define MASK_PUB_QOSC_AHB_QOSC_NO_SV_BW_SLICE_BYPASS            0x10000000
#define MASK_PUB_QOSC_AHB_QOSC_DFS_FREQ                      0x7000000
#define MASK_PUB_QOSC_AHB_QOSC_DFS_PAUSE_ENABLE                 0x200000
#define MASK_PUB_QOSC_AHB_QOSC_MODE                             0x100000
#define MASK_PUB_QOSC_AHB_QOSC_UG_ULTRA_OSTD_ENABLE             0x20000
#define MASK_PUB_QOSC_AHB_QOSC_UG_HIGH_OSTD_ENABLE              0x10000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_NORM_BYPASS               0xff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH0     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH1     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH2     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH3     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH4     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH5     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH6     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH7     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH0     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH1     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH2     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH3     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH4     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH5     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH6     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH7     0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7      0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0           0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1           0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2           0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3           0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4           0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5           0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6           0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7           0x3f
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH7          0x70000000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH6          0x7000000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH5          0x700000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH4          0x70000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH3          0x7000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH2          0x700
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH1          0x70
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH0          0x7
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH0         0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH0         0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH1         0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH1         0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH2         0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH2         0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH3         0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH3         0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH4         0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH4         0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH5         0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH5         0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH6         0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH6         0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH7         0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH7         0xff
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_RD       0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_WR       0xff
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_RD      0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_WR      0xff
#define MASK_PUB_QOSC_AHB_QOSC_LATMON_ARURGENT_EN            0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_LATMON_AWURGENT_EN            0xff
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH0        0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH0        0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH0         0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH0         0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH0         0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH0         0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH0          0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH0          0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH1        0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH1        0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH1         0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH1         0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH1         0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH1         0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH1          0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH1          0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH2        0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH2        0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH2         0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH2         0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH2         0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH2         0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH2          0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH2          0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH3        0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH3        0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH3         0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH3         0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH3         0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH3         0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH3          0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH3          0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH4        0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH4        0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH4         0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH4         0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH4         0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH4         0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH4          0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH4          0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH5        0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH5        0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH5         0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH5         0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH5         0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH5         0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH5          0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH5          0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH6        0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH6        0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH6         0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH6         0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH6         0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH6         0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH6          0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH6          0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH7        0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH7        0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH7         0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH7         0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH7         0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH7         0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH7          0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH7          0xf
#define MASK_PUB_QOSC_AHB_QOSC_STATUS0                       0xffffffff
#define MASK_PUB_QOSC_AHB_QOSC_STATUS1                       0xffffffff
#define MASK_PUB_QOSC_AHB_QOSC_STATUS2                       0xffffffff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH0          0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH0           0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH0          0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH0           0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH1          0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH1           0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH1          0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH1           0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH2          0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH2           0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH2          0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH2           0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH3          0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH3           0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH3          0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH3           0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH4          0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH4           0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH4          0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH4           0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH5          0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH5           0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH5          0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH5           0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH6          0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH6           0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH6          0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH6           0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH7          0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH7           0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH7          0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH7           0xff
#define MASK_PUB_QOSC_AHB_QOS_DBG_MON_SEL                    0xf0
#define MASK_PUB_QOSC_AHB_QOS_DBG_MON_EB                        0x2
#define MASK_PUB_QOSC_AHB_QOS_DBG_MON_START                     0x1
#define MASK_PUB_QOSC_AHB_QOSC_MON_STATUS                    0xffffffff
#define MASK_PUB_QOSC_AHB_M1_QOS_CTRL_ENABLE                    0x1
#define MASK_PUB_QOSC_AHB_M1_QOS_CTRL_RESET                     0x1
#define MASK_PUB_QOSC_AHB_M1_QOSC_CFG_CLK_EB                    0x100
#define MASK_PUB_QOSC_AHB_M1_QOSC_CLK_TICK_ENABLE            0x30
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMIT_AUTO_GATE_EN         0x2
#define MASK_PUB_QOSC_AHB_M1_QOSC_PORT_CLK_AUTO_GATE_EN         0x1
#define MASK_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE                0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_RD           0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_WR           0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_ARURGENT_EN                0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_AWURGENT_EN                0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_RD           0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_WR           0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_NO_SV_BW_SLICE_BYPASS         0x10000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_DFS_PAUSE_ENABLE              0x200000
#define MASK_PUB_QOSC_AHB_M1_QOSC_MODE                          0x100000
#define MASK_PUB_QOSC_AHB_M1_QOSC_UG_ULTRA_OSTD_ENABLE          0x20000
#define MASK_PUB_QOSC_AHB_M1_QOSC_UG_HIGH_OSTD_ENABLE           0x10000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_NORM_BYPASS            0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH0  0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0   0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH1  0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1   0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH0  0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0   0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH1  0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1   0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0        0x3f
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1        0x3f
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH1       0x70
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH0       0x7
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH0      0xff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH0      0xff
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH1      0xff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH1      0xff
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_RD    0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_WR    0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_RD   0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_WR   0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_LATMON_ARURGENT_EN         0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_LATMON_AWURGENT_EN         0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH0     0xf0000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH0     0xf000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH0      0xf00000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH0      0xf0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH0      0xf000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH0      0xf00
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH0       0xf0
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH0       0xf
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH1     0xf0000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH1     0xf000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH1      0xf00000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH1      0xf0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH1      0xf000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH1      0xf00
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH1       0xf0
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH1       0xf
#define MASK_PUB_QOSC_AHB_M1_QOSC_STATUS0                    0xffffffff
#define MASK_PUB_QOSC_AHB_M1_QOSC_STATUS1                    0xffffffff
#define MASK_PUB_QOSC_AHB_M1_QOSC_STATUS2                    0xffffffff
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH0       0xff000000
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH0        0xff0000
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH0       0xff00
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH0        0xff
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH1       0xff000000
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH1        0xff0000
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH1       0xff00
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH1        0xff
#define MASK_PUB_QOSC_AHB_M2_QOS_CTRL_ENABLE                    0x1
#define MASK_PUB_QOSC_AHB_M2_QOS_CTRL_RESET                     0x1
#define MASK_PUB_QOSC_AHB_M2_QOSC_CFG_CLK_EB                    0x100
#define MASK_PUB_QOSC_AHB_M2_QOSC_CLK_TICK_ENABLE            0x70
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMIT_AUTO_GATE_EN         0x2
#define MASK_PUB_QOSC_AHB_M2_QOSC_PORT_CLK_AUTO_GATE_EN         0x1
#define MASK_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE                0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_RD           0x70000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_WR           0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_ARURGENT_EN                0x70000
#define MASK_PUB_QOSC_AHB_M2_QOSC_AWURGENT_EN                0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_RD           0x70000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_WR           0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_NO_SV_BW_SLICE_BYPASS         0x10000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_DFS_PAUSE_ENABLE              0x200000
#define MASK_PUB_QOSC_AHB_M2_QOSC_MODE                          0x100000
#define MASK_PUB_QOSC_AHB_M2_QOSC_UG_ULTRA_OSTD_ENABLE          0x20000
#define MASK_PUB_QOSC_AHB_M2_QOSC_UG_HIGH_OSTD_ENABLE           0x10000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_NORM_BYPASS            0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH0  0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0   0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH1  0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1   0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH2  0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH2   0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH0  0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0   0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH1  0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1   0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH2  0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH2   0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0        0x3f
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1        0x3f
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH2        0x3f
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH2       0x700
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH1       0x70
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH0       0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH0      0xff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH0      0xff
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH1      0xff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH1      0xff
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH2      0xff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH2      0xff
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_RD    0x70000
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_WR    0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_RD   0x70000
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_WR   0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_LATMON_ARURGENT_EN         0x70000
#define MASK_PUB_QOSC_AHB_M2_QOSC_LATMON_AWURGENT_EN         0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH0     0xf0000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH0     0xf000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH0      0xf00000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH0      0xf0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH0      0xf000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH0      0xf00
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH0       0xf0
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH0       0xf
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH1     0xf0000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH1     0xf000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH1      0xf00000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH1      0xf0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH1      0xf000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH1      0xf00
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH1       0xf0
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH1       0xf
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH2     0xf0000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH2     0xf000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH2      0xf00000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH2      0xf0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH2      0xf000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH2      0xf00
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH2       0xf0
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH2       0xf
#define MASK_PUB_QOSC_AHB_M2_QOSC_STATUS0                    0xffffffff
#define MASK_PUB_QOSC_AHB_M2_QOSC_STATUS1                    0xffffffff
#define MASK_PUB_QOSC_AHB_M2_QOSC_STATUS2                    0xffffffff
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH0       0xff000000
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH0        0xff0000
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH0       0xff00
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH0        0xff
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH1       0xff000000
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH1        0xff0000
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH1       0xff00
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH1        0xff
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH2       0xff000000
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH2        0xff0000
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH2       0xff00
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH2        0xff
#define MASK_PUB_QOSC_AHB_LATMON_SW_TIMER_EN                 0x7000000
#define MASK_PUB_QOSC_AHB_LATMON_TIMER_SEL                   0x700000
#define MASK_PUB_QOSC_AHB_LATMON2_SEL                           0x10000
#define MASK_PUB_QOSC_AHB_LATMON_AUTO_GATE_EN                0x700
#define MASK_PUB_QOSC_AHB_LATMON_CLK_TICK_ENABLE             0x70
#define MASK_PUB_QOSC_AHB_LATMON_ENABLE                      0x7
#define MASK_PUB_QOSC_AHB_LATMON_COUNT_RESET                 0x700
#define MASK_PUB_QOSC_AHB_LATMON_RESET                       0x7
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM0              0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM0              0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM0          0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM0          0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM0           0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM0           0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM0         0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM0              0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM0            0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM0              0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM0           0xf
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM2      0x70000
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM1      0x7000
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM0      0x700
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_EN           0x7
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM1              0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM1              0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM1          0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM1          0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM1           0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM1           0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM1         0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM1              0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM1            0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM1              0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM1           0xf
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM2              0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM2              0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM2          0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM2          0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM2           0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM2           0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM2         0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM2              0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM2            0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM2              0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM2           0xf
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM0              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM0              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM0              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM0              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM1              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM1              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM1              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM1              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM2              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM2              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM2              0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM2              0xffffffff
#define MASK_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG_CLR               0x400000
#define MASK_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG_CLR               0x200000
#define MASK_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG_CLR               0x100000
#define MASK_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG                   0x40000
#define MASK_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG                   0x20000
#define MASK_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG                   0x10000
#define MASK_PUB_QOSC_AHB_LATMON_COUNTER_OV_ST               0xfff
#define MASK_PUB_QOSC_AHB_BWMON_F_UP_REQ_EN                  0x3000
#define MASK_PUB_QOSC_AHB_BWMON_RBW_EN                       0x300
#define MASK_PUB_QOSC_AHB_BWMON_WBW_EN                       0x30
#define MASK_PUB_QOSC_AHB_BWMON_ENABLE                       0x3
#define MASK_PUB_QOSC_AHB_BWMON0_UP_WBW_SET                  0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON0_UP_RBW_SET                  0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_UP_WBW_SET                  0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_UP_RBW_SET                  0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG_CLR                0x200
#define MASK_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG_CLR                0x100
#define MASK_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG                    0x2
#define MASK_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG                    0x1
#define MASK_PUB_QOSC_AHB_BWMON0_WBW_CNT                     0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON0_RBW_CNT                     0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_WBW_CNT                     0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_RBW_CNT                     0xffffffff
#define MASK_PUB_TOP_AHB_PUB_CLK_DFS_SLEEP_AUTO_GATE_EN      0x80000000
#define MASK_PUB_TOP_AHB_CLK_APB_AUTO_GATE_EN                0x40000000
#define MASK_PUB_TOP_AHB_CLK_EMC_REF_AUTO_GATE_EN            0x20000000
#define MASK_PUB_TOP_AHB_PUB_CLK_DFS_AUTO_GATE_EN            0x10000000
#define MASK_PUB_TOP_AHB_DMC_DFI_MON_AUTO_GATE_EN            0x8000000
#define MASK_PUB_TOP_AHB_DMC_SREF_AUTO_GATE_EN               0x4000000
#define MASK_PUB_TOP_AHB_DDR_PHY_AUTO_GATE_EN                0x2000000
#define MASK_PUB_TOP_AHB_DDR_UMCTL_AUTO_GATE_EN              0x1000000
#define MASK_PUB_TOP_AHB_PUB_TOP_MON_EN                      0x800000
#define MASK_PUB_TOP_AHB_PUB_CLK_EMC_REF_EB                  0x400000
#define MASK_PUB_TOP_AHB_PUB_CLK_CSSYS_EB                    0x200000
#define MASK_PUB_TOP_AHB_PUB_CLK_APB_EB                      0x100000
#define MASK_PUB_TOP_AHB_PUB_CLK_PHY_X2_FORCE_PHASE       0xc0000
#define MASK_PUB_TOP_AHB_PUB_CLK_PHY_X2_FORCE_PHASE_SEL      0x20000
#define MASK_PUB_TOP_AHB_PUB_CLK_PHY_X2_FORCE_BYP            0x10000
#define MASK_PUB_TOP_AHB_PUB_CLK_DFS_EB                      0x8000
#define MASK_PUB_TOP_AHB_PUB_CLK_DMC_D2_CPU_EB               0x4000
#define MASK_PUB_TOP_AHB_PUB_CLK_MLB_D2_EB                   0x2000
#define MASK_PUB_TOP_AHB_PUB_CLK_DMC_D2_EB                   0x1000
#define MASK_PUB_TOP_AHB_PUB_CLK_DMC_X1_EB                   0x800
#define MASK_PUB_TOP_AHB_PUB_CLK_PHY_X2_EB                   0x400
#define MASK_PUB_TOP_AHB_PUB_CLK_DCC_EB                      0x200
#define MASK_PUB_TOP_AHB_PUB_DDR_CLK_EB                      0x100
#define MASK_PUB_TOP_AHB_PUB_CLK_DMC_D2_CPU_CGM_SEL          0x40
#define MASK_PUB_TOP_AHB_PUB_CLK_MLB_D2_CGM_SEL              0x20
#define MASK_PUB_TOP_AHB_PUB_CLK_DMC_D2_CGM_SEL              0x10
#define MASK_PUB_TOP_AHB_PUB_CLK_DMC_X1_CGM_SEL              0x8
#define MASK_PUB_TOP_AHB_PUB_CLK_PHY_X2_CGM_SEL              0x4
#define MASK_PUB_TOP_AHB_PUB_CLK_DCC_CGM_SEL                 0x2
#define MASK_PUB_TOP_AHB_PUB_DDR_CLK_CGM_SEL                 0x1
#define MASK_PUB_TOP_AHB_DDR_CHN7_AXI_LP_EN                  0x800000
#define MASK_PUB_TOP_AHB_DDR_CHN6_AXI_LP_EN                  0x400000
#define MASK_PUB_TOP_AHB_DDR_CHN5_AXI_LP_EN                  0x200000
#define MASK_PUB_TOP_AHB_DDR_CHN4_AXI_LP_EN                  0x100000
#define MASK_PUB_TOP_AHB_DDR_CHN3_AXI_LP_EN                  0x80000
#define MASK_PUB_TOP_AHB_DDR_CHN2_AXI_LP_EN                  0x40000
#define MASK_PUB_TOP_AHB_DDR_CHN1_AXI_LP_EN                  0x20000
#define MASK_PUB_TOP_AHB_DDR_CHN0_AXI_LP_EN                  0x10000
#define MASK_PUB_TOP_AHB_DDR_CHN7_CGM_SEL                    0x80
#define MASK_PUB_TOP_AHB_DDR_CHN6_CGM_SEL                    0x40
#define MASK_PUB_TOP_AHB_DDR_CHN5_CGM_SEL                    0x20
#define MASK_PUB_TOP_AHB_DDR_CHN4_CGM_SEL                    0x10
#define MASK_PUB_TOP_AHB_DDR_CHN3_CGM_SEL                    0x8
#define MASK_PUB_TOP_AHB_DDR_CHN2_CGM_SEL                    0x4
#define MASK_PUB_TOP_AHB_DDR_CHN1_CGM_SEL                    0x2
#define MASK_PUB_TOP_AHB_DDR_CHN0_CGM_SEL                    0x1
#define MASK_PUB_TOP_AHB_DDR_CHN7_AXI_STOP_SEL               0x80
#define MASK_PUB_TOP_AHB_DDR_CHN6_AXI_STOP_SEL               0x40
#define MASK_PUB_TOP_AHB_DDR_CHN5_AXI_STOP_SEL               0x20
#define MASK_PUB_TOP_AHB_DDR_CHN4_AXI_STOP_SEL               0x10
#define MASK_PUB_TOP_AHB_DDR_CHN3_AXI_STOP_SEL               0x8
#define MASK_PUB_TOP_AHB_DDR_CHN2_AXI_STOP_SEL               0x4
#define MASK_PUB_TOP_AHB_DDR_CHN1_AXI_STOP_SEL               0x2
#define MASK_PUB_TOP_AHB_DDR_CHN0_AXI_STOP_SEL               0x1
#define MASK_PUB_TOP_AHB_PUB_TOP_DUMMY                    0xffff0000
#define MASK_PUB_TOP_AHB_EXIT_SELF_REFRESH_AUTO_EN_FW        0x2000
#define MASK_PUB_TOP_AHB_EXIT_SELF_REFRESH_AUTO_EN_ETR       0x1000
#define MASK_PUB_TOP_AHB_EXIT_SELF_REFRESH_AUTO_EN_INT       0x800
#define MASK_PUB_TOP_AHB_EXTERNAL_ENABLE_AUTO_EN             0x400
#define MASK_PUB_TOP_AHB_INT_MEM_FW_AUTO_EN                  0x200
#define MASK_PUB_TOP_AHB_INT_REQ_PTM_AUTO_EN                 0x100
#define MASK_PUB_TOP_AHB_INT_HW_DFS_EXIT_AUTO_EN             0x80
#define MASK_PUB_TOP_AHB_INT_DFS_GIVEUP_AUTO_EN              0x40
#define MASK_PUB_TOP_AHB_INT_DFS_DENY_AUTO_EN                0x20
#define MASK_PUB_TOP_AHB_INT_DFS_COMPLETE_AUTO_EN            0x10
#define MASK_PUB_TOP_AHB_INT_DFS_ERROR_AUTO_EN               0x8
#define MASK_PUB_TOP_AHB_INT_DMC_MPU_AUTO_EN                 0x4
#define MASK_PUB_TOP_AHB_INT_DFI_BUS_AUTO_EN                 0x2
#define MASK_PUB_TOP_AHB_INT_BUSMIN_AUTO_EN                  0x1
#define MASK_PUB_TOP_AHB_DCC_SOFT_RST                        0x2
#define MASK_PUB_TOP_AHB_DDRPHY_SOFT_RST                     0x1
#define MASK_PUB_TOP_AHB_PUB_CLK_DMC_BRIDGE_CG_EN            0x4
#define MASK_PUB_TOP_AHB_PUB_CLK_DMC_BRIDGE_SEL_EN           0x2
#define MASK_PUB_TOP_AHB_DMC_EMC_REF_SEL                     0x1
#define MASK_PUB_TOP_AHB_DFI_MON_TIMER_DELAY              0xff000000
#define MASK_PUB_TOP_AHB_DFI_MON_IDLE_CNT                 0xff0000
#define MASK_PUB_TOP_AHB_PUB_LATMON2_TRIGGER_SEL          0xe000
#define MASK_PUB_TOP_AHB_DMC_ST_MON_SEL                   0xc00
#define MASK_PUB_TOP_AHB_HSEL_IDLE_CNT                    0xff
#define MASK_PUB_TOP_AHB_DMC_CLK_INIT_SW_START               0x1
#define MASK_PUB_TOP_AHB_DFS_LP_CTRL_CUR_STATE            0x7000
#define MASK_PUB_TOP_AHB_DMC_CLK_HW_CUR_STATE             0xf0
#define MASK_PUB_TOP_AHB_DMC_CUR_CLK_MODE                 0xc
#define MASK_PUB_TOP_AHB_DMC_CLK_INIT_SW_DONE                0x1
#define MASK_PUB_TOP_AHB_DMC_STOP_WAIT_CNT                0xff0000
#define MASK_PUB_TOP_AHB_DFI_MASK_WAIT_TIME               0xf000
#define MASK_PUB_TOP_AHB_DUMMY_REG                        0xe00
#define MASK_PUB_TOP_AHB_DMC_SLEEP_FORCE_FINISH_MODE         0x100
#define MASK_PUB_TOP_AHB_DESKEW_PLL_PD_DEFAULT_SW            0x20
#define MASK_PUB_TOP_AHB_DESKEW_PLL_PD_DEFAULT_SEL           0x10
#define MASK_PUB_TOP_AHB_DMC_SLEEP_CLK_AUTO_MODE             0x2
#define MASK_PUB_TOP_AHB_DFS_CLK_AUTO_MODE                   0x1
#define MASK_PUB_TOP_AHB_DSKDLL_DCC_FINE_WAIT_SRC_SW         0x400
#define MASK_PUB_TOP_AHB_DSKDLL_DCC_COARSE_WAIT_SRC_SW       0x200
#define MASK_PUB_TOP_AHB_DSKPLL_LOCK_WAIT_SRC_SW             0x100
#define MASK_PUB_TOP_AHB_DDL_ADJS_V_WAIT_EN                  0x8
#define MASK_PUB_TOP_AHB_DSKDLL_DCC_FINE_WAIT_EN             0x4
#define MASK_PUB_TOP_AHB_DSKDLL_DCC_COARSE_WAIT_EN           0x2
#define MASK_PUB_TOP_AHB_DSKPLL_LOCK_WAIT_EN                 0x1
#define MASK_PUB_TOP_AHB_WAIT_CNT_DSKPLL_PWRON_TIME       0xffff0000
#define MASK_PUB_TOP_AHB_WAIT_CNT_DSKPLL_LOCK_TIME        0xffff
#define MASK_PUB_TOP_AHB_WAIT_CNT_DSKDLL_DCC_FINE_TIME    0xffff0000
#define MASK_PUB_TOP_AHB_WAIT_CNT_DSKDLL_DCC_COARSE_TIME  0xffff
#define MASK_PUB_TOP_AHB_WAIT_CNT_DFS_RESET_OFF_TIME      0xff000000
#define MASK_PUB_TOP_AHB_WAIT_CNT_DFS_RESET_ON_TIME       0xff0000
#define MASK_PUB_TOP_AHB_WAIT_CNT_DFS_CLK_OFF_TIME        0xff
#define MASK_PUB_TOP_AHB_WAIT_CNT_DDL_ADJS_V_HIGH_TIME    0xff0000
#define MASK_PUB_TOP_AHB_WAIT_CNT_DDL_ADJS_V_LOW_TIME     0xff
#define MASK_PUB_TOP_AHB_PTEST_DDL_SCOUT                     0x4000000
#define MASK_PUB_TOP_AHB_PTEST_DDL_SCIN                      0x2000000
#define MASK_PUB_TOP_AHB_PTEST_DDL_SE                        0x1000000
#define MASK_PUB_TOP_AHB_DMC_DDL_SW_ADJS                  0x1ff00
#define MASK_PUB_TOP_AHB_DMC_DDL_SW_UPDATE                   0x80
#define MASK_PUB_TOP_AHB_DMC_DDL_SW_BYPASS                   0x40
#define MASK_PUB_TOP_AHB_DMC_DDL_SW_RESET                    0x20
#define MASK_PUB_TOP_AHB_DMC_DDL_SW_ADJS_VALID               0x10
#define MASK_PUB_TOP_AHB_DMC_DDL_CFG_SRC_PURE_SW             0x2
#define MASK_PUB_TOP_AHB_DMC_DDL_CFG_SRC_SW                  0x1
#define MASK_PUB_TOP_AHB_DMC_ST_IDLE_CYCLE_CNT            0xffffffff
#define MASK_PUB_TOP_AHB_DMC_ST_WRITE_CYCLE_CNT           0xffffffff
#define MASK_PUB_TOP_AHB_DMC_ST_READ_CYCLE_CNT            0xffffffff
#define MASK_PUB_TOP_AHB_DMC_ST_SREF_CYCLE_CNT            0xffffffff
#define MASK_PUB_TOP_AHB_DMC_ST_LIGHT_CYCLE_CNT           0xffffffff
#define MASK_PUB_TOP_AHB_DMC_ST_LIGHT_CNT                 0xffff
#define MASK_SCC_APB_SCC_TUNE_LMT_CFG_VOLT_TUNE_VAL_MAX      0xff00
#define MASK_SCC_APB_SCC_TUNE_LMT_CFG_VOLT_TUNE_VAL_MIN      0xff
#define MASK_SCC_APB_SCC_TUNE_STATUS_VOLT_TUNE_VAL           0xff00
#define MASK_SCC_APB_SCC_TUNE_STATUS_VOLT_OBS_VAL            0xff
#define MASK_SCC_APB_SCC_CFG_VOLT0_SELECT_OVERRIDE              0x80000000
#define MASK_SCC_APB_SCC_CFG_VOLT1_SELECT_OVERRIDE              0x40000000
#define MASK_SCC_APB_SCC_CFG_PAUSE_OCCUR_ERR_EN                 0x100
#define MASK_SCC_APB_SCC_CFG_VOLT_TUNE_FORBID_EN                0x10
#define MASK_SCC_APB_SCC_CFG_VOLT_OBS_FORBID_EN                 0x1
#define MASK_SCC_APB_SCC_TUNE_STEP_CFG_VOLT_TUNE_DOWN_STEP   0x1ff0000
#define MASK_SCC_APB_SCC_TUNE_STEP_CFG_VOLT_TUNE_UP_STEP     0x1ff
#define MASK_SCC_APB_SCC_WAIT_CFG_RND_INTVAL_WAIT_NUM        0xffff0000
#define MASK_SCC_APB_SCC_WAIT_CFG_VOLT_STB_WAIT_NUM          0xffff
#define MASK_SCC_APB_SCC_INT_CFG_SCC_TUNE_DONE_INT_MASK_STATUS  0x2000
#define MASK_SCC_APB_SCC_INT_CFG_SCC_TUNE_ERR_INT_MASK_STATUS   0x1000
#define MASK_SCC_APB_SCC_INT_CFG_SCC_TUNE_DONE_INT_RAW_STATUS   0x200
#define MASK_SCC_APB_SCC_INT_CFG_SCC_TUNE_ERR_INT_RAW_STATUS    0x100
#define MASK_SCC_APB_SCC_INT_CFG_SCC_TUNE_DONE_INT_CLR          0x20
#define MASK_SCC_APB_SCC_INT_CFG_SCC_TUNE_ERR_INT_CLR           0x10
#define MASK_SCC_APB_SCC_INT_CFG_SCC_TUNE_DONE_INT_EN           0x2
#define MASK_SCC_APB_SCC_INT_CFG_SCC_TUNE_ERR_INT_EN            0x1
#define MASK_SCC_APB_SCC_TUNE_MARK_SCC_TUNE_DWN_MARK         0xffff0000
#define MASK_SCC_APB_SCC_TUNE_MARK_SCC_TUNE_UP_MARK          0xffff
#define MASK_SCC_APB_SCC_FSM_STS_SCC_FSM_STS                 0x1f
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_IDLE_MODE                0x80000000
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_TUNE_BYPASS              0x40000000
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_INIT_HALT_BYPASS         0x20000000
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_AM_CLK_DIVIDER        0x18000000
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_AM_ENABLE                0x4000000
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_AM_OBS_EN                0x2000000
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_RPT_READ_CTRL            0x1000
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_ALL_ROSC_CHAIN           0x4
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_ALL_ROSC_SEQ             0x2
#define MASK_SCC_APB_SCC_ROSC_MODE_SCC_ROSC_REPEAT_MODE         0x1
#define MASK_SCC_APB_SCC_ROSC_CFG_SCC_ROSC_DURATION          0xfffff000
#define MASK_SCC_APB_SCC_ROSC_CFG_SCC_ROSC_SEL_Z             0xf00
#define MASK_SCC_APB_SCC_ROSC_CFG_SCC_ROSC_SEL_Y             0xf0
#define MASK_SCC_APB_SCC_ROSC_CFG_SCC_ROSC_SEL_X             0xf
#define MASK_SCC_APB_SCC_ROSC_CTRL_SCC_RPT_READ_NXT             0x80000000
#define MASK_SCC_APB_SCC_ROSC_CTRL_SCC_ROSC_GR_ENABLE           0x2
#define MASK_SCC_APB_SCC_ROSC_CTRL_SCC_ROSC_RUN                 0x1
#define MASK_SCC_APB_SCC_ROSC_RPT_SCC_INIT_PAT_FAIL             0x80000000
#define MASK_SCC_APB_SCC_ROSC_RPT_SCC_ROSC_RPT_VALID            0x40000000
#define MASK_SCC_APB_SCC_ROSC_RPT_SCC_ROSC_SETTING           0x1f00000
#define MASK_SCC_APB_SCC_ROSC_RPT_SCC_ROSC_CNT               0xfffff
#define MASK_SCC_APB_SCC_ROSC_SW_RST_SCC_ROSC_SW_RST         0x7ff
#define MASK_SP_AHB_EIC_PUB1_EB                 0x100000
#define MASK_SP_AHB_EIC_PUB1_RTC_EB             0x80000
#define MASK_SP_AHB_EIC_PUB1_RTCDV5_EB          0x40000
#define MASK_SP_AHB_EIC_GPIO_EB                 0x20000
#define MASK_SP_AHB_EIC_GPIO_RTC_EB             0x10000
#define MASK_SP_AHB_EIC_GPIO_RTCDV5_EB          0x8000
#define MASK_SP_AHB_SPI_EB                      0x4000
#define MASK_SP_AHB_I2C1_EB                     0x2000
#define MASK_SP_AHB_I2C0_EB                     0x1000
#define MASK_SP_AHB_GPIO_EB                     0x800
#define MASK_SP_AHB_UART1_EB                    0x400
#define MASK_SP_AHB_UART0_EB                    0x200
#define MASK_SP_AHB_TMR_EB                      0x100
#define MASK_SP_AHB_SYST_EB                     0x80
#define MASK_SP_AHB_EIC_RTCDV5_EB               0x40
#define MASK_SP_AHB_EIC_EB                      0x20
#define MASK_SP_AHB_INTC_EB                     0x10
#define MASK_SP_AHB_EIC_RTC_EB                  0x8
#define MASK_SP_AHB_IMC_EB                      0x4
#define MASK_SP_AHB_TIC_EB                      0x2
#define MASK_SP_AHB_EIC_PUB1_SOFT_RST           0x10000
#define MASK_SP_AHB_EIC_GPIO_SOFT_RST           0x8000
#define MASK_SP_AHB_SPI_SOFT_RST                0x4000
#define MASK_SP_AHB_I2C1_SOFT_RST               0x2000
#define MASK_SP_AHB_I2C0_SOFT_RST               0x1000
#define MASK_SP_AHB_GPIO_SOFT_RST               0x800
#define MASK_SP_AHB_UART1_SOFT_RST              0x400
#define MASK_SP_AHB_UART0_SOFT_RST              0x200
#define MASK_SP_AHB_TMR_SOFT_RST                0x100
#define MASK_SP_AHB_SYST_SOFT_RST               0x80
#define MASK_SP_AHB_WDG_SOFT_RST                0x40
#define MASK_SP_AHB_EIC_SOFT_RST                0x20
#define MASK_SP_AHB_INTC_SOFT_RST               0x10
#define MASK_SP_AHB_IMC_SOFT_RST                0x4
#define MASK_SP_AHB_TIC_SOFT_RST                0x2
#define MASK_SP_AHB_ARCH_SOFT_RST               0x1
#define MASK_SP_AHB_CM3_DMA_SOFT_RST            0x200
#define MASK_SP_AHB_CM3_DMA_EB                  0x100
#define MASK_SP_AHB_HPROT_CM3_PUB_WR         0xf0
#define MASK_SP_AHB_HPROT_CM3_PUB_RD         0xf
#define MASK_SP_AHB_CM3_EIC_NOTLAT_INT_WAKE_EN  0x200
#define MASK_SP_AHB_ANA_INT_WAKE_EN             0x100
#define MASK_SP_AHB_CM3_GPIO_INT_WAKE_EN        0x80
#define MASK_SP_AHB_CM3_WDG_INT_WAKE_EN         0x40
#define MASK_SP_AHB_CM3_SYST_INT_WAKE_EN        0x20
#define MASK_SP_AHB_CM3_TMR_INT_WAKE_EN         0x10
#define MASK_SP_AHB_CM3_EIC_LAT_INT_WAKE_EN     0x8
#define MASK_SP_AHB_SYS_AUTO_GATE_EN            0x4
#define MASK_SP_AHB_CORE_AUTO_GATE_EN           0x1
#define MASK_SP_AHB_SOFT_EXRESPD                0x200
#define MASK_SP_AHB_SOFT_TSCLK_CHG              0x80
#define MASK_SP_AHB_SOFT_FIX_MSTTYPE            0x40
#define MASK_SP_AHB_SOFT_DBG_RESTART            0x20
#define MASK_SP_AHB_SOFT_EDBGRQ                 0x10
#define MASK_SP_AHB_SOFT_SLEEP_HOLD_REQ_N       0x8
#define MASK_SP_AHB_SOFT_EXRESPS                0x4
#define MASK_SP_AHB_SOFT_CGBYPASS               0x2
#define MASK_SP_AHB_SOFT_RSTBYPASS              0x1
#define MASK_SP_AHB_SOFT_STCALIB             0x7fffffe
#define MASK_SP_AHB_SOFT_STCLK                  0x1
#define MASK_SP_AHB_SOFT_AUXFAULT            0xffffffff
#define MASK_SP_AHB_WICENACK_STAT               0x80000000
#define MASK_SP_AHB_GATEHCLK_STAT               0x40000000
#define MASK_SP_AHB_WAKEUP_STAT                 0x20000000
#define MASK_SP_AHB_SLEEPHOLDACKN_STAT          0x10000000
#define MASK_SP_AHB_SLEEPINGDEEP_STAT           0x8000000
#define MASK_SP_AHB_SLEEPING_STAT               0x4000000
#define MASK_SP_AHB_DBGRESTARTED_STAT           0x1000000
#define MASK_SP_AHB_HALTED_STAT                 0x800000
#define MASK_SP_AHB_BRCHSTAT_STAT            0x780000
#define MASK_SP_AHB_EXREQS_STAT                 0x40000
#define MASK_SP_AHB_MEMATTRS_STAT            0x30000
#define MASK_SP_AHB_HMASTLOCKS_STAT             0x8000
#define MASK_SP_AHB_HMASTERS_STAT            0x6000
#define MASK_SP_AHB_HWRITED_STAT                0x1000
#define MASK_SP_AHB_EXREQD_STAT                 0x800
#define MASK_SP_AHB_MEMATTRD_STAT            0x600
#define MASK_SP_AHB_HMASTERD_STAT            0x180
#define MASK_SP_AHB_MEMATTRI_STAT            0x60
#define MASK_SP_AHB_SWV_STAT                    0x10
#define MASK_SP_AHB_CDBGPWRUPREQ_STAT           0x1
#define MASK_SP_AHB_HWDATAD_STAT             0xffffffff
#define MASK_SP_AHB_CURRPRI_STAT             0xff
#define MASK_SP_AHB_WDG_EB                      0x1
#define MASK_SP_AHB_CM3_DDR1_DFS_EN             0x4000000
#define MASK_SP_AHB_DMC_DDR1_1X_CM3_EN          0x2000000
#define MASK_SP_AHB_DMC_DDR1_2X_CM3_EN          0x1000000
#define MASK_SP_AHB_CLK_DMC1_SEL_HW_CM3_EN      0x800000
#define MASK_SP_AHB_CLK_DMC1_CM3_SEL_EXT        0x400000
#define MASK_SP_AHB_CLK_DMC1_2X_CM3_DIV      0x3c0000
#define MASK_SP_AHB_CLK_DMC1_1X_CM3_DIV         0x20000
#define MASK_SP_AHB_CLK_DMC1_CM3_SEL            0x10000
#define MASK_SP_AHB_CM3_DDR0_DFS_EN             0x400
#define MASK_SP_AHB_DMC_DDR0_1X_CM3_EN          0x200
#define MASK_SP_AHB_DMC_DDR0_2X_CM3_EN          0x100
#define MASK_SP_AHB_CLK_DMC0_SEL_HW_CM3_EN      0x80
#define MASK_SP_AHB_CLK_DMC0_CM3_SEL_EXT        0x40
#define MASK_SP_AHB_CLK_DMC0_2X_CM3_DIV      0x3c
#define MASK_SP_AHB_CLK_DMC0_1X_CM3_DIV         0x2
#define MASK_SP_AHB_CLK_DMC0_CM3_SEL            0x1
#define MASK_SP_AHB_FPU_DISABLE                 0x1
#define MASK_SP_AHB_PCLK_EN_SLOW_EN             0x8
#define MASK_SP_AHB_PCLK_EN_SLOW_SEL         0x7
#define MASK_SP_AHB_IP_SLOW_EN_CM4_SPI          0x200000
#define MASK_SP_AHB_IP_AUTO_EN_CM4_SPI          0x100000
#define MASK_SP_AHB_IP_SLOW_EN_CM3_GPIO         0x80000
#define MASK_SP_AHB_IP_AUTO_EN_CM3_GPIO         0x40000
#define MASK_SP_AHB_IP_SLOW_EN_CM3_I2C1         0x20000
#define MASK_SP_AHB_IP_AUTO_EN_CM3_I2C1         0x10000
#define MASK_SP_AHB_IP_SLOW_EN_CM3_I2C0         0x8000
#define MASK_SP_AHB_IP_AUTO_EN_CM3_I2C0         0x4000
#define MASK_SP_AHB_IP_SLOW_EN_CM3_UART1        0x2000
#define MASK_SP_AHB_IP_AUTO_EN_CM3_UART1        0x1000
#define MASK_SP_AHB_IP_SLOW_EN_CM3_UART0        0x800
#define MASK_SP_AHB_IP_AUTO_EN_CM3_UART0        0x400
#define MASK_SP_AHB_IP_SLOW_EN_CM3_SYST         0x200
#define MASK_SP_AHB_IP_AUTO_EN_CM3_SYST         0x100
#define MASK_SP_AHB_IP_SLOW_EN_CM3_TMR          0x80
#define MASK_SP_AHB_IP_AUTO_EN_CM3_TMR          0x40
#define MASK_SP_AHB_IP_SLOW_EN_CM3_WDG          0x20
#define MASK_SP_AHB_IP_AUTO_EN_CM3_WDG          0x10
#define MASK_SP_AHB_IP_SLOW_EN_CM4_EIC_GPIO     0x8
#define MASK_SP_AHB_IP_AUTO_EN_CM4_EIC_GPIO     0x4
#define MASK_SP_AHB_IP_SLOW_EN_CM3_EIC          0x2
#define MASK_SP_AHB_IP_AUTO_EN_CM3_EIC          0x1
#define MASK_SP_AHB_RES_REG_H                0xff000000
#define MASK_SP_AHB_RES_REG_L                0xffffff
