// Seed: 3816326151
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial
  fork
  join
  parameter id_4 = -1;
  localparam id_5 = -1'b0;
  id_6 :
  assert property (@(posedge 1'b0 == id_5) 1 || id_4)
  else $clog2(32);
  ;
endmodule
module module_0 #(
    parameter id_0 = 32'd41,
    parameter id_5 = 32'd93,
    parameter id_9 = 32'd24
) (
    input  tri   _id_0,
    output logic id_1,
    output wand  id_2,
    output tri1  id_3
    , id_7,
    input  wor   id_4,
    input  tri0  _id_5
);
  assign id_3 = id_7;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  wire id_8;
  ;
  assign id_2 = 1'b0;
  wire [id_0 : -1 'b0] _id_9;
  always_latch @(negedge id_0) begin : LABEL_0
    id_1 = id_4;
  end
  assign module_1 = id_5;
  wire id_10;
  wire [id_5  ==  -1 'b0 : ~  id_9] id_11;
  wire id_12;
  wire [-1 : 1] id_13;
  initial
  fork
  join_any
endmodule
