<strong>verilog-endcase-re</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is<br/>
"\\(\\(unique\\s-+\\|priority\\s-+\\)?case[xz]?\\)\\|\\(endcase\\)\\|\\<\\(c\\(?:lass\\|onfig\\)\\|interface\\|m\\(?:\\(?:acrom\\)?odule\\)\\|p\\(?:ackage\\|r\\(?:imitive\\|ogram\\)\\)\\)\\>"<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Not documented as a variable.