|AP9
VGA_BLANK_N <= VGA_MOD:inst.BLANK
SW[14] => inst10.IN0
KEY[0] => inst7.IN0
CLOCK_50 => lpm_dff1:inst1.clock
CLOCK_50 => RAM:inst6.clock
CLOCK_50 => lpm_rom0:inst3.clock
CLOCK_50 => VGA_MOD:inst.MEM_CLK
SW[16] => inst24.IN0
SW[16] => testeabc:inst18.mudouClock
SW[16] => LEDR[16].DATAIN
SW[0] => SeletorClock:inst20.sel_1hz
SW[1] => SeletorClock:inst20.sel_10hz
SW[2] => SeletorClock:inst20.sel_100hz
SW[3] => SeletorClock:inst20.sel_1khz
SW[4] => SeletorClock:inst20.sel_10khz
SW[5] => SeletorClock:inst20.sel_100khz
SW[6] => SeletorClock:inst20.sel_1mhz
SW[7] => SeletorClock:inst20.sel_12mhz
SW[17] => debounce:inst23.pb
SW[13] => cpu:inst16.halt_req
PS2_CLK => keyboard:inst14.keyboard_clk
PS2_DAT => keyboard:inst14.keyboard_data
VGA_VS <= VGA_MOD:inst.VSYNC
VGA_HS <= VGA_MOD:inst.HSYNC
LCD_EN <= LCD_MOD:inst12.LCD_ENABLE
LCD_RW <= LCD_MOD:inst12.LCD_RW
LCD_RS <= LCD_MOD:inst12.LCD_RS
LCD_ON <= <VCC>
VGA_CLK <= VGA_MOD:inst.CLOCK
LCD_DATA[0] <= LCD_MOD:inst12.LCD_DATA[0]
LCD_DATA[1] <= LCD_MOD:inst12.LCD_DATA[1]
LCD_DATA[2] <= LCD_MOD:inst12.LCD_DATA[2]
LCD_DATA[3] <= LCD_MOD:inst12.LCD_DATA[3]
LCD_DATA[4] <= LCD_MOD:inst12.LCD_DATA[4]
LCD_DATA[5] <= LCD_MOD:inst12.LCD_DATA[5]
LCD_DATA[6] <= LCD_MOD:inst12.LCD_DATA[6]
LCD_DATA[7] <= LCD_MOD:inst12.LCD_DATA[7]
LEDG[0] <= ponto[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= ponto[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= ponto[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= testeabc:inst18.breakOut
LEDR[1] <= break.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= SW[16].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_MOD:inst.BLUE[0]
VGA_B[1] <= VGA_MOD:inst.BLUE[1]
VGA_B[2] <= VGA_MOD:inst.BLUE[2]
VGA_B[3] <= VGA_MOD:inst.BLUE[3]
VGA_B[4] <= VGA_MOD:inst.BLUE[4]
VGA_B[5] <= VGA_MOD:inst.BLUE[5]
VGA_B[6] <= VGA_MOD:inst.BLUE[6]
VGA_B[7] <= VGA_MOD:inst.BLUE[7]
VGA_B[8] <= VGA_MOD:inst.BLUE[8]
VGA_B[9] <= VGA_MOD:inst.BLUE[9]
VGA_G[0] <= VGA_MOD:inst.GREEN[0]
VGA_G[1] <= VGA_MOD:inst.GREEN[1]
VGA_G[2] <= VGA_MOD:inst.GREEN[2]
VGA_G[3] <= VGA_MOD:inst.GREEN[3]
VGA_G[4] <= VGA_MOD:inst.GREEN[4]
VGA_G[5] <= VGA_MOD:inst.GREEN[5]
VGA_G[6] <= VGA_MOD:inst.GREEN[6]
VGA_G[7] <= VGA_MOD:inst.GREEN[7]
VGA_G[8] <= VGA_MOD:inst.GREEN[8]
VGA_G[9] <= VGA_MOD:inst.GREEN[9]
VGA_R[0] <= VGA_MOD:inst.RED[0]
VGA_R[1] <= VGA_MOD:inst.RED[1]
VGA_R[2] <= VGA_MOD:inst.RED[2]
VGA_R[3] <= VGA_MOD:inst.RED[3]
VGA_R[4] <= VGA_MOD:inst.RED[4]
VGA_R[5] <= VGA_MOD:inst.RED[5]
VGA_R[6] <= VGA_MOD:inst.RED[6]
VGA_R[7] <= VGA_MOD:inst.RED[7]
VGA_R[8] <= VGA_MOD:inst.RED[8]
VGA_R[9] <= VGA_MOD:inst.RED[9]


|AP9|VGA_MOD:inst
HSYNC <= VIDEO_FILTER:inst8.oHSYNC
VGA_CLK => VIDEO_FILTER:inst8.CLK
VGA_CLK => VGA_SYNC:inst.CLK
VGA_CLK => inst5.IN0
VGA_CLK => CLOCK.DATAIN
RST => VGA_SYNC:inst.RST
RST => COLOR_BRIDGE:inst1.RST
RST => fifo0:inst7.aclr
MEM_CLK => COLOR_BRIDGE:inst1.CLK
MEM_CLK => inst10.IN0
MEM_CLK => fifo0:inst7.clock
MEM_CLK => lpm_ram_dq0:inst3.clock
MEM_CLK => lpm_ram_dq1:inst2.clock
VGA_QUEUE => fifo0:inst7.wrreq
DATA[0] => fifo0:inst7.data[0]
DATA[1] => fifo0:inst7.data[1]
DATA[2] => fifo0:inst7.data[2]
DATA[3] => fifo0:inst7.data[3]
DATA[4] => fifo0:inst7.data[4]
DATA[5] => fifo0:inst7.data[5]
DATA[6] => fifo0:inst7.data[6]
DATA[7] => fifo0:inst7.data[7]
DATA[8] => fifo0:inst7.data[8]
DATA[9] => fifo0:inst7.data[9]
DATA[10] => fifo0:inst7.data[10]
DATA[11] => fifo0:inst7.data[11]
DATA[12] => fifo0:inst7.data[12]
DATA[13] => fifo0:inst7.data[13]
DATA[14] => fifo0:inst7.data[14]
DATA[15] => fifo0:inst7.data[15]
DATA[16] => fifo0:inst7.data[16]
DATA[17] => fifo0:inst7.data[17]
DATA[18] => fifo0:inst7.data[18]
DATA[19] => fifo0:inst7.data[19]
DATA[20] => fifo0:inst7.data[20]
VSYNC <= VIDEO_FILTER:inst8.oVSYNC
BLANK <= <VCC>
CLOCK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
BLUE[0] <= VIDEO_FILTER:inst8.oB[0]
BLUE[1] <= VIDEO_FILTER:inst8.oB[1]
BLUE[2] <= VIDEO_FILTER:inst8.oB[2]
BLUE[3] <= VIDEO_FILTER:inst8.oB[3]
BLUE[4] <= VIDEO_FILTER:inst8.oB[4]
BLUE[5] <= VIDEO_FILTER:inst8.oB[5]
BLUE[6] <= VIDEO_FILTER:inst8.oB[6]
BLUE[7] <= VIDEO_FILTER:inst8.oB[7]
BLUE[8] <= VIDEO_FILTER:inst8.oB[8]
BLUE[9] <= VIDEO_FILTER:inst8.oB[9]
GREEN[0] <= VIDEO_FILTER:inst8.oG[0]
GREEN[1] <= VIDEO_FILTER:inst8.oG[1]
GREEN[2] <= VIDEO_FILTER:inst8.oG[2]
GREEN[3] <= VIDEO_FILTER:inst8.oG[3]
GREEN[4] <= VIDEO_FILTER:inst8.oG[4]
GREEN[5] <= VIDEO_FILTER:inst8.oG[5]
GREEN[6] <= VIDEO_FILTER:inst8.oG[6]
GREEN[7] <= VIDEO_FILTER:inst8.oG[7]
GREEN[8] <= VIDEO_FILTER:inst8.oG[8]
GREEN[9] <= VIDEO_FILTER:inst8.oG[9]
RED[0] <= VIDEO_FILTER:inst8.oR[0]
RED[1] <= VIDEO_FILTER:inst8.oR[1]
RED[2] <= VIDEO_FILTER:inst8.oR[2]
RED[3] <= VIDEO_FILTER:inst8.oR[3]
RED[4] <= VIDEO_FILTER:inst8.oR[4]
RED[5] <= VIDEO_FILTER:inst8.oR[5]
RED[6] <= VIDEO_FILTER:inst8.oR[6]
RED[7] <= VIDEO_FILTER:inst8.oR[7]
RED[8] <= VIDEO_FILTER:inst8.oR[8]
RED[9] <= VIDEO_FILTER:inst8.oR[9]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8
oVSYNC <= lpm_dff0:inst1.q
iVSYNC => lpm_dff0:inst1.data
CLK => lpm_dff0:inst1.clock
CLK => lpm_dff0:inst.clock
CLK => lpm_dff2:inst4.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst2.clock
oHSYNC <= lpm_dff0:inst.q
iHSYNC => lpm_dff0:inst.data
oB[0] <= lpm_dff2:inst4.q[0]
oB[1] <= lpm_dff2:inst4.q[1]
oB[2] <= lpm_dff2:inst4.q[2]
oB[3] <= lpm_dff2:inst4.q[3]
oB[4] <= lpm_dff2:inst4.q[4]
oB[5] <= lpm_dff2:inst4.q[5]
oB[6] <= lpm_dff2:inst4.q[6]
oB[7] <= lpm_dff2:inst4.q[7]
oB[8] <= lpm_dff2:inst4.q[8]
oB[9] <= lpm_dff2:inst4.q[9]
iB[0] => lpm_dff2:inst4.data[0]
iB[1] => lpm_dff2:inst4.data[1]
iB[2] => lpm_dff2:inst4.data[2]
iB[3] => lpm_dff2:inst4.data[3]
iB[4] => lpm_dff2:inst4.data[4]
iB[5] => lpm_dff2:inst4.data[5]
iB[6] => lpm_dff2:inst4.data[6]
iB[7] => lpm_dff2:inst4.data[7]
iB[8] => lpm_dff2:inst4.data[8]
iB[9] => lpm_dff2:inst4.data[9]
oG[0] <= lpm_dff2:inst3.q[0]
oG[1] <= lpm_dff2:inst3.q[1]
oG[2] <= lpm_dff2:inst3.q[2]
oG[3] <= lpm_dff2:inst3.q[3]
oG[4] <= lpm_dff2:inst3.q[4]
oG[5] <= lpm_dff2:inst3.q[5]
oG[6] <= lpm_dff2:inst3.q[6]
oG[7] <= lpm_dff2:inst3.q[7]
oG[8] <= lpm_dff2:inst3.q[8]
oG[9] <= lpm_dff2:inst3.q[9]
iG[0] => lpm_dff2:inst3.data[0]
iG[1] => lpm_dff2:inst3.data[1]
iG[2] => lpm_dff2:inst3.data[2]
iG[3] => lpm_dff2:inst3.data[3]
iG[4] => lpm_dff2:inst3.data[4]
iG[5] => lpm_dff2:inst3.data[5]
iG[6] => lpm_dff2:inst3.data[6]
iG[7] => lpm_dff2:inst3.data[7]
iG[8] => lpm_dff2:inst3.data[8]
iG[9] => lpm_dff2:inst3.data[9]
oR[0] <= lpm_dff2:inst2.q[0]
oR[1] <= lpm_dff2:inst2.q[1]
oR[2] <= lpm_dff2:inst2.q[2]
oR[3] <= lpm_dff2:inst2.q[3]
oR[4] <= lpm_dff2:inst2.q[4]
oR[5] <= lpm_dff2:inst2.q[5]
oR[6] <= lpm_dff2:inst2.q[6]
oR[7] <= lpm_dff2:inst2.q[7]
oR[8] <= lpm_dff2:inst2.q[8]
oR[9] <= lpm_dff2:inst2.q[9]
iR[0] => lpm_dff2:inst2.data[0]
iR[1] => lpm_dff2:inst2.data[1]
iR[2] => lpm_dff2:inst2.data[2]
iR[3] => lpm_dff2:inst2.data[3]
iR[4] => lpm_dff2:inst2.data[4]
iR[5] => lpm_dff2:inst2.data[5]
iR[6] => lpm_dff2:inst2.data[6]
iR[7] => lpm_dff2:inst2.data[7]
iR[8] => lpm_dff2:inst2.data[8]
iR[9] => lpm_dff2:inst2.data[9]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]


|AP9|VGA_MOD:inst|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|VGA_SYNC:inst
CLK => VSYNC~reg0.CLK
CLK => Vcnt[0].CLK
CLK => Vcnt[1].CLK
CLK => Vcnt[2].CLK
CLK => Vcnt[3].CLK
CLK => Vcnt[4].CLK
CLK => Vcnt[5].CLK
CLK => Vcnt[6].CLK
CLK => Vcnt[7].CLK
CLK => Vcnt[8].CLK
CLK => Vcnt[9].CLK
CLK => HSYNC~reg0.CLK
CLK => Hcnt[0].CLK
CLK => Hcnt[1].CLK
CLK => Hcnt[2].CLK
CLK => Hcnt[3].CLK
CLK => Hcnt[4].CLK
CLK => Hcnt[5].CLK
CLK => Hcnt[6].CLK
CLK => Hcnt[7].CLK
CLK => Hcnt[8].CLK
CLK => Hcnt[9].CLK
RST => Vcnt[0].ACLR
RST => Vcnt[1].ACLR
RST => Vcnt[2].ACLR
RST => Vcnt[3].ACLR
RST => Vcnt[4].ACLR
RST => Vcnt[5].ACLR
RST => Vcnt[6].ACLR
RST => Vcnt[7].ACLR
RST => Vcnt[8].ACLR
RST => Vcnt[9].ACLR
RST => Hcnt[0].ACLR
RST => Hcnt[1].ACLR
RST => Hcnt[2].ACLR
RST => Hcnt[3].ACLR
RST => Hcnt[4].ACLR
RST => Hcnt[5].ACLR
RST => Hcnt[6].ACLR
RST => Hcnt[7].ACLR
RST => Hcnt[8].ACLR
RST => Hcnt[9].ACLR
RST => VSYNC~reg0.ENA
RST => HSYNC~reg0.ENA
PIXELECT[0] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[1] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[2] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[3] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[4] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[5] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[6] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[7] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[8] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[9] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[10] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[11] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[12] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[13] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[14] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[15] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
PIXELECT[16] <= PIXELECT.DB_MAX_OUTPUT_PORT_TYPE
HSYNC <= HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIDEO_EN <= process_2.DB_MAX_OUTPUT_PORT_TYPE
STACK_EN <= process_3.DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|COLOR_BRIDGE:inst1
CLK => B[0]~reg0.CLK
CLK => B[1]~reg0.CLK
CLK => B[2]~reg0.CLK
CLK => B[3]~reg0.CLK
CLK => B[4]~reg0.CLK
CLK => B[5]~reg0.CLK
CLK => B[6]~reg0.CLK
CLK => B[7]~reg0.CLK
CLK => B[8]~reg0.CLK
CLK => B[9]~reg0.CLK
CLK => G[0]~reg0.CLK
CLK => G[1]~reg0.CLK
CLK => G[2]~reg0.CLK
CLK => G[3]~reg0.CLK
CLK => G[4]~reg0.CLK
CLK => G[5]~reg0.CLK
CLK => G[6]~reg0.CLK
CLK => G[7]~reg0.CLK
CLK => G[8]~reg0.CLK
CLK => G[9]~reg0.CLK
CLK => R[0]~reg0.CLK
CLK => R[1]~reg0.CLK
CLK => R[2]~reg0.CLK
CLK => R[3]~reg0.CLK
CLK => R[4]~reg0.CLK
CLK => R[5]~reg0.CLK
CLK => R[6]~reg0.CLK
CLK => R[7]~reg0.CLK
CLK => R[8]~reg0.CLK
CLK => R[9]~reg0.CLK
RST => B[0]~reg0.ACLR
RST => B[1]~reg0.ACLR
RST => B[2]~reg0.ACLR
RST => B[3]~reg0.ACLR
RST => B[4]~reg0.ACLR
RST => B[5]~reg0.ACLR
RST => B[6]~reg0.ACLR
RST => B[7]~reg0.ACLR
RST => B[8]~reg0.ACLR
RST => B[9]~reg0.ACLR
RST => G[0]~reg0.ACLR
RST => G[1]~reg0.ACLR
RST => G[2]~reg0.ACLR
RST => G[3]~reg0.ACLR
RST => G[4]~reg0.ACLR
RST => G[5]~reg0.ACLR
RST => G[6]~reg0.ACLR
RST => G[7]~reg0.ACLR
RST => G[8]~reg0.ACLR
RST => G[9]~reg0.ACLR
RST => R[0]~reg0.ACLR
RST => R[1]~reg0.ACLR
RST => R[2]~reg0.ACLR
RST => R[3]~reg0.ACLR
RST => R[4]~reg0.ACLR
RST => R[5]~reg0.ACLR
RST => R[6]~reg0.ACLR
RST => R[7]~reg0.ACLR
RST => R[8]~reg0.ACLR
RST => R[9]~reg0.ACLR
BRG_EN => R.OUTPUTSELECT
BRG_EN => R.OUTPUTSELECT
BRG_EN => R.OUTPUTSELECT
BRG_EN => G.OUTPUTSELECT
BRG_EN => G.OUTPUTSELECT
BRG_EN => G.OUTPUTSELECT
BRG_EN => B.OUTPUTSELECT
BRG_EN => B.OUTPUTSELECT
BRG_EN => B.OUTPUTSELECT
COLOR[0] => Mux0.IN19
COLOR[0] => Mux1.IN19
COLOR[0] => Mux2.IN19
COLOR[0] => Mux3.IN19
COLOR[0] => Mux4.IN19
COLOR[0] => Mux5.IN19
COLOR[0] => Mux6.IN19
COLOR[0] => Mux7.IN19
COLOR[0] => Mux8.IN19
COLOR[1] => Mux0.IN18
COLOR[1] => Mux1.IN18
COLOR[1] => Mux2.IN18
COLOR[1] => Mux3.IN18
COLOR[1] => Mux4.IN18
COLOR[1] => Mux5.IN18
COLOR[1] => Mux6.IN18
COLOR[1] => Mux7.IN18
COLOR[1] => Mux8.IN18
COLOR[2] => Mux0.IN17
COLOR[2] => Mux1.IN17
COLOR[2] => Mux2.IN17
COLOR[2] => Mux3.IN17
COLOR[2] => Mux4.IN17
COLOR[2] => Mux5.IN17
COLOR[2] => Mux6.IN17
COLOR[2] => Mux7.IN17
COLOR[2] => Mux8.IN17
COLOR[3] => Mux0.IN16
COLOR[3] => Mux1.IN16
COLOR[3] => Mux2.IN16
COLOR[3] => Mux3.IN16
COLOR[3] => Mux4.IN16
COLOR[3] => Mux5.IN16
COLOR[3] => Mux6.IN16
COLOR[3] => Mux7.IN16
COLOR[3] => Mux8.IN16
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[8] <= G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[9] <= G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|AP9|VGA_MOD:inst|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_arc:auto_generated.data[0]
data[0][1] => mux_arc:auto_generated.data[1]
data[0][2] => mux_arc:auto_generated.data[2]
data[0][3] => mux_arc:auto_generated.data[3]
data[1][0] => mux_arc:auto_generated.data[4]
data[1][1] => mux_arc:auto_generated.data[5]
data[1][2] => mux_arc:auto_generated.data[6]
data[1][3] => mux_arc:auto_generated.data[7]
sel[0] => mux_arc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]
result[1] <= mux_arc:auto_generated.result[1]
result[2] <= mux_arc:auto_generated.result[2]
result[3] <= mux_arc:auto_generated.result[3]


|AP9|VGA_MOD:inst|BUSMUX:inst13|lpm_mux:$00000|mux_arc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_8rc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8rc1:auto_generated.data_a[0]
data_a[1] => altsyncram_8rc1:auto_generated.data_a[1]
data_a[2] => altsyncram_8rc1:auto_generated.data_a[2]
data_a[3] => altsyncram_8rc1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8rc1:auto_generated.address_a[0]
address_a[1] => altsyncram_8rc1:auto_generated.address_a[1]
address_a[2] => altsyncram_8rc1:auto_generated.address_a[2]
address_a[3] => altsyncram_8rc1:auto_generated.address_a[3]
address_a[4] => altsyncram_8rc1:auto_generated.address_a[4]
address_a[5] => altsyncram_8rc1:auto_generated.address_a[5]
address_a[6] => altsyncram_8rc1:auto_generated.address_a[6]
address_a[7] => altsyncram_8rc1:auto_generated.address_a[7]
address_a[8] => altsyncram_8rc1:auto_generated.address_a[8]
address_a[9] => altsyncram_8rc1:auto_generated.address_a[9]
address_a[10] => altsyncram_8rc1:auto_generated.address_a[10]
address_a[11] => altsyncram_8rc1:auto_generated.address_a[11]
address_a[12] => altsyncram_8rc1:auto_generated.address_a[12]
address_a[13] => altsyncram_8rc1:auto_generated.address_a[13]
address_a[14] => altsyncram_8rc1:auto_generated.address_a[14]
address_a[15] => altsyncram_8rc1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8rc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8rc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8rc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8rc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8rc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a21.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a29.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a6.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a22.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a30.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a7.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a23.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_7nb:mux2.result[0]
q_a[1] <= mux_7nb:mux2.result[1]
q_a[2] <= mux_7nb:mux2.result[2]
q_a[3] <= mux_7nb:mux2.result[3]
wren_a => decode_rsa:decode3.enable


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|decode_rsa:decode3
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0
eq[0] <= w_anode235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode302w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode312w[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode323w[1].IN0
data[0] => w_anode341w[1].IN1
data[0] => w_anode352w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode374w[1].IN0
data[0] => w_anode385w[1].IN1
data[0] => w_anode396w[1].IN0
data[0] => w_anode407w[1].IN1
data[1] => w_anode323w[2].IN0
data[1] => w_anode341w[2].IN0
data[1] => w_anode352w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode374w[2].IN0
data[1] => w_anode385w[2].IN0
data[1] => w_anode396w[2].IN1
data[1] => w_anode407w[2].IN1
data[2] => w_anode323w[3].IN0
data[2] => w_anode341w[3].IN0
data[2] => w_anode352w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode374w[3].IN1
data[2] => w_anode385w[3].IN1
data[2] => w_anode396w[3].IN1
data[2] => w_anode407w[3].IN1
eq[0] <= w_anode323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode352w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode385w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode407w[3].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|mux_7nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|AP9|VGA_MOD:inst|DEMUX:inst18
OUT1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
IN => inst1.IN0
IN => inst.IN1
SEL => inst1.IN1
SEL => inst2.IN0
OUT0 <= inst.DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|fifo0:inst7
aclr => scfifo:scfifo_component.aclr
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component
data[0] => scfifo_it21:auto_generated.data[0]
data[1] => scfifo_it21:auto_generated.data[1]
data[2] => scfifo_it21:auto_generated.data[2]
data[3] => scfifo_it21:auto_generated.data[3]
data[4] => scfifo_it21:auto_generated.data[4]
data[5] => scfifo_it21:auto_generated.data[5]
data[6] => scfifo_it21:auto_generated.data[6]
data[7] => scfifo_it21:auto_generated.data[7]
data[8] => scfifo_it21:auto_generated.data[8]
data[9] => scfifo_it21:auto_generated.data[9]
data[10] => scfifo_it21:auto_generated.data[10]
data[11] => scfifo_it21:auto_generated.data[11]
data[12] => scfifo_it21:auto_generated.data[12]
data[13] => scfifo_it21:auto_generated.data[13]
data[14] => scfifo_it21:auto_generated.data[14]
data[15] => scfifo_it21:auto_generated.data[15]
data[16] => scfifo_it21:auto_generated.data[16]
data[17] => scfifo_it21:auto_generated.data[17]
data[18] => scfifo_it21:auto_generated.data[18]
data[19] => scfifo_it21:auto_generated.data[19]
data[20] => scfifo_it21:auto_generated.data[20]
q[0] <= scfifo_it21:auto_generated.q[0]
q[1] <= scfifo_it21:auto_generated.q[1]
q[2] <= scfifo_it21:auto_generated.q[2]
q[3] <= scfifo_it21:auto_generated.q[3]
q[4] <= scfifo_it21:auto_generated.q[4]
q[5] <= scfifo_it21:auto_generated.q[5]
q[6] <= scfifo_it21:auto_generated.q[6]
q[7] <= scfifo_it21:auto_generated.q[7]
q[8] <= scfifo_it21:auto_generated.q[8]
q[9] <= scfifo_it21:auto_generated.q[9]
q[10] <= scfifo_it21:auto_generated.q[10]
q[11] <= scfifo_it21:auto_generated.q[11]
q[12] <= scfifo_it21:auto_generated.q[12]
q[13] <= scfifo_it21:auto_generated.q[13]
q[14] <= scfifo_it21:auto_generated.q[14]
q[15] <= scfifo_it21:auto_generated.q[15]
q[16] <= scfifo_it21:auto_generated.q[16]
q[17] <= scfifo_it21:auto_generated.q[17]
q[18] <= scfifo_it21:auto_generated.q[18]
q[19] <= scfifo_it21:auto_generated.q[19]
q[20] <= scfifo_it21:auto_generated.q[20]
wrreq => scfifo_it21:auto_generated.wrreq
rdreq => scfifo_it21:auto_generated.rdreq
clock => scfifo_it21:auto_generated.clock
aclr => scfifo_it21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_it21:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated
aclr => a_dpfifo_p331:dpfifo.aclr
clock => a_dpfifo_p331:dpfifo.clock
data[0] => a_dpfifo_p331:dpfifo.data[0]
data[1] => a_dpfifo_p331:dpfifo.data[1]
data[2] => a_dpfifo_p331:dpfifo.data[2]
data[3] => a_dpfifo_p331:dpfifo.data[3]
data[4] => a_dpfifo_p331:dpfifo.data[4]
data[5] => a_dpfifo_p331:dpfifo.data[5]
data[6] => a_dpfifo_p331:dpfifo.data[6]
data[7] => a_dpfifo_p331:dpfifo.data[7]
data[8] => a_dpfifo_p331:dpfifo.data[8]
data[9] => a_dpfifo_p331:dpfifo.data[9]
data[10] => a_dpfifo_p331:dpfifo.data[10]
data[11] => a_dpfifo_p331:dpfifo.data[11]
data[12] => a_dpfifo_p331:dpfifo.data[12]
data[13] => a_dpfifo_p331:dpfifo.data[13]
data[14] => a_dpfifo_p331:dpfifo.data[14]
data[15] => a_dpfifo_p331:dpfifo.data[15]
data[16] => a_dpfifo_p331:dpfifo.data[16]
data[17] => a_dpfifo_p331:dpfifo.data[17]
data[18] => a_dpfifo_p331:dpfifo.data[18]
data[19] => a_dpfifo_p331:dpfifo.data[19]
data[20] => a_dpfifo_p331:dpfifo.data[20]
empty <= a_dpfifo_p331:dpfifo.empty
q[0] <= a_dpfifo_p331:dpfifo.q[0]
q[1] <= a_dpfifo_p331:dpfifo.q[1]
q[2] <= a_dpfifo_p331:dpfifo.q[2]
q[3] <= a_dpfifo_p331:dpfifo.q[3]
q[4] <= a_dpfifo_p331:dpfifo.q[4]
q[5] <= a_dpfifo_p331:dpfifo.q[5]
q[6] <= a_dpfifo_p331:dpfifo.q[6]
q[7] <= a_dpfifo_p331:dpfifo.q[7]
q[8] <= a_dpfifo_p331:dpfifo.q[8]
q[9] <= a_dpfifo_p331:dpfifo.q[9]
q[10] <= a_dpfifo_p331:dpfifo.q[10]
q[11] <= a_dpfifo_p331:dpfifo.q[11]
q[12] <= a_dpfifo_p331:dpfifo.q[12]
q[13] <= a_dpfifo_p331:dpfifo.q[13]
q[14] <= a_dpfifo_p331:dpfifo.q[14]
q[15] <= a_dpfifo_p331:dpfifo.q[15]
q[16] <= a_dpfifo_p331:dpfifo.q[16]
q[17] <= a_dpfifo_p331:dpfifo.q[17]
q[18] <= a_dpfifo_p331:dpfifo.q[18]
q[19] <= a_dpfifo_p331:dpfifo.q[19]
q[20] <= a_dpfifo_p331:dpfifo.q[20]
rdreq => a_dpfifo_p331:dpfifo.rreq
wrreq => a_dpfifo_p331:dpfifo.wreq


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[11].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_dpb:rd_ptr_msb.aclr
aclr => cntr_qp7:usedw_counter.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => altsyncram_58e1:FIFOram.clock0
clock => altsyncram_58e1:FIFOram.clock1
clock => cntr_dpb:rd_ptr_msb.clock
clock => cntr_qp7:usedw_counter.clock
clock => cntr_epb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_58e1:FIFOram.data_a[0]
data[1] => altsyncram_58e1:FIFOram.data_a[1]
data[2] => altsyncram_58e1:FIFOram.data_a[2]
data[3] => altsyncram_58e1:FIFOram.data_a[3]
data[4] => altsyncram_58e1:FIFOram.data_a[4]
data[5] => altsyncram_58e1:FIFOram.data_a[5]
data[6] => altsyncram_58e1:FIFOram.data_a[6]
data[7] => altsyncram_58e1:FIFOram.data_a[7]
data[8] => altsyncram_58e1:FIFOram.data_a[8]
data[9] => altsyncram_58e1:FIFOram.data_a[9]
data[10] => altsyncram_58e1:FIFOram.data_a[10]
data[11] => altsyncram_58e1:FIFOram.data_a[11]
data[12] => altsyncram_58e1:FIFOram.data_a[12]
data[13] => altsyncram_58e1:FIFOram.data_a[13]
data[14] => altsyncram_58e1:FIFOram.data_a[14]
data[15] => altsyncram_58e1:FIFOram.data_a[15]
data[16] => altsyncram_58e1:FIFOram.data_a[16]
data[17] => altsyncram_58e1:FIFOram.data_a[17]
data[18] => altsyncram_58e1:FIFOram.data_a[18]
data[19] => altsyncram_58e1:FIFOram.data_a[19]
data[20] => altsyncram_58e1:FIFOram.data_a[20]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_58e1:FIFOram.q_b[0]
q[1] <= altsyncram_58e1:FIFOram.q_b[1]
q[2] <= altsyncram_58e1:FIFOram.q_b[2]
q[3] <= altsyncram_58e1:FIFOram.q_b[3]
q[4] <= altsyncram_58e1:FIFOram.q_b[4]
q[5] <= altsyncram_58e1:FIFOram.q_b[5]
q[6] <= altsyncram_58e1:FIFOram.q_b[6]
q[7] <= altsyncram_58e1:FIFOram.q_b[7]
q[8] <= altsyncram_58e1:FIFOram.q_b[8]
q[9] <= altsyncram_58e1:FIFOram.q_b[9]
q[10] <= altsyncram_58e1:FIFOram.q_b[10]
q[11] <= altsyncram_58e1:FIFOram.q_b[11]
q[12] <= altsyncram_58e1:FIFOram.q_b[12]
q[13] <= altsyncram_58e1:FIFOram.q_b[13]
q[14] <= altsyncram_58e1:FIFOram.q_b[14]
q[15] <= altsyncram_58e1:FIFOram.q_b[15]
q[16] <= altsyncram_58e1:FIFOram.q_b[16]
q[17] <= altsyncram_58e1:FIFOram.q_b[17]
q[18] <= altsyncram_58e1:FIFOram.q_b[18]
q[19] <= altsyncram_58e1:FIFOram.q_b[19]
q[20] <= altsyncram_58e1:FIFOram.q_b[20]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_dpb:rd_ptr_msb.sclr
sclr => cntr_qp7:usedw_counter.sclr
sclr => cntr_epb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cmpr_0u8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cmpr_0u8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|AP9|VGA_MOD:inst|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AP9|VGA_MOD:inst|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|AP9|VGA_MOD:inst|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|AP9|VGA_MOD:inst|BUSMUX:inst15|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_4rc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4rc1:auto_generated.data_a[0]
data_a[1] => altsyncram_4rc1:auto_generated.data_a[1]
data_a[2] => altsyncram_4rc1:auto_generated.data_a[2]
data_a[3] => altsyncram_4rc1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4rc1:auto_generated.address_a[0]
address_a[1] => altsyncram_4rc1:auto_generated.address_a[1]
address_a[2] => altsyncram_4rc1:auto_generated.address_a[2]
address_a[3] => altsyncram_4rc1:auto_generated.address_a[3]
address_a[4] => altsyncram_4rc1:auto_generated.address_a[4]
address_a[5] => altsyncram_4rc1:auto_generated.address_a[5]
address_a[6] => altsyncram_4rc1:auto_generated.address_a[6]
address_a[7] => altsyncram_4rc1:auto_generated.address_a[7]
address_a[8] => altsyncram_4rc1:auto_generated.address_a[8]
address_a[9] => altsyncram_4rc1:auto_generated.address_a[9]
address_a[10] => altsyncram_4rc1:auto_generated.address_a[10]
address_a[11] => altsyncram_4rc1:auto_generated.address_a[11]
address_a[12] => altsyncram_4rc1:auto_generated.address_a[12]
address_a[13] => altsyncram_4rc1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4rc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4rc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4rc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4rc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4rc1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a6.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a7.PORTADATAIN
q_a[0] <= mux_vmb:mux2.result[0]
q_a[1] <= mux_vmb:mux2.result[1]
q_a[2] <= mux_vmb:mux2.result[2]
q_a[3] <= mux_vmb:mux2.result[3]
wren_a => decode_jsa:decode3.enable


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|AP9|VGA_MOD:inst|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|mux_vmb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[0].IN1
data[5] => result_node[1].IN1
data[6] => result_node[2].IN1
data[7] => result_node[3].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|AP9|VGA_MOD:inst|BUSMUX:inst14
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]


|AP9|VGA_MOD:inst|BUSMUX:inst14|lpm_mux:$00000
data[0][0] => mux_rsc:auto_generated.data[0]
data[0][1] => mux_rsc:auto_generated.data[1]
data[0][2] => mux_rsc:auto_generated.data[2]
data[0][3] => mux_rsc:auto_generated.data[3]
data[0][4] => mux_rsc:auto_generated.data[4]
data[0][5] => mux_rsc:auto_generated.data[5]
data[0][6] => mux_rsc:auto_generated.data[6]
data[0][7] => mux_rsc:auto_generated.data[7]
data[0][8] => mux_rsc:auto_generated.data[8]
data[0][9] => mux_rsc:auto_generated.data[9]
data[0][10] => mux_rsc:auto_generated.data[10]
data[0][11] => mux_rsc:auto_generated.data[11]
data[0][12] => mux_rsc:auto_generated.data[12]
data[0][13] => mux_rsc:auto_generated.data[13]
data[1][0] => mux_rsc:auto_generated.data[14]
data[1][1] => mux_rsc:auto_generated.data[15]
data[1][2] => mux_rsc:auto_generated.data[16]
data[1][3] => mux_rsc:auto_generated.data[17]
data[1][4] => mux_rsc:auto_generated.data[18]
data[1][5] => mux_rsc:auto_generated.data[19]
data[1][6] => mux_rsc:auto_generated.data[20]
data[1][7] => mux_rsc:auto_generated.data[21]
data[1][8] => mux_rsc:auto_generated.data[22]
data[1][9] => mux_rsc:auto_generated.data[23]
data[1][10] => mux_rsc:auto_generated.data[24]
data[1][11] => mux_rsc:auto_generated.data[25]
data[1][12] => mux_rsc:auto_generated.data[26]
data[1][13] => mux_rsc:auto_generated.data[27]
sel[0] => mux_rsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rsc:auto_generated.result[0]
result[1] <= mux_rsc:auto_generated.result[1]
result[2] <= mux_rsc:auto_generated.result[2]
result[3] <= mux_rsc:auto_generated.result[3]
result[4] <= mux_rsc:auto_generated.result[4]
result[5] <= mux_rsc:auto_generated.result[5]
result[6] <= mux_rsc:auto_generated.result[6]
result[7] <= mux_rsc:auto_generated.result[7]
result[8] <= mux_rsc:auto_generated.result[8]
result[9] <= mux_rsc:auto_generated.result[9]
result[10] <= mux_rsc:auto_generated.result[10]
result[11] <= mux_rsc:auto_generated.result[11]
result[12] <= mux_rsc:auto_generated.result[12]
result[13] <= mux_rsc:auto_generated.result[13]


|AP9|VGA_MOD:inst|BUSMUX:inst14|lpm_mux:$00000|mux_rsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[0].IN1
data[15] => result_node[1].IN1
data[16] => result_node[2].IN1
data[17] => result_node[3].IN1
data[18] => result_node[4].IN1
data[19] => result_node[5].IN1
data[20] => result_node[6].IN1
data[21] => result_node[7].IN1
data[22] => result_node[8].IN1
data[23] => result_node[9].IN1
data[24] => result_node[10].IN1
data[25] => result_node[11].IN1
data[26] => result_node[12].IN1
data[27] => result_node[13].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|AP9|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
q <= lpm_ff:lpm_ff_component.q[0]


|AP9|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => ~NO_FANOUT~
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|AP9|TEXT_DRAWER:inst2
CLK => DATA[0]~reg0.CLK
CLK => DATA[1]~reg0.CLK
CLK => DATA[2]~reg0.CLK
CLK => DATA[3]~reg0.CLK
CLK => DATA[4]~reg0.CLK
CLK => DATA[5]~reg0.CLK
CLK => DATA[6]~reg0.CLK
CLK => DATA[7]~reg0.CLK
CLK => DATA[8]~reg0.CLK
CLK => DATA[9]~reg0.CLK
CLK => DATA[10]~reg0.CLK
CLK => DATA[11]~reg0.CLK
CLK => DATA[12]~reg0.CLK
CLK => DATA[13]~reg0.CLK
CLK => DATA[14]~reg0.CLK
CLK => DATA[15]~reg0.CLK
CLK => DATA[16]~reg0.CLK
CLK => DATA[17]~reg0.CLK
CLK => DATA[18]~reg0.CLK
CLK => DATA[19]~reg0.CLK
CLK => DATA[20]~reg0.CLK
CLK => CHARADDR[0]~reg0.CLK
CLK => CHARADDR[1]~reg0.CLK
CLK => CHARADDR[2]~reg0.CLK
CLK => CHARADDR[3]~reg0.CLK
CLK => CHARADDR[4]~reg0.CLK
CLK => CHARADDR[5]~reg0.CLK
CLK => CHARADDR[6]~reg0.CLK
CLK => CHARADDR[7]~reg0.CLK
CLK => CHARADDR[8]~reg0.CLK
CLK => CHARADDR[9]~reg0.CLK
CLK => DATA_QUEUE~reg0.CLK
CLK => STATE[0].CLK
CLK => STATE[1].CLK
CLK => STATE[2].CLK
CLK => STATE[3].CLK
CLK => LNAUX[0].CLK
CLK => LNAUX[1].CLK
CLK => LNAUX[2].CLK
CLK => LNAUX[3].CLK
CLK => PREVSIZE.CLK
CLK => PREVCOLOR[0].CLK
CLK => PREVCOLOR[1].CLK
CLK => PREVCOLOR[2].CLK
CLK => PREVCOLOR[3].CLK
CLK => PREVYPOS[0].CLK
CLK => PREVYPOS[1].CLK
CLK => PREVYPOS[2].CLK
CLK => PREVYPOS[3].CLK
CLK => PREVYPOS[4].CLK
CLK => PREVCHAR[0].CLK
CLK => PREVCHAR[1].CLK
CLK => PREVCHAR[2].CLK
CLK => PREVCHAR[3].CLK
CLK => PREVCHAR[4].CLK
CLK => PREVCHAR[5].CLK
CLK => PREVCHAR[6].CLK
CLK => YP[0].CLK
CLK => YP[1].CLK
CLK => YP[2].CLK
CLK => YP[3].CLK
CLK => YP[4].CLK
CLK => YP[5].CLK
CLK => YP[6].CLK
CLK => YP[7].CLK
CLK => XP[0].CLK
CLK => XP[1].CLK
CLK => XP[2].CLK
CLK => XP[3].CLK
CLK => XP[4].CLK
CLK => XP[5].CLK
CLK => XP[6].CLK
CLK => XP[7].CLK
CLK => XP[8].CLK
CLK => PREVXPOS[0].CLK
CLK => PREVXPOS[1].CLK
CLK => PREVXPOS[2].CLK
CLK => PREVXPOS[3].CLK
CLK => PREVXPOS[4].CLK
CLK => PREVXPOS[5].CLK
CLK => LNCNT[0].CLK
CLK => LNCNT[1].CLK
CLK => LNCNT[2].CLK
CLK => LNCNT[3].CLK
CLK => PIXCNT[0].CLK
CLK => PIXCNT[1].CLK
CLK => PIXCNT[2].CLK
CLK => PIXCNT[3].CLK
CLK => OUTDATA[0].CLK
CLK => OUTDATA[1].CLK
CLK => OUTDATA[2].CLK
CLK => OUTDATA[3].CLK
CLK => OUTDATA[4].CLK
CLK => OUTDATA[5].CLK
CLK => OUTDATA[6].CLK
CLK => OUTDATA[7].CLK
CLK => OUTDATA[8].CLK
CLK => OUTDATA[9].CLK
CLK => OUTDATA[10].CLK
CLK => OUTDATA[11].CLK
CLK => OUTDATA[12].CLK
CLK => OUTDATA[13].CLK
CLK => OUTDATA[14].CLK
CLK => OUTDATA[15].CLK
CLK => OUTDATA[16].CLK
CLK => OUTDATA[17].CLK
CLK => OUTDATA[18].CLK
CLK => OUTDATA[19].CLK
CLK => OUTDATA[20].CLK
RST => DATA_QUEUE~reg0.ACLR
RST => STATE[0].ACLR
RST => STATE[1].ACLR
RST => STATE[2].ACLR
RST => STATE[3].ACLR
RST => YP[0].ACLR
RST => YP[1].ACLR
RST => YP[2].ACLR
RST => YP[3].ACLR
RST => YP[4].ACLR
RST => YP[5].ACLR
RST => YP[6].ACLR
RST => YP[7].ACLR
RST => XP[0].ACLR
RST => XP[1].ACLR
RST => XP[2].ACLR
RST => XP[3].ACLR
RST => XP[4].ACLR
RST => XP[5].ACLR
RST => XP[6].ACLR
RST => XP[7].ACLR
RST => XP[8].ACLR
RST => PREVXPOS[0].PRESET
RST => PREVXPOS[1].PRESET
RST => PREVXPOS[2].PRESET
RST => PREVXPOS[3].PRESET
RST => PREVXPOS[4].PRESET
RST => PREVXPOS[5].PRESET
RST => LNCNT[0].ACLR
RST => LNCNT[1].ACLR
RST => LNCNT[2].ACLR
RST => LNCNT[3].ACLR
RST => PIXCNT[0].ACLR
RST => PIXCNT[1].ACLR
RST => PIXCNT[2].ACLR
RST => PIXCNT[3].ACLR
RST => OUTDATA[0].ACLR
RST => OUTDATA[1].ACLR
RST => OUTDATA[2].ACLR
RST => OUTDATA[3].ACLR
RST => OUTDATA[4].ACLR
RST => OUTDATA[5].ACLR
RST => OUTDATA[6].ACLR
RST => OUTDATA[7].ACLR
RST => OUTDATA[8].ACLR
RST => OUTDATA[9].ACLR
RST => OUTDATA[10].ACLR
RST => OUTDATA[11].ACLR
RST => OUTDATA[12].ACLR
RST => OUTDATA[13].ACLR
RST => OUTDATA[14].ACLR
RST => OUTDATA[15].ACLR
RST => OUTDATA[16].ACLR
RST => OUTDATA[17].ACLR
RST => OUTDATA[18].ACLR
RST => OUTDATA[19].ACLR
RST => OUTDATA[20].ACLR
RST => PREVCHAR[6].ENA
RST => PREVCHAR[5].ENA
RST => PREVCHAR[4].ENA
RST => PREVCHAR[3].ENA
RST => PREVCHAR[2].ENA
RST => PREVCHAR[1].ENA
RST => PREVCHAR[0].ENA
RST => PREVYPOS[4].ENA
RST => PREVYPOS[3].ENA
RST => PREVYPOS[2].ENA
RST => PREVYPOS[1].ENA
RST => PREVYPOS[0].ENA
RST => PREVCOLOR[3].ENA
RST => PREVCOLOR[2].ENA
RST => PREVCOLOR[1].ENA
RST => PREVCOLOR[0].ENA
RST => PREVSIZE.ENA
RST => LNAUX[3].ENA
RST => LNAUX[2].ENA
RST => LNAUX[1].ENA
RST => DATA[0]~reg0.ENA
RST => LNAUX[0].ENA
RST => CHARADDR[9]~reg0.ENA
RST => CHARADDR[8]~reg0.ENA
RST => CHARADDR[7]~reg0.ENA
RST => CHARADDR[6]~reg0.ENA
RST => CHARADDR[5]~reg0.ENA
RST => CHARADDR[4]~reg0.ENA
RST => CHARADDR[3]~reg0.ENA
RST => CHARADDR[2]~reg0.ENA
RST => CHARADDR[1]~reg0.ENA
RST => CHARADDR[0]~reg0.ENA
RST => DATA[20]~reg0.ENA
RST => DATA[19]~reg0.ENA
RST => DATA[18]~reg0.ENA
RST => DATA[17]~reg0.ENA
RST => DATA[16]~reg0.ENA
RST => DATA[15]~reg0.ENA
RST => DATA[14]~reg0.ENA
RST => DATA[13]~reg0.ENA
RST => DATA[12]~reg0.ENA
RST => DATA[11]~reg0.ENA
RST => DATA[10]~reg0.ENA
RST => DATA[9]~reg0.ENA
RST => DATA[8]~reg0.ENA
RST => DATA[7]~reg0.ENA
RST => DATA[6]~reg0.ENA
RST => DATA[5]~reg0.ENA
RST => DATA[4]~reg0.ENA
RST => DATA[3]~reg0.ENA
RST => DATA[2]~reg0.ENA
RST => DATA[1]~reg0.ENA
DRAW => process_0.IN1
CHAR[0] => Equal0.IN6
CHAR[0] => PREVCHAR.DATAB
CHAR[0] => Mux59.IN0
CHAR[1] => Equal0.IN5
CHAR[1] => PREVCHAR.DATAB
CHAR[1] => Mux58.IN0
CHAR[2] => Equal0.IN4
CHAR[2] => PREVCHAR.DATAB
CHAR[2] => Mux57.IN0
CHAR[3] => Equal0.IN3
CHAR[3] => PREVCHAR.DATAB
CHAR[3] => Mux56.IN0
CHAR[4] => Equal0.IN2
CHAR[4] => PREVCHAR.DATAB
CHAR[4] => Mux55.IN0
CHAR[5] => Equal0.IN1
CHAR[5] => PREVCHAR.DATAB
CHAR[5] => Mux54.IN0
CHAR[6] => Equal0.IN0
CHAR[6] => PREVCHAR.DATAB
CHAR[6] => Mux53.IN0
XPOS[0] => Equal1.IN5
XPOS[0] => LessThan0.IN18
XPOS[0] => LessThan2.IN18
XPOS[0] => XP.DATAB
XPOS[0] => XP.DATAA
XPOS[0] => PREVXPOS.DATAB
XPOS[1] => Equal1.IN4
XPOS[1] => LessThan0.IN17
XPOS[1] => LessThan2.IN17
XPOS[1] => XP.DATAB
XPOS[1] => XP.DATAA
XPOS[1] => PREVXPOS.DATAB
XPOS[2] => Equal1.IN3
XPOS[2] => LessThan0.IN16
XPOS[2] => LessThan2.IN16
XPOS[2] => XP.DATAB
XPOS[2] => XP.DATAA
XPOS[2] => PREVXPOS.DATAB
XPOS[3] => Equal1.IN2
XPOS[3] => LessThan0.IN15
XPOS[3] => LessThan2.IN15
XPOS[3] => XP.DATAB
XPOS[3] => XP.DATAA
XPOS[3] => PREVXPOS.DATAB
XPOS[4] => Equal1.IN1
XPOS[4] => LessThan0.IN14
XPOS[4] => LessThan2.IN14
XPOS[4] => XP.DATAB
XPOS[4] => XP.DATAA
XPOS[4] => PREVXPOS.DATAB
XPOS[5] => Equal1.IN0
XPOS[5] => LessThan2.IN13
XPOS[5] => XP.DATAA
XPOS[5] => PREVXPOS.DATAB
YPOS[0] => Equal2.IN4
YPOS[0] => LessThan1.IN16
YPOS[0] => LessThan3.IN16
YPOS[0] => YP.DATAB
YPOS[0] => YP.DATAA
YPOS[0] => PREVYPOS.DATAB
YPOS[1] => Equal2.IN3
YPOS[1] => LessThan1.IN15
YPOS[1] => LessThan3.IN15
YPOS[1] => YP.DATAB
YPOS[1] => YP.DATAA
YPOS[1] => PREVYPOS.DATAB
YPOS[2] => Equal2.IN2
YPOS[2] => LessThan1.IN14
YPOS[2] => LessThan3.IN14
YPOS[2] => YP.DATAB
YPOS[2] => YP.DATAA
YPOS[2] => PREVYPOS.DATAB
YPOS[3] => Equal2.IN1
YPOS[3] => LessThan1.IN13
YPOS[3] => LessThan3.IN13
YPOS[3] => YP.DATAB
YPOS[3] => YP.DATAA
YPOS[3] => PREVYPOS.DATAB
YPOS[4] => Equal2.IN0
YPOS[4] => LessThan3.IN12
YPOS[4] => YP.DATAA
YPOS[4] => PREVYPOS.DATAB
COLOR[0] => Equal3.IN3
COLOR[0] => PREVCOLOR.DATAB
COLOR[0] => OUTDATA.DATAB
COLOR[1] => Equal3.IN2
COLOR[1] => PREVCOLOR.DATAB
COLOR[1] => OUTDATA.DATAB
COLOR[2] => Equal3.IN1
COLOR[2] => PREVCOLOR.DATAB
COLOR[2] => OUTDATA.DATAB
COLOR[3] => Equal3.IN0
COLOR[3] => PREVCOLOR.DATAB
COLOR[3] => OUTDATA.DATAB
SIZE => process_0.IN1
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => XP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => YP.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => STATE.OUTPUTSELECT
SIZE => PREVSIZE.DATAB
SIZE => LNAUX.OUTPUTSELECT
SIZE => LNAUX.OUTPUTSELECT
SIZE => LNAUX.OUTPUTSELECT
SIZE => LNAUX.OUTPUTSELECT
SIZE => PIXAUX.OUTPUTSELECT
SIZE => PIXAUX.OUTPUTSELECT
SIZE => PIXAUX.OUTPUTSELECT
SIZE => process_0.IN1
SIZE => process_0.IN1
SIZE => process_0.IN1
SIZE => process_0.IN1
CHARLINEDATA[0] => Mux0.IN3
CHARLINEDATA[1] => Mux0.IN4
CHARLINEDATA[2] => Mux0.IN5
CHARLINEDATA[3] => Mux0.IN6
CHARLINEDATA[4] => Mux0.IN7
CHARLINEDATA[5] => Mux0.IN8
CHARLINEDATA[6] => Mux0.IN9
CHARLINEDATA[7] => Mux0.IN10
CHARADDR[0] <= CHARADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[1] <= CHARADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[2] <= CHARADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[3] <= CHARADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[4] <= CHARADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[5] <= CHARADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[6] <= CHARADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[7] <= CHARADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[8] <= CHARADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CHARADDR[9] <= CHARADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[16] <= DATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[17] <= DATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[18] <= DATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[19] <= DATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[20] <= DATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_QUEUE <= DATA_QUEUE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|cpu:inst16
clk => OP[0].CLK
clk => OP[1].CLK
clk => OP[2].CLK
clk => OP[3].CLK
clk => OP[4].CLK
clk => OP[5].CLK
clk => OP[6].CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
clk => y[10].CLK
clk => y[11].CLK
clk => y[12].CLK
clk => y[13].CLK
clk => y[14].CLK
clk => y[15].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => x[10].CLK
clk => x[11].CLK
clk => x[12].CLK
clk => x[13].CLK
clk => x[14].CLK
clk => x[15].CLK
clk => M5[0]~reg0.CLK
clk => M5[1]~reg0.CLK
clk => M5[2]~reg0.CLK
clk => M5[3]~reg0.CLK
clk => M5[4]~reg0.CLK
clk => M5[5]~reg0.CLK
clk => M5[6]~reg0.CLK
clk => M5[7]~reg0.CLK
clk => M5[8]~reg0.CLK
clk => M5[9]~reg0.CLK
clk => M5[10]~reg0.CLK
clk => M5[11]~reg0.CLK
clk => M5[12]~reg0.CLK
clk => M5[13]~reg0.CLK
clk => M5[14]~reg0.CLK
clk => M5[15]~reg0.CLK
clk => vga_pos[0]~reg0.CLK
clk => vga_pos[1]~reg0.CLK
clk => vga_pos[2]~reg0.CLK
clk => vga_pos[3]~reg0.CLK
clk => vga_pos[4]~reg0.CLK
clk => vga_pos[5]~reg0.CLK
clk => vga_pos[6]~reg0.CLK
clk => vga_pos[7]~reg0.CLK
clk => vga_pos[8]~reg0.CLK
clk => vga_pos[9]~reg0.CLK
clk => vga_pos[10]~reg0.CLK
clk => vga_pos[11]~reg0.CLK
clk => vga_pos[12]~reg0.CLK
clk => vga_pos[13]~reg0.CLK
clk => vga_pos[14]~reg0.CLK
clk => vga_pos[15]~reg0.CLK
clk => vga_char[0]~reg0.CLK
clk => vga_char[1]~reg0.CLK
clk => vga_char[2]~reg0.CLK
clk => vga_char[3]~reg0.CLK
clk => vga_char[4]~reg0.CLK
clk => vga_char[5]~reg0.CLK
clk => vga_char[6]~reg0.CLK
clk => vga_char[7]~reg0.CLK
clk => vga_char[8]~reg0.CLK
clk => vga_char[9]~reg0.CLK
clk => vga_char[10]~reg0.CLK
clk => vga_char[11]~reg0.CLK
clk => vga_char[12]~reg0.CLK
clk => vga_char[13]~reg0.CLK
clk => vga_char[14]~reg0.CLK
clk => vga_char[15]~reg0.CLK
clk => Ponto[0]~reg0.CLK
clk => Ponto[1]~reg0.CLK
clk => Ponto[2]~reg0.CLK
clk => PC_data[0]~reg0.CLK
clk => PC_data[1]~reg0.CLK
clk => PC_data[2]~reg0.CLK
clk => PC_data[3]~reg0.CLK
clk => PC_data[4]~reg0.CLK
clk => PC_data[5]~reg0.CLK
clk => PC_data[6]~reg0.CLK
clk => PC_data[7]~reg0.CLK
clk => PC_data[8]~reg0.CLK
clk => PC_data[9]~reg0.CLK
clk => PC_data[10]~reg0.CLK
clk => PC_data[11]~reg0.CLK
clk => PC_data[12]~reg0.CLK
clk => PC_data[13]~reg0.CLK
clk => PC_data[14]~reg0.CLK
clk => PC_data[15]~reg0.CLK
clk => FR[0].CLK
clk => FR[1].CLK
clk => FR[2].CLK
clk => FR[3].CLK
clk => FR[4].CLK
clk => FR[5].CLK
clk => FR[6].CLK
clk => FR[7].CLK
clk => FR[8].CLK
clk => FR[9].CLK
clk => FR[10].CLK
clk => FR[11].CLK
clk => FR[12].CLK
clk => FR[13].CLK
clk => FR[14].CLK
clk => FR[15].CLK
clk => halt_ack~reg0.CLK
clk => break~reg0.CLK
clk => RW~reg0.CLK
clk => videoflag~reg0.CLK
clk => M1[0]~reg0.CLK
clk => M1[1]~reg0.CLK
clk => M1[2]~reg0.CLK
clk => M1[3]~reg0.CLK
clk => M1[4]~reg0.CLK
clk => M1[5]~reg0.CLK
clk => M1[6]~reg0.CLK
clk => M1[7]~reg0.CLK
clk => M1[8]~reg0.CLK
clk => M1[9]~reg0.CLK
clk => M1[10]~reg0.CLK
clk => M1[11]~reg0.CLK
clk => M1[12]~reg0.CLK
clk => M1[13]~reg0.CLK
clk => M1[14]~reg0.CLK
clk => M1[15]~reg0.CLK
clk => M4[0].CLK
clk => M4[1].CLK
clk => M4[2].CLK
clk => M4[3].CLK
clk => M4[4].CLK
clk => M4[5].CLK
clk => M4[6].CLK
clk => M4[7].CLK
clk => M4[8].CLK
clk => M4[9].CLK
clk => M4[10].CLK
clk => M4[11].CLK
clk => M4[12].CLK
clk => M4[13].CLK
clk => M4[14].CLK
clk => M4[15].CLK
clk => TECLADO[0].CLK
clk => TECLADO[1].CLK
clk => TECLADO[2].CLK
clk => TECLADO[3].CLK
clk => TECLADO[4].CLK
clk => TECLADO[5].CLK
clk => TECLADO[6].CLK
clk => TECLADO[7].CLK
clk => TECLADO[8].CLK
clk => TECLADO[9].CLK
clk => TECLADO[10].CLK
clk => TECLADO[11].CLK
clk => TECLADO[12].CLK
clk => TECLADO[13].CLK
clk => TECLADO[14].CLK
clk => TECLADO[15].CLK
clk => LoadSP.CLK
clk => M2[0].CLK
clk => M2[1].CLK
clk => M2[2].CLK
clk => M2[3].CLK
clk => M2[4].CLK
clk => M2[5].CLK
clk => M2[6].CLK
clk => M2[7].CLK
clk => M2[8].CLK
clk => M2[9].CLK
clk => M2[10].CLK
clk => M2[11].CLK
clk => M2[12].CLK
clk => M2[13].CLK
clk => M2[14].CLK
clk => M2[15].CLK
clk => BreakFlag.CLK
clk => MAR[0].CLK
clk => MAR[1].CLK
clk => MAR[2].CLK
clk => MAR[3].CLK
clk => MAR[4].CLK
clk => MAR[5].CLK
clk => MAR[6].CLK
clk => MAR[7].CLK
clk => MAR[8].CLK
clk => MAR[9].CLK
clk => MAR[10].CLK
clk => MAR[11].CLK
clk => MAR[12].CLK
clk => MAR[13].CLK
clk => MAR[14].CLK
clk => MAR[15].CLK
clk => IR[0].CLK
clk => IR[1].CLK
clk => IR[2].CLK
clk => IR[3].CLK
clk => IR[4].CLK
clk => IR[5].CLK
clk => IR[6].CLK
clk => IR[7].CLK
clk => IR[8].CLK
clk => IR[9].CLK
clk => IR[10].CLK
clk => IR[11].CLK
clk => IR[12].CLK
clk => IR[13].CLK
clk => IR[14].CLK
clk => IR[15].CLK
clk => SP[0].CLK
clk => SP[1].CLK
clk => SP[2].CLK
clk => SP[3].CLK
clk => SP[4].CLK
clk => SP[5].CLK
clk => SP[6].CLK
clk => SP[7].CLK
clk => SP[8].CLK
clk => SP[9].CLK
clk => SP[10].CLK
clk => SP[11].CLK
clk => SP[12].CLK
clk => SP[13].CLK
clk => SP[14].CLK
clk => SP[15].CLK
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => PC[8].CLK
clk => PC[9].CLK
clk => PC[10].CLK
clk => PC[11].CLK
clk => PC[12].CLK
clk => PC[13].CLK
clk => PC[14].CLK
clk => PC[15].CLK
clk => reg[7][0].CLK
clk => reg[7][1].CLK
clk => reg[7][2].CLK
clk => reg[7][3].CLK
clk => reg[7][4].CLK
clk => reg[7][5].CLK
clk => reg[7][6].CLK
clk => reg[7][7].CLK
clk => reg[7][8].CLK
clk => reg[7][9].CLK
clk => reg[7][10].CLK
clk => reg[7][11].CLK
clk => reg[7][12].CLK
clk => reg[7][13].CLK
clk => reg[7][14].CLK
clk => reg[7][15].CLK
clk => reg[6][0].CLK
clk => reg[6][1].CLK
clk => reg[6][2].CLK
clk => reg[6][3].CLK
clk => reg[6][4].CLK
clk => reg[6][5].CLK
clk => reg[6][6].CLK
clk => reg[6][7].CLK
clk => reg[6][8].CLK
clk => reg[6][9].CLK
clk => reg[6][10].CLK
clk => reg[6][11].CLK
clk => reg[6][12].CLK
clk => reg[6][13].CLK
clk => reg[6][14].CLK
clk => reg[6][15].CLK
clk => reg[5][0].CLK
clk => reg[5][1].CLK
clk => reg[5][2].CLK
clk => reg[5][3].CLK
clk => reg[5][4].CLK
clk => reg[5][5].CLK
clk => reg[5][6].CLK
clk => reg[5][7].CLK
clk => reg[5][8].CLK
clk => reg[5][9].CLK
clk => reg[5][10].CLK
clk => reg[5][11].CLK
clk => reg[5][12].CLK
clk => reg[5][13].CLK
clk => reg[5][14].CLK
clk => reg[5][15].CLK
clk => reg[4][0].CLK
clk => reg[4][1].CLK
clk => reg[4][2].CLK
clk => reg[4][3].CLK
clk => reg[4][4].CLK
clk => reg[4][5].CLK
clk => reg[4][6].CLK
clk => reg[4][7].CLK
clk => reg[4][8].CLK
clk => reg[4][9].CLK
clk => reg[4][10].CLK
clk => reg[4][11].CLK
clk => reg[4][12].CLK
clk => reg[4][13].CLK
clk => reg[4][14].CLK
clk => reg[4][15].CLK
clk => reg[3][0].CLK
clk => reg[3][1].CLK
clk => reg[3][2].CLK
clk => reg[3][3].CLK
clk => reg[3][4].CLK
clk => reg[3][5].CLK
clk => reg[3][6].CLK
clk => reg[3][7].CLK
clk => reg[3][8].CLK
clk => reg[3][9].CLK
clk => reg[3][10].CLK
clk => reg[3][11].CLK
clk => reg[3][12].CLK
clk => reg[3][13].CLK
clk => reg[3][14].CLK
clk => reg[3][15].CLK
clk => reg[2][0].CLK
clk => reg[2][1].CLK
clk => reg[2][2].CLK
clk => reg[2][3].CLK
clk => reg[2][4].CLK
clk => reg[2][5].CLK
clk => reg[2][6].CLK
clk => reg[2][7].CLK
clk => reg[2][8].CLK
clk => reg[2][9].CLK
clk => reg[2][10].CLK
clk => reg[2][11].CLK
clk => reg[2][12].CLK
clk => reg[2][13].CLK
clk => reg[2][14].CLK
clk => reg[2][15].CLK
clk => reg[1][0].CLK
clk => reg[1][1].CLK
clk => reg[1][2].CLK
clk => reg[1][3].CLK
clk => reg[1][4].CLK
clk => reg[1][5].CLK
clk => reg[1][6].CLK
clk => reg[1][7].CLK
clk => reg[1][8].CLK
clk => reg[1][9].CLK
clk => reg[1][10].CLK
clk => reg[1][11].CLK
clk => reg[1][12].CLK
clk => reg[1][13].CLK
clk => reg[1][14].CLK
clk => reg[1][15].CLK
clk => reg[0][0].CLK
clk => reg[0][1].CLK
clk => reg[0][2].CLK
clk => reg[0][3].CLK
clk => reg[0][4].CLK
clk => reg[0][5].CLK
clk => reg[0][6].CLK
clk => reg[0][7].CLK
clk => reg[0][8].CLK
clk => reg[0][9].CLK
clk => reg[0][10].CLK
clk => reg[0][11].CLK
clk => reg[0][12].CLK
clk => reg[0][13].CLK
clk => reg[0][14].CLK
clk => reg[0][15].CLK
clk => LoadReg[7].CLK
clk => LoadReg[6].CLK
clk => LoadReg[5].CLK
clk => LoadReg[4].CLK
clk => LoadReg[3].CLK
clk => LoadReg[2].CLK
clk => LoadReg[1].CLK
clk => LoadReg[0].CLK
clk => selM6[0].CLK
clk => selM6[1].CLK
clk => selM6[2].CLK
clk => selM2[0].CLK
clk => selM2[1].CLK
clk => selM2[2].CLK
clk => DecSP.CLK
clk => IncSP.CLK
clk => IncPC.CLK
clk => LoadPC.CLK
clk => LoadMAR.CLK
clk => LoadIR.CLK
clk => state~5.DATAIN
reset => auxFR[15].OUTPUTSELECT
reset => auxFR[14].OUTPUTSELECT
reset => auxFR[13].OUTPUTSELECT
reset => auxFR[12].OUTPUTSELECT
reset => auxFR[11].OUTPUTSELECT
reset => auxFR[10].OUTPUTSELECT
reset => auxFR[9].OUTPUTSELECT
reset => auxFR[8].OUTPUTSELECT
reset => auxFR[7].OUTPUTSELECT
reset => auxFR[6].OUTPUTSELECT
reset => auxFR[5].OUTPUTSELECT
reset => auxFR[4].OUTPUTSELECT
reset => auxFR[3].OUTPUTSELECT
reset => auxFR[2].OUTPUTSELECT
reset => auxFR[1].OUTPUTSELECT
reset => auxFR[0].OUTPUTSELECT
reset => halt_ack~reg0.ACLR
reset => break~reg0.ACLR
reset => RW~reg0.ACLR
reset => videoflag~reg0.ACLR
reset => M1[0]~reg0.ACLR
reset => M1[1]~reg0.ACLR
reset => M1[2]~reg0.ACLR
reset => M1[3]~reg0.ACLR
reset => M1[4]~reg0.ACLR
reset => M1[5]~reg0.ACLR
reset => M1[6]~reg0.ACLR
reset => M1[7]~reg0.ACLR
reset => M1[8]~reg0.ACLR
reset => M1[9]~reg0.ACLR
reset => M1[10]~reg0.ACLR
reset => M1[11]~reg0.ACLR
reset => M1[12]~reg0.ACLR
reset => M1[13]~reg0.ACLR
reset => M1[14]~reg0.ACLR
reset => M1[15]~reg0.ACLR
reset => BreakFlag.ACLR
reset => MAR[0].ACLR
reset => MAR[1].ACLR
reset => MAR[2].ACLR
reset => MAR[3].ACLR
reset => MAR[4].ACLR
reset => MAR[5].ACLR
reset => MAR[6].ACLR
reset => MAR[7].ACLR
reset => MAR[8].ACLR
reset => MAR[9].ACLR
reset => MAR[10].ACLR
reset => MAR[11].ACLR
reset => MAR[12].ACLR
reset => MAR[13].ACLR
reset => MAR[14].ACLR
reset => MAR[15].ACLR
reset => IR[0].ACLR
reset => IR[1].ACLR
reset => IR[2].ACLR
reset => IR[3].ACLR
reset => IR[4].ACLR
reset => IR[5].ACLR
reset => IR[6].ACLR
reset => IR[7].ACLR
reset => IR[8].ACLR
reset => IR[9].ACLR
reset => IR[10].ACLR
reset => IR[11].ACLR
reset => IR[12].ACLR
reset => IR[13].ACLR
reset => IR[14].ACLR
reset => IR[15].ACLR
reset => SP[0].ACLR
reset => SP[1].ACLR
reset => SP[2].PRESET
reset => SP[3].PRESET
reset => SP[4].PRESET
reset => SP[5].PRESET
reset => SP[6].PRESET
reset => SP[7].PRESET
reset => SP[8].PRESET
reset => SP[9].PRESET
reset => SP[10].PRESET
reset => SP[11].PRESET
reset => SP[12].PRESET
reset => SP[13].PRESET
reset => SP[14].ACLR
reset => SP[15].ACLR
reset => PC[0].ACLR
reset => PC[1].ACLR
reset => PC[2].ACLR
reset => PC[3].ACLR
reset => PC[4].ACLR
reset => PC[5].ACLR
reset => PC[6].ACLR
reset => PC[7].ACLR
reset => PC[8].ACLR
reset => PC[9].ACLR
reset => PC[10].ACLR
reset => PC[11].ACLR
reset => PC[12].ACLR
reset => PC[13].ACLR
reset => PC[14].ACLR
reset => PC[15].ACLR
reset => reg[7][0].ACLR
reset => reg[7][1].ACLR
reset => reg[7][2].ACLR
reset => reg[7][3].ACLR
reset => reg[7][4].ACLR
reset => reg[7][5].ACLR
reset => reg[7][6].ACLR
reset => reg[7][7].ACLR
reset => reg[7][8].ACLR
reset => reg[7][9].ACLR
reset => reg[7][10].ACLR
reset => reg[7][11].ACLR
reset => reg[7][12].ACLR
reset => reg[7][13].ACLR
reset => reg[7][14].ACLR
reset => reg[7][15].ACLR
reset => reg[6][0].ACLR
reset => reg[6][1].ACLR
reset => reg[6][2].ACLR
reset => reg[6][3].ACLR
reset => reg[6][4].ACLR
reset => reg[6][5].ACLR
reset => reg[6][6].ACLR
reset => reg[6][7].ACLR
reset => reg[6][8].ACLR
reset => reg[6][9].ACLR
reset => reg[6][10].ACLR
reset => reg[6][11].ACLR
reset => reg[6][12].ACLR
reset => reg[6][13].ACLR
reset => reg[6][14].ACLR
reset => reg[6][15].ACLR
reset => reg[5][0].ACLR
reset => reg[5][1].ACLR
reset => reg[5][2].ACLR
reset => reg[5][3].ACLR
reset => reg[5][4].ACLR
reset => reg[5][5].ACLR
reset => reg[5][6].ACLR
reset => reg[5][7].ACLR
reset => reg[5][8].ACLR
reset => reg[5][9].ACLR
reset => reg[5][10].ACLR
reset => reg[5][11].ACLR
reset => reg[5][12].ACLR
reset => reg[5][13].ACLR
reset => reg[5][14].ACLR
reset => reg[5][15].ACLR
reset => reg[4][0].ACLR
reset => reg[4][1].ACLR
reset => reg[4][2].ACLR
reset => reg[4][3].ACLR
reset => reg[4][4].ACLR
reset => reg[4][5].ACLR
reset => reg[4][6].ACLR
reset => reg[4][7].ACLR
reset => reg[4][8].ACLR
reset => reg[4][9].ACLR
reset => reg[4][10].ACLR
reset => reg[4][11].ACLR
reset => reg[4][12].ACLR
reset => reg[4][13].ACLR
reset => reg[4][14].ACLR
reset => reg[4][15].ACLR
reset => reg[3][0].ACLR
reset => reg[3][1].ACLR
reset => reg[3][2].ACLR
reset => reg[3][3].ACLR
reset => reg[3][4].ACLR
reset => reg[3][5].ACLR
reset => reg[3][6].ACLR
reset => reg[3][7].ACLR
reset => reg[3][8].ACLR
reset => reg[3][9].ACLR
reset => reg[3][10].ACLR
reset => reg[3][11].ACLR
reset => reg[3][12].ACLR
reset => reg[3][13].ACLR
reset => reg[3][14].ACLR
reset => reg[3][15].ACLR
reset => reg[2][0].ACLR
reset => reg[2][1].ACLR
reset => reg[2][2].ACLR
reset => reg[2][3].ACLR
reset => reg[2][4].ACLR
reset => reg[2][5].ACLR
reset => reg[2][6].ACLR
reset => reg[2][7].ACLR
reset => reg[2][8].ACLR
reset => reg[2][9].ACLR
reset => reg[2][10].ACLR
reset => reg[2][11].ACLR
reset => reg[2][12].ACLR
reset => reg[2][13].ACLR
reset => reg[2][14].ACLR
reset => reg[2][15].ACLR
reset => reg[1][0].ACLR
reset => reg[1][1].ACLR
reset => reg[1][2].ACLR
reset => reg[1][3].ACLR
reset => reg[1][4].ACLR
reset => reg[1][5].ACLR
reset => reg[1][6].ACLR
reset => reg[1][7].ACLR
reset => reg[1][8].ACLR
reset => reg[1][9].ACLR
reset => reg[1][10].ACLR
reset => reg[1][11].ACLR
reset => reg[1][12].ACLR
reset => reg[1][13].ACLR
reset => reg[1][14].ACLR
reset => reg[1][15].ACLR
reset => reg[0][0].ACLR
reset => reg[0][1].ACLR
reset => reg[0][2].ACLR
reset => reg[0][3].ACLR
reset => reg[0][4].ACLR
reset => reg[0][5].ACLR
reset => reg[0][6].ACLR
reset => reg[0][7].ACLR
reset => reg[0][8].ACLR
reset => reg[0][9].ACLR
reset => reg[0][10].ACLR
reset => reg[0][11].ACLR
reset => reg[0][12].ACLR
reset => reg[0][13].ACLR
reset => reg[0][14].ACLR
reset => reg[0][15].ACLR
reset => LoadReg[7].ACLR
reset => LoadReg[6].ACLR
reset => LoadReg[5].ACLR
reset => LoadReg[4].ACLR
reset => LoadReg[3].ACLR
reset => LoadReg[2].ACLR
reset => LoadReg[1].ACLR
reset => LoadReg[0].ACLR
reset => selM6[0].ACLR
reset => selM6[1].ACLR
reset => selM6[2].ACLR
reset => selM2[0].PRESET
reset => selM2[1].ACLR
reset => selM2[2].ACLR
reset => DecSP.ACLR
reset => IncSP.ACLR
reset => IncPC.ACLR
reset => LoadPC.ACLR
reset => LoadMAR.ACLR
reset => LoadIR.ACLR
reset => result[15].ACLR
reset => result[14].ACLR
reset => result[13].ACLR
reset => result[12].ACLR
reset => result[11].ACLR
reset => result[10].ACLR
reset => result[9].ACLR
reset => result[8].ACLR
reset => result[7].ACLR
reset => result[6].ACLR
reset => result[5].ACLR
reset => result[4].ACLR
reset => result[3].ACLR
reset => result[2].ACLR
reset => result[1].ACLR
reset => result[0].ACLR
reset => state~7.DATAIN
reset => M2[15].ENA
reset => M2[14].ENA
reset => M2[13].ENA
reset => M2[12].ENA
reset => M2[11].ENA
reset => M2[10].ENA
reset => M2[9].ENA
reset => M2[8].ENA
reset => M2[7].ENA
reset => M2[6].ENA
reset => M2[5].ENA
reset => M2[4].ENA
reset => M2[3].ENA
reset => M2[2].ENA
reset => M2[1].ENA
reset => M2[0].ENA
reset => LoadSP.ENA
reset => TECLADO[15].ENA
reset => TECLADO[14].ENA
reset => TECLADO[13].ENA
reset => TECLADO[12].ENA
reset => TECLADO[11].ENA
reset => TECLADO[10].ENA
reset => TECLADO[9].ENA
reset => TECLADO[8].ENA
reset => TECLADO[7].ENA
reset => TECLADO[6].ENA
reset => TECLADO[5].ENA
reset => TECLADO[4].ENA
reset => TECLADO[3].ENA
reset => TECLADO[2].ENA
reset => TECLADO[1].ENA
reset => TECLADO[0].ENA
reset => M4[15].ENA
reset => M4[14].ENA
reset => M4[13].ENA
reset => M4[12].ENA
reset => M4[11].ENA
reset => M4[10].ENA
reset => M4[9].ENA
reset => M4[8].ENA
reset => M4[7].ENA
reset => M4[6].ENA
reset => M4[5].ENA
reset => M4[4].ENA
reset => M4[3].ENA
reset => M4[2].ENA
reset => M4[1].ENA
reset => M4[0].ENA
reset => FR[15].ENA
reset => FR[14].ENA
reset => FR[13].ENA
reset => FR[12].ENA
reset => FR[11].ENA
reset => FR[10].ENA
reset => FR[9].ENA
reset => FR[8].ENA
reset => FR[7].ENA
reset => FR[6].ENA
reset => FR[5].ENA
reset => FR[4].ENA
reset => FR[3].ENA
reset => FR[2].ENA
reset => FR[1].ENA
reset => FR[0].ENA
reset => PC_data[15]~reg0.ENA
reset => PC_data[14]~reg0.ENA
reset => PC_data[13]~reg0.ENA
reset => PC_data[12]~reg0.ENA
reset => PC_data[11]~reg0.ENA
reset => PC_data[10]~reg0.ENA
reset => PC_data[9]~reg0.ENA
reset => PC_data[8]~reg0.ENA
reset => PC_data[7]~reg0.ENA
reset => PC_data[6]~reg0.ENA
reset => PC_data[5]~reg0.ENA
reset => PC_data[4]~reg0.ENA
reset => PC_data[3]~reg0.ENA
reset => PC_data[2]~reg0.ENA
reset => PC_data[1]~reg0.ENA
reset => PC_data[0]~reg0.ENA
reset => Ponto[2]~reg0.ENA
reset => Ponto[1]~reg0.ENA
reset => Ponto[0]~reg0.ENA
reset => vga_char[15]~reg0.ENA
reset => vga_char[14]~reg0.ENA
reset => vga_char[13]~reg0.ENA
reset => vga_char[12]~reg0.ENA
reset => vga_char[11]~reg0.ENA
reset => vga_char[10]~reg0.ENA
reset => vga_char[9]~reg0.ENA
reset => vga_char[8]~reg0.ENA
reset => vga_char[7]~reg0.ENA
reset => vga_char[6]~reg0.ENA
reset => vga_char[5]~reg0.ENA
reset => vga_char[4]~reg0.ENA
reset => vga_char[3]~reg0.ENA
reset => vga_char[2]~reg0.ENA
reset => vga_char[1]~reg0.ENA
reset => vga_char[0]~reg0.ENA
reset => vga_pos[15]~reg0.ENA
reset => vga_pos[14]~reg0.ENA
reset => vga_pos[13]~reg0.ENA
reset => vga_pos[12]~reg0.ENA
reset => vga_pos[11]~reg0.ENA
reset => vga_pos[10]~reg0.ENA
reset => vga_pos[9]~reg0.ENA
reset => vga_pos[8]~reg0.ENA
reset => vga_pos[7]~reg0.ENA
reset => vga_pos[6]~reg0.ENA
reset => vga_pos[5]~reg0.ENA
reset => vga_pos[4]~reg0.ENA
reset => vga_pos[3]~reg0.ENA
reset => vga_pos[2]~reg0.ENA
reset => vga_pos[1]~reg0.ENA
reset => vga_pos[0]~reg0.ENA
reset => M5[15]~reg0.ENA
reset => M5[14]~reg0.ENA
reset => M5[13]~reg0.ENA
reset => M5[12]~reg0.ENA
reset => M5[11]~reg0.ENA
reset => M5[10]~reg0.ENA
reset => M5[9]~reg0.ENA
reset => M5[8]~reg0.ENA
reset => M5[7]~reg0.ENA
reset => M5[6]~reg0.ENA
reset => M5[5]~reg0.ENA
reset => M5[4]~reg0.ENA
reset => M5[3]~reg0.ENA
reset => M5[2]~reg0.ENA
reset => M5[1]~reg0.ENA
reset => M5[0]~reg0.ENA
reset => x[15].ENA
reset => x[14].ENA
reset => x[13].ENA
reset => x[12].ENA
reset => x[11].ENA
reset => x[10].ENA
reset => x[9].ENA
reset => x[8].ENA
reset => x[7].ENA
reset => x[6].ENA
reset => x[5].ENA
reset => x[4].ENA
reset => x[3].ENA
reset => x[2].ENA
reset => x[1].ENA
reset => x[0].ENA
reset => y[15].ENA
reset => y[14].ENA
reset => y[13].ENA
reset => y[12].ENA
reset => y[11].ENA
reset => y[10].ENA
reset => y[9].ENA
reset => y[8].ENA
reset => y[7].ENA
reset => y[6].ENA
reset => y[5].ENA
reset => y[4].ENA
reset => y[3].ENA
reset => y[2].ENA
reset => y[1].ENA
reset => y[0].ENA
reset => OP[6].ENA
reset => OP[5].ENA
reset => OP[4].ENA
reset => OP[3].ENA
reset => OP[2].ENA
reset => OP[1].ENA
reset => OP[0].ENA
Mem[0] => IR.DATAB
Mem[0] => PC.DATAB
Mem[0] => MAR.DATAB
Mem[0] => FR.DATAB
Mem[0] => M2.DATAB
Mem[1] => IR.DATAB
Mem[1] => PC.DATAB
Mem[1] => MAR.DATAB
Mem[1] => FR.DATAB
Mem[1] => M2.DATAB
Mem[2] => IR.DATAB
Mem[2] => PC.DATAB
Mem[2] => MAR.DATAB
Mem[2] => FR.DATAB
Mem[2] => M2.DATAB
Mem[3] => IR.DATAB
Mem[3] => PC.DATAB
Mem[3] => MAR.DATAB
Mem[3] => FR.DATAB
Mem[3] => M2.DATAB
Mem[4] => IR.DATAB
Mem[4] => PC.DATAB
Mem[4] => MAR.DATAB
Mem[4] => FR.DATAB
Mem[4] => M2.DATAB
Mem[5] => IR.DATAB
Mem[5] => PC.DATAB
Mem[5] => MAR.DATAB
Mem[5] => FR.DATAB
Mem[5] => M2.DATAB
Mem[6] => IR.DATAB
Mem[6] => PC.DATAB
Mem[6] => MAR.DATAB
Mem[6] => FR.DATAB
Mem[6] => M2.DATAB
Mem[7] => IR.DATAB
Mem[7] => PC.DATAB
Mem[7] => MAR.DATAB
Mem[7] => FR.DATAB
Mem[7] => M2.DATAB
Mem[8] => IR.DATAB
Mem[8] => PC.DATAB
Mem[8] => MAR.DATAB
Mem[8] => FR.DATAB
Mem[8] => M2.DATAB
Mem[9] => IR.DATAB
Mem[9] => PC.DATAB
Mem[9] => MAR.DATAB
Mem[9] => FR.DATAB
Mem[9] => M2.DATAB
Mem[10] => IR.DATAB
Mem[10] => PC.DATAB
Mem[10] => MAR.DATAB
Mem[10] => FR.DATAB
Mem[10] => M2.DATAB
Mem[11] => IR.DATAB
Mem[11] => PC.DATAB
Mem[11] => MAR.DATAB
Mem[11] => FR.DATAB
Mem[11] => M2.DATAB
Mem[12] => IR.DATAB
Mem[12] => PC.DATAB
Mem[12] => MAR.DATAB
Mem[12] => FR.DATAB
Mem[12] => M2.DATAB
Mem[13] => IR.DATAB
Mem[13] => PC.DATAB
Mem[13] => MAR.DATAB
Mem[13] => FR.DATAB
Mem[13] => M2.DATAB
Mem[14] => IR.DATAB
Mem[14] => PC.DATAB
Mem[14] => MAR.DATAB
Mem[14] => FR.DATAB
Mem[14] => M2.DATAB
Mem[15] => IR.DATAB
Mem[15] => PC.DATAB
Mem[15] => MAR.DATAB
Mem[15] => FR.DATAB
Mem[15] => M2.DATAB
M5[0] <= M5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[1] <= M5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[2] <= M5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[3] <= M5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[4] <= M5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[5] <= M5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[6] <= M5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[7] <= M5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[8] <= M5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[9] <= M5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[10] <= M5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[11] <= M5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[12] <= M5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[13] <= M5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[14] <= M5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M5[15] <= M5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[0] <= M1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[1] <= M1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[2] <= M1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[3] <= M1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[4] <= M1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[5] <= M1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[6] <= M1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[7] <= M1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[8] <= M1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[9] <= M1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[10] <= M1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[11] <= M1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[12] <= M1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[13] <= M1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[14] <= M1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1[15] <= M1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
key[0] => TECLADO.DATAB
key[1] => TECLADO.DATAB
key[2] => TECLADO.DATAB
key[3] => TECLADO.DATAB
key[4] => TECLADO.DATAB
key[5] => TECLADO.DATAB
key[6] => TECLADO.DATAB
key[7] => TECLADO.DATAB
videoflag <= videoflag~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[0] <= vga_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[1] <= vga_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[2] <= vga_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[3] <= vga_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[4] <= vga_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[5] <= vga_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[6] <= vga_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[7] <= vga_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[8] <= vga_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[9] <= vga_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[10] <= vga_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[11] <= vga_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[12] <= vga_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[13] <= vga_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[14] <= vga_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_pos[15] <= vga_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[0] <= vga_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[1] <= vga_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[2] <= vga_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[3] <= vga_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[4] <= vga_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[5] <= vga_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[6] <= vga_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[7] <= vga_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[8] <= vga_char[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[9] <= vga_char[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[10] <= vga_char[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[11] <= vga_char[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[12] <= vga_char[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[13] <= vga_char[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[14] <= vga_char[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_char[15] <= vga_char[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ponto[0] <= Ponto[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ponto[1] <= Ponto[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ponto[2] <= Ponto[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
halt_ack <= halt_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
halt_req => state.OUTPUTSELECT
halt_req => state.OUTPUTSELECT
halt_req => state.OUTPUTSELECT
halt_req => state.OUTPUTSELECT
PC_data[0] <= PC_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[1] <= PC_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[2] <= PC_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[3] <= PC_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[4] <= PC_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[5] <= PC_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[6] <= PC_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[7] <= PC_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[8] <= PC_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[9] <= PC_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[10] <= PC_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[11] <= PC_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[12] <= PC_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[13] <= PC_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[14] <= PC_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_data[15] <= PC_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break <= break~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|testeabc:inst18
clk => breakOut~reg0.CLK
clk => estado[0].CLK
clk => estado[1].CLK
clk => estado[2].CLK
clk => estado[3].CLK
clk => estadoAnterior.CLK
reset => estado[0].ACLR
reset => estado[1].ACLR
reset => estado[2].ACLR
reset => estado[3].ACLR
reset => estadoAnterior.ACLR
reset => breakOut~reg0.ENA
breakIn => process_0.IN1
breakIn => estadoAnterior.DATAB
mudouClock => estadoAnterior.OUTPUTSELECT
mudouClock => estado.OUTPUTSELECT
mudouClock => estado.OUTPUTSELECT
mudouClock => estado.OUTPUTSELECT
mudouClock => estado.OUTPUTSELECT
mudouClock => breakOut.OUTPUTSELECT
mudouClock => estado.OUTPUTSELECT
mudouClock => estado.OUTPUTSELECT
mudouClock => estado.OUTPUTSELECT
mudouClock => estado.OUTPUTSELECT
breakOut <= breakOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|SeletorClock:inst20
clock => clock_saida~reg0.CLK
reset => clock_saida~reg0.ACLR
sel_1hz => always0.IN0
sel_1hz => always0.IN0
sel_1hz => always0.IN0
clock_1hz => clock_saida.DATAB
sel_10hz => always0.IN1
sel_10hz => always0.IN1
sel_10hz => always0.IN1
clock_10hz => clock_saida.DATAB
sel_100hz => always0.IN1
sel_100hz => always0.IN1
sel_100hz => always0.IN1
sel_100hz => always0.IN1
clock_100hz => clock_saida.DATAB
sel_1khz => always0.IN1
sel_1khz => always0.IN1
sel_1khz => always0.IN1
sel_1khz => always0.IN1
sel_1khz => always0.IN1
clock_1khz => clock_saida.DATAB
sel_10khz => always0.IN1
sel_10khz => always0.IN1
sel_10khz => always0.IN1
sel_10khz => always0.IN1
sel_10khz => always0.IN1
sel_10khz => always0.IN1
clock_10khz => clock_saida.DATAB
sel_100khz => always0.IN1
sel_100khz => always0.IN1
sel_100khz => always0.IN1
sel_100khz => always0.IN1
sel_100khz => always0.IN1
sel_100khz => always0.IN1
sel_100khz => always0.IN1
clock_100khz => clock_saida.DATAB
sel_1mhz => always0.IN1
sel_1mhz => always0.IN1
sel_1mhz => always0.IN1
sel_1mhz => always0.IN1
sel_1mhz => always0.IN1
sel_1mhz => always0.IN1
sel_1mhz => always0.IN1
sel_1mhz => always0.IN1
clock_1mhz => clock_saida.DATAB
sel_12mhz => always0.IN1
sel_12mhz => always0.IN1
sel_12mhz => always0.IN1
sel_12mhz => always0.IN1
sel_12mhz => always0.IN1
sel_12mhz => always0.IN1
sel_12mhz => always0.IN1
sel_12mhz => always0.IN1
sel_12mhz => always0.IN1
clock_12mhz => clock_saida.DATAB
sel_25mhz => always0.IN1
sel_25mhz => always0.IN1
sel_25mhz => always0.IN1
sel_25mhz => always0.IN1
sel_25mhz => always0.IN1
sel_25mhz => always0.IN1
sel_25mhz => always0.IN1
sel_25mhz => always0.IN1
sel_25mhz => always0.IN1
clock_saida <= clock_saida~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|clk_div:inst25
clock_25Mhz => clock_1Hz~reg0.CLK
clock_25Mhz => clock_6Mhz~reg0.CLK
clock_25Mhz => clock_10Hz~reg0.CLK
clock_25Mhz => clock_100Hz~reg0.CLK
clock_25Mhz => clock_1KHz~reg0.CLK
clock_25Mhz => clock_10KHz~reg0.CLK
clock_25Mhz => clock_100KHz~reg0.CLK
clock_25Mhz => clock_1MHz~reg0.CLK
clock_25Mhz => clock_3Mhz~reg0.CLK
clock_25Mhz => clock_12Mhz~reg0.CLK
clock_25Mhz => clock_1Mhz_int.CLK
clock_25Mhz => count_1Mhz[0].CLK
clock_25Mhz => count_1Mhz[1].CLK
clock_25Mhz => count_1Mhz[2].CLK
clock_25Mhz => count_1Mhz[3].CLK
clock_25Mhz => count_1Mhz[4].CLK
clock_25Mhz => clock_12Mhz_int.CLK
clock_12Mhz <= clock_12Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_6Mhz <= clock_6Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_3Mhz <= clock_3Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1MHz <= clock_1MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100KHz <= clock_100KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10KHz <= clock_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1KHz <= clock_1KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1Hz <= clock_1Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|debounce:inst23
pb => SHIFT_PB[3].DATAIN
clock_100Hz => pb_debounced~reg0.CLK
clock_100Hz => SHIFT_PB[0].CLK
clock_100Hz => SHIFT_PB[1].CLK
clock_100Hz => SHIFT_PB[2].CLK
clock_100Hz => SHIFT_PB[3].CLK
pb_debounced <= pb_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|dec_keyboard:inst11
hex_bus[0] => Equal0.IN15
hex_bus[0] => Mux0.IN263
hex_bus[0] => Mux1.IN263
hex_bus[0] => Mux2.IN263
hex_bus[0] => Mux3.IN263
hex_bus[0] => Mux4.IN263
hex_bus[0] => Mux5.IN263
hex_bus[0] => Mux6.IN263
hex_bus[0] => Mux7.IN263
hex_bus[1] => Equal0.IN14
hex_bus[1] => Mux0.IN262
hex_bus[1] => Mux1.IN262
hex_bus[1] => Mux2.IN262
hex_bus[1] => Mux3.IN262
hex_bus[1] => Mux4.IN262
hex_bus[1] => Mux5.IN262
hex_bus[1] => Mux6.IN262
hex_bus[1] => Mux7.IN262
hex_bus[2] => Equal0.IN13
hex_bus[2] => Mux0.IN261
hex_bus[2] => Mux1.IN261
hex_bus[2] => Mux2.IN261
hex_bus[2] => Mux3.IN261
hex_bus[2] => Mux4.IN261
hex_bus[2] => Mux5.IN261
hex_bus[2] => Mux6.IN261
hex_bus[2] => Mux7.IN261
hex_bus[3] => Equal0.IN12
hex_bus[3] => Mux0.IN260
hex_bus[3] => Mux1.IN260
hex_bus[3] => Mux2.IN260
hex_bus[3] => Mux3.IN260
hex_bus[3] => Mux4.IN260
hex_bus[3] => Mux5.IN260
hex_bus[3] => Mux6.IN260
hex_bus[3] => Mux7.IN260
hex_bus[4] => Equal0.IN11
hex_bus[4] => Mux0.IN259
hex_bus[4] => Mux1.IN259
hex_bus[4] => Mux2.IN259
hex_bus[4] => Mux3.IN259
hex_bus[4] => Mux4.IN259
hex_bus[4] => Mux5.IN259
hex_bus[4] => Mux6.IN259
hex_bus[4] => Mux7.IN259
hex_bus[5] => Equal0.IN10
hex_bus[5] => Mux0.IN258
hex_bus[5] => Mux1.IN258
hex_bus[5] => Mux2.IN258
hex_bus[5] => Mux3.IN258
hex_bus[5] => Mux4.IN258
hex_bus[5] => Mux5.IN258
hex_bus[5] => Mux6.IN258
hex_bus[5] => Mux7.IN258
hex_bus[6] => Equal0.IN9
hex_bus[6] => Mux0.IN257
hex_bus[6] => Mux1.IN257
hex_bus[6] => Mux2.IN257
hex_bus[6] => Mux3.IN257
hex_bus[6] => Mux4.IN257
hex_bus[6] => Mux5.IN257
hex_bus[6] => Mux6.IN257
hex_bus[6] => Mux7.IN257
hex_bus[7] => Equal0.IN8
hex_bus[7] => Mux0.IN256
hex_bus[7] => Mux1.IN256
hex_bus[7] => Mux2.IN256
hex_bus[7] => Mux3.IN256
hex_bus[7] => Mux4.IN256
hex_bus[7] => Mux5.IN256
hex_bus[7] => Mux6.IN256
hex_bus[7] => Mux7.IN256
scan_rd => f.CLK
clk => f2.CLK
clk => state.CLK
clk => f3.CLK
bin_digit[0] <= bin_digit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[1] <= bin_digit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[2] <= bin_digit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[3] <= bin_digit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[4] <= bin_digit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[5] <= bin_digit[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[6] <= bin_digit[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bin_digit[7] <= bin_digit[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|keyboard:inst14
keyboard_clk => scan_code[0]~reg0.CLK
keyboard_clk => scan_code[1]~reg0.CLK
keyboard_clk => scan_code[2]~reg0.CLK
keyboard_clk => scan_code[3]~reg0.CLK
keyboard_clk => scan_code[4]~reg0.CLK
keyboard_clk => scan_code[5]~reg0.CLK
keyboard_clk => scan_code[6]~reg0.CLK
keyboard_clk => scan_code[7]~reg0.CLK
keyboard_clk => SHIFTIN[0].CLK
keyboard_clk => SHIFTIN[1].CLK
keyboard_clk => SHIFTIN[2].CLK
keyboard_clk => SHIFTIN[3].CLK
keyboard_clk => SHIFTIN[4].CLK
keyboard_clk => SHIFTIN[5].CLK
keyboard_clk => SHIFTIN[6].CLK
keyboard_clk => SHIFTIN[7].CLK
keyboard_clk => SHIFTIN[8].CLK
keyboard_clk => ready_set.CLK
keyboard_clk => READ_CHAR.CLK
keyboard_clk => INCNT[0].CLK
keyboard_clk => INCNT[1].CLK
keyboard_clk => INCNT[2].CLK
keyboard_clk => INCNT[3].CLK
keyboard_data => SHIFTIN.DATAB
keyboard_data => process_1.IN1
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => INCNT.OUTPUTSELECT
reset => READ_CHAR.OUTPUTSELECT
reset => scan_code[0]~reg0.ENA
reset => scan_code[1]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => SHIFTIN[0].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|RAM:inst6
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|AP9|RAM:inst6|altsyncram:altsyncram_component
wren_a => altsyncram_thc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_thc1:auto_generated.data_a[0]
data_a[1] => altsyncram_thc1:auto_generated.data_a[1]
data_a[2] => altsyncram_thc1:auto_generated.data_a[2]
data_a[3] => altsyncram_thc1:auto_generated.data_a[3]
data_a[4] => altsyncram_thc1:auto_generated.data_a[4]
data_a[5] => altsyncram_thc1:auto_generated.data_a[5]
data_a[6] => altsyncram_thc1:auto_generated.data_a[6]
data_a[7] => altsyncram_thc1:auto_generated.data_a[7]
data_a[8] => altsyncram_thc1:auto_generated.data_a[8]
data_a[9] => altsyncram_thc1:auto_generated.data_a[9]
data_a[10] => altsyncram_thc1:auto_generated.data_a[10]
data_a[11] => altsyncram_thc1:auto_generated.data_a[11]
data_a[12] => altsyncram_thc1:auto_generated.data_a[12]
data_a[13] => altsyncram_thc1:auto_generated.data_a[13]
data_a[14] => altsyncram_thc1:auto_generated.data_a[14]
data_a[15] => altsyncram_thc1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_thc1:auto_generated.address_a[0]
address_a[1] => altsyncram_thc1:auto_generated.address_a[1]
address_a[2] => altsyncram_thc1:auto_generated.address_a[2]
address_a[3] => altsyncram_thc1:auto_generated.address_a[3]
address_a[4] => altsyncram_thc1:auto_generated.address_a[4]
address_a[5] => altsyncram_thc1:auto_generated.address_a[5]
address_a[6] => altsyncram_thc1:auto_generated.address_a[6]
address_a[7] => altsyncram_thc1:auto_generated.address_a[7]
address_a[8] => altsyncram_thc1:auto_generated.address_a[8]
address_a[9] => altsyncram_thc1:auto_generated.address_a[9]
address_a[10] => altsyncram_thc1:auto_generated.address_a[10]
address_a[11] => altsyncram_thc1:auto_generated.address_a[11]
address_a[12] => altsyncram_thc1:auto_generated.address_a[12]
address_a[13] => altsyncram_thc1:auto_generated.address_a[13]
address_a[14] => altsyncram_thc1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_thc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_thc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_thc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_thc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_thc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_thc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_thc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_thc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_thc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_thc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_thc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_thc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_thc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_thc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_thc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_thc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_thc1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|RAM:inst6|altsyncram:altsyncram_component|altsyncram_thc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_lob:mux2.result[0]
q_a[1] <= mux_lob:mux2.result[1]
q_a[2] <= mux_lob:mux2.result[2]
q_a[3] <= mux_lob:mux2.result[3]
q_a[4] <= mux_lob:mux2.result[4]
q_a[5] <= mux_lob:mux2.result[5]
q_a[6] <= mux_lob:mux2.result[6]
q_a[7] <= mux_lob:mux2.result[7]
q_a[8] <= mux_lob:mux2.result[8]
q_a[9] <= mux_lob:mux2.result[9]
q_a[10] <= mux_lob:mux2.result[10]
q_a[11] <= mux_lob:mux2.result[11]
q_a[12] <= mux_lob:mux2.result[12]
q_a[13] <= mux_lob:mux2.result[13]
q_a[14] <= mux_lob:mux2.result[14]
q_a[15] <= mux_lob:mux2.result[15]
wren_a => decode_msa:decode3.enable


|AP9|RAM:inst6|altsyncram:altsyncram_component|altsyncram_thc1:auto_generated|decode_msa:decode3
data[0] => w_anode423w[1].IN0
data[0] => w_anode436w[1].IN1
data[0] => w_anode444w[1].IN0
data[0] => w_anode452w[1].IN1
data[1] => w_anode423w[2].IN0
data[1] => w_anode436w[2].IN0
data[1] => w_anode444w[2].IN1
data[1] => w_anode452w[2].IN1
enable => w_anode423w[1].IN0
enable => w_anode436w[1].IN0
enable => w_anode444w[1].IN0
enable => w_anode452w[1].IN0
eq[0] <= w_anode423w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode436w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode444w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode452w[2].DB_MAX_OUTPUT_PORT_TYPE


|AP9|RAM:inst6|altsyncram:altsyncram_component|altsyncram_thc1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode461w[1].IN0
data[0] => w_anode475w[1].IN1
data[0] => w_anode484w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode461w[2].IN0
data[1] => w_anode475w[2].IN0
data[1] => w_anode484w[2].IN1
data[1] => w_anode493w[2].IN1
eq[0] <= w_anode461w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode475w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode484w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode493w[2].DB_MAX_OUTPUT_PORT_TYPE


|AP9|RAM:inst6|altsyncram:altsyncram_component|altsyncram_thc1:auto_generated|mux_lob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|AP9|ASCII_CONV:inst4
ASCII[0] => CMAP[0].DATAIN
ASCII[1] => CMAP[1].DATAIN
ASCII[2] => CMAP[2].DATAIN
ASCII[3] => CMAP[3].DATAIN
ASCII[4] => CMAP[4].DATAIN
ASCII[5] => CMAP[5].DATAIN
ASCII[6] => CMAP[6].DATAIN
ASCII[7] => ~NO_FANOUT~
CMAP[0] <= ASCII[0].DB_MAX_OUTPUT_PORT_TYPE
CMAP[1] <= ASCII[1].DB_MAX_OUTPUT_PORT_TYPE
CMAP[2] <= ASCII[2].DB_MAX_OUTPUT_PORT_TYPE
CMAP[3] <= ASCII[3].DB_MAX_OUTPUT_PORT_TYPE
CMAP[4] <= ASCII[4].DB_MAX_OUTPUT_PORT_TYPE
CMAP[5] <= ASCII[5].DB_MAX_OUTPUT_PORT_TYPE
CMAP[6] <= ASCII[6].DB_MAX_OUTPUT_PORT_TYPE


|AP9|lpm_rom0:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|AP9|lpm_rom0:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nd71:auto_generated.address_a[0]
address_a[1] => altsyncram_nd71:auto_generated.address_a[1]
address_a[2] => altsyncram_nd71:auto_generated.address_a[2]
address_a[3] => altsyncram_nd71:auto_generated.address_a[3]
address_a[4] => altsyncram_nd71:auto_generated.address_a[4]
address_a[5] => altsyncram_nd71:auto_generated.address_a[5]
address_a[6] => altsyncram_nd71:auto_generated.address_a[6]
address_a[7] => altsyncram_nd71:auto_generated.address_a[7]
address_a[8] => altsyncram_nd71:auto_generated.address_a[8]
address_a[9] => altsyncram_nd71:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nd71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nd71:auto_generated.q_a[0]
q_a[1] <= altsyncram_nd71:auto_generated.q_a[1]
q_a[2] <= altsyncram_nd71:auto_generated.q_a[2]
q_a[3] <= altsyncram_nd71:auto_generated.q_a[3]
q_a[4] <= altsyncram_nd71:auto_generated.q_a[4]
q_a[5] <= altsyncram_nd71:auto_generated.q_a[5]
q_a[6] <= altsyncram_nd71:auto_generated.q_a[6]
q_a[7] <= altsyncram_nd71:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AP9|lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|AP9|POS_CONV:inst13
LPOS[0] => Mod0.IN17
LPOS[0] => Div0.IN12
LPOS[1] => Mod0.IN16
LPOS[1] => Div0.IN11
LPOS[2] => Mod0.IN15
LPOS[2] => Div0.IN10
LPOS[3] => Mod0.IN14
LPOS[3] => Div0.IN9
LPOS[4] => Mod0.IN13
LPOS[4] => Div0.IN8
LPOS[5] => Mod0.IN12
LPOS[5] => Div0.IN7
LPOS[6] => Mod0.IN11
LPOS[6] => Div0.IN6
LPOS[7] => Mod0.IN10
LPOS[7] => Div0.IN5
LPOS[8] => Mod0.IN9
LPOS[8] => Div0.IN4
LPOS[9] => Mod0.IN8
LPOS[9] => Div0.IN3
LPOS[10] => Mod0.IN7
LPOS[10] => Div0.IN2
LPOS[11] => ~NO_FANOUT~
LPOS[12] => ~NO_FANOUT~
LPOS[13] => ~NO_FANOUT~
LPOS[14] => ~NO_FANOUT~
LPOS[15] => ~NO_FANOUT~
SIZE => Mod0.IN18
SIZE => Mod0.IN19
SIZE => Div0.IN13
SIZE => Div0.IN14
SIZE => Mod0.IN20
SIZE => Mod0.IN21
SIZE => Div0.IN15
SIZE => Div0.IN16
XPOS[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
XPOS[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
YPOS[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|AP9|LCD_MOD:inst12
CLK => LCD_RW~reg0.CLK
CLK => LCD_RS~reg0.CLK
CLK => STATEA[0].CLK
CLK => STATEA[1].CLK
CLK => STATEA[2].CLK
CLK => STATEA[3].CLK
CLK => STATE[0].CLK
CLK => STATE[1].CLK
CLK => STATE[2].CLK
CLK => STATE[3].CLK
CLK => MAINSTATE[0].CLK
CLK => MAINSTATE[1].CLK
CLK => MAINSTATE[2].CLK
CLK => MAINSTATE[3].CLK
CLK => LCD_DATA[0]~reg0.CLK
CLK => LCD_DATA[1]~reg0.CLK
CLK => LCD_DATA[2]~reg0.CLK
CLK => LCD_DATA[3]~reg0.CLK
CLK => LCD_DATA[4]~reg0.CLK
CLK => LCD_DATA[5]~reg0.CLK
CLK => LCD_DATA[6]~reg0.CLK
CLK => LCD_DATA[7]~reg0.CLK
CLK => LCD_ENABLE~reg0.CLK
CLK => COUNTER[0].CLK
CLK => COUNTER[1].CLK
CLK => COUNTER[2].CLK
CLK => COUNTER[3].CLK
CLK => COUNTER[4].CLK
CLK => COUNTER[5].CLK
CLK => COUNTER[6].CLK
CLK => COUNTER[7].CLK
CLK => COUNTER[8].CLK
CLK => COUNTER[9].CLK
CLK => COUNTER[10].CLK
CLK => COUNTER[11].CLK
CLK => COUNTER[12].CLK
CLK => COUNTER[13].CLK
CLK => COUNTER[14].CLK
CLK => COUNTER[15].CLK
CLK => COUNTER[16].CLK
CLK => COUNTER[17].CLK
CLK => COUNTER[18].CLK
CLK => COUNTER[19].CLK
CLK => COUNTER[20].CLK
CLK => COUNTER[21].CLK
CLK => INKEYB[0].CLK
CLK => INKEYB[1].CLK
CLK => INKEYB[2].CLK
CLK => INKEYB[3].CLK
CLK => INKEYB[4].CLK
CLK => INKEYB[5].CLK
CLK => INKEYB[6].CLK
CLK => INKEYB[7].CLK
CLK => INPC[0].CLK
CLK => INPC[1].CLK
CLK => INPC[2].CLK
CLK => INPC[3].CLK
CLK => INPC[4].CLK
CLK => INPC[5].CLK
CLK => INPC[6].CLK
CLK => INPC[7].CLK
CLK => INPC[8].CLK
CLK => INPC[9].CLK
CLK => INPC[10].CLK
CLK => INPC[11].CLK
CLK => INPC[12].CLK
CLK => INPC[13].CLK
CLK => INPC[14].CLK
CLK => INPC[15].CLK
CLK => ITER[0].CLK
CLK => ITER[1].CLK
CLK => ITER[2].CLK
CLK => ITER[3].CLK
CLK => ITER[4].CLK
CLK => ITER[5].CLK
CLK => ITER[6].CLK
CLK => ITER[7].CLK
CLK => ITER[8].CLK
RST => STATEA[0].ACLR
RST => STATEA[1].ACLR
RST => STATEA[2].ACLR
RST => STATEA[3].ACLR
RST => STATE[0].PRESET
RST => STATE[1].PRESET
RST => STATE[2].PRESET
RST => STATE[3].PRESET
RST => MAINSTATE[0].ACLR
RST => MAINSTATE[1].ACLR
RST => MAINSTATE[2].ACLR
RST => MAINSTATE[3].ACLR
RST => LCD_DATA[0]~reg0.ACLR
RST => LCD_DATA[1]~reg0.ACLR
RST => LCD_DATA[2]~reg0.ACLR
RST => LCD_DATA[3]~reg0.ACLR
RST => LCD_DATA[4]~reg0.ACLR
RST => LCD_DATA[5]~reg0.ACLR
RST => LCD_DATA[6]~reg0.ACLR
RST => LCD_DATA[7]~reg0.ACLR
RST => LCD_ENABLE~reg0.ACLR
RST => INKEYB[0].PRESET
RST => INKEYB[1].PRESET
RST => INKEYB[2].PRESET
RST => INKEYB[3].PRESET
RST => INKEYB[4].PRESET
RST => INKEYB[5].PRESET
RST => INKEYB[6].PRESET
RST => INKEYB[7].PRESET
RST => INPC[0].PRESET
RST => INPC[1].PRESET
RST => INPC[2].PRESET
RST => INPC[3].PRESET
RST => INPC[4].PRESET
RST => INPC[5].PRESET
RST => INPC[6].PRESET
RST => INPC[7].PRESET
RST => INPC[8].PRESET
RST => INPC[9].PRESET
RST => INPC[10].PRESET
RST => INPC[11].PRESET
RST => INPC[12].PRESET
RST => INPC[13].PRESET
RST => INPC[14].PRESET
RST => INPC[15].PRESET
RST => ITER[0].ACLR
RST => ITER[1].ACLR
RST => ITER[2].ACLR
RST => ITER[3].ACLR
RST => ITER[4].ACLR
RST => ITER[5].ACLR
RST => ITER[6].ACLR
RST => ITER[7].ACLR
RST => ITER[8].ACLR
RST => LCD_RW~reg0.ENA
RST => COUNTER[21].ENA
RST => COUNTER[20].ENA
RST => COUNTER[19].ENA
RST => COUNTER[18].ENA
RST => COUNTER[17].ENA
RST => COUNTER[16].ENA
RST => COUNTER[15].ENA
RST => COUNTER[14].ENA
RST => COUNTER[13].ENA
RST => COUNTER[12].ENA
RST => COUNTER[11].ENA
RST => COUNTER[10].ENA
RST => COUNTER[9].ENA
RST => COUNTER[8].ENA
RST => COUNTER[7].ENA
RST => COUNTER[6].ENA
RST => COUNTER[5].ENA
RST => COUNTER[4].ENA
RST => COUNTER[3].ENA
RST => COUNTER[2].ENA
RST => COUNTER[1].ENA
RST => COUNTER[0].ENA
RST => LCD_RS~reg0.ENA
PC[0] => LessThan4.IN8
PC[0] => Add3.IN8
PC[0] => LCD_DATA.DATAB
PC[0] => Equal3.IN15
PC[0] => INPC.DATAB
PC[1] => LessThan4.IN7
PC[1] => Add3.IN7
PC[1] => LCD_DATA.DATAB
PC[1] => Equal3.IN14
PC[1] => INPC.DATAB
PC[2] => LessThan4.IN6
PC[2] => Add3.IN6
PC[2] => LCD_DATA.DATAB
PC[2] => Equal3.IN13
PC[2] => INPC.DATAB
PC[3] => LessThan4.IN5
PC[3] => Add3.IN5
PC[3] => LCD_DATA.DATAB
PC[3] => Equal3.IN12
PC[3] => INPC.DATAB
PC[4] => LessThan3.IN8
PC[4] => Add2.IN8
PC[4] => LCD_DATA.DATAB
PC[4] => Equal3.IN11
PC[4] => INPC.DATAB
PC[5] => LessThan3.IN7
PC[5] => Add2.IN7
PC[5] => LCD_DATA.DATAB
PC[5] => Equal3.IN10
PC[5] => INPC.DATAB
PC[6] => LessThan3.IN6
PC[6] => Add2.IN6
PC[6] => LCD_DATA.DATAB
PC[6] => Equal3.IN9
PC[6] => INPC.DATAB
PC[7] => LessThan3.IN5
PC[7] => Add2.IN5
PC[7] => LCD_DATA.DATAB
PC[7] => Equal3.IN8
PC[7] => INPC.DATAB
PC[8] => LessThan2.IN8
PC[8] => Add1.IN8
PC[8] => LCD_DATA.DATAB
PC[8] => Equal3.IN7
PC[8] => INPC.DATAB
PC[9] => LessThan2.IN7
PC[9] => Add1.IN7
PC[9] => LCD_DATA.DATAB
PC[9] => Equal3.IN6
PC[9] => INPC.DATAB
PC[10] => LessThan2.IN6
PC[10] => Add1.IN6
PC[10] => LCD_DATA.DATAB
PC[10] => Equal3.IN5
PC[10] => INPC.DATAB
PC[11] => LessThan2.IN5
PC[11] => Add1.IN5
PC[11] => LCD_DATA.DATAB
PC[11] => Equal3.IN4
PC[11] => INPC.DATAB
PC[12] => LessThan1.IN8
PC[12] => Add0.IN8
PC[12] => LCD_DATA.DATAB
PC[12] => Equal3.IN3
PC[12] => INPC.DATAB
PC[13] => LessThan1.IN7
PC[13] => Add0.IN7
PC[13] => LCD_DATA.DATAB
PC[13] => Equal3.IN2
PC[13] => INPC.DATAB
PC[14] => LessThan1.IN6
PC[14] => Add0.IN6
PC[14] => LCD_DATA.DATAB
PC[14] => Equal3.IN1
PC[14] => INPC.DATAB
PC[15] => LessThan1.IN5
PC[15] => Add0.IN5
PC[15] => LCD_DATA.DATAB
PC[15] => Equal3.IN0
PC[15] => INPC.DATAB
KEYB[0] => LessThan7.IN8
KEYB[0] => Add5.IN8
KEYB[0] => LCD_DATA.DATAB
KEYB[0] => Equal4.IN7
KEYB[0] => INKEYB.DATAB
KEYB[1] => LessThan7.IN7
KEYB[1] => Add5.IN7
KEYB[1] => LCD_DATA.DATAB
KEYB[1] => Equal4.IN6
KEYB[1] => INKEYB.DATAB
KEYB[2] => LessThan7.IN6
KEYB[2] => Add5.IN6
KEYB[2] => LCD_DATA.DATAB
KEYB[2] => Equal4.IN5
KEYB[2] => INKEYB.DATAB
KEYB[3] => LessThan7.IN5
KEYB[3] => Add5.IN5
KEYB[3] => LCD_DATA.DATAB
KEYB[3] => Equal4.IN4
KEYB[3] => INKEYB.DATAB
KEYB[4] => LessThan6.IN8
KEYB[4] => Add4.IN8
KEYB[4] => LCD_DATA.DATAB
KEYB[4] => Equal4.IN3
KEYB[4] => INKEYB.DATAB
KEYB[5] => LessThan6.IN7
KEYB[5] => Add4.IN7
KEYB[5] => LCD_DATA.DATAB
KEYB[5] => Equal4.IN2
KEYB[5] => INKEYB.DATAB
KEYB[6] => LessThan6.IN6
KEYB[6] => Add4.IN6
KEYB[6] => LCD_DATA.DATAB
KEYB[6] => Equal4.IN1
KEYB[6] => INKEYB.DATAB
KEYB[7] => LessThan6.IN5
KEYB[7] => Add4.IN5
KEYB[7] => LCD_DATA.DATAB
KEYB[7] => Equal4.IN0
KEYB[7] => INKEYB.DATAB
H_STATE => STATE.OUTPUTSELECT
H_STATE => STATE.OUTPUTSELECT
H_STATE => STATE.OUTPUTSELECT
H_STATE => STATE.OUTPUTSELECT
H_STATE => Mux61.IN4
LCD_DATA[0] <= LCD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= LCD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= LCD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= LCD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= LCD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= LCD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= LCD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= LCD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_ENABLE <= LCD_ENABLE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE


