
*** Running vivado
    with args -log nf10_datapath.rds -m64 -mode batch -messageDb vivado.pb -source nf10_datapath.tcl


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source nf10_datapath.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7vx690tffg1761-2
# set_property board xilinx.com:virtex7:vc709:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter
#   /root/NetFPGA-10G-VC709/projects/nf10_bram_output_queues
#   /root/NetFPGA-10G-VC709/projects/nf10_nic_output_port_lookup
#   /root/NetFPGA-10G-VC709/projects/nf10_user_datapath
# } [current_fileset]
# read_ip /root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/nf10_nic_output_port_lookup_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709/projects/nf10_bram_output_queues'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709/projects/nf10_nic_output_port_lookup'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709/projects/nf10_user_datapath'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.2/data/ip'.
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/nf10_nic_output_port_lookup_0.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/nf10_input_arbiter_0.xci
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/nf10_input_arbiter_0.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/nf10_bram_output_queues_0.xci
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/nf10_bram_output_queues_0.xci]
# read_verilog /root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/new/nf10_datapath.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.data/wt [current_project]
# set_property parent.project_dir /root/NetFPGA-10G-VC709/projects/nf10_user_datapath [current_project]
# synth_design -top nf10_datapath -part xc7vx690tffg1761-2
Command: synth_design -top nf10_datapath -part xc7vx690tffg1761-2

Starting synthesis...

WARNING: [IP_Flow 19-2162] IP 'nf10_nic_output_port_lookup_0' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'nf10_input_arbiter_0' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'nf10_bram_output_queues_0' is locked. Locked reason: User override
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
WARNING: [Runs 36-283] File "fallthrough_small_fifo_v2.v" is used by both "nf10_bram_output_queues_0" and "nf10_input_arbiter_0", but with different contents. This may lead to unpredictable results. Please use the report_ip_status command to resolve the differences or synthesize the modules independently. (Files are: "/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v" and "/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v")
WARNING: [Runs 36-283] File "fallthrough_small_fifo_v2.v" is used by both "nf10_bram_output_queues_0" and "nf10_input_arbiter_0", but with different contents. This may lead to unpredictable results. Please use the report_ip_status command to resolve the differences or synthesize the modules independently. (Files are: "/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v" and "/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v")
Xilinx IP preload is disabled
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:123]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fallthrough_small_fifo [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
starting Rtl Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:02:45 . Memory (MB): peak = 197.941 ; gain = 83.438
INFO: [Synth 8-638] synthesizing module 'nf10_datapath' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/new/nf10_datapath.v:23]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter NUM_QUEUES bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:43]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter NUM_QUEUES bound to: 5 - type: integer 
	Parameter NUM_QUEUES_WIDTH bound to: 3 - type: integer 
	Parameter NUM_STATES bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WR_PKT bound to: 1 - type: integer 
	Parameter MAX_PKT_SIZE bound to: 2000 - type: integer 
	Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
	Parameter MAX_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (1#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (2#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter' (3#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:43]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter_0' (4#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_nic_output_port_lookup_0' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_nic_output_port_lookup' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v:42]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter SRC_PORT_POS bound to: 16 - type: integer 
	Parameter DST_PORT_POS bound to: 24 - type: integer 
	Parameter MODULE_HEADER bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
	Parameter MAX_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized0' (4#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized0' (4#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-256] done synthesizing module 'nf10_nic_output_port_lookup' (5#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v:42]
INFO: [Synth 8-256] done synthesizing module 'nf10_nic_output_port_lookup_0' (6#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/synth/nf10_bram_output_queues_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_bram_output_queues' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:43]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_QUEUES bound to: 5 - type: integer 
	Parameter NUM_QUEUES_WIDTH bound to: 3 - type: integer 
	Parameter BUFFER_SIZE bound to: 4096 - type: integer 
	Parameter BUFFER_SIZE_WIDTH bound to: 7 - type: integer 
	Parameter MAX_PACKET_SIZE bound to: 1600 - type: integer 
	Parameter BUFFER_THRESHOLD bound to: 78 - type: integer 
	Parameter NUM_STATES bound to: 3 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WR_PKT bound to: 1 - type: integer 
	Parameter DROP bound to: 2 - type: integer 
	Parameter NUM_METADATA_STATES bound to: 2 - type: integer 
	Parameter WAIT_HEADER bound to: 0 - type: integer 
	Parameter WAIT_EOP bound to: 1 - type: integer 
	Parameter DST_POS bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
	Parameter WIDTH bound to: 289 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 78 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 289 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 78 - type: integer 
	Parameter MAX_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized1' (6#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized1' (6#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
	Parameter MAX_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized2' (6#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized2' (6#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:239]
WARNING: [Synth 8-567] referenced signal 'fifo_out_tuser' should be on the sensitivity list [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:289]
INFO: [Synth 8-256] done synthesizing module 'nf10_bram_output_queues' (7#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/work/nf10_bram_output_queues.srcs/hdl/verilog/nf10_bram_output_queues.v:43]
INFO: [Synth 8-256] done synthesizing module 'nf10_bram_output_queues_0' (8#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/ip/nf10_bram_output_queues_0_0/synth/nf10_bram_output_queues_0.v:55]
WARNING: [Synth 8-3848] Net S_AXI_ARREADY in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_RDATA in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_RRESP in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_RVALID in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_WREADY in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_BRESP in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_BVALID in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_AWREADY in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net m_axis_tready_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tdata_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tstrb_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tuser_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tvalid_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tlast_opl in module/entity nf10_datapath does not have driver.
INFO: [Synth 8-256] done synthesizing module 'nf10_datapath' (9#9) [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.srcs/sources_1/new/nf10_datapath.v:23]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_ARREADY
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[31]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[30]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[29]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[28]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[27]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[26]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[25]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[24]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[23]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[22]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[21]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[20]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[19]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[18]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[17]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[16]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[15]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[14]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[13]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[12]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[11]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[10]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[9]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[8]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[7]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[6]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[5]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[4]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[3]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[2]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[1]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RDATA[0]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RRESP[1]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RRESP[0]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_RVALID
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WREADY
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_BRESP[1]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_BRESP[0]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_BVALID
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWREADY
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_AWVALID
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design nf10_datapath has unconnected port S_AXI_WDATA[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
finished Rtl Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:02:47 . Memory (MB): peak = 223.223 ; gain = 108.719
Start RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:02:47 . Memory (MB): peak = 223.223 ; gain = 108.719
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin nf10_input_arbiter_0:m_axis_tready to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:m_axis_tready to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[255] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[254] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[253] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[252] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[251] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[250] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[249] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[248] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[247] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[246] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[245] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[244] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[243] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[242] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[241] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[240] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[239] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[238] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[237] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[236] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[235] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[234] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[233] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[232] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[231] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[230] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[229] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[228] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[227] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[226] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[225] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[224] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[223] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[222] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[221] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[220] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[219] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[218] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[217] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[216] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[215] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[214] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[213] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[212] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[211] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[210] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[209] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[208] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[207] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[206] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[205] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[204] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[203] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[202] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[201] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[200] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[199] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[198] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[197] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[196] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[195] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[194] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[193] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[192] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[191] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[190] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[189] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[188] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[187] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[186] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[185] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[184] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[183] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[182] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[181] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[180] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[179] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[178] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[177] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[176] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[175] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[174] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[173] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[172] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[171] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[170] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[169] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[168] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[167] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[166] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[165] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[164] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[163] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[162] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[161] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[160] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[159] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nf10_nic_output_port_lookup_0:s_axis_tdata[158] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/nf10_user_datapath/nf10_user_datapath.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ae7cf181
Xilinx IP preload is disabled
Start RTL Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:04:30 . Memory (MB): peak = 1130.199 ; gain = 1015.695

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:04:30 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:01:07 ; elapsed = 00:04:30 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------

INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (2 address bits)* is shallow.
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
WARNING: [Synth 8-3848] Net pkt_removed in module/entity nf10_bram_output_queues does not have driver.
WARNING: [Synth 8-3848] Net metadata_rd_en in module/entity nf10_bram_output_queues does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_ARREADY in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_RDATA in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_RRESP in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_RVALID in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_WREADY in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_BRESP in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_BVALID in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net S_AXI_AWREADY in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net m_axis_tready_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tdata_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tstrb_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tuser_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tvalid_opl in module/entity nf10_datapath does not have driver.
WARNING: [Synth 8-3848] Net s_axis_tlast_opl in module/entity nf10_datapath does not have driver.
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:04:50 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 15    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 12    
+---Registers : 
	              417 Bit    Registers := 6     
	              289 Bit    Registers := 5     
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---RAMs : 
	              36K Bit         RAMs := 5     
	              26K Bit         RAMs := 5     
	               1K Bit         RAMs := 1     
	              512 Bit         RAMs := 5     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 22    
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 108   
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 15    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nf10_datapath 
Detailed RTL Component Info : 
Module nf10_input_arbiter_0 
Detailed RTL Component Info : 
Module nf10_input_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module small_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              417 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              26K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module small_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              417 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module nf10_bram_output_queues_0 
Detailed RTL Component Info : 
Module fallthrough_small_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module small_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fallthrough_small_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module small_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              289 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	              36K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module nf10_nic_output_port_lookup_0 
Detailed RTL Component Info : 
Module nf10_bram_output_queues 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 18    
Module fallthrough_small_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fallthrough_small_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module nf10_nic_output_port_lookup 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:04:51 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------

INFO: [Synth 8-3967] The signal inst/output_queues[0].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[1].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[2].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[3].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/output_queues[4].metadata_fifo/fifo/queue_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
|Module Name|RTL Object|PORT A (depth X width)|W|R|PORT B (depth X width)|W|R|OUT_REG     |RAMB18E1|RAMB36E1|Hierarchical Name   |
|-----------|----------|----------------------|-|-|----------------------|-|-|------------|--------|--------|--------------------|
|small_fifo |queue_reg |64 X 417(READ_FIRST)  |W| |64 X 417(WRITE_FIRST) | |R|Port A and B|0       |6       |small_fifo/extram   |
|small_fifo |queue_reg |4 X 417(READ_FIRST)   |W| |4 X 417(WRITE_FIRST)  | |R|Port A and B|0       |6       |small_fifo/extram__1|
|small_fifo |queue_reg |128 X 289(READ_FIRST) |W| |128 X 289(WRITE_FIRST)| |R|Port A and B|1       |4       |small_fifo/extram__2|
|-----------|----------|----------------------|-|-|----------------------|-|-|------------|--------|--------|--------------------|


Distributed RAM: 
|Module Name              |RTL Object                                        |Inference Criteria|Size (depth X width)|Primitives   |Hierarchical Name                             |
|-------------------------|--------------------------------------------------|------------------|--------------------|-------------|----------------------------------------------|
|nf10_bram_output_queues_0|inst/output_queues[0].metadata_fifo/fifo/queue_reg|Implied           |4 X 128             |RAM32M x 22  |nf10_datapath/nf10_bram_output_queues_0/ram__5|
|nf10_bram_output_queues_0|inst/output_queues[1].metadata_fifo/fifo/queue_reg|Implied           |4 X 128             |RAM32M x 22  |nf10_datapath/nf10_bram_output_queues_0/ram__6|
|nf10_bram_output_queues_0|inst/output_queues[2].metadata_fifo/fifo/queue_reg|Implied           |4 X 128             |RAM32M x 22  |nf10_datapath/nf10_bram_output_queues_0/ram__7|
|nf10_bram_output_queues_0|inst/output_queues[3].metadata_fifo/fifo/queue_reg|Implied           |4 X 128             |RAM32M x 22  |nf10_datapath/nf10_bram_output_queues_0/ram__8|
|nf10_bram_output_queues_0|inst/output_queues[4].metadata_fifo/fifo/queue_reg|Implied           |4 X 128             |RAM32M x 22  |nf10_datapath/nf10_bram_output_queues_0/ram__9|
|-------------------------|--------------------------------------------------|------------------|--------------------|-------------|----------------------------------------------|

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
Removed BRAM instance from module nf10_nic_output_port_lookup_0 due to constant propagation
Removed BRAM instance from module nf10_nic_output_port_lookup_0 due to constant propagation
Removed BRAM instance from module nf10_nic_output_port_lookup_0 due to constant propagation
Removed BRAM instance from module nf10_nic_output_port_lookup_0 due to constant propagation
Removed BRAM instance from module nf10_nic_output_port_lookup_0 due to constant propagation
Removed 5 RAM instances from module nf10_nic_output_port_lookup_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 4 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 4 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 4 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 4 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed BRAM instance from module nf10_bram_output_queues_0 due to constant propagation
Removed 4 RAM instances from module nf10_bram_output_queues_0 due to constant propagation
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:04:55 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:04:55 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------

info: start optimizing sub-critical range ...
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:04:55 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[31] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[30] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[29] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[28] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[27] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[26] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[25] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[24] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[23] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[22] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[21] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[20] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[19] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[18] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[17] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_stored_reg[16] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[31] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[30] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[29] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[28] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[27] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[26] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[25] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[24] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[23] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[22] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[21] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[20] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[19] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[18] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[17] ) is unused and will be removed from module nf10_bram_output_queues_0.
WARNING: [Synth 8-3332] Sequential element (\inst/bytes_dropped_reg[16] ) is unused and will be removed from module nf10_bram_output_queues_0.
Start control sets optimization
INFO: [Synth 8-4428] Reached the limit for maximum flops that can be modified (20). You can increase this by setting the parameter controlSetsOptMaxFlops
Finished control sets optimization. Modified 19 flops. Number of control sets: before: 59 after: 49
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:04:57 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:05:00 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:05:00 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:05:00 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+----------+-----
     |Cell      |Count
-----+----------+-----
1    |BUFG      |    1
2    |CARRY4    |   20
3    |LUT1      |   49
4    |LUT2      |   89
5    |LUT3      |   80
6    |LUT4      |  153
7    |LUT5      |  954
8    |LUT6      |   80
9    |MUXF7     |    2
10   |RAM32M    |  110
11   |RAMB18E1_1|    5
12   |RAMB36E1_1|   31
13   |FDRE      |  974
14   |IBUF      | 2097
15   |OBUF      | 2095
-----+----------+-----
Report Instance Areas: 
-----+--------------------------------------+----------------------------------------+-----
     |Instance                              |Module                                  |Cells
-----+--------------------------------------+----------------------------------------+-----
1    |top                                   |                                        | 6740
2    |  nf10_input_arbiter_0                |nf10_input_arbiter_0                    | 1151
3    |    inst                              |nf10_input_arbiter                      | 1151
4    |      \in_arb_queues[1].in_arb_fifo   |fallthrough_small_fifo                  |   58
5    |        fifo                          |small_fifo_23                           |   57
6    |      \in_arb_queues[4].in_arb_fifo   |fallthrough_small_fifo_16               |   67
7    |        fifo                          |small_fifo_22                           |   62
8    |      \in_arb_queues[3].in_arb_fifo   |fallthrough_small_fifo_17               |  486
9    |        fifo                          |small_fifo_21                           |  484
10   |      \in_arb_queues[0].in_arb_fifo   |fallthrough_small_fifo_18               |   58
11   |        fifo                          |small_fifo_20                           |   57
12   |      \in_arb_queues[2].in_arb_fifo   |fallthrough_small_fifo_19               |  474
13   |        fifo                          |small_fifo                              |  473
14   |  nf10_nic_output_port_lookup_0       |nf10_nic_output_port_lookup_0           |   26
15   |    inst                              |nf10_nic_output_port_lookup             |   26
16   |      input_fifo                      |fallthrough_small_fifo__parameterized0  |   25
17   |        fifo                          |small_fifo__parameterized0              |   22
18   |  nf10_bram_output_queues_0           |nf10_bram_output_queues_0               | 1370
19   |    inst                              |nf10_bram_output_queues                 | 1370
20   |      \output_queues[3].metadata_fifo |fallthrough_small_fifo__parameterized2  |  170
21   |        fifo                          |small_fifo__parameterized2_15           |  169
22   |      \output_queues[4].metadata_fifo |fallthrough_small_fifo__parameterized2_0|  170
23   |        fifo                          |small_fifo__parameterized2_14           |  169
24   |      \output_queues[4].output_fifo   |fallthrough_small_fifo__parameterized1  |   81
25   |        fifo                          |small_fifo__parameterized1_13           |   63
26   |      \output_queues[0].output_fifo   |fallthrough_small_fifo__parameterized1_1|   80
27   |        fifo                          |small_fifo__parameterized1_12           |   62
28   |      \output_queues[2].output_fifo   |fallthrough_small_fifo__parameterized1_2|   80
29   |        fifo                          |small_fifo__parameterized1_11           |   62
30   |      \output_queues[1].metadata_fifo |fallthrough_small_fifo__parameterized2_3|  170
31   |        fifo                          |small_fifo__parameterized2_10           |  169
32   |      \output_queues[0].metadata_fifo |fallthrough_small_fifo__parameterized2_4|  170
33   |        fifo                          |small_fifo__parameterized2_9            |  169
34   |      \output_queues[1].output_fifo   |fallthrough_small_fifo__parameterized1_5|   80
35   |        fifo                          |small_fifo__parameterized1_8            |   62
36   |      \output_queues[2].metadata_fifo |fallthrough_small_fifo__parameterized2_6|  170
37   |        fifo                          |small_fifo__parameterized2              |  169
38   |      \output_queues[3].output_fifo   |fallthrough_small_fifo__parameterized1_7|   80
39   |        fifo                          |small_fifo__parameterized1              |   62
-----+--------------------------------------+----------------------------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:05:01 . Memory (MB): peak = 1130.199 ; gain = 1015.695
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 194 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:05:01 . Memory (MB): peak = 1130.199 ; gain = 1015.695
INFO: [Netlist 29-17] Analyzing 2243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 110 instances

Phase 0 | Netlist Checksum: 68eca3dc
54 Infos, 278 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:04:37 . Memory (MB): peak = 1234.051 ; gain = 1065.195
# write_checkpoint nf10_datapath.dcp
# report_utilization -file nf10_datapath_utilization_synth.rpt -pb nf10_datapath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.051 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 23 16:34:34 2013...
