%-------------------------------------------------------------------------------
%	SECTION TITLE
%-------------------------------------------------------------------------------
\cvsection{Tutored Projects}


%-------------------------------------------------------------------------------
%	CONTENT
%-------------------------------------------------------------------------------
\begin{cventries}

%---------------------------------------------------------
  \cventry
    {VLSI - Synthesis, Place and route of a five stage pipeline MIPS32}% Job title
    {Tutored Project} % Organization
    {Univ P \& M Curie} % Location
    {Feb. 2015, May. 2015} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilitiesa
	\item {Full VLSI process: Synthesis, P\&R, floor planning, static timing analysis will be carried out on the VHDL code of a MIPS32 using Cadence tools.}
      \end{cvitems} 
    }

%---------------------------------------------------------
  \cventry
    {Implementation of a cache coherency protocol}% Job title
    {Tutored Project} % Organization
    {Univ P \& M Curie} % Location
    {Feb. 2015, May. 2015} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilitiesa
	\item {Modeling, and implementation of two cache coherency protocols using Java in a multi-processor system.}
	\item {Implementation of Write Through Invalidate and Write Back MESI protocols for the L1 and Memory controllers.i}
      \end{cvitems} 
    }

%---------------------------------------------------------
  \cventry
    {Real-Time audio compression wit SocKit SoC}% Job title
    {Tutored Project} % Organization
    {Univ P \& M Curie} % Location
    {Feb. 2015, May. 2015} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
	\item {Cross-compiling and porting the Vorbis audio codec and Linux kernel on a SoC platform (SocKit board) targeting an ARM Cortex A9 architecture.}
	\item {Synthesis of the Altera audio codec IP on the FPGA (Cyclone V).}
	\item {Memory mapping redefinition of a baremetal code that runs under Linux to read an input stream, compress it and store it on the file system.i}
      \end{cvitems}
    }

%---------------------------------------------------------
  \cventry
    {Design and implementation of a DCC controller}% Job title
    {Tutored Project} % Organization
    {Univ P \& M Curie} % Location
    {Mar. 2015, May. 2015} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
	\item {Cross-compiling and porting the Vorbis audio codec and Linux kernel on a SoC platform (SocKit board) targeting an ARM Cortex A9 architecture.}
	\item {Synthesis of the Altera audio codec IP on the FPGA (Cyclone V).}
	\item {Memory mapping redefinition of a baremetal code that runs under Linux to read an input stream, compress it and store it on the file system.}
      \end{cvitems}
    }

%---------------------------------------------------------
  \cventry
    {Implementation of an AMD2901 chip}% Job title
    {Tutored Project} % Organization
    {Univ P \& M Curie} % Location
    {Oct. 2014, Jan. 2014} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item {VHDL behavioural and structural description.}
        \item {Simulation and verification of the functional characteristics using GHDL.}
        \item {Synthesis, P\&R using Alliance and Coriolis (open source tools for VLSI conception).}
        \item {Timing analysis and frequency optimization.}
      \end{cvitems}
     % \begin{cvsubentries}
     %   \cvsubentry{}{KNOX(Solution for Enterprise Mobile Security) Penetration Testing}{Sep. 2013}{}
     %   \cvsubentry{}{Smart TV Penetration Testing}{Mar. 2011 - Oct. 2011}{}
     % \end{cvsubentries}
    }

%---------------------------------------------------------
\end{cventries}
