
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 00080000  08080000  08080000  00040000  2**0
                  ALLOC
  3 .text         00010300  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000440  08018300  08018300  00028300  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08018740  08018740  00030250  2**0
                  CONTENTS
  6 .ARM          00000008  08018740  08018740  00028740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08018748  08018748  00030250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08018748  08018748  00028748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801874c  0801874c  0002874c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         00000250  20000000  08018750  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00018e24  20000250  080189a0  00030250  2**3
                  ALLOC
 12 ._user_heap_stack 00000604  20019074  080189a0  00039074  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 14 .debug_info   000157e5  00000000  00000000  00030280  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00002f06  00000000  00000000  00045a65  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001558  00000000  00000000  00048970  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000013f0  00000000  00000000  00049ec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00021e3a  00000000  00000000  0004b2b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   0000ff9b  00000000  00000000  0006d0f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c8852  00000000  00000000  0007d08d  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  001458df  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000066ec  00000000  00000000  0014595c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	20000250 	.word	0x20000250
 800801c:	00000000 	.word	0x00000000
 8008020:	080182e8 	.word	0x080182e8

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	20000254 	.word	0x20000254
 800803c:	080182e8 	.word	0x080182e8

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2f>:
 8008a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a20:	bf24      	itt	cs
 8008a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a2a:	d90d      	bls.n	8008a48 <__aeabi_d2f+0x30>
 8008a2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a40:	bf08      	it	eq
 8008a42:	f020 0001 	biceq.w	r0, r0, #1
 8008a46:	4770      	bx	lr
 8008a48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a4c:	d121      	bne.n	8008a92 <__aeabi_d2f+0x7a>
 8008a4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a52:	bfbc      	itt	lt
 8008a54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a58:	4770      	bxlt	lr
 8008a5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008a62:	f1c2 0218 	rsb	r2, r2, #24
 8008a66:	f1c2 0c20 	rsb	ip, r2, #32
 8008a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8008a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8008a72:	bf18      	it	ne
 8008a74:	f040 0001 	orrne.w	r0, r0, #1
 8008a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008a84:	ea40 000c 	orr.w	r0, r0, ip
 8008a88:	fa23 f302 	lsr.w	r3, r3, r2
 8008a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a90:	e7cc      	b.n	8008a2c <__aeabi_d2f+0x14>
 8008a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008a96:	d107      	bne.n	8008aa8 <__aeabi_d2f+0x90>
 8008a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008a9c:	bf1e      	ittt	ne
 8008a9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008aa2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008aa6:	4770      	bxne	lr
 8008aa8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008ab0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop

08008ab8 <__aeabi_uldivmod>:
 8008ab8:	b953      	cbnz	r3, 8008ad0 <__aeabi_uldivmod+0x18>
 8008aba:	b94a      	cbnz	r2, 8008ad0 <__aeabi_uldivmod+0x18>
 8008abc:	2900      	cmp	r1, #0
 8008abe:	bf08      	it	eq
 8008ac0:	2800      	cmpeq	r0, #0
 8008ac2:	bf1c      	itt	ne
 8008ac4:	f04f 31ff 	movne.w	r1, #4294967295
 8008ac8:	f04f 30ff 	movne.w	r0, #4294967295
 8008acc:	f000 b972 	b.w	8008db4 <__aeabi_idiv0>
 8008ad0:	f1ad 0c08 	sub.w	ip, sp, #8
 8008ad4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008ad8:	f000 f806 	bl	8008ae8 <__udivmoddi4>
 8008adc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ae4:	b004      	add	sp, #16
 8008ae6:	4770      	bx	lr

08008ae8 <__udivmoddi4>:
 8008ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aec:	9e08      	ldr	r6, [sp, #32]
 8008aee:	4604      	mov	r4, r0
 8008af0:	4688      	mov	r8, r1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d14b      	bne.n	8008b8e <__udivmoddi4+0xa6>
 8008af6:	428a      	cmp	r2, r1
 8008af8:	4615      	mov	r5, r2
 8008afa:	d967      	bls.n	8008bcc <__udivmoddi4+0xe4>
 8008afc:	fab2 f282 	clz	r2, r2
 8008b00:	b14a      	cbz	r2, 8008b16 <__udivmoddi4+0x2e>
 8008b02:	f1c2 0720 	rsb	r7, r2, #32
 8008b06:	fa01 f302 	lsl.w	r3, r1, r2
 8008b0a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b0e:	4095      	lsls	r5, r2
 8008b10:	ea47 0803 	orr.w	r8, r7, r3
 8008b14:	4094      	lsls	r4, r2
 8008b16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b1a:	0c23      	lsrs	r3, r4, #16
 8008b1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b20:	fa1f fc85 	uxth.w	ip, r5
 8008b24:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b2c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b30:	4299      	cmp	r1, r3
 8008b32:	d909      	bls.n	8008b48 <__udivmoddi4+0x60>
 8008b34:	18eb      	adds	r3, r5, r3
 8008b36:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b3a:	f080 811b 	bcs.w	8008d74 <__udivmoddi4+0x28c>
 8008b3e:	4299      	cmp	r1, r3
 8008b40:	f240 8118 	bls.w	8008d74 <__udivmoddi4+0x28c>
 8008b44:	3f02      	subs	r7, #2
 8008b46:	442b      	add	r3, r5
 8008b48:	1a5b      	subs	r3, r3, r1
 8008b4a:	b2a4      	uxth	r4, r4
 8008b4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b50:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b58:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b5c:	45a4      	cmp	ip, r4
 8008b5e:	d909      	bls.n	8008b74 <__udivmoddi4+0x8c>
 8008b60:	192c      	adds	r4, r5, r4
 8008b62:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b66:	f080 8107 	bcs.w	8008d78 <__udivmoddi4+0x290>
 8008b6a:	45a4      	cmp	ip, r4
 8008b6c:	f240 8104 	bls.w	8008d78 <__udivmoddi4+0x290>
 8008b70:	3802      	subs	r0, #2
 8008b72:	442c      	add	r4, r5
 8008b74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008b78:	eba4 040c 	sub.w	r4, r4, ip
 8008b7c:	2700      	movs	r7, #0
 8008b7e:	b11e      	cbz	r6, 8008b88 <__udivmoddi4+0xa0>
 8008b80:	40d4      	lsrs	r4, r2
 8008b82:	2300      	movs	r3, #0
 8008b84:	e9c6 4300 	strd	r4, r3, [r6]
 8008b88:	4639      	mov	r1, r7
 8008b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8e:	428b      	cmp	r3, r1
 8008b90:	d909      	bls.n	8008ba6 <__udivmoddi4+0xbe>
 8008b92:	2e00      	cmp	r6, #0
 8008b94:	f000 80eb 	beq.w	8008d6e <__udivmoddi4+0x286>
 8008b98:	2700      	movs	r7, #0
 8008b9a:	e9c6 0100 	strd	r0, r1, [r6]
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba6:	fab3 f783 	clz	r7, r3
 8008baa:	2f00      	cmp	r7, #0
 8008bac:	d147      	bne.n	8008c3e <__udivmoddi4+0x156>
 8008bae:	428b      	cmp	r3, r1
 8008bb0:	d302      	bcc.n	8008bb8 <__udivmoddi4+0xd0>
 8008bb2:	4282      	cmp	r2, r0
 8008bb4:	f200 80fa 	bhi.w	8008dac <__udivmoddi4+0x2c4>
 8008bb8:	1a84      	subs	r4, r0, r2
 8008bba:	eb61 0303 	sbc.w	r3, r1, r3
 8008bbe:	2001      	movs	r0, #1
 8008bc0:	4698      	mov	r8, r3
 8008bc2:	2e00      	cmp	r6, #0
 8008bc4:	d0e0      	beq.n	8008b88 <__udivmoddi4+0xa0>
 8008bc6:	e9c6 4800 	strd	r4, r8, [r6]
 8008bca:	e7dd      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008bcc:	b902      	cbnz	r2, 8008bd0 <__udivmoddi4+0xe8>
 8008bce:	deff      	udf	#255	; 0xff
 8008bd0:	fab2 f282 	clz	r2, r2
 8008bd4:	2a00      	cmp	r2, #0
 8008bd6:	f040 808f 	bne.w	8008cf8 <__udivmoddi4+0x210>
 8008bda:	1b49      	subs	r1, r1, r5
 8008bdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008be0:	fa1f f885 	uxth.w	r8, r5
 8008be4:	2701      	movs	r7, #1
 8008be6:	fbb1 fcfe 	udiv	ip, r1, lr
 8008bea:	0c23      	lsrs	r3, r4, #16
 8008bec:	fb0e 111c 	mls	r1, lr, ip, r1
 8008bf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008bf4:	fb08 f10c 	mul.w	r1, r8, ip
 8008bf8:	4299      	cmp	r1, r3
 8008bfa:	d907      	bls.n	8008c0c <__udivmoddi4+0x124>
 8008bfc:	18eb      	adds	r3, r5, r3
 8008bfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c02:	d202      	bcs.n	8008c0a <__udivmoddi4+0x122>
 8008c04:	4299      	cmp	r1, r3
 8008c06:	f200 80cd 	bhi.w	8008da4 <__udivmoddi4+0x2bc>
 8008c0a:	4684      	mov	ip, r0
 8008c0c:	1a59      	subs	r1, r3, r1
 8008c0e:	b2a3      	uxth	r3, r4
 8008c10:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c14:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c1c:	fb08 f800 	mul.w	r8, r8, r0
 8008c20:	45a0      	cmp	r8, r4
 8008c22:	d907      	bls.n	8008c34 <__udivmoddi4+0x14c>
 8008c24:	192c      	adds	r4, r5, r4
 8008c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c2a:	d202      	bcs.n	8008c32 <__udivmoddi4+0x14a>
 8008c2c:	45a0      	cmp	r8, r4
 8008c2e:	f200 80b6 	bhi.w	8008d9e <__udivmoddi4+0x2b6>
 8008c32:	4618      	mov	r0, r3
 8008c34:	eba4 0408 	sub.w	r4, r4, r8
 8008c38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c3c:	e79f      	b.n	8008b7e <__udivmoddi4+0x96>
 8008c3e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c42:	40bb      	lsls	r3, r7
 8008c44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c48:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c4c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c50:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c54:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c5c:	4325      	orrs	r5, r4
 8008c5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008c62:	0c2c      	lsrs	r4, r5, #16
 8008c64:	fb08 3319 	mls	r3, r8, r9, r3
 8008c68:	fa1f fa8e 	uxth.w	sl, lr
 8008c6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008c70:	fb09 f40a 	mul.w	r4, r9, sl
 8008c74:	429c      	cmp	r4, r3
 8008c76:	fa02 f207 	lsl.w	r2, r2, r7
 8008c7a:	fa00 f107 	lsl.w	r1, r0, r7
 8008c7e:	d90b      	bls.n	8008c98 <__udivmoddi4+0x1b0>
 8008c80:	eb1e 0303 	adds.w	r3, lr, r3
 8008c84:	f109 30ff 	add.w	r0, r9, #4294967295
 8008c88:	f080 8087 	bcs.w	8008d9a <__udivmoddi4+0x2b2>
 8008c8c:	429c      	cmp	r4, r3
 8008c8e:	f240 8084 	bls.w	8008d9a <__udivmoddi4+0x2b2>
 8008c92:	f1a9 0902 	sub.w	r9, r9, #2
 8008c96:	4473      	add	r3, lr
 8008c98:	1b1b      	subs	r3, r3, r4
 8008c9a:	b2ad      	uxth	r5, r5
 8008c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ca4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ca8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cac:	45a2      	cmp	sl, r4
 8008cae:	d908      	bls.n	8008cc2 <__udivmoddi4+0x1da>
 8008cb0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cb8:	d26b      	bcs.n	8008d92 <__udivmoddi4+0x2aa>
 8008cba:	45a2      	cmp	sl, r4
 8008cbc:	d969      	bls.n	8008d92 <__udivmoddi4+0x2aa>
 8008cbe:	3802      	subs	r0, #2
 8008cc0:	4474      	add	r4, lr
 8008cc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008cc6:	fba0 8902 	umull	r8, r9, r0, r2
 8008cca:	eba4 040a 	sub.w	r4, r4, sl
 8008cce:	454c      	cmp	r4, r9
 8008cd0:	46c2      	mov	sl, r8
 8008cd2:	464b      	mov	r3, r9
 8008cd4:	d354      	bcc.n	8008d80 <__udivmoddi4+0x298>
 8008cd6:	d051      	beq.n	8008d7c <__udivmoddi4+0x294>
 8008cd8:	2e00      	cmp	r6, #0
 8008cda:	d069      	beq.n	8008db0 <__udivmoddi4+0x2c8>
 8008cdc:	ebb1 050a 	subs.w	r5, r1, sl
 8008ce0:	eb64 0403 	sbc.w	r4, r4, r3
 8008ce4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008ce8:	40fd      	lsrs	r5, r7
 8008cea:	40fc      	lsrs	r4, r7
 8008cec:	ea4c 0505 	orr.w	r5, ip, r5
 8008cf0:	e9c6 5400 	strd	r5, r4, [r6]
 8008cf4:	2700      	movs	r7, #0
 8008cf6:	e747      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008cf8:	f1c2 0320 	rsb	r3, r2, #32
 8008cfc:	fa20 f703 	lsr.w	r7, r0, r3
 8008d00:	4095      	lsls	r5, r2
 8008d02:	fa01 f002 	lsl.w	r0, r1, r2
 8008d06:	fa21 f303 	lsr.w	r3, r1, r3
 8008d0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d0e:	4338      	orrs	r0, r7
 8008d10:	0c01      	lsrs	r1, r0, #16
 8008d12:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d16:	fa1f f885 	uxth.w	r8, r5
 8008d1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d22:	fb07 f308 	mul.w	r3, r7, r8
 8008d26:	428b      	cmp	r3, r1
 8008d28:	fa04 f402 	lsl.w	r4, r4, r2
 8008d2c:	d907      	bls.n	8008d3e <__udivmoddi4+0x256>
 8008d2e:	1869      	adds	r1, r5, r1
 8008d30:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d34:	d22f      	bcs.n	8008d96 <__udivmoddi4+0x2ae>
 8008d36:	428b      	cmp	r3, r1
 8008d38:	d92d      	bls.n	8008d96 <__udivmoddi4+0x2ae>
 8008d3a:	3f02      	subs	r7, #2
 8008d3c:	4429      	add	r1, r5
 8008d3e:	1acb      	subs	r3, r1, r3
 8008d40:	b281      	uxth	r1, r0
 8008d42:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d46:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d4e:	fb00 f308 	mul.w	r3, r0, r8
 8008d52:	428b      	cmp	r3, r1
 8008d54:	d907      	bls.n	8008d66 <__udivmoddi4+0x27e>
 8008d56:	1869      	adds	r1, r5, r1
 8008d58:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d5c:	d217      	bcs.n	8008d8e <__udivmoddi4+0x2a6>
 8008d5e:	428b      	cmp	r3, r1
 8008d60:	d915      	bls.n	8008d8e <__udivmoddi4+0x2a6>
 8008d62:	3802      	subs	r0, #2
 8008d64:	4429      	add	r1, r5
 8008d66:	1ac9      	subs	r1, r1, r3
 8008d68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008d6c:	e73b      	b.n	8008be6 <__udivmoddi4+0xfe>
 8008d6e:	4637      	mov	r7, r6
 8008d70:	4630      	mov	r0, r6
 8008d72:	e709      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008d74:	4607      	mov	r7, r0
 8008d76:	e6e7      	b.n	8008b48 <__udivmoddi4+0x60>
 8008d78:	4618      	mov	r0, r3
 8008d7a:	e6fb      	b.n	8008b74 <__udivmoddi4+0x8c>
 8008d7c:	4541      	cmp	r1, r8
 8008d7e:	d2ab      	bcs.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d80:	ebb8 0a02 	subs.w	sl, r8, r2
 8008d84:	eb69 020e 	sbc.w	r2, r9, lr
 8008d88:	3801      	subs	r0, #1
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	e7a4      	b.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d8e:	4660      	mov	r0, ip
 8008d90:	e7e9      	b.n	8008d66 <__udivmoddi4+0x27e>
 8008d92:	4618      	mov	r0, r3
 8008d94:	e795      	b.n	8008cc2 <__udivmoddi4+0x1da>
 8008d96:	4667      	mov	r7, ip
 8008d98:	e7d1      	b.n	8008d3e <__udivmoddi4+0x256>
 8008d9a:	4681      	mov	r9, r0
 8008d9c:	e77c      	b.n	8008c98 <__udivmoddi4+0x1b0>
 8008d9e:	3802      	subs	r0, #2
 8008da0:	442c      	add	r4, r5
 8008da2:	e747      	b.n	8008c34 <__udivmoddi4+0x14c>
 8008da4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008da8:	442b      	add	r3, r5
 8008daa:	e72f      	b.n	8008c0c <__udivmoddi4+0x124>
 8008dac:	4638      	mov	r0, r7
 8008dae:	e708      	b.n	8008bc2 <__udivmoddi4+0xda>
 8008db0:	4637      	mov	r7, r6
 8008db2:	e6e9      	b.n	8008b88 <__udivmoddi4+0xa0>

08008db4 <__aeabi_idiv0>:
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop

08008db8 <Side_Wall_Control>:
float R_velocity, L_velocity;
float Target_R_velo, Target_L_velo;
float wall_target_error;

//
void Side_Wall_Control(float right, float left, float T, float KP, float KI, float KD){
 8008db8:	b590      	push	{r4, r7, lr}
 8008dba:	b089      	sub	sp, #36	; 0x24
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	ed87 0a05 	vstr	s0, [r7, #20]
 8008dc2:	edc7 0a04 	vstr	s1, [r7, #16]
 8008dc6:	ed87 1a03 	vstr	s2, [r7, #12]
 8008dca:	edc7 1a02 	vstr	s3, [r7, #8]
 8008dce:	ed87 2a01 	vstr	s4, [r7, #4]
 8008dd2:	edc7 2a00 	vstr	s5, [r7]

	static float ei=0, e0=0;
	 float e=0, ed=0;
 8008dd6:	f04f 0300 	mov.w	r3, #0
 8008dda:	61fb      	str	r3, [r7, #28]
 8008ddc:	f04f 0300 	mov.w	r3, #0
 8008de0:	61bb      	str	r3, [r7, #24]
	if(error_reset == 0){
 8008de2:	4b4c      	ldr	r3, [pc, #304]	; (8008f14 <Side_Wall_Control+0x15c>)
 8008de4:	781b      	ldrb	r3, [r3, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d107      	bne.n	8008dfa <Side_Wall_Control+0x42>
		ei =0;
 8008dea:	4b4b      	ldr	r3, [pc, #300]	; (8008f18 <Side_Wall_Control+0x160>)
 8008dec:	f04f 0200 	mov.w	r2, #0
 8008df0:	601a      	str	r2, [r3, #0]
		e0 = 0;
 8008df2:	4b4a      	ldr	r3, [pc, #296]	; (8008f1c <Side_Wall_Control+0x164>)
 8008df4:	f04f 0200 	mov.w	r2, #0
 8008df8:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8008dfa:	4b46      	ldr	r3, [pc, #280]	; (8008f14 <Side_Wall_Control+0x15c>)
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	701a      	strb	r2, [r3, #0]

	e =  wall_target_error + right - left;//r - l
 8008e00:	4b47      	ldr	r3, [pc, #284]	; (8008f20 <Side_Wall_Control+0x168>)
 8008e02:	ed93 7a00 	vldr	s14, [r3]
 8008e06:	edd7 7a05 	vldr	s15, [r7, #20]
 8008e0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e0e:	edd7 7a04 	vldr	s15, [r7, #16]
 8008e12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e16:	edc7 7a07 	vstr	s15, [r7, #28]
	ei += e * T;
 8008e1a:	ed97 7a07 	vldr	s14, [r7, #28]
 8008e1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e22:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e26:	4b3c      	ldr	r3, [pc, #240]	; (8008f18 <Side_Wall_Control+0x160>)
 8008e28:	edd3 7a00 	vldr	s15, [r3]
 8008e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e30:	4b39      	ldr	r3, [pc, #228]	; (8008f18 <Side_Wall_Control+0x160>)
 8008e32:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8008e36:	4b39      	ldr	r3, [pc, #228]	; (8008f1c <Side_Wall_Control+0x164>)
 8008e38:	edd3 7a00 	vldr	s15, [r3]
 8008e3c:	ed97 7a07 	vldr	s14, [r7, #28]
 8008e40:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008e44:	ed97 7a03 	vldr	s14, [r7, #12]
 8008e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e4c:	edc7 7a06 	vstr	s15, [r7, #24]
	e0 = e;
 8008e50:	4a32      	ldr	r2, [pc, #200]	; (8008f1c <Side_Wall_Control+0x164>)
 8008e52:	69fb      	ldr	r3, [r7, #28]
 8008e54:	6013      	str	r3, [r2, #0]

	R_wall =  (int16_t)round(KP*e + KI*ei + KD*ed);
 8008e56:	ed97 7a02 	vldr	s14, [r7, #8]
 8008e5a:	edd7 7a07 	vldr	s15, [r7, #28]
 8008e5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e62:	4b2d      	ldr	r3, [pc, #180]	; (8008f18 <Side_Wall_Control+0x160>)
 8008e64:	edd3 6a00 	vldr	s13, [r3]
 8008e68:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e74:	edd7 6a00 	vldr	s13, [r7]
 8008e78:	edd7 7a06 	vldr	s15, [r7, #24]
 8008e7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e84:	ee17 0a90 	vmov	r0, s15
 8008e88:	f7ff fa96 	bl	80083b8 <__aeabi_f2d>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	460c      	mov	r4, r1
 8008e90:	ec44 3b10 	vmov	d0, r3, r4
 8008e94:	f00c fe1e 	bl	8015ad4 <round>
 8008e98:	ec54 3b10 	vmov	r3, r4, d0
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	4621      	mov	r1, r4
 8008ea0:	f7ff fd92 	bl	80089c8 <__aeabi_d2iz>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	b21a      	sxth	r2, r3
 8008ea8:	4b1e      	ldr	r3, [pc, #120]	; (8008f24 <Side_Wall_Control+0x16c>)
 8008eaa:	801a      	strh	r2, [r3, #0]
	L_wall = -(int16_t)round(KP*e + KI*ei + KD*ed);
 8008eac:	ed97 7a02 	vldr	s14, [r7, #8]
 8008eb0:	edd7 7a07 	vldr	s15, [r7, #28]
 8008eb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008eb8:	4b17      	ldr	r3, [pc, #92]	; (8008f18 <Side_Wall_Control+0x160>)
 8008eba:	edd3 6a00 	vldr	s13, [r3]
 8008ebe:	edd7 7a01 	vldr	s15, [r7, #4]
 8008ec2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ec6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008eca:	edd7 6a00 	vldr	s13, [r7]
 8008ece:	edd7 7a06 	vldr	s15, [r7, #24]
 8008ed2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ed6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008eda:	ee17 0a90 	vmov	r0, s15
 8008ede:	f7ff fa6b 	bl	80083b8 <__aeabi_f2d>
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	460c      	mov	r4, r1
 8008ee6:	ec44 3b10 	vmov	d0, r3, r4
 8008eea:	f00c fdf3 	bl	8015ad4 <round>
 8008eee:	ec54 3b10 	vmov	r3, r4, d0
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	4621      	mov	r1, r4
 8008ef6:	f7ff fd67 	bl	80089c8 <__aeabi_d2iz>
 8008efa:	4603      	mov	r3, r0
 8008efc:	b21b      	sxth	r3, r3
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	425b      	negs	r3, r3
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	b21a      	sxth	r2, r3
 8008f06:	4b08      	ldr	r3, [pc, #32]	; (8008f28 <Side_Wall_Control+0x170>)
 8008f08:	801a      	strh	r2, [r3, #0]

}
 8008f0a:	bf00      	nop
 8008f0c:	3724      	adds	r7, #36	; 0x24
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd90      	pop	{r4, r7, pc}
 8008f12:	bf00      	nop
 8008f14:	2000026c 	.word	0x2000026c
 8008f18:	20000270 	.word	0x20000270
 8008f1c:	20000274 	.word	0x20000274
 8008f20:	20018380 	.word	0x20018380
 8008f24:	2001837e 	.word	0x2001837e
 8008f28:	20018394 	.word	0x20018394

08008f2c <Left_Wall_Control>:

void Left_Wall_Control(float target, float now,float T, float KP, float KI, float KD){
 8008f2c:	b590      	push	{r4, r7, lr}
 8008f2e:	b089      	sub	sp, #36	; 0x24
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	ed87 0a05 	vstr	s0, [r7, #20]
 8008f36:	edc7 0a04 	vstr	s1, [r7, #16]
 8008f3a:	ed87 1a03 	vstr	s2, [r7, #12]
 8008f3e:	edc7 1a02 	vstr	s3, [r7, #8]
 8008f42:	ed87 2a01 	vstr	s4, [r7, #4]
 8008f46:	edc7 2a00 	vstr	s5, [r7]

	static float ei=0, e0=0;
	 float e=0, ed=0;
 8008f4a:	f04f 0300 	mov.w	r3, #0
 8008f4e:	61fb      	str	r3, [r7, #28]
 8008f50:	f04f 0300 	mov.w	r3, #0
 8008f54:	61bb      	str	r3, [r7, #24]
	if(error_reset == 0){
 8008f56:	4b49      	ldr	r3, [pc, #292]	; (800907c <Left_Wall_Control+0x150>)
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d107      	bne.n	8008f6e <Left_Wall_Control+0x42>
		ei =0;
 8008f5e:	4b48      	ldr	r3, [pc, #288]	; (8009080 <Left_Wall_Control+0x154>)
 8008f60:	f04f 0200 	mov.w	r2, #0
 8008f64:	601a      	str	r2, [r3, #0]
		e0 = 0;
 8008f66:	4b47      	ldr	r3, [pc, #284]	; (8009084 <Left_Wall_Control+0x158>)
 8008f68:	f04f 0200 	mov.w	r2, #0
 8008f6c:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8008f6e:	4b43      	ldr	r3, [pc, #268]	; (800907c <Left_Wall_Control+0x150>)
 8008f70:	2201      	movs	r2, #1
 8008f72:	701a      	strb	r2, [r3, #0]
	e = /*1.2**/(target - now);
 8008f74:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f78:	edd7 7a04 	vldr	s15, [r7, #16]
 8008f7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f80:	edc7 7a07 	vstr	s15, [r7, #28]
	ei += e * T;
 8008f84:	ed97 7a07 	vldr	s14, [r7, #28]
 8008f88:	edd7 7a03 	vldr	s15, [r7, #12]
 8008f8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008f90:	4b3b      	ldr	r3, [pc, #236]	; (8009080 <Left_Wall_Control+0x154>)
 8008f92:	edd3 7a00 	vldr	s15, [r3]
 8008f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f9a:	4b39      	ldr	r3, [pc, #228]	; (8009080 <Left_Wall_Control+0x154>)
 8008f9c:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8008fa0:	4b38      	ldr	r3, [pc, #224]	; (8009084 <Left_Wall_Control+0x158>)
 8008fa2:	edd3 7a00 	vldr	s15, [r3]
 8008fa6:	ed97 7a07 	vldr	s14, [r7, #28]
 8008faa:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008fae:	ed97 7a03 	vldr	s14, [r7, #12]
 8008fb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fb6:	edc7 7a06 	vstr	s15, [r7, #24]
	e0 = e;
 8008fba:	4a32      	ldr	r2, [pc, #200]	; (8009084 <Left_Wall_Control+0x158>)
 8008fbc:	69fb      	ldr	r3, [r7, #28]
 8008fbe:	6013      	str	r3, [r2, #0]
	L_leftwall = -(int16_t)round(KP*e + KI*ei + KD*ed);
 8008fc0:	ed97 7a02 	vldr	s14, [r7, #8]
 8008fc4:	edd7 7a07 	vldr	s15, [r7, #28]
 8008fc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008fcc:	4b2c      	ldr	r3, [pc, #176]	; (8009080 <Left_Wall_Control+0x154>)
 8008fce:	edd3 6a00 	vldr	s13, [r3]
 8008fd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8008fd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008fda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008fde:	edd7 6a00 	vldr	s13, [r7]
 8008fe2:	edd7 7a06 	vldr	s15, [r7, #24]
 8008fe6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008fea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fee:	ee17 0a90 	vmov	r0, s15
 8008ff2:	f7ff f9e1 	bl	80083b8 <__aeabi_f2d>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	460c      	mov	r4, r1
 8008ffa:	ec44 3b10 	vmov	d0, r3, r4
 8008ffe:	f00c fd69 	bl	8015ad4 <round>
 8009002:	ec54 3b10 	vmov	r3, r4, d0
 8009006:	4618      	mov	r0, r3
 8009008:	4621      	mov	r1, r4
 800900a:	f7ff fcdd 	bl	80089c8 <__aeabi_d2iz>
 800900e:	4603      	mov	r3, r0
 8009010:	b21b      	sxth	r3, r3
 8009012:	b29b      	uxth	r3, r3
 8009014:	425b      	negs	r3, r3
 8009016:	b29b      	uxth	r3, r3
 8009018:	b21a      	sxth	r2, r3
 800901a:	4b1b      	ldr	r3, [pc, #108]	; (8009088 <Left_Wall_Control+0x15c>)
 800901c:	801a      	strh	r2, [r3, #0]
	R_leftwall = (int16_t)round(KP*e + KI*ei + KD*ed);
 800901e:	ed97 7a02 	vldr	s14, [r7, #8]
 8009022:	edd7 7a07 	vldr	s15, [r7, #28]
 8009026:	ee27 7a27 	vmul.f32	s14, s14, s15
 800902a:	4b15      	ldr	r3, [pc, #84]	; (8009080 <Left_Wall_Control+0x154>)
 800902c:	edd3 6a00 	vldr	s13, [r3]
 8009030:	edd7 7a01 	vldr	s15, [r7, #4]
 8009034:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009038:	ee37 7a27 	vadd.f32	s14, s14, s15
 800903c:	edd7 6a00 	vldr	s13, [r7]
 8009040:	edd7 7a06 	vldr	s15, [r7, #24]
 8009044:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009048:	ee77 7a27 	vadd.f32	s15, s14, s15
 800904c:	ee17 0a90 	vmov	r0, s15
 8009050:	f7ff f9b2 	bl	80083b8 <__aeabi_f2d>
 8009054:	4603      	mov	r3, r0
 8009056:	460c      	mov	r4, r1
 8009058:	ec44 3b10 	vmov	d0, r3, r4
 800905c:	f00c fd3a 	bl	8015ad4 <round>
 8009060:	ec54 3b10 	vmov	r3, r4, d0
 8009064:	4618      	mov	r0, r3
 8009066:	4621      	mov	r1, r4
 8009068:	f7ff fcae 	bl	80089c8 <__aeabi_d2iz>
 800906c:	4603      	mov	r3, r0
 800906e:	b21a      	sxth	r2, r3
 8009070:	4b06      	ldr	r3, [pc, #24]	; (800908c <Left_Wall_Control+0x160>)
 8009072:	801a      	strh	r2, [r3, #0]
}
 8009074:	bf00      	nop
 8009076:	3724      	adds	r7, #36	; 0x24
 8009078:	46bd      	mov	sp, r7
 800907a:	bd90      	pop	{r4, r7, pc}
 800907c:	2000026c 	.word	0x2000026c
 8009080:	20000278 	.word	0x20000278
 8009084:	2000027c 	.word	0x2000027c
 8009088:	2001837a 	.word	0x2001837a
 800908c:	200183a0 	.word	0x200183a0

08009090 <Right_Wall_Control>:

void Right_Wall_Control(float target, float now,float T, float KP, float KI, float KD){
 8009090:	b590      	push	{r4, r7, lr}
 8009092:	b089      	sub	sp, #36	; 0x24
 8009094:	af00      	add	r7, sp, #0
 8009096:	ed87 0a05 	vstr	s0, [r7, #20]
 800909a:	edc7 0a04 	vstr	s1, [r7, #16]
 800909e:	ed87 1a03 	vstr	s2, [r7, #12]
 80090a2:	edc7 1a02 	vstr	s3, [r7, #8]
 80090a6:	ed87 2a01 	vstr	s4, [r7, #4]
 80090aa:	edc7 2a00 	vstr	s5, [r7]

	static float ei=0, e0=0;
	 float e=0, ed=0;
 80090ae:	f04f 0300 	mov.w	r3, #0
 80090b2:	61fb      	str	r3, [r7, #28]
 80090b4:	f04f 0300 	mov.w	r3, #0
 80090b8:	61bb      	str	r3, [r7, #24]
	if(error_reset == 0){
 80090ba:	4b49      	ldr	r3, [pc, #292]	; (80091e0 <Right_Wall_Control+0x150>)
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d107      	bne.n	80090d2 <Right_Wall_Control+0x42>
		ei =0;
 80090c2:	4b48      	ldr	r3, [pc, #288]	; (80091e4 <Right_Wall_Control+0x154>)
 80090c4:	f04f 0200 	mov.w	r2, #0
 80090c8:	601a      	str	r2, [r3, #0]
		e0 = 0;
 80090ca:	4b47      	ldr	r3, [pc, #284]	; (80091e8 <Right_Wall_Control+0x158>)
 80090cc:	f04f 0200 	mov.w	r2, #0
 80090d0:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 80090d2:	4b43      	ldr	r3, [pc, #268]	; (80091e0 <Right_Wall_Control+0x150>)
 80090d4:	2201      	movs	r2, #1
 80090d6:	701a      	strb	r2, [r3, #0]
	e = /*1.2**/(target - now);
 80090d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80090dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80090e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090e4:	edc7 7a07 	vstr	s15, [r7, #28]
	ei += e * T;
 80090e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80090ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80090f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80090f4:	4b3b      	ldr	r3, [pc, #236]	; (80091e4 <Right_Wall_Control+0x154>)
 80090f6:	edd3 7a00 	vldr	s15, [r3]
 80090fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80090fe:	4b39      	ldr	r3, [pc, #228]	; (80091e4 <Right_Wall_Control+0x154>)
 8009100:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8009104:	4b38      	ldr	r3, [pc, #224]	; (80091e8 <Right_Wall_Control+0x158>)
 8009106:	edd3 7a00 	vldr	s15, [r3]
 800910a:	ed97 7a07 	vldr	s14, [r7, #28]
 800910e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009112:	ed97 7a03 	vldr	s14, [r7, #12]
 8009116:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800911a:	edc7 7a06 	vstr	s15, [r7, #24]
	e0 = e;
 800911e:	4a32      	ldr	r2, [pc, #200]	; (80091e8 <Right_Wall_Control+0x158>)
 8009120:	69fb      	ldr	r3, [r7, #28]
 8009122:	6013      	str	r3, [r2, #0]
	L_rightwall = (int16_t)round(KP*e + KI*ei + KD*ed);
 8009124:	ed97 7a02 	vldr	s14, [r7, #8]
 8009128:	edd7 7a07 	vldr	s15, [r7, #28]
 800912c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009130:	4b2c      	ldr	r3, [pc, #176]	; (80091e4 <Right_Wall_Control+0x154>)
 8009132:	edd3 6a00 	vldr	s13, [r3]
 8009136:	edd7 7a01 	vldr	s15, [r7, #4]
 800913a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800913e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009142:	edd7 6a00 	vldr	s13, [r7]
 8009146:	edd7 7a06 	vldr	s15, [r7, #24]
 800914a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800914e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009152:	ee17 0a90 	vmov	r0, s15
 8009156:	f7ff f92f 	bl	80083b8 <__aeabi_f2d>
 800915a:	4603      	mov	r3, r0
 800915c:	460c      	mov	r4, r1
 800915e:	ec44 3b10 	vmov	d0, r3, r4
 8009162:	f00c fcb7 	bl	8015ad4 <round>
 8009166:	ec54 3b10 	vmov	r3, r4, d0
 800916a:	4618      	mov	r0, r3
 800916c:	4621      	mov	r1, r4
 800916e:	f7ff fc2b 	bl	80089c8 <__aeabi_d2iz>
 8009172:	4603      	mov	r3, r0
 8009174:	b21a      	sxth	r2, r3
 8009176:	4b1d      	ldr	r3, [pc, #116]	; (80091ec <Right_Wall_Control+0x15c>)
 8009178:	801a      	strh	r2, [r3, #0]
	R_rightwall = -(int16_t)round(KP*e + KI*ei + KD*ed);
 800917a:	ed97 7a02 	vldr	s14, [r7, #8]
 800917e:	edd7 7a07 	vldr	s15, [r7, #28]
 8009182:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009186:	4b17      	ldr	r3, [pc, #92]	; (80091e4 <Right_Wall_Control+0x154>)
 8009188:	edd3 6a00 	vldr	s13, [r3]
 800918c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009190:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009194:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009198:	edd7 6a00 	vldr	s13, [r7]
 800919c:	edd7 7a06 	vldr	s15, [r7, #24]
 80091a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80091a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091a8:	ee17 0a90 	vmov	r0, s15
 80091ac:	f7ff f904 	bl	80083b8 <__aeabi_f2d>
 80091b0:	4603      	mov	r3, r0
 80091b2:	460c      	mov	r4, r1
 80091b4:	ec44 3b10 	vmov	d0, r3, r4
 80091b8:	f00c fc8c 	bl	8015ad4 <round>
 80091bc:	ec54 3b10 	vmov	r3, r4, d0
 80091c0:	4618      	mov	r0, r3
 80091c2:	4621      	mov	r1, r4
 80091c4:	f7ff fc00 	bl	80089c8 <__aeabi_d2iz>
 80091c8:	4603      	mov	r3, r0
 80091ca:	b21b      	sxth	r3, r3
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	425b      	negs	r3, r3
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	b21a      	sxth	r2, r3
 80091d4:	4b06      	ldr	r3, [pc, #24]	; (80091f0 <Right_Wall_Control+0x160>)
 80091d6:	801a      	strh	r2, [r3, #0]
}
 80091d8:	bf00      	nop
 80091da:	3724      	adds	r7, #36	; 0x24
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd90      	pop	{r4, r7, pc}
 80091e0:	2000026c 	.word	0x2000026c
 80091e4:	20000280 	.word	0x20000280
 80091e8:	20000284 	.word	0x20000284
 80091ec:	2001836c 	.word	0x2001836c
 80091f0:	20018388 	.word	0x20018388

080091f4 <Velocity_Control>:

//
void Velocity_Control(float target, float now, float T, float KP, float KI, float KD){ //TIM3,4
 80091f4:	b590      	push	{r4, r7, lr}
 80091f6:	b089      	sub	sp, #36	; 0x24
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	ed87 0a05 	vstr	s0, [r7, #20]
 80091fe:	edc7 0a04 	vstr	s1, [r7, #16]
 8009202:	ed87 1a03 	vstr	s2, [r7, #12]
 8009206:	edc7 1a02 	vstr	s3, [r7, #8]
 800920a:	ed87 2a01 	vstr	s4, [r7, #4]
 800920e:	edc7 2a00 	vstr	s5, [r7]

	static float ei=0, e0=0;
	 float e=0, ed=0;
 8009212:	f04f 0300 	mov.w	r3, #0
 8009216:	61fb      	str	r3, [r7, #28]
 8009218:	f04f 0300 	mov.w	r3, #0
 800921c:	61bb      	str	r3, [r7, #24]
	if(error_reset == 0){
 800921e:	4b47      	ldr	r3, [pc, #284]	; (800933c <Velocity_Control+0x148>)
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d107      	bne.n	8009236 <Velocity_Control+0x42>
		ei =0;
 8009226:	4b46      	ldr	r3, [pc, #280]	; (8009340 <Velocity_Control+0x14c>)
 8009228:	f04f 0200 	mov.w	r2, #0
 800922c:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800922e:	4b45      	ldr	r3, [pc, #276]	; (8009344 <Velocity_Control+0x150>)
 8009230:	f04f 0200 	mov.w	r2, #0
 8009234:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009236:	4b41      	ldr	r3, [pc, #260]	; (800933c <Velocity_Control+0x148>)
 8009238:	2201      	movs	r2, #1
 800923a:	701a      	strb	r2, [r3, #0]
	e = target - now;
 800923c:	ed97 7a05 	vldr	s14, [r7, #20]
 8009240:	edd7 7a04 	vldr	s15, [r7, #16]
 8009244:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009248:	edc7 7a07 	vstr	s15, [r7, #28]
	ei += e * T;
 800924c:	ed97 7a07 	vldr	s14, [r7, #28]
 8009250:	edd7 7a03 	vldr	s15, [r7, #12]
 8009254:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009258:	4b39      	ldr	r3, [pc, #228]	; (8009340 <Velocity_Control+0x14c>)
 800925a:	edd3 7a00 	vldr	s15, [r3]
 800925e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009262:	4b37      	ldr	r3, [pc, #220]	; (8009340 <Velocity_Control+0x14c>)
 8009264:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8009268:	4b36      	ldr	r3, [pc, #216]	; (8009344 <Velocity_Control+0x150>)
 800926a:	edd3 7a00 	vldr	s15, [r3]
 800926e:	ed97 7a07 	vldr	s14, [r7, #28]
 8009272:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009276:	ed97 7a03 	vldr	s14, [r7, #12]
 800927a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800927e:	edc7 7a06 	vstr	s15, [r7, #24]
	e0 = e;
 8009282:	4a30      	ldr	r2, [pc, #192]	; (8009344 <Velocity_Control+0x150>)
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	6013      	str	r3, [r2, #0]

    //o PIDPWM
	R_v_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 8009288:	ed97 7a02 	vldr	s14, [r7, #8]
 800928c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009290:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009294:	4b2a      	ldr	r3, [pc, #168]	; (8009340 <Velocity_Control+0x14c>)
 8009296:	edd3 6a00 	vldr	s13, [r3]
 800929a:	edd7 7a01 	vldr	s15, [r7, #4]
 800929e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80092a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80092a6:	edd7 6a00 	vldr	s13, [r7]
 80092aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80092ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80092b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092b6:	ee17 0a90 	vmov	r0, s15
 80092ba:	f7ff f87d 	bl	80083b8 <__aeabi_f2d>
 80092be:	4603      	mov	r3, r0
 80092c0:	460c      	mov	r4, r1
 80092c2:	ec44 3b10 	vmov	d0, r3, r4
 80092c6:	f00c fc05 	bl	8015ad4 <round>
 80092ca:	ec54 3b10 	vmov	r3, r4, d0
 80092ce:	4618      	mov	r0, r3
 80092d0:	4621      	mov	r1, r4
 80092d2:	f7ff fb79 	bl	80089c8 <__aeabi_d2iz>
 80092d6:	4603      	mov	r3, r0
 80092d8:	b21a      	sxth	r2, r3
 80092da:	4b1b      	ldr	r3, [pc, #108]	; (8009348 <Velocity_Control+0x154>)
 80092dc:	801a      	strh	r2, [r3, #0]
	L_v_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80092de:	ed97 7a02 	vldr	s14, [r7, #8]
 80092e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80092e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80092ea:	4b15      	ldr	r3, [pc, #84]	; (8009340 <Velocity_Control+0x14c>)
 80092ec:	edd3 6a00 	vldr	s13, [r3]
 80092f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80092f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80092f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80092fc:	edd7 6a00 	vldr	s13, [r7]
 8009300:	edd7 7a06 	vldr	s15, [r7, #24]
 8009304:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009308:	ee77 7a27 	vadd.f32	s15, s14, s15
 800930c:	ee17 0a90 	vmov	r0, s15
 8009310:	f7ff f852 	bl	80083b8 <__aeabi_f2d>
 8009314:	4603      	mov	r3, r0
 8009316:	460c      	mov	r4, r1
 8009318:	ec44 3b10 	vmov	d0, r3, r4
 800931c:	f00c fbda 	bl	8015ad4 <round>
 8009320:	ec54 3b10 	vmov	r3, r4, d0
 8009324:	4618      	mov	r0, r3
 8009326:	4621      	mov	r1, r4
 8009328:	f7ff fb4e 	bl	80089c8 <__aeabi_d2iz>
 800932c:	4603      	mov	r3, r0
 800932e:	b21a      	sxth	r2, r3
 8009330:	4b06      	ldr	r3, [pc, #24]	; (800934c <Velocity_Control+0x158>)
 8009332:	801a      	strh	r2, [r3, #0]

	//o
}
 8009334:	bf00      	nop
 8009336:	3724      	adds	r7, #36	; 0x24
 8009338:	46bd      	mov	sp, r7
 800933a:	bd90      	pop	{r4, r7, pc}
 800933c:	2000026c 	.word	0x2000026c
 8009340:	20000288 	.word	0x20000288
 8009344:	2000028c 	.word	0x2000028c
 8009348:	20018384 	.word	0x20018384
 800934c:	20018378 	.word	0x20018378

08009350 <Right_Velo_Control>:

void Right_Velo_Control(float target, float now, float T, float KP, float KI, float KD){
 8009350:	b590      	push	{r4, r7, lr}
 8009352:	b089      	sub	sp, #36	; 0x24
 8009354:	af00      	add	r7, sp, #0
 8009356:	ed87 0a05 	vstr	s0, [r7, #20]
 800935a:	edc7 0a04 	vstr	s1, [r7, #16]
 800935e:	ed87 1a03 	vstr	s2, [r7, #12]
 8009362:	edc7 1a02 	vstr	s3, [r7, #8]
 8009366:	ed87 2a01 	vstr	s4, [r7, #4]
 800936a:	edc7 2a00 	vstr	s5, [r7]

	static float ei=0, e0=0;
	 float e=0, ed=0;
 800936e:	f04f 0300 	mov.w	r3, #0
 8009372:	61fb      	str	r3, [r7, #28]
 8009374:	f04f 0300 	mov.w	r3, #0
 8009378:	61bb      	str	r3, [r7, #24]
	if(error_reset == 0){
 800937a:	4b32      	ldr	r3, [pc, #200]	; (8009444 <Right_Velo_Control+0xf4>)
 800937c:	781b      	ldrb	r3, [r3, #0]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d107      	bne.n	8009392 <Right_Velo_Control+0x42>
		ei =0;
 8009382:	4b31      	ldr	r3, [pc, #196]	; (8009448 <Right_Velo_Control+0xf8>)
 8009384:	f04f 0200 	mov.w	r2, #0
 8009388:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800938a:	4b30      	ldr	r3, [pc, #192]	; (800944c <Right_Velo_Control+0xfc>)
 800938c:	f04f 0200 	mov.w	r2, #0
 8009390:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009392:	4b2c      	ldr	r3, [pc, #176]	; (8009444 <Right_Velo_Control+0xf4>)
 8009394:	2201      	movs	r2, #1
 8009396:	701a      	strb	r2, [r3, #0]
	e = target - now;
 8009398:	ed97 7a05 	vldr	s14, [r7, #20]
 800939c:	edd7 7a04 	vldr	s15, [r7, #16]
 80093a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80093a4:	edc7 7a07 	vstr	s15, [r7, #28]
	ei += e * T;
 80093a8:	ed97 7a07 	vldr	s14, [r7, #28]
 80093ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80093b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80093b4:	4b24      	ldr	r3, [pc, #144]	; (8009448 <Right_Velo_Control+0xf8>)
 80093b6:	edd3 7a00 	vldr	s15, [r3]
 80093ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80093be:	4b22      	ldr	r3, [pc, #136]	; (8009448 <Right_Velo_Control+0xf8>)
 80093c0:	edc3 7a00 	vstr	s15, [r3]
	ed = (e - e0) / T;
 80093c4:	4b21      	ldr	r3, [pc, #132]	; (800944c <Right_Velo_Control+0xfc>)
 80093c6:	edd3 7a00 	vldr	s15, [r3]
 80093ca:	ed97 7a07 	vldr	s14, [r7, #28]
 80093ce:	ee77 6a67 	vsub.f32	s13, s14, s15
 80093d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80093d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093da:	edc7 7a06 	vstr	s15, [r7, #24]
	e0 = e;
 80093de:	4a1b      	ldr	r2, [pc, #108]	; (800944c <Right_Velo_Control+0xfc>)
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	6013      	str	r3, [r2, #0]

	R_velo_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80093e4:	ed97 7a02 	vldr	s14, [r7, #8]
 80093e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80093ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80093f0:	4b15      	ldr	r3, [pc, #84]	; (8009448 <Right_Velo_Control+0xf8>)
 80093f2:	edd3 6a00 	vldr	s13, [r3]
 80093f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80093fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80093fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009402:	edd7 6a00 	vldr	s13, [r7]
 8009406:	edd7 7a06 	vldr	s15, [r7, #24]
 800940a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800940e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009412:	ee17 0a90 	vmov	r0, s15
 8009416:	f7fe ffcf 	bl	80083b8 <__aeabi_f2d>
 800941a:	4603      	mov	r3, r0
 800941c:	460c      	mov	r4, r1
 800941e:	ec44 3b10 	vmov	d0, r3, r4
 8009422:	f00c fb57 	bl	8015ad4 <round>
 8009426:	ec54 3b10 	vmov	r3, r4, d0
 800942a:	4618      	mov	r0, r3
 800942c:	4621      	mov	r1, r4
 800942e:	f7ff facb 	bl	80089c8 <__aeabi_d2iz>
 8009432:	4603      	mov	r3, r0
 8009434:	b21a      	sxth	r2, r3
 8009436:	4b06      	ldr	r3, [pc, #24]	; (8009450 <Right_Velo_Control+0x100>)
 8009438:	801a      	strh	r2, [r3, #0]
}
 800943a:	bf00      	nop
 800943c:	3724      	adds	r7, #36	; 0x24
 800943e:	46bd      	mov	sp, r7
 8009440:	bd90      	pop	{r4, r7, pc}
 8009442:	bf00      	nop
 8009444:	2000026c 	.word	0x2000026c
 8009448:	20000290 	.word	0x20000290
 800944c:	20000294 	.word	0x20000294
 8009450:	20018370 	.word	0x20018370

08009454 <Left_Velo_Control>:

void Left_Velo_Control(float target, float now, float T, float KP, float KI, float KD){
 8009454:	b590      	push	{r4, r7, lr}
 8009456:	b089      	sub	sp, #36	; 0x24
 8009458:	af00      	add	r7, sp, #0
 800945a:	ed87 0a05 	vstr	s0, [r7, #20]
 800945e:	edc7 0a04 	vstr	s1, [r7, #16]
 8009462:	ed87 1a03 	vstr	s2, [r7, #12]
 8009466:	edc7 1a02 	vstr	s3, [r7, #8]
 800946a:	ed87 2a01 	vstr	s4, [r7, #4]
 800946e:	edc7 2a00 	vstr	s5, [r7]

	static float ei=0, e0=0;
	 float e=0, ed=0;
 8009472:	f04f 0300 	mov.w	r3, #0
 8009476:	61fb      	str	r3, [r7, #28]
 8009478:	f04f 0300 	mov.w	r3, #0
 800947c:	61bb      	str	r3, [r7, #24]
	if(error_reset == 0){
 800947e:	4b32      	ldr	r3, [pc, #200]	; (8009548 <Left_Velo_Control+0xf4>)
 8009480:	781b      	ldrb	r3, [r3, #0]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d107      	bne.n	8009496 <Left_Velo_Control+0x42>
		ei =0;
 8009486:	4b31      	ldr	r3, [pc, #196]	; (800954c <Left_Velo_Control+0xf8>)
 8009488:	f04f 0200 	mov.w	r2, #0
 800948c:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800948e:	4b30      	ldr	r3, [pc, #192]	; (8009550 <Left_Velo_Control+0xfc>)
 8009490:	f04f 0200 	mov.w	r2, #0
 8009494:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009496:	4b2c      	ldr	r3, [pc, #176]	; (8009548 <Left_Velo_Control+0xf4>)
 8009498:	2201      	movs	r2, #1
 800949a:	701a      	strb	r2, [r3, #0]
	e = target - now;
 800949c:	ed97 7a05 	vldr	s14, [r7, #20]
 80094a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80094a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094a8:	edc7 7a07 	vstr	s15, [r7, #28]
	ei += e * T;
 80094ac:	ed97 7a07 	vldr	s14, [r7, #28]
 80094b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80094b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80094b8:	4b24      	ldr	r3, [pc, #144]	; (800954c <Left_Velo_Control+0xf8>)
 80094ba:	edd3 7a00 	vldr	s15, [r3]
 80094be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80094c2:	4b22      	ldr	r3, [pc, #136]	; (800954c <Left_Velo_Control+0xf8>)
 80094c4:	edc3 7a00 	vstr	s15, [r3]
	ed = (e - e0) / T;
 80094c8:	4b21      	ldr	r3, [pc, #132]	; (8009550 <Left_Velo_Control+0xfc>)
 80094ca:	edd3 7a00 	vldr	s15, [r3]
 80094ce:	ed97 7a07 	vldr	s14, [r7, #28]
 80094d2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80094d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80094da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094de:	edc7 7a06 	vstr	s15, [r7, #24]
	e0 = e;
 80094e2:	4a1b      	ldr	r2, [pc, #108]	; (8009550 <Left_Velo_Control+0xfc>)
 80094e4:	69fb      	ldr	r3, [r7, #28]
 80094e6:	6013      	str	r3, [r2, #0]

	L_velo_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80094e8:	ed97 7a02 	vldr	s14, [r7, #8]
 80094ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80094f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80094f4:	4b15      	ldr	r3, [pc, #84]	; (800954c <Left_Velo_Control+0xf8>)
 80094f6:	edd3 6a00 	vldr	s13, [r3]
 80094fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80094fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009502:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009506:	edd7 6a00 	vldr	s13, [r7]
 800950a:	edd7 7a06 	vldr	s15, [r7, #24]
 800950e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009512:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009516:	ee17 0a90 	vmov	r0, s15
 800951a:	f7fe ff4d 	bl	80083b8 <__aeabi_f2d>
 800951e:	4603      	mov	r3, r0
 8009520:	460c      	mov	r4, r1
 8009522:	ec44 3b10 	vmov	d0, r3, r4
 8009526:	f00c fad5 	bl	8015ad4 <round>
 800952a:	ec54 3b10 	vmov	r3, r4, d0
 800952e:	4618      	mov	r0, r3
 8009530:	4621      	mov	r1, r4
 8009532:	f7ff fa49 	bl	80089c8 <__aeabi_d2iz>
 8009536:	4603      	mov	r3, r0
 8009538:	b21a      	sxth	r2, r3
 800953a:	4b06      	ldr	r3, [pc, #24]	; (8009554 <Left_Velo_Control+0x100>)
 800953c:	801a      	strh	r2, [r3, #0]
}
 800953e:	bf00      	nop
 8009540:	3724      	adds	r7, #36	; 0x24
 8009542:	46bd      	mov	sp, r7
 8009544:	bd90      	pop	{r4, r7, pc}
 8009546:	bf00      	nop
 8009548:	2000026c 	.word	0x2000026c
 800954c:	20000298 	.word	0x20000298
 8009550:	2000029c 	.word	0x2000029c
 8009554:	20018396 	.word	0x20018396

08009558 <Enc_Velo_Control>:
	R_rotate = (int16_t)round(KP*e_R + KI*ei_R + KD*ed_R);
	L_rotate = (int16_t)round(KP*e_L + KI*ei_L + KD*ed_L);

}

void Enc_Velo_Control(float T, float KP, float KI, float KD){
 8009558:	b590      	push	{r4, r7, lr}
 800955a:	b087      	sub	sp, #28
 800955c:	af00      	add	r7, sp, #0
 800955e:	ed87 0a03 	vstr	s0, [r7, #12]
 8009562:	edc7 0a02 	vstr	s1, [r7, #8]
 8009566:	ed87 1a01 	vstr	s2, [r7, #4]
 800956a:	edc7 1a00 	vstr	s3, [r7]

	static float ei=0, e0=0;
	 float e=0, ed=0;
 800956e:	f04f 0300 	mov.w	r3, #0
 8009572:	617b      	str	r3, [r7, #20]
 8009574:	f04f 0300 	mov.w	r3, #0
 8009578:	613b      	str	r3, [r7, #16]
	if(error_reset == 0){
 800957a:	4b4a      	ldr	r3, [pc, #296]	; (80096a4 <Enc_Velo_Control+0x14c>)
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d107      	bne.n	8009592 <Enc_Velo_Control+0x3a>
		ei =0;
 8009582:	4b49      	ldr	r3, [pc, #292]	; (80096a8 <Enc_Velo_Control+0x150>)
 8009584:	f04f 0200 	mov.w	r2, #0
 8009588:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800958a:	4b48      	ldr	r3, [pc, #288]	; (80096ac <Enc_Velo_Control+0x154>)
 800958c:	f04f 0200 	mov.w	r2, #0
 8009590:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009592:	4b44      	ldr	r3, [pc, #272]	; (80096a4 <Enc_Velo_Control+0x14c>)
 8009594:	2201      	movs	r2, #1
 8009596:	701a      	strb	r2, [r3, #0]
	e = L_velocity - R_velocity;
 8009598:	4b45      	ldr	r3, [pc, #276]	; (80096b0 <Enc_Velo_Control+0x158>)
 800959a:	ed93 7a00 	vldr	s14, [r3]
 800959e:	4b45      	ldr	r3, [pc, #276]	; (80096b4 <Enc_Velo_Control+0x15c>)
 80095a0:	edd3 7a00 	vldr	s15, [r3]
 80095a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80095a8:	edc7 7a05 	vstr	s15, [r7, #20]
	ei += e * T;
 80095ac:	ed97 7a05 	vldr	s14, [r7, #20]
 80095b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80095b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80095b8:	4b3b      	ldr	r3, [pc, #236]	; (80096a8 <Enc_Velo_Control+0x150>)
 80095ba:	edd3 7a00 	vldr	s15, [r3]
 80095be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095c2:	4b39      	ldr	r3, [pc, #228]	; (80096a8 <Enc_Velo_Control+0x150>)
 80095c4:	edc3 7a00 	vstr	s15, [r3]
	ed = (e - e0) / T;
 80095c8:	4b38      	ldr	r3, [pc, #224]	; (80096ac <Enc_Velo_Control+0x154>)
 80095ca:	edd3 7a00 	vldr	s15, [r3]
 80095ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80095d2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80095d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80095da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095de:	edc7 7a04 	vstr	s15, [r7, #16]
	e0 = e;
 80095e2:	4a32      	ldr	r2, [pc, #200]	; (80096ac <Enc_Velo_Control+0x154>)
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	6013      	str	r3, [r2, #0]

	R_env_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80095e8:	ed97 7a02 	vldr	s14, [r7, #8]
 80095ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80095f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80095f4:	4b2c      	ldr	r3, [pc, #176]	; (80096a8 <Enc_Velo_Control+0x150>)
 80095f6:	edd3 6a00 	vldr	s13, [r3]
 80095fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80095fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009602:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009606:	edd7 6a00 	vldr	s13, [r7]
 800960a:	edd7 7a04 	vldr	s15, [r7, #16]
 800960e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009612:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009616:	ee17 0a90 	vmov	r0, s15
 800961a:	f7fe fecd 	bl	80083b8 <__aeabi_f2d>
 800961e:	4603      	mov	r3, r0
 8009620:	460c      	mov	r4, r1
 8009622:	ec44 3b10 	vmov	d0, r3, r4
 8009626:	f00c fa55 	bl	8015ad4 <round>
 800962a:	ec54 3b10 	vmov	r3, r4, d0
 800962e:	4618      	mov	r0, r3
 8009630:	4621      	mov	r1, r4
 8009632:	f7ff f9c9 	bl	80089c8 <__aeabi_d2iz>
 8009636:	4603      	mov	r3, r0
 8009638:	b21a      	sxth	r2, r3
 800963a:	4b1f      	ldr	r3, [pc, #124]	; (80096b8 <Enc_Velo_Control+0x160>)
 800963c:	801a      	strh	r2, [r3, #0]
	L_env_control = -(int16_t)round(KP*e + KI*ei + KD*ed);
 800963e:	ed97 7a02 	vldr	s14, [r7, #8]
 8009642:	edd7 7a05 	vldr	s15, [r7, #20]
 8009646:	ee27 7a27 	vmul.f32	s14, s14, s15
 800964a:	4b17      	ldr	r3, [pc, #92]	; (80096a8 <Enc_Velo_Control+0x150>)
 800964c:	edd3 6a00 	vldr	s13, [r3]
 8009650:	edd7 7a01 	vldr	s15, [r7, #4]
 8009654:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009658:	ee37 7a27 	vadd.f32	s14, s14, s15
 800965c:	edd7 6a00 	vldr	s13, [r7]
 8009660:	edd7 7a04 	vldr	s15, [r7, #16]
 8009664:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009668:	ee77 7a27 	vadd.f32	s15, s14, s15
 800966c:	ee17 0a90 	vmov	r0, s15
 8009670:	f7fe fea2 	bl	80083b8 <__aeabi_f2d>
 8009674:	4603      	mov	r3, r0
 8009676:	460c      	mov	r4, r1
 8009678:	ec44 3b10 	vmov	d0, r3, r4
 800967c:	f00c fa2a 	bl	8015ad4 <round>
 8009680:	ec54 3b10 	vmov	r3, r4, d0
 8009684:	4618      	mov	r0, r3
 8009686:	4621      	mov	r1, r4
 8009688:	f7ff f99e 	bl	80089c8 <__aeabi_d2iz>
 800968c:	4603      	mov	r3, r0
 800968e:	b21b      	sxth	r3, r3
 8009690:	b29b      	uxth	r3, r3
 8009692:	425b      	negs	r3, r3
 8009694:	b29b      	uxth	r3, r3
 8009696:	b21a      	sxth	r2, r3
 8009698:	4b08      	ldr	r3, [pc, #32]	; (80096bc <Enc_Velo_Control+0x164>)
 800969a:	801a      	strh	r2, [r3, #0]
}
 800969c:	bf00      	nop
 800969e:	371c      	adds	r7, #28
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd90      	pop	{r4, r7, pc}
 80096a4:	2000026c 	.word	0x2000026c
 80096a8:	200002a0 	.word	0x200002a0
 80096ac:	200002a4 	.word	0x200002a4
 80096b0:	20018390 	.word	0x20018390
 80096b4:	2001839c 	.word	0x2001839c
 80096b8:	2001837c 	.word	0x2001837c
 80096bc:	2001836e 	.word	0x2001836e

080096c0 <FLASH_Unlock>:
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;



inline static void FLASH_Unlock(void)
{
 80096c0:	b480      	push	{r7}
 80096c2:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 80096c4:	4b05      	ldr	r3, [pc, #20]	; (80096dc <FLASH_Unlock+0x1c>)
 80096c6:	4a06      	ldr	r2, [pc, #24]	; (80096e0 <FLASH_Unlock+0x20>)
 80096c8:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 80096ca:	4b04      	ldr	r3, [pc, #16]	; (80096dc <FLASH_Unlock+0x1c>)
 80096cc:	4a05      	ldr	r2, [pc, #20]	; (80096e4 <FLASH_Unlock+0x24>)
 80096ce:	605a      	str	r2, [r3, #4]
}
 80096d0:	bf00      	nop
 80096d2:	46bd      	mov	sp, r7
 80096d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d8:	4770      	bx	lr
 80096da:	bf00      	nop
 80096dc:	40023c00 	.word	0x40023c00
 80096e0:	45670123 	.word	0x45670123
 80096e4:	cdef89ab 	.word	0xcdef89ab

080096e8 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 80096e8:	b480      	push	{r7}
 80096ea:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 80096ec:	4b05      	ldr	r3, [pc, #20]	; (8009704 <FLASH_Lock+0x1c>)
 80096ee:	691b      	ldr	r3, [r3, #16]
 80096f0:	4a04      	ldr	r2, [pc, #16]	; (8009704 <FLASH_Lock+0x1c>)
 80096f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80096f6:	6113      	str	r3, [r2, #16]

}
 80096f8:	bf00      	nop
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	40023c00 	.word	0x40023c00

08009708 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 8009708:	b480      	push	{r7}
 800970a:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800970c:	bf00      	nop
 800970e:	4b05      	ldr	r3, [pc, #20]	; (8009724 <FLASH_WaitBusy+0x1c>)
 8009710:	68db      	ldr	r3, [r3, #12]
 8009712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009716:	2b00      	cmp	r3, #0
 8009718:	d1f9      	bne.n	800970e <FLASH_WaitBusy+0x6>
}
 800971a:	bf00      	nop
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr
 8009724:	40023c00 	.word	0x40023c00

08009728 <FLASH_Erease8>:

void FLASH_Erease8(void)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	af00      	add	r7, sp, #0
	FLASH_Unlock();
 800972c:	f7ff ffc8 	bl	80096c0 <FLASH_Unlock>

	FLASH_WaitBusy();
 8009730:	f7ff ffea 	bl	8009708 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_CR_SER;//SER Bitset
 8009734:	4b0b      	ldr	r3, [pc, #44]	; (8009764 <FLASH_Erease8+0x3c>)
 8009736:	691b      	ldr	r3, [r3, #16]
 8009738:	4a0a      	ldr	r2, [pc, #40]	; (8009764 <FLASH_Erease8+0x3c>)
 800973a:	f043 0302 	orr.w	r3, r3, #2
 800973e:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_SECTOR8 & FLASH_CR_SNB_Msk;//
 8009740:	4b08      	ldr	r3, [pc, #32]	; (8009764 <FLASH_Erease8+0x3c>)
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	4a07      	ldr	r2, [pc, #28]	; (8009764 <FLASH_Erease8+0x3c>)
 8009746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800974a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_STRT;//STRT Bitset
 800974c:	4b05      	ldr	r3, [pc, #20]	; (8009764 <FLASH_Erease8+0x3c>)
 800974e:	691b      	ldr	r3, [r3, #16]
 8009750:	4a04      	ldr	r2, [pc, #16]	; (8009764 <FLASH_Erease8+0x3c>)
 8009752:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009756:	6113      	str	r3, [r2, #16]

	FLASH_WaitBusy();
 8009758:	f7ff ffd6 	bl	8009708 <FLASH_WaitBusy>

	FLASH_Lock();
 800975c:	f7ff ffc4 	bl	80096e8 <FLASH_Lock>
}
 8009760:	bf00      	nop
 8009762:	bd80      	pop	{r7, pc}
 8009764:	40023c00 	.word	0x40023c00

08009768 <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b082      	sub	sp, #8
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 8009774:	f7ff ffa4 	bl	80096c0 <FLASH_Unlock>

	FLASH_WaitBusy();
 8009778:	f7ff ffc6 	bl	8009708 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800977c:	4b0e      	ldr	r3, [pc, #56]	; (80097b8 <FLASH_Write_Word_F+0x50>)
 800977e:	691b      	ldr	r3, [r3, #16]
 8009780:	4a0d      	ldr	r2, [pc, #52]	; (80097b8 <FLASH_Write_Word_F+0x50>)
 8009782:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009786:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 8009788:	4b0b      	ldr	r3, [pc, #44]	; (80097b8 <FLASH_Write_Word_F+0x50>)
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	4a0a      	ldr	r2, [pc, #40]	; (80097b8 <FLASH_Write_Word_F+0x50>)
 800978e:	f043 0301 	orr.w	r3, r3, #1
 8009792:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	683a      	ldr	r2, [r7, #0]
 8009798:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800979a:	f7ff ffb5 	bl	8009708 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800979e:	4b06      	ldr	r3, [pc, #24]	; (80097b8 <FLASH_Write_Word_F+0x50>)
 80097a0:	691b      	ldr	r3, [r3, #16]
 80097a2:	4a05      	ldr	r2, [pc, #20]	; (80097b8 <FLASH_Write_Word_F+0x50>)
 80097a4:	f023 0301 	bic.w	r3, r3, #1
 80097a8:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 80097aa:	f7ff ff9d 	bl	80096e8 <FLASH_Lock>
}
 80097ae:	bf00      	nop
 80097b0:	3708      	adds	r7, #8
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	40023c00 	.word	0x40023c00

080097bc <FLASH_ReadData>:

	FLASH_Lock();
}*/

void FLASH_ReadData(uint32_t address, uint32_t* data, uint32_t size)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b084      	sub	sp, #16
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	60f8      	str	r0, [r7, #12]
 80097c4:	60b9      	str	r1, [r7, #8]
 80097c6:	607a      	str	r2, [r7, #4]
  memcpy(data, (uint32_t*)address, size);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	4619      	mov	r1, r3
 80097ce:	68b8      	ldr	r0, [r7, #8]
 80097d0:	f00c f9f4 	bl	8015bbc <memcpy>
  //memcpy()
}
 80097d4:	bf00      	nop
 80097d6:	3710      	adds	r7, #16
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <read_byte>:
#include "ICM_20648.h"

volatile int16_t	xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	4603      	mov	r3, r0
 80097e4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80097e6:	79fb      	ldrb	r3, [r7, #7]
 80097e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80097f0:	2200      	movs	r2, #0
 80097f2:	2104      	movs	r1, #4
 80097f4:	480d      	ldr	r0, [pc, #52]	; (800982c <read_byte+0x50>)
 80097f6:	f008 ff9d 	bl	8012734 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 80097fa:	f107 010f 	add.w	r1, r7, #15
 80097fe:	2364      	movs	r3, #100	; 0x64
 8009800:	2201      	movs	r2, #1
 8009802:	480b      	ldr	r0, [pc, #44]	; (8009830 <read_byte+0x54>)
 8009804:	f009 fc76 	bl	80130f4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 8009808:	f107 010e 	add.w	r1, r7, #14
 800980c:	2364      	movs	r3, #100	; 0x64
 800980e:	2201      	movs	r2, #1
 8009810:	4807      	ldr	r0, [pc, #28]	; (8009830 <read_byte+0x54>)
 8009812:	f009 fda3 	bl	801335c <HAL_SPI_Receive>
	CS_SET;
 8009816:	2201      	movs	r2, #1
 8009818:	2104      	movs	r1, #4
 800981a:	4804      	ldr	r0, [pc, #16]	; (800982c <read_byte+0x50>)
 800981c:	f008 ff8a 	bl	8012734 <HAL_GPIO_WritePin>

	return val;
 8009820:	7bbb      	ldrb	r3, [r7, #14]
}
 8009822:	4618      	mov	r0, r3
 8009824:	3710      	adds	r7, #16
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	40020c00 	.word	0x40020c00
 8009830:	2001851c 	.word	0x2001851c

08009834 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	4603      	mov	r3, r0
 800983c:	460a      	mov	r2, r1
 800983e:	71fb      	strb	r3, [r7, #7]
 8009840:	4613      	mov	r3, r2
 8009842:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8009844:	79fb      	ldrb	r3, [r7, #7]
 8009846:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800984a:	b2db      	uxtb	r3, r3
 800984c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800984e:	2200      	movs	r2, #0
 8009850:	2104      	movs	r1, #4
 8009852:	480c      	ldr	r0, [pc, #48]	; (8009884 <write_byte+0x50>)
 8009854:	f008 ff6e 	bl	8012734 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 8009858:	f107 010f 	add.w	r1, r7, #15
 800985c:	2364      	movs	r3, #100	; 0x64
 800985e:	2201      	movs	r2, #1
 8009860:	4809      	ldr	r0, [pc, #36]	; (8009888 <write_byte+0x54>)
 8009862:	f009 fc47 	bl	80130f4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 8009866:	1db9      	adds	r1, r7, #6
 8009868:	2364      	movs	r3, #100	; 0x64
 800986a:	2201      	movs	r2, #1
 800986c:	4806      	ldr	r0, [pc, #24]	; (8009888 <write_byte+0x54>)
 800986e:	f009 fc41 	bl	80130f4 <HAL_SPI_Transmit>
	CS_SET;
 8009872:	2201      	movs	r2, #1
 8009874:	2104      	movs	r1, #4
 8009876:	4803      	ldr	r0, [pc, #12]	; (8009884 <write_byte+0x50>)
 8009878:	f008 ff5c 	bl	8012734 <HAL_GPIO_WritePin>
}
 800987c:	bf00      	nop
 800987e:	3710      	adds	r7, #16
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}
 8009884:	40020c00 	.word	0x40020c00
 8009888:	2001851c 	.word	0x2001851c

0800988c <IMU_init>:

uint8_t IMU_init() {
 800988c:	b580      	push	{r7, lr}
 800988e:	b082      	sub	sp, #8
 8009890:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 8009892:	2000      	movs	r0, #0
 8009894:	f7ff ffa2 	bl	80097dc <read_byte>
 8009898:	4603      	mov	r3, r0
 800989a:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800989c:	79bb      	ldrb	r3, [r7, #6]
 800989e:	2be0      	cmp	r3, #224	; 0xe0
 80098a0:	d119      	bne.n	80098d6 <IMU_init+0x4a>
		ret = 1;
 80098a2:	2301      	movs	r3, #1
 80098a4:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 80098a6:	2101      	movs	r1, #1
 80098a8:	2006      	movs	r0, #6
 80098aa:	f7ff ffc3 	bl	8009834 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 80098ae:	2110      	movs	r1, #16
 80098b0:	2003      	movs	r0, #3
 80098b2:	f7ff ffbf 	bl	8009834 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 80098b6:	2120      	movs	r1, #32
 80098b8:	207f      	movs	r0, #127	; 0x7f
 80098ba:	f7ff ffbb 	bl	8009834 <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 80098be:	2117      	movs	r1, #23
 80098c0:	2001      	movs	r0, #1
 80098c2:	f7ff ffb7 	bl	8009834 <write_byte>

		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//	16g
 80098c6:	2106      	movs	r1, #6
 80098c8:	2014      	movs	r0, #20
 80098ca:	f7ff ffb3 	bl	8009834 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 80098ce:	2100      	movs	r1, #0
 80098d0:	207f      	movs	r0, #127	; 0x7f
 80098d2:	f7ff ffaf 	bl	8009834 <write_byte>
	}
	return ret;
 80098d6:	79fb      	ldrb	r3, [r7, #7]
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3708      	adds	r7, #8
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}

080098e0 <read_gyro_data>:

void read_gyro_data() {
 80098e0:	b598      	push	{r3, r4, r7, lr}
 80098e2:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80098e4:	2033      	movs	r0, #51	; 0x33
 80098e6:	f7ff ff79 	bl	80097dc <read_byte>
 80098ea:	4603      	mov	r3, r0
 80098ec:	021b      	lsls	r3, r3, #8
 80098ee:	b21c      	sxth	r4, r3
 80098f0:	2034      	movs	r0, #52	; 0x34
 80098f2:	f7ff ff73 	bl	80097dc <read_byte>
 80098f6:	4603      	mov	r3, r0
 80098f8:	b21b      	sxth	r3, r3
 80098fa:	4323      	orrs	r3, r4
 80098fc:	b21a      	sxth	r2, r3
 80098fe:	4b11      	ldr	r3, [pc, #68]	; (8009944 <read_gyro_data+0x64>)
 8009900:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8009902:	2035      	movs	r0, #53	; 0x35
 8009904:	f7ff ff6a 	bl	80097dc <read_byte>
 8009908:	4603      	mov	r3, r0
 800990a:	021b      	lsls	r3, r3, #8
 800990c:	b21c      	sxth	r4, r3
 800990e:	2036      	movs	r0, #54	; 0x36
 8009910:	f7ff ff64 	bl	80097dc <read_byte>
 8009914:	4603      	mov	r3, r0
 8009916:	b21b      	sxth	r3, r3
 8009918:	4323      	orrs	r3, r4
 800991a:	b21a      	sxth	r2, r3
 800991c:	4b0a      	ldr	r3, [pc, #40]	; (8009948 <read_gyro_data+0x68>)
 800991e:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8009920:	2037      	movs	r0, #55	; 0x37
 8009922:	f7ff ff5b 	bl	80097dc <read_byte>
 8009926:	4603      	mov	r3, r0
 8009928:	021b      	lsls	r3, r3, #8
 800992a:	b21c      	sxth	r4, r3
 800992c:	2038      	movs	r0, #56	; 0x38
 800992e:	f7ff ff55 	bl	80097dc <read_byte>
 8009932:	4603      	mov	r3, r0
 8009934:	b21b      	sxth	r3, r3
 8009936:	4323      	orrs	r3, r4
 8009938:	b21a      	sxth	r2, r3
 800993a:	4b04      	ldr	r3, [pc, #16]	; (800994c <read_gyro_data+0x6c>)
 800993c:	801a      	strh	r2, [r3, #0]
}
 800993e:	bf00      	nop
 8009940:	bd98      	pop	{r3, r4, r7, pc}
 8009942:	bf00      	nop
 8009944:	200183aa 	.word	0x200183aa
 8009948:	200183a8 	.word	0x200183a8
 800994c:	200183a2 	.word	0x200183a2

08009950 <read_accel_data>:

void read_accel_data() {
 8009950:	b598      	push	{r3, r4, r7, lr}
 8009952:	af00      	add	r7, sp, #0
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
 8009954:	202d      	movs	r0, #45	; 0x2d
 8009956:	f7ff ff41 	bl	80097dc <read_byte>
 800995a:	4603      	mov	r3, r0
 800995c:	021b      	lsls	r3, r3, #8
 800995e:	b21c      	sxth	r4, r3
 8009960:	202e      	movs	r0, #46	; 0x2e
 8009962:	f7ff ff3b 	bl	80097dc <read_byte>
 8009966:	4603      	mov	r3, r0
 8009968:	b21b      	sxth	r3, r3
 800996a:	4323      	orrs	r3, r4
 800996c:	b21a      	sxth	r2, r3
 800996e:	4b11      	ldr	r3, [pc, #68]	; (80099b4 <read_accel_data+0x64>)
 8009970:	801a      	strh	r2, [r3, #0]
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
 8009972:	202f      	movs	r0, #47	; 0x2f
 8009974:	f7ff ff32 	bl	80097dc <read_byte>
 8009978:	4603      	mov	r3, r0
 800997a:	021b      	lsls	r3, r3, #8
 800997c:	b21c      	sxth	r4, r3
 800997e:	2030      	movs	r0, #48	; 0x30
 8009980:	f7ff ff2c 	bl	80097dc <read_byte>
 8009984:	4603      	mov	r3, r0
 8009986:	b21b      	sxth	r3, r3
 8009988:	4323      	orrs	r3, r4
 800998a:	b21a      	sxth	r2, r3
 800998c:	4b0a      	ldr	r3, [pc, #40]	; (80099b8 <read_accel_data+0x68>)
 800998e:	801a      	strh	r2, [r3, #0]
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
 8009990:	2031      	movs	r0, #49	; 0x31
 8009992:	f7ff ff23 	bl	80097dc <read_byte>
 8009996:	4603      	mov	r3, r0
 8009998:	021b      	lsls	r3, r3, #8
 800999a:	b21c      	sxth	r4, r3
 800999c:	2032      	movs	r0, #50	; 0x32
 800999e:	f7ff ff1d 	bl	80097dc <read_byte>
 80099a2:	4603      	mov	r3, r0
 80099a4:	b21b      	sxth	r3, r3
 80099a6:	4323      	orrs	r3, r4
 80099a8:	b21a      	sxth	r2, r3
 80099aa:	4b04      	ldr	r3, [pc, #16]	; (80099bc <read_accel_data+0x6c>)
 80099ac:	801a      	strh	r2, [r3, #0]
}
 80099ae:	bf00      	nop
 80099b0:	bd98      	pop	{r3, r4, r7, pc}
 80099b2:	bf00      	nop
 80099b4:	200183a6 	.word	0x200183a6
 80099b8:	200183ac 	.word	0x200183ac
 80099bc:	200183a4 	.word	0x200183a4

080099c0 <__io_putchar>:
#ifdef __GNUC__
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b082      	sub	sp, #8
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 80099c8:	1d39      	adds	r1, r7, #4
 80099ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80099ce:	2201      	movs	r2, #1
 80099d0:	4803      	ldr	r0, [pc, #12]	; (80099e0 <__io_putchar+0x20>)
 80099d2:	f00b fc1f 	bl	8015214 <HAL_UART_Transmit>
	return ch;
 80099d6:	687b      	ldr	r3, [r7, #4]
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3708      	adds	r7, #8
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}
 80099e0:	200185c8 	.word	0x200185c8

080099e4 <Motor_Count_Clear>:
	*R_counter = round(567 * R_Volt);
	*L_counter = round(567 * L_Volt);

}

void Motor_Count_Clear(){
 80099e4:	b480      	push	{r7}
 80099e6:	af00      	add	r7, sp, #0
	 L_motor = L_v_control =  L_wall = L_leftwall = L_rightwall = L_rotate = L_angular_velocity = L_env_control = L_velo_control = 0;
 80099e8:	4b2d      	ldr	r3, [pc, #180]	; (8009aa0 <Motor_Count_Clear+0xbc>)
 80099ea:	2200      	movs	r2, #0
 80099ec:	801a      	strh	r2, [r3, #0]
 80099ee:	4b2c      	ldr	r3, [pc, #176]	; (8009aa0 <Motor_Count_Clear+0xbc>)
 80099f0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80099f4:	4b2b      	ldr	r3, [pc, #172]	; (8009aa4 <Motor_Count_Clear+0xc0>)
 80099f6:	801a      	strh	r2, [r3, #0]
 80099f8:	4b2a      	ldr	r3, [pc, #168]	; (8009aa4 <Motor_Count_Clear+0xc0>)
 80099fa:	f9b3 2000 	ldrsh.w	r2, [r3]
 80099fe:	4b2a      	ldr	r3, [pc, #168]	; (8009aa8 <Motor_Count_Clear+0xc4>)
 8009a00:	801a      	strh	r2, [r3, #0]
 8009a02:	4b29      	ldr	r3, [pc, #164]	; (8009aa8 <Motor_Count_Clear+0xc4>)
 8009a04:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a08:	4b28      	ldr	r3, [pc, #160]	; (8009aac <Motor_Count_Clear+0xc8>)
 8009a0a:	801a      	strh	r2, [r3, #0]
 8009a0c:	4b27      	ldr	r3, [pc, #156]	; (8009aac <Motor_Count_Clear+0xc8>)
 8009a0e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a12:	4b27      	ldr	r3, [pc, #156]	; (8009ab0 <Motor_Count_Clear+0xcc>)
 8009a14:	801a      	strh	r2, [r3, #0]
 8009a16:	4b26      	ldr	r3, [pc, #152]	; (8009ab0 <Motor_Count_Clear+0xcc>)
 8009a18:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a1c:	4b25      	ldr	r3, [pc, #148]	; (8009ab4 <Motor_Count_Clear+0xd0>)
 8009a1e:	801a      	strh	r2, [r3, #0]
 8009a20:	4b24      	ldr	r3, [pc, #144]	; (8009ab4 <Motor_Count_Clear+0xd0>)
 8009a22:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a26:	4b24      	ldr	r3, [pc, #144]	; (8009ab8 <Motor_Count_Clear+0xd4>)
 8009a28:	801a      	strh	r2, [r3, #0]
 8009a2a:	4b23      	ldr	r3, [pc, #140]	; (8009ab8 <Motor_Count_Clear+0xd4>)
 8009a2c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a30:	4b22      	ldr	r3, [pc, #136]	; (8009abc <Motor_Count_Clear+0xd8>)
 8009a32:	801a      	strh	r2, [r3, #0]
 8009a34:	4b21      	ldr	r3, [pc, #132]	; (8009abc <Motor_Count_Clear+0xd8>)
 8009a36:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a3a:	4b21      	ldr	r3, [pc, #132]	; (8009ac0 <Motor_Count_Clear+0xdc>)
 8009a3c:	801a      	strh	r2, [r3, #0]
	 R_motor = R_v_control = R_wall = R_leftwall = R_rightwall = R_rotate = R_angular_velocity = R_env_control = R_velo_control = 0;
 8009a3e:	4b21      	ldr	r3, [pc, #132]	; (8009ac4 <Motor_Count_Clear+0xe0>)
 8009a40:	2200      	movs	r2, #0
 8009a42:	801a      	strh	r2, [r3, #0]
 8009a44:	4b1f      	ldr	r3, [pc, #124]	; (8009ac4 <Motor_Count_Clear+0xe0>)
 8009a46:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a4a:	4b1f      	ldr	r3, [pc, #124]	; (8009ac8 <Motor_Count_Clear+0xe4>)
 8009a4c:	801a      	strh	r2, [r3, #0]
 8009a4e:	4b1e      	ldr	r3, [pc, #120]	; (8009ac8 <Motor_Count_Clear+0xe4>)
 8009a50:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a54:	4b1d      	ldr	r3, [pc, #116]	; (8009acc <Motor_Count_Clear+0xe8>)
 8009a56:	801a      	strh	r2, [r3, #0]
 8009a58:	4b1c      	ldr	r3, [pc, #112]	; (8009acc <Motor_Count_Clear+0xe8>)
 8009a5a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a5e:	4b1c      	ldr	r3, [pc, #112]	; (8009ad0 <Motor_Count_Clear+0xec>)
 8009a60:	801a      	strh	r2, [r3, #0]
 8009a62:	4b1b      	ldr	r3, [pc, #108]	; (8009ad0 <Motor_Count_Clear+0xec>)
 8009a64:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a68:	4b1a      	ldr	r3, [pc, #104]	; (8009ad4 <Motor_Count_Clear+0xf0>)
 8009a6a:	801a      	strh	r2, [r3, #0]
 8009a6c:	4b19      	ldr	r3, [pc, #100]	; (8009ad4 <Motor_Count_Clear+0xf0>)
 8009a6e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a72:	4b19      	ldr	r3, [pc, #100]	; (8009ad8 <Motor_Count_Clear+0xf4>)
 8009a74:	801a      	strh	r2, [r3, #0]
 8009a76:	4b18      	ldr	r3, [pc, #96]	; (8009ad8 <Motor_Count_Clear+0xf4>)
 8009a78:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a7c:	4b17      	ldr	r3, [pc, #92]	; (8009adc <Motor_Count_Clear+0xf8>)
 8009a7e:	801a      	strh	r2, [r3, #0]
 8009a80:	4b16      	ldr	r3, [pc, #88]	; (8009adc <Motor_Count_Clear+0xf8>)
 8009a82:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a86:	4b16      	ldr	r3, [pc, #88]	; (8009ae0 <Motor_Count_Clear+0xfc>)
 8009a88:	801a      	strh	r2, [r3, #0]
 8009a8a:	4b15      	ldr	r3, [pc, #84]	; (8009ae0 <Motor_Count_Clear+0xfc>)
 8009a8c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a90:	4b14      	ldr	r3, [pc, #80]	; (8009ae4 <Motor_Count_Clear+0x100>)
 8009a92:	801a      	strh	r2, [r3, #0]
}
 8009a94:	bf00      	nop
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr
 8009a9e:	bf00      	nop
 8009aa0:	20018396 	.word	0x20018396
 8009aa4:	2001836e 	.word	0x2001836e
 8009aa8:	20018386 	.word	0x20018386
 8009aac:	2001838c 	.word	0x2001838c
 8009ab0:	2001836c 	.word	0x2001836c
 8009ab4:	2001837a 	.word	0x2001837a
 8009ab8:	20018394 	.word	0x20018394
 8009abc:	20018378 	.word	0x20018378
 8009ac0:	20018fe0 	.word	0x20018fe0
 8009ac4:	20018370 	.word	0x20018370
 8009ac8:	2001837c 	.word	0x2001837c
 8009acc:	2001838a 	.word	0x2001838a
 8009ad0:	2001838e 	.word	0x2001838e
 8009ad4:	20018388 	.word	0x20018388
 8009ad8:	200183a0 	.word	0x200183a0
 8009adc:	2001837e 	.word	0x2001837e
 8009ae0:	20018384 	.word	0x20018384
 8009ae4:	2001848c 	.word	0x2001848c

08009ae8 <Tim_Count>:

void Tim_Count(){
 8009ae8:	b598      	push	{r3, r4, r7, lr}
 8009aea:	af00      	add	r7, sp, #0


	if(mode.select%2 != 1){
 8009aec:	4b19      	ldr	r3, [pc, #100]	; (8009b54 <Tim_Count+0x6c>)
 8009aee:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	f003 0301 	and.w	r3, r3, #1
 8009af8:	bfb8      	it	lt
 8009afa:	425b      	neglt	r3, r3
 8009afc:	b25b      	sxtb	r3, r3
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d025      	beq.n	8009b4e <Tim_Count+0x66>
		timer += 1;
 8009b02:	4b15      	ldr	r3, [pc, #84]	; (8009b58 <Tim_Count+0x70>)
 8009b04:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009b08:	f04f 0200 	mov.w	r2, #0
 8009b0c:	4b13      	ldr	r3, [pc, #76]	; (8009b5c <Tim_Count+0x74>)
 8009b0e:	f7fe faf5 	bl	80080fc <__adddf3>
 8009b12:	4603      	mov	r3, r0
 8009b14:	460c      	mov	r4, r1
 8009b16:	4a10      	ldr	r2, [pc, #64]	; (8009b58 <Tim_Count+0x70>)
 8009b18:	e9c2 3400 	strd	r3, r4, [r2]
		if(timer == 1000){
 8009b1c:	4b0e      	ldr	r3, [pc, #56]	; (8009b58 <Tim_Count+0x70>)
 8009b1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009b22:	f04f 0200 	mov.w	r2, #0
 8009b26:	4b0e      	ldr	r3, [pc, #56]	; (8009b60 <Tim_Count+0x78>)
 8009b28:	f7fe ff06 	bl	8008938 <__aeabi_dcmpeq>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d100      	bne.n	8009b34 <Tim_Count+0x4c>
			self_timer ++;
		}
	}

}
 8009b32:	e00c      	b.n	8009b4e <Tim_Count+0x66>
			self_timer ++;
 8009b34:	4b0b      	ldr	r3, [pc, #44]	; (8009b64 <Tim_Count+0x7c>)
 8009b36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009b3a:	f04f 0200 	mov.w	r2, #0
 8009b3e:	4b07      	ldr	r3, [pc, #28]	; (8009b5c <Tim_Count+0x74>)
 8009b40:	f7fe fadc 	bl	80080fc <__adddf3>
 8009b44:	4603      	mov	r3, r0
 8009b46:	460c      	mov	r4, r1
 8009b48:	4a06      	ldr	r2, [pc, #24]	; (8009b64 <Tim_Count+0x7c>)
 8009b4a:	e9c2 3400 	strd	r3, r4, [r2]
}
 8009b4e:	bf00      	nop
 8009b50:	bd98      	pop	{r3, r4, r7, pc}
 8009b52:	bf00      	nop
 8009b54:	20000068 	.word	0x20000068
 8009b58:	200142d8 	.word	0x200142d8
 8009b5c:	3ff00000 	.word	0x3ff00000
 8009b60:	408f4000 	.word	0x408f4000
 8009b64:	200142d0 	.word	0x200142d0

08009b68 <map_init>:

void map_init(){
 8009b68:	b4b0      	push	{r4, r5, r7}
 8009b6a:	af00      	add	r7, sp, #0
	static int i = 0, j=0;

	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009b6c:	4b3c      	ldr	r3, [pc, #240]	; (8009c60 <map_init+0xf8>)
 8009b6e:	2200      	movs	r2, #0
 8009b70:	601a      	str	r2, [r3, #0]
 8009b72:	e06c      	b.n	8009c4e <map_init+0xe6>
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009b74:	4b3b      	ldr	r3, [pc, #236]	; (8009c64 <map_init+0xfc>)
 8009b76:	2200      	movs	r2, #0
 8009b78:	601a      	str	r2, [r3, #0]
 8009b7a:	e05f      	b.n	8009c3c <map_init+0xd4>
			wall[i][j].north
			= wall[i][j].east
			= wall[i][j].south
			= wall[i][j].west = UNKNOWN;
 8009b7c:	4b38      	ldr	r3, [pc, #224]	; (8009c60 <map_init+0xf8>)
 8009b7e:	681a      	ldr	r2, [r3, #0]
 8009b80:	4b38      	ldr	r3, [pc, #224]	; (8009c64 <map_init+0xfc>)
 8009b82:	6818      	ldr	r0, [r3, #0]
 8009b84:	4c38      	ldr	r4, [pc, #224]	; (8009c68 <map_init+0x100>)
 8009b86:	4613      	mov	r3, r2
 8009b88:	00db      	lsls	r3, r3, #3
 8009b8a:	4413      	add	r3, r2
 8009b8c:	1819      	adds	r1, r3, r0
 8009b8e:	f814 3011 	ldrb.w	r3, [r4, r1, lsl #1]
 8009b92:	2502      	movs	r5, #2
 8009b94:	f365 1387 	bfi	r3, r5, #6, #2
 8009b98:	f804 3011 	strb.w	r3, [r4, r1, lsl #1]
			= wall[i][j].south
 8009b9c:	4b30      	ldr	r3, [pc, #192]	; (8009c60 <map_init+0xf8>)
 8009b9e:	6819      	ldr	r1, [r3, #0]
 8009ba0:	4b30      	ldr	r3, [pc, #192]	; (8009c64 <map_init+0xfc>)
 8009ba2:	681c      	ldr	r4, [r3, #0]
			= wall[i][j].west = UNKNOWN;
 8009ba4:	4d30      	ldr	r5, [pc, #192]	; (8009c68 <map_init+0x100>)
 8009ba6:	4613      	mov	r3, r2
 8009ba8:	00db      	lsls	r3, r3, #3
 8009baa:	4413      	add	r3, r2
 8009bac:	4403      	add	r3, r0
 8009bae:	f815 3013 	ldrb.w	r3, [r5, r3, lsl #1]
 8009bb2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009bb6:	b2dd      	uxtb	r5, r3
 8009bb8:	482b      	ldr	r0, [pc, #172]	; (8009c68 <map_init+0x100>)
 8009bba:	460b      	mov	r3, r1
 8009bbc:	00db      	lsls	r3, r3, #3
 8009bbe:	440b      	add	r3, r1
 8009bc0:	191a      	adds	r2, r3, r4
 8009bc2:	f810 3012 	ldrb.w	r3, [r0, r2, lsl #1]
 8009bc6:	f365 1305 	bfi	r3, r5, #4, #2
 8009bca:	f800 3012 	strb.w	r3, [r0, r2, lsl #1]
			= wall[i][j].east
 8009bce:	4b24      	ldr	r3, [pc, #144]	; (8009c60 <map_init+0xf8>)
 8009bd0:	681a      	ldr	r2, [r3, #0]
 8009bd2:	4b24      	ldr	r3, [pc, #144]	; (8009c64 <map_init+0xfc>)
 8009bd4:	6818      	ldr	r0, [r3, #0]
			= wall[i][j].south
 8009bd6:	4d24      	ldr	r5, [pc, #144]	; (8009c68 <map_init+0x100>)
 8009bd8:	460b      	mov	r3, r1
 8009bda:	00db      	lsls	r3, r3, #3
 8009bdc:	440b      	add	r3, r1
 8009bde:	4423      	add	r3, r4
 8009be0:	f815 3013 	ldrb.w	r3, [r5, r3, lsl #1]
 8009be4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009be8:	b2dd      	uxtb	r5, r3
 8009bea:	4c1f      	ldr	r4, [pc, #124]	; (8009c68 <map_init+0x100>)
 8009bec:	4613      	mov	r3, r2
 8009bee:	00db      	lsls	r3, r3, #3
 8009bf0:	4413      	add	r3, r2
 8009bf2:	1819      	adds	r1, r3, r0
 8009bf4:	f814 3011 	ldrb.w	r3, [r4, r1, lsl #1]
 8009bf8:	f365 0383 	bfi	r3, r5, #2, #2
 8009bfc:	f804 3011 	strb.w	r3, [r4, r1, lsl #1]
			wall[i][j].north
 8009c00:	4b17      	ldr	r3, [pc, #92]	; (8009c60 <map_init+0xf8>)
 8009c02:	681c      	ldr	r4, [r3, #0]
 8009c04:	4b17      	ldr	r3, [pc, #92]	; (8009c64 <map_init+0xfc>)
 8009c06:	681d      	ldr	r5, [r3, #0]
			= wall[i][j].east
 8009c08:	4917      	ldr	r1, [pc, #92]	; (8009c68 <map_init+0x100>)
 8009c0a:	4613      	mov	r3, r2
 8009c0c:	00db      	lsls	r3, r3, #3
 8009c0e:	4413      	add	r3, r2
 8009c10:	4403      	add	r3, r0
 8009c12:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8009c16:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8009c1a:	b2d8      	uxtb	r0, r3
 8009c1c:	4912      	ldr	r1, [pc, #72]	; (8009c68 <map_init+0x100>)
 8009c1e:	4623      	mov	r3, r4
 8009c20:	00db      	lsls	r3, r3, #3
 8009c22:	4423      	add	r3, r4
 8009c24:	195a      	adds	r2, r3, r5
 8009c26:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 8009c2a:	f360 0301 	bfi	r3, r0, #0, #2
 8009c2e:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009c32:	4b0c      	ldr	r3, [pc, #48]	; (8009c64 <map_init+0xfc>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	3301      	adds	r3, #1
 8009c38:	4a0a      	ldr	r2, [pc, #40]	; (8009c64 <map_init+0xfc>)
 8009c3a:	6013      	str	r3, [r2, #0]
 8009c3c:	4b09      	ldr	r3, [pc, #36]	; (8009c64 <map_init+0xfc>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2b08      	cmp	r3, #8
 8009c42:	dd9b      	ble.n	8009b7c <map_init+0x14>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009c44:	4b06      	ldr	r3, [pc, #24]	; (8009c60 <map_init+0xf8>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	3301      	adds	r3, #1
 8009c4a:	4a05      	ldr	r2, [pc, #20]	; (8009c60 <map_init+0xf8>)
 8009c4c:	6013      	str	r3, [r2, #0]
 8009c4e:	4b04      	ldr	r3, [pc, #16]	; (8009c60 <map_init+0xf8>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	2b08      	cmp	r3, #8
 8009c54:	dd8e      	ble.n	8009b74 <map_init+0xc>

		}

	}
}
 8009c56:	bf00      	nop
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bcb0      	pop	{r4, r5, r7}
 8009c5c:	4770      	bx	lr
 8009c5e:	bf00      	nop
 8009c60:	20018310 	.word	0x20018310
 8009c64:	20018314 	.word	0x20018314
 8009c68:	20018efc 	.word	0x20018efc

08009c6c <mapcopy>:

void mapcopy(){
 8009c6c:	b490      	push	{r4, r7}
 8009c6e:	af00      	add	r7, sp, #0
		}

	}
#endif

	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009c70:	4b4f      	ldr	r3, [pc, #316]	; (8009db0 <mapcopy+0x144>)
 8009c72:	2208      	movs	r2, #8
 8009c74:	601a      	str	r2, [r3, #0]
 8009c76:	e065      	b.n	8009d44 <mapcopy+0xd8>
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009c78:	4b4e      	ldr	r3, [pc, #312]	; (8009db4 <mapcopy+0x148>)
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	601a      	str	r2, [r3, #0]
 8009c7e:	e058      	b.n	8009d32 <mapcopy+0xc6>
			work_ram[k] = wall[i][j].north;
 8009c80:	4b4c      	ldr	r3, [pc, #304]	; (8009db4 <mapcopy+0x148>)
 8009c82:	681a      	ldr	r2, [r3, #0]
 8009c84:	4b4a      	ldr	r3, [pc, #296]	; (8009db0 <mapcopy+0x144>)
 8009c86:	6819      	ldr	r1, [r3, #0]
 8009c88:	484b      	ldr	r0, [pc, #300]	; (8009db8 <mapcopy+0x14c>)
 8009c8a:	4613      	mov	r3, r2
 8009c8c:	00db      	lsls	r3, r3, #3
 8009c8e:	4413      	add	r3, r2
 8009c90:	440b      	add	r3, r1
 8009c92:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 8009c96:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009c9a:	b2da      	uxtb	r2, r3
 8009c9c:	4b47      	ldr	r3, [pc, #284]	; (8009dbc <mapcopy+0x150>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4611      	mov	r1, r2
 8009ca2:	4a47      	ldr	r2, [pc, #284]	; (8009dc0 <mapcopy+0x154>)
 8009ca4:	54d1      	strb	r1, [r2, r3]
			work_ram[k+1] = wall[i][j].east;
 8009ca6:	4b43      	ldr	r3, [pc, #268]	; (8009db4 <mapcopy+0x148>)
 8009ca8:	681a      	ldr	r2, [r3, #0]
 8009caa:	4b41      	ldr	r3, [pc, #260]	; (8009db0 <mapcopy+0x144>)
 8009cac:	6819      	ldr	r1, [r3, #0]
 8009cae:	4842      	ldr	r0, [pc, #264]	; (8009db8 <mapcopy+0x14c>)
 8009cb0:	4613      	mov	r3, r2
 8009cb2:	00db      	lsls	r3, r3, #3
 8009cb4:	4413      	add	r3, r2
 8009cb6:	440b      	add	r3, r1
 8009cb8:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 8009cbc:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8009cc0:	b2da      	uxtb	r2, r3
 8009cc2:	4b3e      	ldr	r3, [pc, #248]	; (8009dbc <mapcopy+0x150>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	4611      	mov	r1, r2
 8009cca:	4a3d      	ldr	r2, [pc, #244]	; (8009dc0 <mapcopy+0x154>)
 8009ccc:	54d1      	strb	r1, [r2, r3]
			work_ram[k+2] = wall[i][j].south;
 8009cce:	4b39      	ldr	r3, [pc, #228]	; (8009db4 <mapcopy+0x148>)
 8009cd0:	681a      	ldr	r2, [r3, #0]
 8009cd2:	4b37      	ldr	r3, [pc, #220]	; (8009db0 <mapcopy+0x144>)
 8009cd4:	6819      	ldr	r1, [r3, #0]
 8009cd6:	4838      	ldr	r0, [pc, #224]	; (8009db8 <mapcopy+0x14c>)
 8009cd8:	4613      	mov	r3, r2
 8009cda:	00db      	lsls	r3, r3, #3
 8009cdc:	4413      	add	r3, r2
 8009cde:	440b      	add	r3, r1
 8009ce0:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 8009ce4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009ce8:	b2da      	uxtb	r2, r3
 8009cea:	4b34      	ldr	r3, [pc, #208]	; (8009dbc <mapcopy+0x150>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	3302      	adds	r3, #2
 8009cf0:	4611      	mov	r1, r2
 8009cf2:	4a33      	ldr	r2, [pc, #204]	; (8009dc0 <mapcopy+0x154>)
 8009cf4:	54d1      	strb	r1, [r2, r3]
			work_ram[k+3] = wall[i][j].west;
 8009cf6:	4b2f      	ldr	r3, [pc, #188]	; (8009db4 <mapcopy+0x148>)
 8009cf8:	681a      	ldr	r2, [r3, #0]
 8009cfa:	4b2d      	ldr	r3, [pc, #180]	; (8009db0 <mapcopy+0x144>)
 8009cfc:	6819      	ldr	r1, [r3, #0]
 8009cfe:	482e      	ldr	r0, [pc, #184]	; (8009db8 <mapcopy+0x14c>)
 8009d00:	4613      	mov	r3, r2
 8009d02:	00db      	lsls	r3, r3, #3
 8009d04:	4413      	add	r3, r2
 8009d06:	440b      	add	r3, r1
 8009d08:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 8009d0c:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009d10:	b2da      	uxtb	r2, r3
 8009d12:	4b2a      	ldr	r3, [pc, #168]	; (8009dbc <mapcopy+0x150>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	3303      	adds	r3, #3
 8009d18:	4611      	mov	r1, r2
 8009d1a:	4a29      	ldr	r2, [pc, #164]	; (8009dc0 <mapcopy+0x154>)
 8009d1c:	54d1      	strb	r1, [r2, r3]
			k+=4;
 8009d1e:	4b27      	ldr	r3, [pc, #156]	; (8009dbc <mapcopy+0x150>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	3304      	adds	r3, #4
 8009d24:	4a25      	ldr	r2, [pc, #148]	; (8009dbc <mapcopy+0x150>)
 8009d26:	6013      	str	r3, [r2, #0]
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009d28:	4b22      	ldr	r3, [pc, #136]	; (8009db4 <mapcopy+0x148>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	4a21      	ldr	r2, [pc, #132]	; (8009db4 <mapcopy+0x148>)
 8009d30:	6013      	str	r3, [r2, #0]
 8009d32:	4b20      	ldr	r3, [pc, #128]	; (8009db4 <mapcopy+0x148>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	2b08      	cmp	r3, #8
 8009d38:	dda2      	ble.n	8009c80 <mapcopy+0x14>
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009d3a:	4b1d      	ldr	r3, [pc, #116]	; (8009db0 <mapcopy+0x144>)
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	3b01      	subs	r3, #1
 8009d40:	4a1b      	ldr	r2, [pc, #108]	; (8009db0 <mapcopy+0x144>)
 8009d42:	6013      	str	r3, [r2, #0]
 8009d44:	4b1a      	ldr	r3, [pc, #104]	; (8009db0 <mapcopy+0x144>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	da95      	bge.n	8009c78 <mapcopy+0xc>
		//??4*NOS*NOS - 1 ????
		//k60??4*NOS*NOS ????

	}

	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009d4c:	4b18      	ldr	r3, [pc, #96]	; (8009db0 <mapcopy+0x144>)
 8009d4e:	2208      	movs	r2, #8
 8009d50:	601a      	str	r2, [r3, #0]
 8009d52:	e025      	b.n	8009da0 <mapcopy+0x134>
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009d54:	4b17      	ldr	r3, [pc, #92]	; (8009db4 <mapcopy+0x148>)
 8009d56:	2200      	movs	r2, #0
 8009d58:	601a      	str	r2, [r3, #0]
 8009d5a:	e018      	b.n	8009d8e <mapcopy+0x122>
			work_ram[k] = walk_map[i][j];
 8009d5c:	4b15      	ldr	r3, [pc, #84]	; (8009db4 <mapcopy+0x148>)
 8009d5e:	681a      	ldr	r2, [r3, #0]
 8009d60:	4b13      	ldr	r3, [pc, #76]	; (8009db0 <mapcopy+0x144>)
 8009d62:	6818      	ldr	r0, [r3, #0]
 8009d64:	4b15      	ldr	r3, [pc, #84]	; (8009dbc <mapcopy+0x150>)
 8009d66:	6819      	ldr	r1, [r3, #0]
 8009d68:	4c16      	ldr	r4, [pc, #88]	; (8009dc4 <mapcopy+0x158>)
 8009d6a:	4613      	mov	r3, r2
 8009d6c:	00db      	lsls	r3, r3, #3
 8009d6e:	4413      	add	r3, r2
 8009d70:	4423      	add	r3, r4
 8009d72:	4403      	add	r3, r0
 8009d74:	781a      	ldrb	r2, [r3, #0]
 8009d76:	4b12      	ldr	r3, [pc, #72]	; (8009dc0 <mapcopy+0x154>)
 8009d78:	545a      	strb	r2, [r3, r1]
			k+=1;
 8009d7a:	4b10      	ldr	r3, [pc, #64]	; (8009dbc <mapcopy+0x150>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	3301      	adds	r3, #1
 8009d80:	4a0e      	ldr	r2, [pc, #56]	; (8009dbc <mapcopy+0x150>)
 8009d82:	6013      	str	r3, [r2, #0]
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009d84:	4b0b      	ldr	r3, [pc, #44]	; (8009db4 <mapcopy+0x148>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	3301      	adds	r3, #1
 8009d8a:	4a0a      	ldr	r2, [pc, #40]	; (8009db4 <mapcopy+0x148>)
 8009d8c:	6013      	str	r3, [r2, #0]
 8009d8e:	4b09      	ldr	r3, [pc, #36]	; (8009db4 <mapcopy+0x148>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	2b08      	cmp	r3, #8
 8009d94:	dde2      	ble.n	8009d5c <mapcopy+0xf0>
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009d96:	4b06      	ldr	r3, [pc, #24]	; (8009db0 <mapcopy+0x144>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	3b01      	subs	r3, #1
 8009d9c:	4a04      	ldr	r2, [pc, #16]	; (8009db0 <mapcopy+0x144>)
 8009d9e:	6013      	str	r3, [r2, #0]
 8009da0:	4b03      	ldr	r3, [pc, #12]	; (8009db0 <mapcopy+0x144>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	dad5      	bge.n	8009d54 <mapcopy+0xe8>
//	if(i <= 10){
//		work_ram[i][0] = wall[1][1].east;
//		i++;
//	}
//wall[4][4].south = 64? why
}
 8009da8:	bf00      	nop
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bc90      	pop	{r4, r7}
 8009dae:	4770      	bx	lr
 8009db0:	20018318 	.word	0x20018318
 8009db4:	2001831c 	.word	0x2001831c
 8009db8:	20018efc 	.word	0x20018efc
 8009dbc:	20018320 	.word	0x20018320
 8009dc0:	20014310 	.word	0x20014310
 8009dc4:	20018a54 	.word	0x20018a54

08009dc8 <Flash_clear>:
//	printf(" :: %d \r\n",work_ram[i][0]);

}
// Flashsectoe1
bool Flash_clear()
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b088      	sub	sp, #32
 8009dcc:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8009dce:	f008 f87d 	bl	8011ecc <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8009dda:	2302      	movs	r3, #2
 8009ddc:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 8009dde:	2301      	movs	r3, #1
 8009de0:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase????????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 8009de2:	1d3a      	adds	r2, r7, #4
 8009de4:	f107 0308 	add.w	r3, r7, #8
 8009de8:	4611      	mov	r1, r2
 8009dea:	4618      	mov	r0, r3
 8009dec:	f008 f9ce 	bl	801218c <HAL_FLASHEx_Erase>
 8009df0:	4603      	mov	r3, r0
 8009df2:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 8009df4:	f008 f88c 	bl	8011f10 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 8009df8:	7ffb      	ldrb	r3, [r7, #31]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d105      	bne.n	8009e0a <Flash_clear+0x42>
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e04:	d101      	bne.n	8009e0a <Flash_clear+0x42>
 8009e06:	2301      	movs	r3, #1
 8009e08:	e000      	b.n	8009e0c <Flash_clear+0x44>
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	f003 0301 	and.w	r3, r3, #1
 8009e10:	b2db      	uxtb	r3, r3
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3720      	adds	r7, #32
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
	...

08009e1c <Flash_load>:

// Flashsector1work_ram
// work_ram
uint8_t* Flash_load() //uint8_t*
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	af00      	add	r7, sp, #0
    memcpy(work_ram, &_backup_flash_start, BACKUP_FLASH_SECTOR_SIZE);//BACKUP_FLASH_SECTOR_SIZE
 8009e20:	4a05      	ldr	r2, [pc, #20]	; (8009e38 <Flash_load+0x1c>)
 8009e22:	4b06      	ldr	r3, [pc, #24]	; (8009e3c <Flash_load+0x20>)
 8009e24:	4610      	mov	r0, r2
 8009e26:	4619      	mov	r1, r3
 8009e28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009e2c:	461a      	mov	r2, r3
 8009e2e:	f00b fec5 	bl	8015bbc <memcpy>
    return work_ram;
 8009e32:	4b01      	ldr	r3, [pc, #4]	; (8009e38 <Flash_load+0x1c>)
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	bd80      	pop	{r7, pc}
 8009e38:	20014310 	.word	0x20014310
 8009e3c:	08004000 	.word	0x08004000

08009e40 <Flash_store>:

// Flashsector1????????
bool Flash_store()
{
 8009e40:	b590      	push	{r4, r7, lr}
 8009e42:	b085      	sub	sp, #20
 8009e44:	af00      	add	r7, sp, #0
    // Flashclear
    if (!Flash_clear()) return false;
 8009e46:	f7ff ffbf 	bl	8009dc8 <Flash_clear>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	f083 0301 	eor.w	r3, r3, #1
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d001      	beq.n	8009e5a <Flash_store+0x1a>
 8009e56:	2300      	movs	r3, #0
 8009e58:	e02f      	b.n	8009eba <Flash_store+0x7a>

    uint32_t *p_work_ram = (uint32_t*)work_ram;
 8009e5a:	4b1a      	ldr	r3, [pc, #104]	; (8009ec4 <Flash_store+0x84>)
 8009e5c:	607b      	str	r3, [r7, #4]

    HAL_FLASH_Unlock();
 8009e5e:	f008 f835 	bl	8011ecc <HAL_FLASH_Unlock>

    // work_ram4
    HAL_StatusTypeDef result;
    const size_t write_cnt = BACKUP_FLASH_SECTOR_SIZE / sizeof(uint32_t);
 8009e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009e66:	603b      	str	r3, [r7, #0]

    for (size_t i=0; i<write_cnt; i++)
 8009e68:	2300      	movs	r3, #0
 8009e6a:	60bb      	str	r3, [r7, #8]
 8009e6c:	e017      	b.n	8009e9e <Flash_store+0x5e>
    {
        result = HAL_FLASH_Program(
                    FLASH_TYPEPROGRAM_WORD,
                    (uint32_t)(&_backup_flash_start) + sizeof(uint32_t) * i,
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	009b      	lsls	r3, r3, #2
 8009e72:	4a15      	ldr	r2, [pc, #84]	; (8009ec8 <Flash_store+0x88>)
        result = HAL_FLASH_Program(
 8009e74:	1899      	adds	r1, r3, r2
                    p_work_ram[i]
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	687a      	ldr	r2, [r7, #4]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	681b      	ldr	r3, [r3, #0]
        result = HAL_FLASH_Program(
 8009e80:	f04f 0400 	mov.w	r4, #0
 8009e84:	461a      	mov	r2, r3
 8009e86:	4623      	mov	r3, r4
 8009e88:	2002      	movs	r0, #2
 8009e8a:	f007 ff17 	bl	8011cbc <HAL_FLASH_Program>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	73fb      	strb	r3, [r7, #15]
                );
        if (result != HAL_OK) break;
 8009e92:	7bfb      	ldrb	r3, [r7, #15]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d107      	bne.n	8009ea8 <Flash_store+0x68>
    for (size_t i=0; i<write_cnt; i++)
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	60bb      	str	r3, [r7, #8]
 8009e9e:	68ba      	ldr	r2, [r7, #8]
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	429a      	cmp	r2, r3
 8009ea4:	d3e3      	bcc.n	8009e6e <Flash_store+0x2e>
 8009ea6:	e000      	b.n	8009eaa <Flash_store+0x6a>
        if (result != HAL_OK) break;
 8009ea8:	bf00      	nop
    }

    HAL_FLASH_Lock();
 8009eaa:	f008 f831 	bl	8011f10 <HAL_FLASH_Lock>

    return result == HAL_OK;
 8009eae:	7bfb      	ldrb	r3, [r7, #15]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	bf0c      	ite	eq
 8009eb4:	2301      	moveq	r3, #1
 8009eb6:	2300      	movne	r3, #0
 8009eb8:	b2db      	uxtb	r3, r3
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3714      	adds	r7, #20
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd90      	pop	{r4, r7, pc}
 8009ec2:	bf00      	nop
 8009ec4:	20014310 	.word	0x20014310
 8009ec8:	08004000 	.word	0x08004000

08009ecc <Emitter_ON>:
        printf("\r\n");
        HAL_Delay(T3);
}


void Emitter_ON(){  // ?
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	af00      	add	r7, sp, #0
#if 1
  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 8009ed0:	2100      	movs	r1, #0
 8009ed2:	4804      	ldr	r0, [pc, #16]	; (8009ee4 <Emitter_ON+0x18>)
 8009ed4:	f009 feae 	bl	8013c34 <HAL_TIM_OC_Start_IT>
  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 8009ed8:	2100      	movs	r1, #0
 8009eda:	4802      	ldr	r0, [pc, #8]	; (8009ee4 <Emitter_ON+0x18>)
 8009edc:	f00a ff7b 	bl	8014dd6 <HAL_TIMEx_OCN_Start_IT>
#endif
}
 8009ee0:	bf00      	nop
 8009ee2:	bd80      	pop	{r7, pc}
 8009ee4:	200183b8 	.word	0x200183b8

08009ee8 <Emitter_OFF>:
void Emitter_OFF(){
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	af00      	add	r7, sp, #0
#if 1
  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 8009eec:	2100      	movs	r1, #0
 8009eee:	4804      	ldr	r0, [pc, #16]	; (8009f00 <Emitter_OFF+0x18>)
 8009ef0:	f009 ff24 	bl	8013d3c <HAL_TIM_OC_Stop_IT>
  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 8009ef4:	2100      	movs	r1, #0
 8009ef6:	4802      	ldr	r0, [pc, #8]	; (8009f00 <Emitter_OFF+0x18>)
 8009ef8:	f00a ffc2 	bl	8014e80 <HAL_TIMEx_OCN_Stop_IT>
#endif
}
 8009efc:	bf00      	nop
 8009efe:	bd80      	pop	{r7, pc}
 8009f00:	200183b8 	.word	0x200183b8

08009f04 <ADC_Start>:
void ADC_Start(){  //ADDMA
 8009f04:	b580      	push	{r7, lr}
 8009f06:	af00      	add	r7, sp, #0
#if 1
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog1, 3) != HAL_OK){
 8009f08:	2203      	movs	r2, #3
 8009f0a:	490a      	ldr	r1, [pc, #40]	; (8009f34 <ADC_Start+0x30>)
 8009f0c:	480a      	ldr	r0, [pc, #40]	; (8009f38 <ADC_Start+0x34>)
 8009f0e:	f006 fde1 	bl	8010ad4 <HAL_ADC_Start_DMA>
 8009f12:	4603      	mov	r3, r0
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d001      	beq.n	8009f1c <ADC_Start+0x18>
  		        Error_Handler();
 8009f18:	f005 feb2 	bl	800fc80 <Error_Handler>
  		    }

  if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog2, 2) != HAL_OK){
 8009f1c:	2202      	movs	r2, #2
 8009f1e:	4907      	ldr	r1, [pc, #28]	; (8009f3c <ADC_Start+0x38>)
 8009f20:	4807      	ldr	r0, [pc, #28]	; (8009f40 <ADC_Start+0x3c>)
 8009f22:	f006 fdd7 	bl	8010ad4 <HAL_ADC_Start_DMA>
 8009f26:	4603      	mov	r3, r0
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d001      	beq.n	8009f30 <ADC_Start+0x2c>
  		    	Error_Handler();
 8009f2c:	f005 fea8 	bl	800fc80 <Error_Handler>
 }
#endif
}
 8009f30:	bf00      	nop
 8009f32:	bd80      	pop	{r7, pc}
 8009f34:	200142f8 	.word	0x200142f8
 8009f38:	2001857c 	.word	0x2001857c
 8009f3c:	20014300 	.word	0x20014300
 8009f40:	2001843c 	.word	0x2001843c

08009f44 <ADC_Stop>:
void ADC_Stop(){
 8009f44:	b580      	push	{r7, lr}
 8009f46:	af00      	add	r7, sp, #0
#if 1
  if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK){
 8009f48:	4808      	ldr	r0, [pc, #32]	; (8009f6c <ADC_Stop+0x28>)
 8009f4a:	f006 feb5 	bl	8010cb8 <HAL_ADC_Stop_DMA>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d001      	beq.n	8009f58 <ADC_Stop+0x14>
  		        Error_Handler();
 8009f54:	f005 fe94 	bl	800fc80 <Error_Handler>
  		    }

  if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK){
 8009f58:	4805      	ldr	r0, [pc, #20]	; (8009f70 <ADC_Stop+0x2c>)
 8009f5a:	f006 fead 	bl	8010cb8 <HAL_ADC_Stop_DMA>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d001      	beq.n	8009f68 <ADC_Stop+0x24>
  		    	Error_Handler();
 8009f64:	f005 fe8c 	bl	800fc80 <Error_Handler>
            }
#endif
}
 8009f68:	bf00      	nop
 8009f6a:	bd80      	pop	{r7, pc}
 8009f6c:	2001857c 	.word	0x2001857c
 8009f70:	2001843c 	.word	0x2001843c

08009f74 <Encoder_Start>:
void Encoder_Start(){  //TIM3_Left, TIM4_Right
 8009f74:	b580      	push	{r7, lr}
 8009f76:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8009f78:	213c      	movs	r1, #60	; 0x3c
 8009f7a:	4804      	ldr	r0, [pc, #16]	; (8009f8c <Encoder_Start+0x18>)
 8009f7c:	f00a f8d6 	bl	801412c <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8009f80:	213c      	movs	r1, #60	; 0x3c
 8009f82:	4803      	ldr	r0, [pc, #12]	; (8009f90 <Encoder_Start+0x1c>)
 8009f84:	f00a f8d2 	bl	801412c <HAL_TIM_Encoder_Start>
}
 8009f88:	bf00      	nop
 8009f8a:	bd80      	pop	{r7, pc}
 8009f8c:	200184d8 	.word	0x200184d8
 8009f90:	200183fc 	.word	0x200183fc

08009f94 <Motor_PWM_Start>:
void Encoder_Stop(){

}
void Motor_PWM_Start(){ // PWMCCR
 8009f94:	b580      	push	{r7, lr}
 8009f96:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK){
 8009f98:	210c      	movs	r1, #12
 8009f9a:	4809      	ldr	r0, [pc, #36]	; (8009fc0 <Motor_PWM_Start+0x2c>)
 8009f9c:	f009 ff9e 	bl	8013edc <HAL_TIM_PWM_Start>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d001      	beq.n	8009faa <Motor_PWM_Start+0x16>
	 	    	            Error_Handler();
 8009fa6:	f005 fe6b 	bl	800fc80 <Error_Handler>
	 	    	        }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK){
 8009faa:	2104      	movs	r1, #4
 8009fac:	4805      	ldr	r0, [pc, #20]	; (8009fc4 <Motor_PWM_Start+0x30>)
 8009fae:	f009 ff95 	bl	8013edc <HAL_TIM_PWM_Start>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d001      	beq.n	8009fbc <Motor_PWM_Start+0x28>
	 	    	            Error_Handler();
 8009fb8:	f005 fe62 	bl	800fc80 <Error_Handler>
	 	    	        }


#endif
}
 8009fbc:	bf00      	nop
 8009fbe:	bd80      	pop	{r7, pc}
 8009fc0:	20018fa0 	.word	0x20018fa0
 8009fc4:	20018494 	.word	0x20018494

08009fc8 <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK){
 8009fcc:	210c      	movs	r1, #12
 8009fce:	4809      	ldr	r0, [pc, #36]	; (8009ff4 <Motor_PWM_Stop+0x2c>)
 8009fd0:	f009 ffc2 	bl	8013f58 <HAL_TIM_PWM_Stop>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d001      	beq.n	8009fde <Motor_PWM_Stop+0x16>
	 	    	            Error_Handler();
 8009fda:	f005 fe51 	bl	800fc80 <Error_Handler>
	 }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK){
 8009fde:	2104      	movs	r1, #4
 8009fe0:	4805      	ldr	r0, [pc, #20]	; (8009ff8 <Motor_PWM_Stop+0x30>)
 8009fe2:	f009 ffb9 	bl	8013f58 <HAL_TIM_PWM_Stop>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d001      	beq.n	8009ff0 <Motor_PWM_Stop+0x28>
	 	    	            Error_Handler();
 8009fec:	f005 fe48 	bl	800fc80 <Error_Handler>
	 }

#endif
}
 8009ff0:	bf00      	nop
 8009ff2:	bd80      	pop	{r7, pc}
 8009ff4:	20018fa0 	.word	0x20018fa0
 8009ff8:	20018494 	.word	0x20018494

08009ffc <Init>:
void PWM_Log(){
//????


}
void Init() { // 
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	af00      	add	r7, sp, #0

	Emitter_ON();
 800a000:	f7ff ff64 	bl	8009ecc <Emitter_ON>
	ADC_Start();
 800a004:	f7ff ff7e 	bl	8009f04 <ADC_Start>
	IMU_init();
 800a008:	f7ff fc40 	bl	800988c <IMU_init>
	Motor_PWM_Start();
 800a00c:	f7ff ffc2 	bl	8009f94 <Motor_PWM_Start>
	 if (HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1) != HAL_OK){
	 	  	  	          Error_Handler();
	 }

#endif
}
 800a010:	bf00      	nop
 800a012:	bd80      	pop	{r7, pc}

0800a014 <lowpass_filter>:



/*---- DEFINING FUNCTION ----*/
double lowpass_filter(float x, float x0, float r)
{
 800a014:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a018:	b084      	sub	sp, #16
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	ed87 0a03 	vstr	s0, [r7, #12]
 800a020:	edc7 0a02 	vstr	s1, [r7, #8]
 800a024:	ed87 1a01 	vstr	s2, [r7, #4]
	return ((r)*(x) + (1.0 - (r))* (x0));
 800a028:	ed97 7a01 	vldr	s14, [r7, #4]
 800a02c:	edd7 7a03 	vldr	s15, [r7, #12]
 800a030:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a034:	ee17 0a90 	vmov	r0, s15
 800a038:	f7fe f9be 	bl	80083b8 <__aeabi_f2d>
 800a03c:	4604      	mov	r4, r0
 800a03e:	460d      	mov	r5, r1
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f7fe f9b9 	bl	80083b8 <__aeabi_f2d>
 800a046:	4602      	mov	r2, r0
 800a048:	460b      	mov	r3, r1
 800a04a:	f04f 0000 	mov.w	r0, #0
 800a04e:	4911      	ldr	r1, [pc, #68]	; (800a094 <lowpass_filter+0x80>)
 800a050:	f7fe f852 	bl	80080f8 <__aeabi_dsub>
 800a054:	4602      	mov	r2, r0
 800a056:	460b      	mov	r3, r1
 800a058:	4690      	mov	r8, r2
 800a05a:	4699      	mov	r9, r3
 800a05c:	68b8      	ldr	r0, [r7, #8]
 800a05e:	f7fe f9ab 	bl	80083b8 <__aeabi_f2d>
 800a062:	4602      	mov	r2, r0
 800a064:	460b      	mov	r3, r1
 800a066:	4640      	mov	r0, r8
 800a068:	4649      	mov	r1, r9
 800a06a:	f7fe f9fd 	bl	8008468 <__aeabi_dmul>
 800a06e:	4602      	mov	r2, r0
 800a070:	460b      	mov	r3, r1
 800a072:	4620      	mov	r0, r4
 800a074:	4629      	mov	r1, r5
 800a076:	f7fe f841 	bl	80080fc <__adddf3>
 800a07a:	4603      	mov	r3, r0
 800a07c:	460c      	mov	r4, r1
 800a07e:	ec44 3b17 	vmov	d7, r3, r4
}
 800a082:	eeb0 0a47 	vmov.f32	s0, s14
 800a086:	eef0 0a67 	vmov.f32	s1, s15
 800a08a:	3710      	adds	r7, #16
 800a08c:	46bd      	mov	sp, r7
 800a08e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a092:	bf00      	nop
 800a094:	3ff00000 	.word	0x3ff00000

0800a098 <IMU_Get_Data>:
double IMU_Get_Data(){// IMU
 800a098:	b5b0      	push	{r4, r5, r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
	double  LPF=0,/*imu_pre_angle=0,*/ imu_accel=0; //imu_pre_accel=0;
 800a09e:	f04f 0300 	mov.w	r3, #0
 800a0a2:	f04f 0400 	mov.w	r4, #0
 800a0a6:	e9c7 3402 	strd	r3, r4, [r7, #8]
 800a0aa:	f04f 0300 	mov.w	r3, #0
 800a0ae:	f04f 0400 	mov.w	r4, #0
 800a0b2:	e9c7 3400 	strd	r3, r4, [r7]
	static double lastLPF=0;
    read_gyro_data();
 800a0b6:	f7ff fc13 	bl	80098e0 <read_gyro_data>
    read_accel_data();
 800a0ba:	f7ff fc49 	bl	8009950 <read_accel_data>

    //atan2(za,xa);
    imu_accel =  ( ( (double)zg - offset )/16.4) * PI /180;//rad/s or rad/0.001s
 800a0be:	4b46      	ldr	r3, [pc, #280]	; (800a1d8 <IMU_Get_Data+0x140>)
 800a0c0:	881b      	ldrh	r3, [r3, #0]
 800a0c2:	b21b      	sxth	r3, r3
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f7fe f965 	bl	8008394 <__aeabi_i2d>
 800a0ca:	4b44      	ldr	r3, [pc, #272]	; (800a1dc <IMU_Get_Data+0x144>)
 800a0cc:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	4623      	mov	r3, r4
 800a0d4:	f7fe f810 	bl	80080f8 <__aeabi_dsub>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	460c      	mov	r4, r1
 800a0dc:	4618      	mov	r0, r3
 800a0de:	4621      	mov	r1, r4
 800a0e0:	a337      	add	r3, pc, #220	; (adr r3, 800a1c0 <IMU_Get_Data+0x128>)
 800a0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e6:	f7fe fae9 	bl	80086bc <__aeabi_ddiv>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	460c      	mov	r4, r1
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	4621      	mov	r1, r4
 800a0f2:	a335      	add	r3, pc, #212	; (adr r3, 800a1c8 <IMU_Get_Data+0x130>)
 800a0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f8:	f7fe f9b6 	bl	8008468 <__aeabi_dmul>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	460c      	mov	r4, r1
 800a100:	4618      	mov	r0, r3
 800a102:	4621      	mov	r1, r4
 800a104:	f04f 0200 	mov.w	r2, #0
 800a108:	4b35      	ldr	r3, [pc, #212]	; (800a1e0 <IMU_Get_Data+0x148>)
 800a10a:	f7fe fad7 	bl	80086bc <__aeabi_ddiv>
 800a10e:	4603      	mov	r3, r0
 800a110:	460c      	mov	r4, r1
 800a112:	e9c7 3400 	strd	r3, r4, [r7]
    LPF = lowpass_filter((float)imu_accel, (float)lastLPF,0.01);
 800a116:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a11a:	f7fe fc7d 	bl	8008a18 <__aeabi_d2f>
 800a11e:	4605      	mov	r5, r0
 800a120:	4b30      	ldr	r3, [pc, #192]	; (800a1e4 <IMU_Get_Data+0x14c>)
 800a122:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a126:	4618      	mov	r0, r3
 800a128:	4621      	mov	r1, r4
 800a12a:	f7fe fc75 	bl	8008a18 <__aeabi_d2f>
 800a12e:	4603      	mov	r3, r0
 800a130:	ed9f 1a2d 	vldr	s2, [pc, #180]	; 800a1e8 <IMU_Get_Data+0x150>
 800a134:	ee00 3a90 	vmov	s1, r3
 800a138:	ee00 5a10 	vmov	s0, r5
 800a13c:	f7ff ff6a 	bl	800a014 <lowpass_filter>
 800a140:	ed87 0b02 	vstr	d0, [r7, #8]
    imu_angle += T1*LPF;
 800a144:	a322      	add	r3, pc, #136	; (adr r3, 800a1d0 <IMU_Get_Data+0x138>)
 800a146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a14a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a14e:	f7fe f98b 	bl	8008468 <__aeabi_dmul>
 800a152:	4603      	mov	r3, r0
 800a154:	460c      	mov	r4, r1
 800a156:	4618      	mov	r0, r3
 800a158:	4621      	mov	r1, r4
 800a15a:	4b24      	ldr	r3, [pc, #144]	; (800a1ec <IMU_Get_Data+0x154>)
 800a15c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a160:	461a      	mov	r2, r3
 800a162:	4623      	mov	r3, r4
 800a164:	f7fd ffca 	bl	80080fc <__adddf3>
 800a168:	4603      	mov	r3, r0
 800a16a:	460c      	mov	r4, r1
 800a16c:	4a1f      	ldr	r2, [pc, #124]	; (800a1ec <IMU_Get_Data+0x154>)
 800a16e:	e9c2 3400 	strd	r3, r4, [r2]
    lastLPF = LPF;
 800a172:	4a1c      	ldr	r2, [pc, #112]	; (800a1e4 <IMU_Get_Data+0x14c>)
 800a174:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800a178:	e9c2 3400 	strd	r3, r4, [r2]
	//imu_pre_accel = imu_accel;
	//imu_pre_angle = imu_angle;

	//0.95 * imu_pre_angle + 0.05 * (imu_pre_accel + imu_accel) * T1 / 2;
	Body_angle = imu_angle * 180 / PI;
 800a17c:	4b1b      	ldr	r3, [pc, #108]	; (800a1ec <IMU_Get_Data+0x154>)
 800a17e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a182:	f04f 0200 	mov.w	r2, #0
 800a186:	4b16      	ldr	r3, [pc, #88]	; (800a1e0 <IMU_Get_Data+0x148>)
 800a188:	f7fe f96e 	bl	8008468 <__aeabi_dmul>
 800a18c:	4603      	mov	r3, r0
 800a18e:	460c      	mov	r4, r1
 800a190:	4618      	mov	r0, r3
 800a192:	4621      	mov	r1, r4
 800a194:	a30c      	add	r3, pc, #48	; (adr r3, 800a1c8 <IMU_Get_Data+0x130>)
 800a196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19a:	f7fe fa8f 	bl	80086bc <__aeabi_ddiv>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	460c      	mov	r4, r1
 800a1a2:	4a13      	ldr	r2, [pc, #76]	; (800a1f0 <IMU_Get_Data+0x158>)
 800a1a4:	e9c2 3400 	strd	r3, r4, [r2]

	  return LPF;
 800a1a8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800a1ac:	ec44 3b17 	vmov	d7, r3, r4
}
 800a1b0:	eeb0 0a47 	vmov.f32	s0, s14
 800a1b4:	eef0 0a67 	vmov.f32	s1, s15
 800a1b8:	3710      	adds	r7, #16
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bdb0      	pop	{r4, r5, r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	66666666 	.word	0x66666666
 800a1c4:	40306666 	.word	0x40306666
 800a1c8:	54442d18 	.word	0x54442d18
 800a1cc:	400921fb 	.word	0x400921fb
 800a1d0:	d2f1a9fc 	.word	0xd2f1a9fc
 800a1d4:	3f50624d 	.word	0x3f50624d
 800a1d8:	200183a2 	.word	0x200183a2
 800a1dc:	200142c8 	.word	0x200142c8
 800a1e0:	40668000 	.word	0x40668000
 800a1e4:	20018328 	.word	0x20018328
 800a1e8:	3c23d70a 	.word	0x3c23d70a
 800a1ec:	200142b8 	.word	0x200142b8
 800a1f0:	200142b0 	.word	0x200142b0

0800a1f4 <IMU_Control>:
void IMU_Control(double target, double now, double T, double KP, double KI, double KD){
 800a1f4:	b5b0      	push	{r4, r5, r7, lr}
 800a1f6:	b090      	sub	sp, #64	; 0x40
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 800a1fe:	ed87 1b08 	vstr	d1, [r7, #32]
 800a202:	ed87 2b06 	vstr	d2, [r7, #24]
 800a206:	ed87 3b04 	vstr	d3, [r7, #16]
 800a20a:	ed87 4b02 	vstr	d4, [r7, #8]
 800a20e:	ed87 5b00 	vstr	d5, [r7]

	static double  ei=0, e0=0;
	double e=0,ed=0;
 800a212:	f04f 0300 	mov.w	r3, #0
 800a216:	f04f 0400 	mov.w	r4, #0
 800a21a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
 800a21e:	f04f 0300 	mov.w	r3, #0
 800a222:	f04f 0400 	mov.w	r4, #0
 800a226:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	if(mode.imu == 0 || (Target_velocity == 0 && Target_Rad_velo == 0)){
 800a22a:	4b71      	ldr	r3, [pc, #452]	; (800a3f0 <IMU_Control+0x1fc>)
 800a22c:	799b      	ldrb	r3, [r3, #6]
 800a22e:	f003 0301 	and.w	r3, r3, #1
 800a232:	b2db      	uxtb	r3, r3
 800a234:	2b00      	cmp	r3, #0
 800a236:	d00f      	beq.n	800a258 <IMU_Control+0x64>
 800a238:	4b6e      	ldr	r3, [pc, #440]	; (800a3f4 <IMU_Control+0x200>)
 800a23a:	edd3 7a00 	vldr	s15, [r3]
 800a23e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a246:	d115      	bne.n	800a274 <IMU_Control+0x80>
 800a248:	4b6b      	ldr	r3, [pc, #428]	; (800a3f8 <IMU_Control+0x204>)
 800a24a:	edd3 7a00 	vldr	s15, [r3]
 800a24e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a256:	d10d      	bne.n	800a274 <IMU_Control+0x80>

		ei = 0;
 800a258:	4a68      	ldr	r2, [pc, #416]	; (800a3fc <IMU_Control+0x208>)
 800a25a:	f04f 0300 	mov.w	r3, #0
 800a25e:	f04f 0400 	mov.w	r4, #0
 800a262:	e9c2 3400 	strd	r3, r4, [r2]
		e0=0;
 800a266:	4a66      	ldr	r2, [pc, #408]	; (800a400 <IMU_Control+0x20c>)
 800a268:	f04f 0300 	mov.w	r3, #0
 800a26c:	f04f 0400 	mov.w	r4, #0
 800a270:	e9c2 3400 	strd	r3, r4, [r2]
	}
	mode.imu = 1;
 800a274:	4a5e      	ldr	r2, [pc, #376]	; (800a3f0 <IMU_Control+0x1fc>)
 800a276:	7993      	ldrb	r3, [r2, #6]
 800a278:	f043 0301 	orr.w	r3, r3, #1
 800a27c:	7193      	strb	r3, [r2, #6]

	e = target - now;
 800a27e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a282:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a286:	f7fd ff37 	bl	80080f8 <__aeabi_dsub>
 800a28a:	4603      	mov	r3, r0
 800a28c:	460c      	mov	r4, r1
 800a28e:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	ei += e * T;
 800a292:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a296:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a29a:	f7fe f8e5 	bl	8008468 <__aeabi_dmul>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	460c      	mov	r4, r1
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	4621      	mov	r1, r4
 800a2a6:	4b55      	ldr	r3, [pc, #340]	; (800a3fc <IMU_Control+0x208>)
 800a2a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	4623      	mov	r3, r4
 800a2b0:	f7fd ff24 	bl	80080fc <__adddf3>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	460c      	mov	r4, r1
 800a2b8:	4a50      	ldr	r2, [pc, #320]	; (800a3fc <IMU_Control+0x208>)
 800a2ba:	e9c2 3400 	strd	r3, r4, [r2]
	ed = (e- e0) / T;
 800a2be:	4b50      	ldr	r3, [pc, #320]	; (800a400 <IMU_Control+0x20c>)
 800a2c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a2c4:	461a      	mov	r2, r3
 800a2c6:	4623      	mov	r3, r4
 800a2c8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a2cc:	f7fd ff14 	bl	80080f8 <__aeabi_dsub>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	460c      	mov	r4, r1
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	4621      	mov	r1, r4
 800a2d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a2dc:	f7fe f9ee 	bl	80086bc <__aeabi_ddiv>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	460c      	mov	r4, r1
 800a2e4:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	e0 = e;
 800a2e8:	4a45      	ldr	r2, [pc, #276]	; (800a400 <IMU_Control+0x20c>)
 800a2ea:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800a2ee:	e9c2 3400 	strd	r3, r4, [r2]

	L_angular_velocity = -(int16_t)round(KP*e + KI*ei + KD*ed);
 800a2f2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a2f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a2fa:	f7fe f8b5 	bl	8008468 <__aeabi_dmul>
 800a2fe:	4603      	mov	r3, r0
 800a300:	460c      	mov	r4, r1
 800a302:	4625      	mov	r5, r4
 800a304:	461c      	mov	r4, r3
 800a306:	4b3d      	ldr	r3, [pc, #244]	; (800a3fc <IMU_Control+0x208>)
 800a308:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a30c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a310:	f7fe f8aa 	bl	8008468 <__aeabi_dmul>
 800a314:	4602      	mov	r2, r0
 800a316:	460b      	mov	r3, r1
 800a318:	4620      	mov	r0, r4
 800a31a:	4629      	mov	r1, r5
 800a31c:	f7fd feee 	bl	80080fc <__adddf3>
 800a320:	4603      	mov	r3, r0
 800a322:	460c      	mov	r4, r1
 800a324:	4625      	mov	r5, r4
 800a326:	461c      	mov	r4, r3
 800a328:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a32c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a330:	f7fe f89a 	bl	8008468 <__aeabi_dmul>
 800a334:	4602      	mov	r2, r0
 800a336:	460b      	mov	r3, r1
 800a338:	4620      	mov	r0, r4
 800a33a:	4629      	mov	r1, r5
 800a33c:	f7fd fede 	bl	80080fc <__adddf3>
 800a340:	4603      	mov	r3, r0
 800a342:	460c      	mov	r4, r1
 800a344:	ec44 3b17 	vmov	d7, r3, r4
 800a348:	eeb0 0a47 	vmov.f32	s0, s14
 800a34c:	eef0 0a67 	vmov.f32	s1, s15
 800a350:	f00b fbc0 	bl	8015ad4 <round>
 800a354:	ec54 3b10 	vmov	r3, r4, d0
 800a358:	4618      	mov	r0, r3
 800a35a:	4621      	mov	r1, r4
 800a35c:	f7fe fb34 	bl	80089c8 <__aeabi_d2iz>
 800a360:	4603      	mov	r3, r0
 800a362:	b21b      	sxth	r3, r3
 800a364:	b29b      	uxth	r3, r3
 800a366:	425b      	negs	r3, r3
 800a368:	b29b      	uxth	r3, r3
 800a36a:	b21a      	sxth	r2, r3
 800a36c:	4b25      	ldr	r3, [pc, #148]	; (800a404 <IMU_Control+0x210>)
 800a36e:	801a      	strh	r2, [r3, #0]
	R_angular_velocity =  (int16_t)round(KP*e + KI*ei + KD*ed);
 800a370:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a374:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a378:	f7fe f876 	bl	8008468 <__aeabi_dmul>
 800a37c:	4603      	mov	r3, r0
 800a37e:	460c      	mov	r4, r1
 800a380:	4625      	mov	r5, r4
 800a382:	461c      	mov	r4, r3
 800a384:	4b1d      	ldr	r3, [pc, #116]	; (800a3fc <IMU_Control+0x208>)
 800a386:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a38a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a38e:	f7fe f86b 	bl	8008468 <__aeabi_dmul>
 800a392:	4602      	mov	r2, r0
 800a394:	460b      	mov	r3, r1
 800a396:	4620      	mov	r0, r4
 800a398:	4629      	mov	r1, r5
 800a39a:	f7fd feaf 	bl	80080fc <__adddf3>
 800a39e:	4603      	mov	r3, r0
 800a3a0:	460c      	mov	r4, r1
 800a3a2:	4625      	mov	r5, r4
 800a3a4:	461c      	mov	r4, r3
 800a3a6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a3aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a3ae:	f7fe f85b 	bl	8008468 <__aeabi_dmul>
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	460b      	mov	r3, r1
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	4629      	mov	r1, r5
 800a3ba:	f7fd fe9f 	bl	80080fc <__adddf3>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	460c      	mov	r4, r1
 800a3c2:	ec44 3b17 	vmov	d7, r3, r4
 800a3c6:	eeb0 0a47 	vmov.f32	s0, s14
 800a3ca:	eef0 0a67 	vmov.f32	s1, s15
 800a3ce:	f00b fb81 	bl	8015ad4 <round>
 800a3d2:	ec54 3b10 	vmov	r3, r4, d0
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	4621      	mov	r1, r4
 800a3da:	f7fe faf5 	bl	80089c8 <__aeabi_d2iz>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	b21a      	sxth	r2, r3
 800a3e2:	4b09      	ldr	r3, [pc, #36]	; (800a408 <IMU_Control+0x214>)
 800a3e4:	801a      	strh	r2, [r3, #0]

	//b 0
}
 800a3e6:	bf00      	nop
 800a3e8:	3740      	adds	r7, #64	; 0x40
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bdb0      	pop	{r4, r5, r7, pc}
 800a3ee:	bf00      	nop
 800a3f0:	20000068 	.word	0x20000068
 800a3f4:	200142a8 	.word	0x200142a8
 800a3f8:	200142ac 	.word	0x200142ac
 800a3fc:	20018330 	.word	0x20018330
 800a400:	20018338 	.word	0x20018338
 800a404:	20018386 	.word	0x20018386
 800a408:	2001838a 	.word	0x2001838a

0800a40c <IMU_Calib>:
void IMU_Calib(){
 800a40c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a40e:	b089      	sub	sp, #36	; 0x24
 800a410:	af00      	add	r7, sp, #0
 800a412:	466b      	mov	r3, sp
 800a414:	461e      	mov	r6, r3

	HAL_Delay(1000);
 800a416:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a41a:	f006 f9b5 	bl	8010788 <HAL_Delay>

	int16_t num = 2000;
 800a41e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a422:	81fb      	strh	r3, [r7, #14]
	double zg_vals[num];
 800a424:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800a428:	4603      	mov	r3, r0
 800a42a:	3b01      	subs	r3, #1
 800a42c:	60bb      	str	r3, [r7, #8]
 800a42e:	4603      	mov	r3, r0
 800a430:	4619      	mov	r1, r3
 800a432:	f04f 0200 	mov.w	r2, #0
 800a436:	f04f 0300 	mov.w	r3, #0
 800a43a:	f04f 0400 	mov.w	r4, #0
 800a43e:	0194      	lsls	r4, r2, #6
 800a440:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a444:	018b      	lsls	r3, r1, #6
 800a446:	4603      	mov	r3, r0
 800a448:	4619      	mov	r1, r3
 800a44a:	f04f 0200 	mov.w	r2, #0
 800a44e:	f04f 0300 	mov.w	r3, #0
 800a452:	f04f 0400 	mov.w	r4, #0
 800a456:	0194      	lsls	r4, r2, #6
 800a458:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a45c:	018b      	lsls	r3, r1, #6
 800a45e:	4603      	mov	r3, r0
 800a460:	00db      	lsls	r3, r3, #3
 800a462:	3307      	adds	r3, #7
 800a464:	3307      	adds	r3, #7
 800a466:	08db      	lsrs	r3, r3, #3
 800a468:	00db      	lsls	r3, r3, #3
 800a46a:	ebad 0d03 	sub.w	sp, sp, r3
 800a46e:	466b      	mov	r3, sp
 800a470:	3307      	adds	r3, #7
 800a472:	08db      	lsrs	r3, r3, #3
 800a474:	00db      	lsls	r3, r3, #3
 800a476:	607b      	str	r3, [r7, #4]
	double sum;
	for(uint16_t i = 0; i < num; i++){
 800a478:	2300      	movs	r3, #0
 800a47a:	83fb      	strh	r3, [r7, #30]
 800a47c:	e023      	b.n	800a4c6 <IMU_Calib+0xba>
		zg_vals[i] = (double)zg;
 800a47e:	4b20      	ldr	r3, [pc, #128]	; (800a500 <IMU_Calib+0xf4>)
 800a480:	881b      	ldrh	r3, [r3, #0]
 800a482:	b21b      	sxth	r3, r3
 800a484:	8bfd      	ldrh	r5, [r7, #30]
 800a486:	4618      	mov	r0, r3
 800a488:	f7fd ff84 	bl	8008394 <__aeabi_i2d>
 800a48c:	4603      	mov	r3, r0
 800a48e:	460c      	mov	r4, r1
 800a490:	6879      	ldr	r1, [r7, #4]
 800a492:	00ea      	lsls	r2, r5, #3
 800a494:	440a      	add	r2, r1
 800a496:	e9c2 3400 	strd	r3, r4, [r2]
		sum += zg_vals[i];
 800a49a:	8bfb      	ldrh	r3, [r7, #30]
 800a49c:	687a      	ldr	r2, [r7, #4]
 800a49e:	00db      	lsls	r3, r3, #3
 800a4a0:	4413      	add	r3, r2
 800a4a2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a4a6:	461a      	mov	r2, r3
 800a4a8:	4623      	mov	r3, r4
 800a4aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a4ae:	f7fd fe25 	bl	80080fc <__adddf3>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	460c      	mov	r4, r1
 800a4b6:	e9c7 3404 	strd	r3, r4, [r7, #16]
		HAL_Delay(2);
 800a4ba:	2002      	movs	r0, #2
 800a4bc:	f006 f964 	bl	8010788 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 800a4c0:	8bfb      	ldrh	r3, [r7, #30]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	83fb      	strh	r3, [r7, #30]
 800a4c6:	8bfa      	ldrh	r2, [r7, #30]
 800a4c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	dbd6      	blt.n	800a47e <IMU_Calib+0x72>
	}

	offset = sum / num;
 800a4d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f7fd ff5d 	bl	8008394 <__aeabi_i2d>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	460c      	mov	r4, r1
 800a4de:	461a      	mov	r2, r3
 800a4e0:	4623      	mov	r3, r4
 800a4e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a4e6:	f7fe f8e9 	bl	80086bc <__aeabi_ddiv>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	460c      	mov	r4, r1
 800a4ee:	4a05      	ldr	r2, [pc, #20]	; (800a504 <IMU_Calib+0xf8>)
 800a4f0:	e9c2 3400 	strd	r3, r4, [r2]
 800a4f4:	46b5      	mov	sp, r6
}
 800a4f6:	bf00      	nop
 800a4f8:	3724      	adds	r7, #36	; 0x24
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4fe:	bf00      	nop
 800a500:	200183a2 	.word	0x200183a2
 800a504:	200142c8 	.word	0x200142c8

0800a508 <LED_Change>:

void LED_Change(){
 800a508:	b580      	push	{r7, lr}
 800a50a:	af00      	add	r7, sp, #0
	//Switch
	switch(mode.LED){
 800a50c:	4b5a      	ldr	r3, [pc, #360]	; (800a678 <LED_Change+0x170>)
 800a50e:	f993 3000 	ldrsb.w	r3, [r3]
 800a512:	2b07      	cmp	r3, #7
 800a514:	f200 80ac 	bhi.w	800a670 <LED_Change+0x168>
 800a518:	a201      	add	r2, pc, #4	; (adr r2, 800a520 <LED_Change+0x18>)
 800a51a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a51e:	bf00      	nop
 800a520:	0800a541 	.word	0x0800a541
 800a524:	0800a567 	.word	0x0800a567
 800a528:	0800a58d 	.word	0x0800a58d
 800a52c:	0800a5b3 	.word	0x0800a5b3
 800a530:	0800a5d9 	.word	0x0800a5d9
 800a534:	0800a5ff 	.word	0x0800a5ff
 800a538:	0800a625 	.word	0x0800a625
 800a53c:	0800a64b 	.word	0x0800a64b
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a540:	2200      	movs	r2, #0
 800a542:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a546:	484d      	ldr	r0, [pc, #308]	; (800a67c <LED_Change+0x174>)
 800a548:	f008 f8f4 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a54c:	2200      	movs	r2, #0
 800a54e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a552:	484a      	ldr	r0, [pc, #296]	; (800a67c <LED_Change+0x174>)
 800a554:	f008 f8ee 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a558:	2200      	movs	r2, #0
 800a55a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a55e:	4848      	ldr	r0, [pc, #288]	; (800a680 <LED_Change+0x178>)
 800a560:	f008 f8e8 	bl	8012734 <HAL_GPIO_WritePin>
		break;
 800a564:	e085      	b.n	800a672 <LED_Change+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a566:	2201      	movs	r2, #1
 800a568:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a56c:	4843      	ldr	r0, [pc, #268]	; (800a67c <LED_Change+0x174>)
 800a56e:	f008 f8e1 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a572:	2200      	movs	r2, #0
 800a574:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a578:	4840      	ldr	r0, [pc, #256]	; (800a67c <LED_Change+0x174>)
 800a57a:	f008 f8db 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a57e:	2200      	movs	r2, #0
 800a580:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a584:	483e      	ldr	r0, [pc, #248]	; (800a680 <LED_Change+0x178>)
 800a586:	f008 f8d5 	bl	8012734 <HAL_GPIO_WritePin>
		break;
 800a58a:	e072      	b.n	800a672 <LED_Change+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a58c:	2200      	movs	r2, #0
 800a58e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a592:	483a      	ldr	r0, [pc, #232]	; (800a67c <LED_Change+0x174>)
 800a594:	f008 f8ce 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a598:	2201      	movs	r2, #1
 800a59a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a59e:	4837      	ldr	r0, [pc, #220]	; (800a67c <LED_Change+0x174>)
 800a5a0:	f008 f8c8 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5aa:	4835      	ldr	r0, [pc, #212]	; (800a680 <LED_Change+0x178>)
 800a5ac:	f008 f8c2 	bl	8012734 <HAL_GPIO_WritePin>

		break;
 800a5b0:	e05f      	b.n	800a672 <LED_Change+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5b8:	4830      	ldr	r0, [pc, #192]	; (800a67c <LED_Change+0x174>)
 800a5ba:	f008 f8bb 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a5c4:	482d      	ldr	r0, [pc, #180]	; (800a67c <LED_Change+0x174>)
 800a5c6:	f008 f8b5 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5d0:	482b      	ldr	r0, [pc, #172]	; (800a680 <LED_Change+0x178>)
 800a5d2:	f008 f8af 	bl	8012734 <HAL_GPIO_WritePin>
		break;
 800a5d6:	e04c      	b.n	800a672 <LED_Change+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a5d8:	2200      	movs	r2, #0
 800a5da:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5de:	4827      	ldr	r0, [pc, #156]	; (800a67c <LED_Change+0x174>)
 800a5e0:	f008 f8a8 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a5ea:	4824      	ldr	r0, [pc, #144]	; (800a67c <LED_Change+0x174>)
 800a5ec:	f008 f8a2 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a5f0:	2201      	movs	r2, #1
 800a5f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5f6:	4822      	ldr	r0, [pc, #136]	; (800a680 <LED_Change+0x178>)
 800a5f8:	f008 f89c 	bl	8012734 <HAL_GPIO_WritePin>
		break;
 800a5fc:	e039      	b.n	800a672 <LED_Change+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a5fe:	2201      	movs	r2, #1
 800a600:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a604:	481d      	ldr	r0, [pc, #116]	; (800a67c <LED_Change+0x174>)
 800a606:	f008 f895 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a60a:	2200      	movs	r2, #0
 800a60c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a610:	481a      	ldr	r0, [pc, #104]	; (800a67c <LED_Change+0x174>)
 800a612:	f008 f88f 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a616:	2201      	movs	r2, #1
 800a618:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a61c:	4818      	ldr	r0, [pc, #96]	; (800a680 <LED_Change+0x178>)
 800a61e:	f008 f889 	bl	8012734 <HAL_GPIO_WritePin>
		break;
 800a622:	e026      	b.n	800a672 <LED_Change+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a624:	2200      	movs	r2, #0
 800a626:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a62a:	4814      	ldr	r0, [pc, #80]	; (800a67c <LED_Change+0x174>)
 800a62c:	f008 f882 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a630:	2201      	movs	r2, #1
 800a632:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a636:	4811      	ldr	r0, [pc, #68]	; (800a67c <LED_Change+0x174>)
 800a638:	f008 f87c 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a63c:	2201      	movs	r2, #1
 800a63e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a642:	480f      	ldr	r0, [pc, #60]	; (800a680 <LED_Change+0x178>)
 800a644:	f008 f876 	bl	8012734 <HAL_GPIO_WritePin>

		break;
 800a648:	e013      	b.n	800a672 <LED_Change+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a64a:	2201      	movs	r2, #1
 800a64c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a650:	480a      	ldr	r0, [pc, #40]	; (800a67c <LED_Change+0x174>)
 800a652:	f008 f86f 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a656:	2201      	movs	r2, #1
 800a658:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a65c:	4807      	ldr	r0, [pc, #28]	; (800a67c <LED_Change+0x174>)
 800a65e:	f008 f869 	bl	8012734 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a662:	2201      	movs	r2, #1
 800a664:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a668:	4805      	ldr	r0, [pc, #20]	; (800a680 <LED_Change+0x178>)
 800a66a:	f008 f863 	bl	8012734 <HAL_GPIO_WritePin>

		break;
 800a66e:	e000      	b.n	800a672 <LED_Change+0x16a>
	default: break;
 800a670:	bf00      	nop

	}
}
 800a672:	bf00      	nop
 800a674:	bd80      	pop	{r7, pc}
 800a676:	bf00      	nop
 800a678:	20000068 	.word	0x20000068
 800a67c:	40020800 	.word	0x40020800
 800a680:	40020400 	.word	0x40020400

0800a684 <Motor_Switch>:
void Motor_Switch(int16_t L, int16_t R){
 800a684:	b580      	push	{r7, lr}
 800a686:	b082      	sub	sp, #8
 800a688:	af00      	add	r7, sp, #0
 800a68a:	4603      	mov	r3, r0
 800a68c:	460a      	mov	r2, r1
 800a68e:	80fb      	strh	r3, [r7, #6]
 800a690:	4613      	mov	r3, r2
 800a692:	80bb      	strh	r3, [r7, #4]
	if (L > 0 ){
 800a694:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	dd05      	ble.n	800a6a8 <Motor_Switch+0x24>
		//to -
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); //A2SET:1
 800a69c:	2201      	movs	r2, #1
 800a69e:	2104      	movs	r1, #4
 800a6a0:	481a      	ldr	r0, [pc, #104]	; (800a70c <Motor_Switch+0x88>)
 800a6a2:	f008 f847 	bl	8012734 <HAL_GPIO_WritePin>
 800a6a6:	e00c      	b.n	800a6c2 <Motor_Switch+0x3e>

	}
	else  if (L < 0){
 800a6a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	da08      	bge.n	800a6c2 <Motor_Switch+0x3e>
		//to +
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); //A2,RESET:0
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	2104      	movs	r1, #4
 800a6b4:	4815      	ldr	r0, [pc, #84]	; (800a70c <Motor_Switch+0x88>)
 800a6b6:	f008 f83d 	bl	8012734 <HAL_GPIO_WritePin>
		L = -L;
 800a6ba:	88fb      	ldrh	r3, [r7, #6]
 800a6bc:	425b      	negs	r3, r3
 800a6be:	b29b      	uxth	r3, r3
 800a6c0:	80fb      	strh	r3, [r7, #6]
	}
	if (R > 0){
 800a6c2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	dd05      	ble.n	800a6d6 <Motor_Switch+0x52>
		//to -
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); //A0,RESET:0
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	2101      	movs	r1, #1
 800a6ce:	480f      	ldr	r0, [pc, #60]	; (800a70c <Motor_Switch+0x88>)
 800a6d0:	f008 f830 	bl	8012734 <HAL_GPIO_WritePin>
 800a6d4:	e00c      	b.n	800a6f0 <Motor_Switch+0x6c>

	}

	else if (R < 0){
 800a6d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	da08      	bge.n	800a6f0 <Motor_Switch+0x6c>
	  	//to +
	  	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); //A0,SET:1
 800a6de:	2201      	movs	r2, #1
 800a6e0:	2101      	movs	r1, #1
 800a6e2:	480a      	ldr	r0, [pc, #40]	; (800a70c <Motor_Switch+0x88>)
 800a6e4:	f008 f826 	bl	8012734 <HAL_GPIO_WritePin>
	  	R = -R;
 800a6e8:	88bb      	ldrh	r3, [r7, #4]
 800a6ea:	425b      	negs	r3, r3
 800a6ec:	b29b      	uxth	r3, r3
 800a6ee:	80bb      	strh	r3, [r7, #4]
	}

	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, L); //tim2ch4
 800a6f0:	4b07      	ldr	r3, [pc, #28]	; (800a710 <Motor_Switch+0x8c>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a6f8:	641a      	str	r2, [r3, #64]	; 0x40
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, R); //tim5ch2
 800a6fa:	4b06      	ldr	r3, [pc, #24]	; (800a714 <Motor_Switch+0x90>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800a702:	639a      	str	r2, [r3, #56]	; 0x38
}
 800a704:	bf00      	nop
 800a706:	3708      	adds	r7, #8
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}
 800a70c:	40020000 	.word	0x40020000
 800a710:	20018fa0 	.word	0x20018fa0
 800a714:	20018494 	.word	0x20018494

0800a718 <ADC_Get_Data>:

void ADC_Get_Data(){
 800a718:	b480      	push	{r7}
 800a71a:	af00      	add	r7, sp, #0

	static int count = 0;

	    sl_ad1_10 = analog1[0];
 800a71c:	4b80      	ldr	r3, [pc, #512]	; (800a920 <ADC_Get_Data+0x208>)
 800a71e:	881b      	ldrh	r3, [r3, #0]
 800a720:	b21a      	sxth	r2, r3
 800a722:	4b80      	ldr	r3, [pc, #512]	; (800a924 <ADC_Get_Data+0x20c>)
 800a724:	801a      	strh	r2, [r3, #0]
		fr_ad1_14 = analog1[1];
 800a726:	4b7e      	ldr	r3, [pc, #504]	; (800a920 <ADC_Get_Data+0x208>)
 800a728:	885b      	ldrh	r3, [r3, #2]
 800a72a:	b21a      	sxth	r2, r3
 800a72c:	4b7e      	ldr	r3, [pc, #504]	; (800a928 <ADC_Get_Data+0x210>)
 800a72e:	801a      	strh	r2, [r3, #0]
		fl_ad2_11 = analog2[0];
 800a730:	4b7e      	ldr	r3, [pc, #504]	; (800a92c <ADC_Get_Data+0x214>)
 800a732:	881b      	ldrh	r3, [r3, #0]
 800a734:	b21a      	sxth	r2, r3
 800a736:	4b7e      	ldr	r3, [pc, #504]	; (800a930 <ADC_Get_Data+0x218>)
 800a738:	801a      	strh	r2, [r3, #0]
		sr_ad2_15 = analog2[1];
 800a73a:	4b7c      	ldr	r3, [pc, #496]	; (800a92c <ADC_Get_Data+0x214>)
 800a73c:	885b      	ldrh	r3, [r3, #2]
 800a73e:	b21a      	sxth	r2, r3
 800a740:	4b7c      	ldr	r3, [pc, #496]	; (800a934 <ADC_Get_Data+0x21c>)
 800a742:	801a      	strh	r2, [r3, #0]

	    sl_error = abs(sl_path - sl_ad1_10);
 800a744:	4b7c      	ldr	r3, [pc, #496]	; (800a938 <ADC_Get_Data+0x220>)
 800a746:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a74a:	461a      	mov	r2, r3
 800a74c:	4b75      	ldr	r3, [pc, #468]	; (800a924 <ADC_Get_Data+0x20c>)
 800a74e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a752:	1ad3      	subs	r3, r2, r3
 800a754:	2b00      	cmp	r3, #0
 800a756:	bfb8      	it	lt
 800a758:	425b      	neglt	r3, r3
 800a75a:	b21a      	sxth	r2, r3
 800a75c:	4b77      	ldr	r3, [pc, #476]	; (800a93c <ADC_Get_Data+0x224>)
 800a75e:	801a      	strh	r2, [r3, #0]
		fr_error = abs(fr_path - fr_ad1_14);
 800a760:	4b77      	ldr	r3, [pc, #476]	; (800a940 <ADC_Get_Data+0x228>)
 800a762:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a766:	461a      	mov	r2, r3
 800a768:	4b6f      	ldr	r3, [pc, #444]	; (800a928 <ADC_Get_Data+0x210>)
 800a76a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a76e:	1ad3      	subs	r3, r2, r3
 800a770:	2b00      	cmp	r3, #0
 800a772:	bfb8      	it	lt
 800a774:	425b      	neglt	r3, r3
 800a776:	b21a      	sxth	r2, r3
 800a778:	4b72      	ldr	r3, [pc, #456]	; (800a944 <ADC_Get_Data+0x22c>)
 800a77a:	801a      	strh	r2, [r3, #0]
	    fl_error = abs(fl_path - fl_ad2_11);
 800a77c:	4b72      	ldr	r3, [pc, #456]	; (800a948 <ADC_Get_Data+0x230>)
 800a77e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a782:	461a      	mov	r2, r3
 800a784:	4b6a      	ldr	r3, [pc, #424]	; (800a930 <ADC_Get_Data+0x218>)
 800a786:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a78a:	1ad3      	subs	r3, r2, r3
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	bfb8      	it	lt
 800a790:	425b      	neglt	r3, r3
 800a792:	b21a      	sxth	r2, r3
 800a794:	4b6d      	ldr	r3, [pc, #436]	; (800a94c <ADC_Get_Data+0x234>)
 800a796:	801a      	strh	r2, [r3, #0]
	    sr_error = abs(sr_path - sr_ad2_15);
 800a798:	4b6d      	ldr	r3, [pc, #436]	; (800a950 <ADC_Get_Data+0x238>)
 800a79a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a79e:	461a      	mov	r2, r3
 800a7a0:	4b64      	ldr	r3, [pc, #400]	; (800a934 <ADC_Get_Data+0x21c>)
 800a7a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7a6:	1ad3      	subs	r3, r2, r3
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	bfb8      	it	lt
 800a7ac:	425b      	neglt	r3, r3
 800a7ae:	b21a      	sxth	r2, r3
 800a7b0:	4b68      	ldr	r3, [pc, #416]	; (800a954 <ADC_Get_Data+0x23c>)
 800a7b2:	801a      	strh	r2, [r3, #0]

	    sl_path = sl_ad1_10;
 800a7b4:	4b5b      	ldr	r3, [pc, #364]	; (800a924 <ADC_Get_Data+0x20c>)
 800a7b6:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a7ba:	4b5f      	ldr	r3, [pc, #380]	; (800a938 <ADC_Get_Data+0x220>)
 800a7bc:	801a      	strh	r2, [r3, #0]
	    fr_path = fr_ad1_14;
 800a7be:	4b5a      	ldr	r3, [pc, #360]	; (800a928 <ADC_Get_Data+0x210>)
 800a7c0:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a7c4:	4b5e      	ldr	r3, [pc, #376]	; (800a940 <ADC_Get_Data+0x228>)
 800a7c6:	801a      	strh	r2, [r3, #0]
	    fl_path = fl_ad2_11;
 800a7c8:	4b59      	ldr	r3, [pc, #356]	; (800a930 <ADC_Get_Data+0x218>)
 800a7ca:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a7ce:	4b5e      	ldr	r3, [pc, #376]	; (800a948 <ADC_Get_Data+0x230>)
 800a7d0:	801a      	strh	r2, [r3, #0]
		sr_path = sr_ad2_15;
 800a7d2:	4b58      	ldr	r3, [pc, #352]	; (800a934 <ADC_Get_Data+0x21c>)
 800a7d4:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a7d8:	4b5d      	ldr	r3, [pc, #372]	; (800a950 <ADC_Get_Data+0x238>)
 800a7da:	801a      	strh	r2, [r3, #0]

		battery_V = analog1[2];
 800a7dc:	4b50      	ldr	r3, [pc, #320]	; (800a920 <ADC_Get_Data+0x208>)
 800a7de:	889b      	ldrh	r3, [r3, #4]
 800a7e0:	ee07 3a90 	vmov	s15, r3
 800a7e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7e8:	4b5b      	ldr	r3, [pc, #364]	; (800a958 <ADC_Get_Data+0x240>)
 800a7ea:	edc3 7a00 	vstr	s15, [r3]
#if 1
		sl_integrate += sl_error;
 800a7ee:	4b5b      	ldr	r3, [pc, #364]	; (800a95c <ADC_Get_Data+0x244>)
 800a7f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7f4:	b29a      	uxth	r2, r3
 800a7f6:	4b51      	ldr	r3, [pc, #324]	; (800a93c <ADC_Get_Data+0x224>)
 800a7f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7fc:	b29b      	uxth	r3, r3
 800a7fe:	4413      	add	r3, r2
 800a800:	b29b      	uxth	r3, r3
 800a802:	b21a      	sxth	r2, r3
 800a804:	4b55      	ldr	r3, [pc, #340]	; (800a95c <ADC_Get_Data+0x244>)
 800a806:	801a      	strh	r2, [r3, #0]
		fr_integrate += fr_error;
 800a808:	4b55      	ldr	r3, [pc, #340]	; (800a960 <ADC_Get_Data+0x248>)
 800a80a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a80e:	b29a      	uxth	r2, r3
 800a810:	4b4c      	ldr	r3, [pc, #304]	; (800a944 <ADC_Get_Data+0x22c>)
 800a812:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a816:	b29b      	uxth	r3, r3
 800a818:	4413      	add	r3, r2
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	b21a      	sxth	r2, r3
 800a81e:	4b50      	ldr	r3, [pc, #320]	; (800a960 <ADC_Get_Data+0x248>)
 800a820:	801a      	strh	r2, [r3, #0]
		fl_integrate += fl_error;
 800a822:	4b50      	ldr	r3, [pc, #320]	; (800a964 <ADC_Get_Data+0x24c>)
 800a824:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a828:	b29a      	uxth	r2, r3
 800a82a:	4b48      	ldr	r3, [pc, #288]	; (800a94c <ADC_Get_Data+0x234>)
 800a82c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a830:	b29b      	uxth	r3, r3
 800a832:	4413      	add	r3, r2
 800a834:	b29b      	uxth	r3, r3
 800a836:	b21a      	sxth	r2, r3
 800a838:	4b4a      	ldr	r3, [pc, #296]	; (800a964 <ADC_Get_Data+0x24c>)
 800a83a:	801a      	strh	r2, [r3, #0]
		sr_integrate += sr_error;
 800a83c:	4b4a      	ldr	r3, [pc, #296]	; (800a968 <ADC_Get_Data+0x250>)
 800a83e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a842:	b29a      	uxth	r2, r3
 800a844:	4b43      	ldr	r3, [pc, #268]	; (800a954 <ADC_Get_Data+0x23c>)
 800a846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a84a:	b29b      	uxth	r3, r3
 800a84c:	4413      	add	r3, r2
 800a84e:	b29b      	uxth	r3, r3
 800a850:	b21a      	sxth	r2, r3
 800a852:	4b45      	ldr	r3, [pc, #276]	; (800a968 <ADC_Get_Data+0x250>)
 800a854:	801a      	strh	r2, [r3, #0]

		count ++;
 800a856:	4b45      	ldr	r3, [pc, #276]	; (800a96c <ADC_Get_Data+0x254>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	3301      	adds	r3, #1
 800a85c:	4a43      	ldr	r2, [pc, #268]	; (800a96c <ADC_Get_Data+0x254>)
 800a85e:	6013      	str	r3, [r2, #0]
		if(count == 10){
 800a860:	4b42      	ldr	r3, [pc, #264]	; (800a96c <ADC_Get_Data+0x254>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	2b0a      	cmp	r3, #10
 800a866:	d156      	bne.n	800a916 <ADC_Get_Data+0x1fe>
			sl_average = (float)sl_integrate / count;
 800a868:	4b3c      	ldr	r3, [pc, #240]	; (800a95c <ADC_Get_Data+0x244>)
 800a86a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a86e:	ee07 3a90 	vmov	s15, r3
 800a872:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a876:	4b3d      	ldr	r3, [pc, #244]	; (800a96c <ADC_Get_Data+0x254>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	ee07 3a90 	vmov	s15, r3
 800a87e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a882:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a886:	4b3a      	ldr	r3, [pc, #232]	; (800a970 <ADC_Get_Data+0x258>)
 800a888:	edc3 7a00 	vstr	s15, [r3]
			fr_average = (float)fr_integrate / count;
 800a88c:	4b34      	ldr	r3, [pc, #208]	; (800a960 <ADC_Get_Data+0x248>)
 800a88e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a892:	ee07 3a90 	vmov	s15, r3
 800a896:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a89a:	4b34      	ldr	r3, [pc, #208]	; (800a96c <ADC_Get_Data+0x254>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	ee07 3a90 	vmov	s15, r3
 800a8a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a8a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8aa:	4b32      	ldr	r3, [pc, #200]	; (800a974 <ADC_Get_Data+0x25c>)
 800a8ac:	edc3 7a00 	vstr	s15, [r3]
			fl_average = (float)fl_integrate / count;
 800a8b0:	4b2c      	ldr	r3, [pc, #176]	; (800a964 <ADC_Get_Data+0x24c>)
 800a8b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a8b6:	ee07 3a90 	vmov	s15, r3
 800a8ba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a8be:	4b2b      	ldr	r3, [pc, #172]	; (800a96c <ADC_Get_Data+0x254>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	ee07 3a90 	vmov	s15, r3
 800a8c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a8ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8ce:	4b2a      	ldr	r3, [pc, #168]	; (800a978 <ADC_Get_Data+0x260>)
 800a8d0:	edc3 7a00 	vstr	s15, [r3]
			sr_average = (float)sr_integrate / count;
 800a8d4:	4b24      	ldr	r3, [pc, #144]	; (800a968 <ADC_Get_Data+0x250>)
 800a8d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a8da:	ee07 3a90 	vmov	s15, r3
 800a8de:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a8e2:	4b22      	ldr	r3, [pc, #136]	; (800a96c <ADC_Get_Data+0x254>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	ee07 3a90 	vmov	s15, r3
 800a8ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a8ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8f2:	4b22      	ldr	r3, [pc, #136]	; (800a97c <ADC_Get_Data+0x264>)
 800a8f4:	edc3 7a00 	vstr	s15, [r3]


			sl_integrate = 0;
 800a8f8:	4b18      	ldr	r3, [pc, #96]	; (800a95c <ADC_Get_Data+0x244>)
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	801a      	strh	r2, [r3, #0]
			fr_integrate = 0;
 800a8fe:	4b18      	ldr	r3, [pc, #96]	; (800a960 <ADC_Get_Data+0x248>)
 800a900:	2200      	movs	r2, #0
 800a902:	801a      	strh	r2, [r3, #0]
			fl_integrate = 0;
 800a904:	4b17      	ldr	r3, [pc, #92]	; (800a964 <ADC_Get_Data+0x24c>)
 800a906:	2200      	movs	r2, #0
 800a908:	801a      	strh	r2, [r3, #0]
			sr_integrate = 0;
 800a90a:	4b17      	ldr	r3, [pc, #92]	; (800a968 <ADC_Get_Data+0x250>)
 800a90c:	2200      	movs	r2, #0
 800a90e:	801a      	strh	r2, [r3, #0]

			count = 0;
 800a910:	4b16      	ldr	r3, [pc, #88]	; (800a96c <ADC_Get_Data+0x254>)
 800a912:	2200      	movs	r2, #0
 800a914:	601a      	str	r2, [r3, #0]
		}

#endif
}
 800a916:	bf00      	nop
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr
 800a920:	200142f8 	.word	0x200142f8
 800a924:	20018484 	.word	0x20018484
 800a928:	2000001c 	.word	0x2000001c
 800a92c:	20014300 	.word	0x20014300
 800a930:	20014306 	.word	0x20014306
 800a934:	20018fe2 	.word	0x20018fe2
 800a938:	20018488 	.word	0x20018488
 800a93c:	20018486 	.word	0x20018486
 800a940:	2001430a 	.word	0x2001430a
 800a944:	2001430c 	.word	0x2001430c
 800a948:	20014308 	.word	0x20014308
 800a94c:	2001430e 	.word	0x2001430e
 800a950:	200183b0 	.word	0x200183b0
 800a954:	200184d4 	.word	0x200184d4
 800a958:	20019048 	.word	0x20019048
 800a95c:	2001848e 	.word	0x2001848e
 800a960:	200185c4 	.word	0x200185c4
 800a964:	20018574 	.word	0x20018574
 800a968:	20018518 	.word	0x20018518
 800a96c:	20018340 	.word	0x20018340
 800a970:	20019044 	.word	0x20019044
 800a974:	20018ef8 	.word	0x20018ef8
 800a978:	200183b4 	.word	0x200183b4
 800a97c:	20018490 	.word	0x20018490

0800a980 <Velocity_Get>:
float Velocity_Get(float EN, float T){ // TIM2,TIM5
 800a980:	b480      	push	{r7}
 800a982:	b087      	sub	sp, #28
 800a984:	af00      	add	r7, sp, #0
 800a986:	ed87 0a01 	vstr	s0, [r7, #4]
 800a98a:	edc7 0a00 	vstr	s1, [r7]

 float Circumference, TirePulse_of_Circumference, velocity;

    Circumference = TIRE_DEAMETER * PI; // 
 800a98e:	4b0f      	ldr	r3, [pc, #60]	; (800a9cc <Velocity_Get+0x4c>)
 800a990:	617b      	str	r3, [r7, #20]
    TirePulse_of_Circumference = ENCODER_PULSE * REDUCATION_RATIO; // 
 800a992:	f04f 438e 	mov.w	r3, #1191182336	; 0x47000000
 800a996:	613b      	str	r3, [r7, #16]
    velocity = EN * (Circumference /TirePulse_of_Circumference)/ T; //a 1 * /
 800a998:	edd7 6a05 	vldr	s13, [r7, #20]
 800a99c:	edd7 7a04 	vldr	s15, [r7, #16]
 800a9a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a9a4:	edd7 7a01 	vldr	s15, [r7, #4]
 800a9a8:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a9ac:	ed97 7a00 	vldr	s14, [r7]
 800a9b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9b4:	edc7 7a03 	vstr	s15, [r7, #12]

    return velocity;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	ee07 3a90 	vmov	s15, r3

	 //TIM3 or 4 // 0.0012329102 = ( 20.2mm *) / (4096 * 4)
}
 800a9be:	eeb0 0a67 	vmov.f32	s0, s15
 800a9c2:	371c      	adds	r7, #28
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ca:	4770      	bx	lr
 800a9cc:	42816f02 	.word	0x42816f02

0800a9d0 <Encoder_Reset>:


}


void Encoder_Reset(){
 800a9d0:	b480      	push	{r7}
 800a9d2:	af00      	add	r7, sp, #0
    TIM3 -> CNT = 30000 - 1;
 800a9d4:	4b06      	ldr	r3, [pc, #24]	; (800a9f0 <Encoder_Reset+0x20>)
 800a9d6:	f247 522f 	movw	r2, #29999	; 0x752f
 800a9da:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4 -> CNT = 30000 - 1;
 800a9dc:	4b05      	ldr	r3, [pc, #20]	; (800a9f4 <Encoder_Reset+0x24>)
 800a9de:	f247 522f 	movw	r2, #29999	; 0x752f
 800a9e2:	625a      	str	r2, [r3, #36]	; 0x24

}
 800a9e4:	bf00      	nop
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr
 800a9ee:	bf00      	nop
 800a9f0:	40000400 	.word	0x40000400
 800a9f4:	40000800 	.word	0x40000800

0800a9f8 <Encoder_Count>:
int16_t Encoder_Count(int16_t mode){
 800a9f8:	b480      	push	{r7}
 800a9fa:	b083      	sub	sp, #12
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	4603      	mov	r3, r0
 800aa00:	80fb      	strh	r3, [r7, #6]

	if(mode == 0){
 800aa02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d102      	bne.n	800aa10 <Encoder_Count+0x18>

		mode = 0;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	80fb      	strh	r3, [r7, #6]
 800aa0e:	e030      	b.n	800aa72 <Encoder_Count+0x7a>
	  }
	  else if(mode == 1){
 800aa10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d12c      	bne.n	800aa72 <Encoder_Count+0x7a>
	    EN3_L.integrate += EN3_L.count;
 800aa18:	4b1a      	ldr	r3, [pc, #104]	; (800aa84 <Encoder_Count+0x8c>)
 800aa1a:	685a      	ldr	r2, [r3, #4]
 800aa1c:	4b19      	ldr	r3, [pc, #100]	; (800aa84 <Encoder_Count+0x8c>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	4413      	add	r3, r2
 800aa22:	4a18      	ldr	r2, [pc, #96]	; (800aa84 <Encoder_Count+0x8c>)
 800aa24:	6053      	str	r3, [r2, #4]
	    EN4_R.integrate += EN4_R.count;
 800aa26:	4b18      	ldr	r3, [pc, #96]	; (800aa88 <Encoder_Count+0x90>)
 800aa28:	685a      	ldr	r2, [r3, #4]
 800aa2a:	4b17      	ldr	r3, [pc, #92]	; (800aa88 <Encoder_Count+0x90>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4413      	add	r3, r2
 800aa30:	4a15      	ldr	r2, [pc, #84]	; (800aa88 <Encoder_Count+0x90>)
 800aa32:	6053      	str	r3, [r2, #4]
	    EN_Body.integrate = (float)(EN3_L.integrate + EN4_R.integrate)/2;
 800aa34:	4b13      	ldr	r3, [pc, #76]	; (800aa84 <Encoder_Count+0x8c>)
 800aa36:	685a      	ldr	r2, [r3, #4]
 800aa38:	4b13      	ldr	r3, [pc, #76]	; (800aa88 <Encoder_Count+0x90>)
 800aa3a:	685b      	ldr	r3, [r3, #4]
 800aa3c:	4413      	add	r3, r2
 800aa3e:	ee07 3a90 	vmov	s15, r3
 800aa42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aa46:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800aa4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800aa4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aa52:	ee17 2a90 	vmov	r2, s15
 800aa56:	4b0d      	ldr	r3, [pc, #52]	; (800aa8c <Encoder_Count+0x94>)
 800aa58:	605a      	str	r2, [r3, #4]
	    All_Pulse_cut += EN3_L.count + EN4_R.count;
 800aa5a:	4b0a      	ldr	r3, [pc, #40]	; (800aa84 <Encoder_Count+0x8c>)
 800aa5c:	681a      	ldr	r2, [r3, #0]
 800aa5e:	4b0a      	ldr	r3, [pc, #40]	; (800aa88 <Encoder_Count+0x90>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	441a      	add	r2, r3
 800aa64:	4b0a      	ldr	r3, [pc, #40]	; (800aa90 <Encoder_Count+0x98>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4413      	add	r3, r2
 800aa6a:	4a09      	ldr	r2, [pc, #36]	; (800aa90 <Encoder_Count+0x98>)
 800aa6c:	6013      	str	r3, [r2, #0]
	    mode =1;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	80fb      	strh	r3, [r7, #6]

	  }
	return mode;
 800aa72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	370c      	adds	r7, #12
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa80:	4770      	bx	lr
 800aa82:	bf00      	nop
 800aa84:	20000044 	.word	0x20000044
 800aa88:	20000050 	.word	0x20000050
 800aa8c:	2000005c 	.word	0x2000005c
 800aa90:	200142e8 	.word	0x200142e8

0800aa94 <wait>:
//o 
//Motion.cMotion.h
//?

void wait(double wait_second)
{
 800aa94:	b590      	push	{r4, r7, lr}
 800aa96:	b085      	sub	sp, #20
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	ed87 0b00 	vstr	d0, [r7]
	//timer?
	//???????
	//?
	//??? - 
	//?
	double starting_point_of_time = elapsed_time;
 800aa9e:	4b0f      	ldr	r3, [pc, #60]	; (800aadc <wait+0x48>)
 800aaa0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aaa4:	e9c7 3402 	strd	r3, r4, [r7, #8]
	while(starting_point_of_time + wait_second > elapsed_time)
 800aaa8:	bf00      	nop
 800aaaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aaae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800aab2:	f7fd fb23 	bl	80080fc <__adddf3>
 800aab6:	4603      	mov	r3, r0
 800aab8:	460c      	mov	r4, r1
 800aaba:	4618      	mov	r0, r3
 800aabc:	4621      	mov	r1, r4
 800aabe:	4b07      	ldr	r3, [pc, #28]	; (800aadc <wait+0x48>)
 800aac0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aac4:	461a      	mov	r2, r3
 800aac6:	4623      	mov	r3, r4
 800aac8:	f7fd ff5e 	bl	8008988 <__aeabi_dcmpgt>
 800aacc:	4603      	mov	r3, r0
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d1eb      	bne.n	800aaaa <wait+0x16>
	{

	}

	//????
}
 800aad2:	bf00      	nop
 800aad4:	3714      	adds	r7, #20
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd90      	pop	{r4, r7, pc}
 800aada:	bf00      	nop
 800aadc:	200142e0 	.word	0x200142e0

0800aae0 <Start_Accel>:


void Start_Accel(){
 800aae0:	b580      	push	{r7, lr}
 800aae2:	af00      	add	r7, sp, #0
	error_reset = 0;
 800aae4:	4b22      	ldr	r3, [pc, #136]	; (800ab70 <Start_Accel+0x90>)
 800aae6:	2200      	movs	r2, #0
 800aae8:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800aaea:	f7fe ff7b 	bl	80099e4 <Motor_Count_Clear>
	//IMU_init();

    EN3_L.integrate = 0;
 800aaee:	4b21      	ldr	r3, [pc, #132]	; (800ab74 <Start_Accel+0x94>)
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800aaf4:	4b20      	ldr	r3, [pc, #128]	; (800ab78 <Start_Accel+0x98>)
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800aafa:	4b20      	ldr	r3, [pc, #128]	; (800ab7c <Start_Accel+0x9c>)
 800aafc:	2200      	movs	r2, #0
 800aafe:	605a      	str	r2, [r3, #4]
    mode.enc = 1;
 800ab00:	4b1f      	ldr	r3, [pc, #124]	; (800ab80 <Start_Accel+0xa0>)
 800ab02:	2201      	movs	r2, #1
 800ab04:	70da      	strb	r2, [r3, #3]

	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < START_ACCEL_PULSE * 2){
 800ab06:	e005      	b.n	800ab14 <Start_Accel+0x34>
		mode.control = 4;
 800ab08:	4b1d      	ldr	r3, [pc, #116]	; (800ab80 <Start_Accel+0xa0>)
 800ab0a:	2204      	movs	r2, #4
 800ab0c:	715a      	strb	r2, [r3, #5]
		mode.accel= 1;
 800ab0e:	4b1c      	ldr	r3, [pc, #112]	; (800ab80 <Start_Accel+0xa0>)
 800ab10:	2201      	movs	r2, #1
 800ab12:	705a      	strb	r2, [r3, #1]
	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < START_ACCEL_PULSE * 2){
 800ab14:	4b17      	ldr	r3, [pc, #92]	; (800ab74 <Start_Accel+0x94>)
 800ab16:	685a      	ldr	r2, [r3, #4]
 800ab18:	4b17      	ldr	r3, [pc, #92]	; (800ab78 <Start_Accel+0x98>)
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	4413      	add	r3, r2
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	db0f      	blt.n	800ab42 <Start_Accel+0x62>
 800ab22:	4b14      	ldr	r3, [pc, #80]	; (800ab74 <Start_Accel+0x94>)
 800ab24:	685a      	ldr	r2, [r3, #4]
 800ab26:	4b14      	ldr	r3, [pc, #80]	; (800ab78 <Start_Accel+0x98>)
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	4413      	add	r3, r2
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f7fd fc31 	bl	8008394 <__aeabi_i2d>
 800ab32:	a30d      	add	r3, pc, #52	; (adr r3, 800ab68 <Start_Accel+0x88>)
 800ab34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab38:	f7fd ff08 	bl	800894c <__aeabi_dcmplt>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d1e2      	bne.n	800ab08 <Start_Accel+0x28>
	}
	mode.accel = 0;
 800ab42:	4b0f      	ldr	r3, [pc, #60]	; (800ab80 <Start_Accel+0xa0>)
 800ab44:	2200      	movs	r2, #0
 800ab46:	705a      	strb	r2, [r3, #1]
	Target_velocity = SEARCH_SPEED;
 800ab48:	4b0e      	ldr	r3, [pc, #56]	; (800ab84 <Start_Accel+0xa4>)
 800ab4a:	4a0f      	ldr	r2, [pc, #60]	; (800ab88 <Start_Accel+0xa8>)
 800ab4c:	601a      	str	r2, [r3, #0]
    EN3_L.integrate = 0;
 800ab4e:	4b09      	ldr	r3, [pc, #36]	; (800ab74 <Start_Accel+0x94>)
 800ab50:	2200      	movs	r2, #0
 800ab52:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800ab54:	4b08      	ldr	r3, [pc, #32]	; (800ab78 <Start_Accel+0x98>)
 800ab56:	2200      	movs	r2, #0
 800ab58:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800ab5a:	4b08      	ldr	r3, [pc, #32]	; (800ab7c <Start_Accel+0x9c>)
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	605a      	str	r2, [r3, #4]

}
 800ab60:	bf00      	nop
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	f3af 8000 	nop.w
 800ab68:	63ed7f78 	.word	0x63ed7f78
 800ab6c:	40ee8874 	.word	0x40ee8874
 800ab70:	2000026c 	.word	0x2000026c
 800ab74:	20000044 	.word	0x20000044
 800ab78:	20000050 	.word	0x20000050
 800ab7c:	2000005c 	.word	0x2000005c
 800ab80:	20000068 	.word	0x20000068
 800ab84:	200142a8 	.word	0x200142a8
 800ab88:	43960000 	.word	0x43960000
 800ab8c:	00000000 	.word	0x00000000

0800ab90 <Accelerate>:

void Accelerate(){
 800ab90:	b580      	push	{r7, lr}
 800ab92:	af00      	add	r7, sp, #0

	error_reset = 0;
 800ab94:	4b4a      	ldr	r3, [pc, #296]	; (800acc0 <Accelerate+0x130>)
 800ab96:	2200      	movs	r2, #0
 800ab98:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800ab9a:	f7fe ff23 	bl	80099e4 <Motor_Count_Clear>
	//IMU_init();

	mode.control = 4;
 800ab9e:	4b49      	ldr	r3, [pc, #292]	; (800acc4 <Accelerate+0x134>)
 800aba0:	2204      	movs	r2, #4
 800aba2:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800aba4:	4b48      	ldr	r3, [pc, #288]	; (800acc8 <Accelerate+0x138>)
 800aba6:	2200      	movs	r2, #0
 800aba8:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800abaa:	4b48      	ldr	r3, [pc, #288]	; (800accc <Accelerate+0x13c>)
 800abac:	2200      	movs	r2, #0
 800abae:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800abb0:	4b47      	ldr	r3, [pc, #284]	; (800acd0 <Accelerate+0x140>)
 800abb2:	2200      	movs	r2, #0
 800abb4:	605a      	str	r2, [r3, #4]
	mode.enc = 1;
 800abb6:	4b43      	ldr	r3, [pc, #268]	; (800acc4 <Accelerate+0x134>)
 800abb8:	2201      	movs	r2, #1
 800abba:	70da      	strb	r2, [r3, #3]

	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < ACCE_DECE_PULSE * 2){
 800abbc:	e04d      	b.n	800ac5a <Accelerate+0xca>

		mode.accel = 2;
 800abbe:	4b41      	ldr	r3, [pc, #260]	; (800acc4 <Accelerate+0x134>)
 800abc0:	2202      	movs	r2, #2
 800abc2:	705a      	strb	r2, [r3, #1]
#if 1
		if(WALL_JUDGE_PULSE * 2 < EN3_L.integrate + EN4_R.integrate){
 800abc4:	4b40      	ldr	r3, [pc, #256]	; (800acc8 <Accelerate+0x138>)
 800abc6:	685a      	ldr	r2, [r3, #4]
 800abc8:	4b40      	ldr	r3, [pc, #256]	; (800accc <Accelerate+0x13c>)
 800abca:	685b      	ldr	r3, [r3, #4]
 800abcc:	4413      	add	r3, r2
 800abce:	4618      	mov	r0, r3
 800abd0:	f7fd fbe0 	bl	8008394 <__aeabi_i2d>
 800abd4:	a336      	add	r3, pc, #216	; (adr r3, 800acb0 <Accelerate+0x120>)
 800abd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abda:	f7fd fed5 	bl	8008988 <__aeabi_dcmpgt>
 800abde:	4603      	mov	r3, r0
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d037      	beq.n	800ac54 <Accelerate+0xc4>
			if(fr_average > RIGHT_WALL && fl_average > LEFT_WALL){
 800abe4:	4b3b      	ldr	r3, [pc, #236]	; (800acd4 <Accelerate+0x144>)
 800abe6:	edd3 7a00 	vldr	s15, [r3]
 800abea:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800acd8 <Accelerate+0x148>
 800abee:	eef4 7ac7 	vcmpe.f32	s15, s14
 800abf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abf6:	dd0d      	ble.n	800ac14 <Accelerate+0x84>
 800abf8:	4b38      	ldr	r3, [pc, #224]	; (800acdc <Accelerate+0x14c>)
 800abfa:	edd3 7a00 	vldr	s15, [r3]
 800abfe:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800ace0 <Accelerate+0x150>
 800ac02:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac0a:	dd03      	ble.n	800ac14 <Accelerate+0x84>
				  mode.control = 0;
 800ac0c:	4b2d      	ldr	r3, [pc, #180]	; (800acc4 <Accelerate+0x134>)
 800ac0e:	2200      	movs	r2, #0
 800ac10:	715a      	strb	r2, [r3, #5]
 800ac12:	e022      	b.n	800ac5a <Accelerate+0xca>

				 // Side_Wall_Control(fr_average,fl_average,T8,Wall.KP, Wall.KI,Wall.KD);
		    }
			else if(fl_average > LEFT_WALL){
 800ac14:	4b31      	ldr	r3, [pc, #196]	; (800acdc <Accelerate+0x14c>)
 800ac16:	edd3 7a00 	vldr	s15, [r3]
 800ac1a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800ace0 <Accelerate+0x150>
 800ac1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac26:	dd03      	ble.n	800ac30 <Accelerate+0xa0>
				  mode.control = 1;
 800ac28:	4b26      	ldr	r3, [pc, #152]	; (800acc4 <Accelerate+0x134>)
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	715a      	strb	r2, [r3, #5]
 800ac2e:	e014      	b.n	800ac5a <Accelerate+0xca>
				 // Left_Wall_Control();
		    }
			else if(fr_average > RIGHT_WALL){
 800ac30:	4b28      	ldr	r3, [pc, #160]	; (800acd4 <Accelerate+0x144>)
 800ac32:	edd3 7a00 	vldr	s15, [r3]
 800ac36:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800acd8 <Accelerate+0x148>
 800ac3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac42:	dd03      	ble.n	800ac4c <Accelerate+0xbc>
				  mode.control = 2;
 800ac44:	4b1f      	ldr	r3, [pc, #124]	; (800acc4 <Accelerate+0x134>)
 800ac46:	2202      	movs	r2, #2
 800ac48:	715a      	strb	r2, [r3, #5]
 800ac4a:	e006      	b.n	800ac5a <Accelerate+0xca>
							 // Right_Wall_Control();
		    }
			else mode.control = 4;
 800ac4c:	4b1d      	ldr	r3, [pc, #116]	; (800acc4 <Accelerate+0x134>)
 800ac4e:	2204      	movs	r2, #4
 800ac50:	715a      	strb	r2, [r3, #5]
 800ac52:	e002      	b.n	800ac5a <Accelerate+0xca>
		}
		else mode.control = 4;
 800ac54:	4b1b      	ldr	r3, [pc, #108]	; (800acc4 <Accelerate+0x134>)
 800ac56:	2204      	movs	r2, #4
 800ac58:	715a      	strb	r2, [r3, #5]
	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < ACCE_DECE_PULSE * 2){
 800ac5a:	4b1b      	ldr	r3, [pc, #108]	; (800acc8 <Accelerate+0x138>)
 800ac5c:	685a      	ldr	r2, [r3, #4]
 800ac5e:	4b1b      	ldr	r3, [pc, #108]	; (800accc <Accelerate+0x13c>)
 800ac60:	685b      	ldr	r3, [r3, #4]
 800ac62:	4413      	add	r3, r2
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	db0f      	blt.n	800ac88 <Accelerate+0xf8>
 800ac68:	4b17      	ldr	r3, [pc, #92]	; (800acc8 <Accelerate+0x138>)
 800ac6a:	685a      	ldr	r2, [r3, #4]
 800ac6c:	4b17      	ldr	r3, [pc, #92]	; (800accc <Accelerate+0x13c>)
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	4413      	add	r3, r2
 800ac72:	4618      	mov	r0, r3
 800ac74:	f7fd fb8e 	bl	8008394 <__aeabi_i2d>
 800ac78:	a30f      	add	r3, pc, #60	; (adr r3, 800acb8 <Accelerate+0x128>)
 800ac7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac7e:	f7fd fe65 	bl	800894c <__aeabi_dcmplt>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d19a      	bne.n	800abbe <Accelerate+0x2e>
	}
#else
	mode.control = 3;
}
#endif
	mode.accel = 0;
 800ac88:	4b0e      	ldr	r3, [pc, #56]	; (800acc4 <Accelerate+0x134>)
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	705a      	strb	r2, [r3, #1]
	Target_velocity = SEARCH_SPEED;
 800ac8e:	4b15      	ldr	r3, [pc, #84]	; (800ace4 <Accelerate+0x154>)
 800ac90:	4a15      	ldr	r2, [pc, #84]	; (800ace8 <Accelerate+0x158>)
 800ac92:	601a      	str	r2, [r3, #0]
    EN3_L.integrate = 0;
 800ac94:	4b0c      	ldr	r3, [pc, #48]	; (800acc8 <Accelerate+0x138>)
 800ac96:	2200      	movs	r2, #0
 800ac98:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800ac9a:	4b0c      	ldr	r3, [pc, #48]	; (800accc <Accelerate+0x13c>)
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800aca0:	4b0b      	ldr	r3, [pc, #44]	; (800acd0 <Accelerate+0x140>)
 800aca2:	2200      	movs	r2, #0
 800aca4:	605a      	str	r2, [r3, #4]

}
 800aca6:	bf00      	nop
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	f3af 8000 	nop.w
 800acb0:	f298ebe1 	.word	0xf298ebe1
 800acb4:	40d8b91c 	.word	0x40d8b91c
 800acb8:	a7233ab1 	.word	0xa7233ab1
 800acbc:	40e64033 	.word	0x40e64033
 800acc0:	2000026c 	.word	0x2000026c
 800acc4:	20000068 	.word	0x20000068
 800acc8:	20000044 	.word	0x20000044
 800accc:	20000050 	.word	0x20000050
 800acd0:	2000005c 	.word	0x2000005c
 800acd4:	20018ef8 	.word	0x20018ef8
 800acd8:	42c80000 	.word	0x42c80000
 800acdc:	200183b4 	.word	0x200183b4
 800ace0:	430c0000 	.word	0x430c0000
 800ace4:	200142a8 	.word	0x200142a8
 800ace8:	43960000 	.word	0x43960000
 800acec:	00000000 	.word	0x00000000

0800acf0 <Decelerate>:
void Decelerate(){
 800acf0:	b580      	push	{r7, lr}
 800acf2:	af00      	add	r7, sp, #0


	//IMU_init();
	//mode.control = 4;

	mode.control = 4;
 800acf4:	4b48      	ldr	r3, [pc, #288]	; (800ae18 <Decelerate+0x128>)
 800acf6:	2204      	movs	r2, #4
 800acf8:	715a      	strb	r2, [r3, #5]
	//printf("%d\r\n",EN3_L.integrate + EN4_R.integrate);
	while( (EN3_L.integrate + EN4_R.integrate < ACCE_DECE_PULSE * 2) &&  ( (sl_average + sr_average )/2 < 1850)){
 800acfa:	e04d      	b.n	800ad98 <Decelerate+0xa8>
		mode.accel = 3;
 800acfc:	4b46      	ldr	r3, [pc, #280]	; (800ae18 <Decelerate+0x128>)
 800acfe:	2203      	movs	r2, #3
 800ad00:	705a      	strb	r2, [r3, #1]
		//printf("%d , %d\r\n",EN3_L.integrate , EN4_R.integrate);
#if 1
		if(EN3_L.integrate + EN4_R.integrate < ACCE_DECE_PULSE * 2 - (WALL_JUDGE_PULSE  * 2 *3/5) ){//:? -
 800ad02:	4b46      	ldr	r3, [pc, #280]	; (800ae1c <Decelerate+0x12c>)
 800ad04:	685a      	ldr	r2, [r3, #4]
 800ad06:	4b46      	ldr	r3, [pc, #280]	; (800ae20 <Decelerate+0x130>)
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	f7fd fb41 	bl	8008394 <__aeabi_i2d>
 800ad12:	a33d      	add	r3, pc, #244	; (adr r3, 800ae08 <Decelerate+0x118>)
 800ad14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad18:	f7fd fe18 	bl	800894c <__aeabi_dcmplt>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d037      	beq.n	800ad92 <Decelerate+0xa2>
		  if(fr_average > RIGHT_WALL && fl_average > LEFT_WALL){
 800ad22:	4b40      	ldr	r3, [pc, #256]	; (800ae24 <Decelerate+0x134>)
 800ad24:	edd3 7a00 	vldr	s15, [r3]
 800ad28:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800ae28 <Decelerate+0x138>
 800ad2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad34:	dd0d      	ble.n	800ad52 <Decelerate+0x62>
 800ad36:	4b3d      	ldr	r3, [pc, #244]	; (800ae2c <Decelerate+0x13c>)
 800ad38:	edd3 7a00 	vldr	s15, [r3]
 800ad3c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800ae30 <Decelerate+0x140>
 800ad40:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad48:	dd03      	ble.n	800ad52 <Decelerate+0x62>
			  mode.control = 0;
 800ad4a:	4b33      	ldr	r3, [pc, #204]	; (800ae18 <Decelerate+0x128>)
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	715a      	strb	r2, [r3, #5]
 800ad50:	e022      	b.n	800ad98 <Decelerate+0xa8>

			 // Side_Wall_Control(fr_average,fl_average,T8,Wall.KP, Wall.KI,Wall.KD);
	      }
		  else if(fl_average > LEFT_WALL){
 800ad52:	4b36      	ldr	r3, [pc, #216]	; (800ae2c <Decelerate+0x13c>)
 800ad54:	edd3 7a00 	vldr	s15, [r3]
 800ad58:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800ae30 <Decelerate+0x140>
 800ad5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad64:	dd03      	ble.n	800ad6e <Decelerate+0x7e>
			  mode.control = 1;
 800ad66:	4b2c      	ldr	r3, [pc, #176]	; (800ae18 <Decelerate+0x128>)
 800ad68:	2201      	movs	r2, #1
 800ad6a:	715a      	strb	r2, [r3, #5]
 800ad6c:	e014      	b.n	800ad98 <Decelerate+0xa8>
			 // Left_Wall_Control();
	      }
		  else if(fr_average > RIGHT_WALL){
 800ad6e:	4b2d      	ldr	r3, [pc, #180]	; (800ae24 <Decelerate+0x134>)
 800ad70:	edd3 7a00 	vldr	s15, [r3]
 800ad74:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800ae28 <Decelerate+0x138>
 800ad78:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad80:	dd03      	ble.n	800ad8a <Decelerate+0x9a>
			  mode.control = 2;
 800ad82:	4b25      	ldr	r3, [pc, #148]	; (800ae18 <Decelerate+0x128>)
 800ad84:	2202      	movs	r2, #2
 800ad86:	715a      	strb	r2, [r3, #5]
 800ad88:	e006      	b.n	800ad98 <Decelerate+0xa8>
						 // Right_Wall_Control();
	      }
		  else mode.control = 4;
 800ad8a:	4b23      	ldr	r3, [pc, #140]	; (800ae18 <Decelerate+0x128>)
 800ad8c:	2204      	movs	r2, #4
 800ad8e:	715a      	strb	r2, [r3, #5]
 800ad90:	e002      	b.n	800ad98 <Decelerate+0xa8>
		}
		else mode.control = 4;
 800ad92:	4b21      	ldr	r3, [pc, #132]	; (800ae18 <Decelerate+0x128>)
 800ad94:	2204      	movs	r2, #4
 800ad96:	715a      	strb	r2, [r3, #5]
	while( (EN3_L.integrate + EN4_R.integrate < ACCE_DECE_PULSE * 2) &&  ( (sl_average + sr_average )/2 < 1850)){
 800ad98:	4b20      	ldr	r3, [pc, #128]	; (800ae1c <Decelerate+0x12c>)
 800ad9a:	685a      	ldr	r2, [r3, #4]
 800ad9c:	4b20      	ldr	r3, [pc, #128]	; (800ae20 <Decelerate+0x130>)
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	4413      	add	r3, r2
 800ada2:	4618      	mov	r0, r3
 800ada4:	f7fd faf6 	bl	8008394 <__aeabi_i2d>
 800ada8:	a319      	add	r3, pc, #100	; (adr r3, 800ae10 <Decelerate+0x120>)
 800adaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adae:	f7fd fdcd 	bl	800894c <__aeabi_dcmplt>
 800adb2:	4603      	mov	r3, r0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d012      	beq.n	800adde <Decelerate+0xee>
 800adb8:	4b1e      	ldr	r3, [pc, #120]	; (800ae34 <Decelerate+0x144>)
 800adba:	ed93 7a00 	vldr	s14, [r3]
 800adbe:	4b1e      	ldr	r3, [pc, #120]	; (800ae38 <Decelerate+0x148>)
 800adc0:	edd3 7a00 	vldr	s15, [r3]
 800adc4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800adc8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800adcc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800add0:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800ae3c <Decelerate+0x14c>
 800add4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800add8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800addc:	d48e      	bmi.n	800acfc <Decelerate+0xc>
#else
	mode.control = 3;
}
#endif

	mode.accel = 0;
 800adde:	4b0e      	ldr	r3, [pc, #56]	; (800ae18 <Decelerate+0x128>)
 800ade0:	2200      	movs	r2, #0
 800ade2:	705a      	strb	r2, [r3, #1]
	mode.control = 5;
 800ade4:	4b0c      	ldr	r3, [pc, #48]	; (800ae18 <Decelerate+0x128>)
 800ade6:	2205      	movs	r2, #5
 800ade8:	715a      	strb	r2, [r3, #5]
	Target_velocity = 0;
 800adea:	4b15      	ldr	r3, [pc, #84]	; (800ae40 <Decelerate+0x150>)
 800adec:	f04f 0200 	mov.w	r2, #0
 800adf0:	601a      	str	r2, [r3, #0]
	mode.enc = 0;
 800adf2:	4b09      	ldr	r3, [pc, #36]	; (800ae18 <Decelerate+0x128>)
 800adf4:	2200      	movs	r2, #0
 800adf6:	70da      	strb	r2, [r3, #3]
	error_reset = 0;
 800adf8:	4b12      	ldr	r3, [pc, #72]	; (800ae44 <Decelerate+0x154>)
 800adfa:	2200      	movs	r2, #0
 800adfc:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800adfe:	f7fe fdf1 	bl	80099e4 <Motor_Count_Clear>


	//printf("????????????????????????????????????????????????\r\n");
}
 800ae02:	bf00      	nop
 800ae04:	bd80      	pop	{r7, pc}
 800ae06:	bf00      	nop
 800ae08:	89844e41 	.word	0x89844e41
 800ae0c:	40ddaaef 	.word	0x40ddaaef
 800ae10:	a7233ab1 	.word	0xa7233ab1
 800ae14:	40e64033 	.word	0x40e64033
 800ae18:	20000068 	.word	0x20000068
 800ae1c:	20000044 	.word	0x20000044
 800ae20:	20000050 	.word	0x20000050
 800ae24:	20018ef8 	.word	0x20018ef8
 800ae28:	42c80000 	.word	0x42c80000
 800ae2c:	200183b4 	.word	0x200183b4
 800ae30:	430c0000 	.word	0x430c0000
 800ae34:	20019044 	.word	0x20019044
 800ae38:	20018490 	.word	0x20018490
 800ae3c:	44e74000 	.word	0x44e74000
 800ae40:	200142a8 	.word	0x200142a8
 800ae44:	2000026c 	.word	0x2000026c

0800ae48 <straight>:

			return Velocity;


}
void straight(){ //uint8_t block_num
 800ae48:	b5b0      	push	{r4, r5, r7, lr}
 800ae4a:	af00      	add	r7, sp, #0
//    EN3_L.integrate = 0;
//    EN4_R.integrate = 0;
//	  EN_Body.integrate = 0;
//    mode.enc = 1;

  while(EN3_L.integrate + EN4_R.integrate < Target_pulse * 2 ){
 800ae4c:	e07e      	b.n	800af4c <straight+0x104>
#if 1
	  if(EN3_L.integrate + EN4_R.integrate < Target_pulse * 2 *0.45 || Target_pulse * 2 - (WALL_JUDGE_PULSE * 12/5) < EN3_L.integrate + EN4_R.integrate){
 800ae4e:	4b54      	ldr	r3, [pc, #336]	; (800afa0 <straight+0x158>)
 800ae50:	685a      	ldr	r2, [r3, #4]
 800ae52:	4b54      	ldr	r3, [pc, #336]	; (800afa4 <straight+0x15c>)
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	4413      	add	r3, r2
 800ae58:	4618      	mov	r0, r3
 800ae5a:	f7fd fa9b 	bl	8008394 <__aeabi_i2d>
 800ae5e:	4604      	mov	r4, r0
 800ae60:	460d      	mov	r5, r1
 800ae62:	4b51      	ldr	r3, [pc, #324]	; (800afa8 <straight+0x160>)
 800ae64:	edd3 7a00 	vldr	s15, [r3]
 800ae68:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ae6c:	ee17 0a90 	vmov	r0, s15
 800ae70:	f7fd faa2 	bl	80083b8 <__aeabi_f2d>
 800ae74:	a346      	add	r3, pc, #280	; (adr r3, 800af90 <straight+0x148>)
 800ae76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae7a:	f7fd faf5 	bl	8008468 <__aeabi_dmul>
 800ae7e:	4602      	mov	r2, r0
 800ae80:	460b      	mov	r3, r1
 800ae82:	4620      	mov	r0, r4
 800ae84:	4629      	mov	r1, r5
 800ae86:	f7fd fd61 	bl	800894c <__aeabi_dcmplt>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d122      	bne.n	800aed6 <straight+0x8e>
 800ae90:	4b45      	ldr	r3, [pc, #276]	; (800afa8 <straight+0x160>)
 800ae92:	edd3 7a00 	vldr	s15, [r3]
 800ae96:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ae9a:	ee17 0a90 	vmov	r0, s15
 800ae9e:	f7fd fa8b 	bl	80083b8 <__aeabi_f2d>
 800aea2:	a33d      	add	r3, pc, #244	; (adr r3, 800af98 <straight+0x150>)
 800aea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea8:	f7fd f926 	bl	80080f8 <__aeabi_dsub>
 800aeac:	4603      	mov	r3, r0
 800aeae:	460c      	mov	r4, r1
 800aeb0:	4625      	mov	r5, r4
 800aeb2:	461c      	mov	r4, r3
 800aeb4:	4b3a      	ldr	r3, [pc, #232]	; (800afa0 <straight+0x158>)
 800aeb6:	685a      	ldr	r2, [r3, #4]
 800aeb8:	4b3a      	ldr	r3, [pc, #232]	; (800afa4 <straight+0x15c>)
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	4413      	add	r3, r2
 800aebe:	4618      	mov	r0, r3
 800aec0:	f7fd fa68 	bl	8008394 <__aeabi_i2d>
 800aec4:	4602      	mov	r2, r0
 800aec6:	460b      	mov	r3, r1
 800aec8:	4620      	mov	r0, r4
 800aeca:	4629      	mov	r1, r5
 800aecc:	f7fd fd3e 	bl	800894c <__aeabi_dcmplt>
 800aed0:	4603      	mov	r3, r0
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d037      	beq.n	800af46 <straight+0xfe>

			if(fr_average > RIGHT_WALL && fl_average > LEFT_WALL){
 800aed6:	4b35      	ldr	r3, [pc, #212]	; (800afac <straight+0x164>)
 800aed8:	edd3 7a00 	vldr	s15, [r3]
 800aedc:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800afb0 <straight+0x168>
 800aee0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aee8:	dd0d      	ble.n	800af06 <straight+0xbe>
 800aeea:	4b32      	ldr	r3, [pc, #200]	; (800afb4 <straight+0x16c>)
 800aeec:	edd3 7a00 	vldr	s15, [r3]
 800aef0:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800afb8 <straight+0x170>
 800aef4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aefc:	dd03      	ble.n	800af06 <straight+0xbe>
				  mode.control = 0;
 800aefe:	4b2f      	ldr	r3, [pc, #188]	; (800afbc <straight+0x174>)
 800af00:	2200      	movs	r2, #0
 800af02:	715a      	strb	r2, [r3, #5]
 800af04:	e01e      	b.n	800af44 <straight+0xfc>

				 // Side_Wall_Control(fr_average,fl_average,T8,Wall.KP, Wall.KI,Wall.KD);
		    }
			else if(fl_average > LEFT_WALL){
 800af06:	4b2b      	ldr	r3, [pc, #172]	; (800afb4 <straight+0x16c>)
 800af08:	edd3 7a00 	vldr	s15, [r3]
 800af0c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800afb8 <straight+0x170>
 800af10:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af18:	dd03      	ble.n	800af22 <straight+0xda>
				  mode.control = 1;
 800af1a:	4b28      	ldr	r3, [pc, #160]	; (800afbc <straight+0x174>)
 800af1c:	2201      	movs	r2, #1
 800af1e:	715a      	strb	r2, [r3, #5]
 800af20:	e014      	b.n	800af4c <straight+0x104>
				 // Left_Wall_Control();
		    }
			else if(fr_average > RIGHT_WALL){
 800af22:	4b22      	ldr	r3, [pc, #136]	; (800afac <straight+0x164>)
 800af24:	edd3 7a00 	vldr	s15, [r3]
 800af28:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800afb0 <straight+0x168>
 800af2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af34:	dd03      	ble.n	800af3e <straight+0xf6>
				  mode.control = 2;
 800af36:	4b21      	ldr	r3, [pc, #132]	; (800afbc <straight+0x174>)
 800af38:	2202      	movs	r2, #2
 800af3a:	715a      	strb	r2, [r3, #5]
 800af3c:	e006      	b.n	800af4c <straight+0x104>
							 // Right_Wall_Control();
		    }
			else mode.control = 4;
 800af3e:	4b1f      	ldr	r3, [pc, #124]	; (800afbc <straight+0x174>)
 800af40:	2204      	movs	r2, #4
 800af42:	715a      	strb	r2, [r3, #5]
			if(fr_average > RIGHT_WALL && fl_average > LEFT_WALL){
 800af44:	e002      	b.n	800af4c <straight+0x104>
	  }
	  else
		  mode.control = 4;
 800af46:	4b1d      	ldr	r3, [pc, #116]	; (800afbc <straight+0x174>)
 800af48:	2204      	movs	r2, #4
 800af4a:	715a      	strb	r2, [r3, #5]
  while(EN3_L.integrate + EN4_R.integrate < Target_pulse * 2 ){
 800af4c:	4b14      	ldr	r3, [pc, #80]	; (800afa0 <straight+0x158>)
 800af4e:	685a      	ldr	r2, [r3, #4]
 800af50:	4b14      	ldr	r3, [pc, #80]	; (800afa4 <straight+0x15c>)
 800af52:	685b      	ldr	r3, [r3, #4]
 800af54:	4413      	add	r3, r2
 800af56:	ee07 3a90 	vmov	s15, r3
 800af5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af5e:	4b12      	ldr	r3, [pc, #72]	; (800afa8 <straight+0x160>)
 800af60:	edd3 7a00 	vldr	s15, [r3]
 800af64:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800af68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800af6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af70:	f53f af6d 	bmi.w	800ae4e <straight+0x6>
#else

		  mode.control = 3;
  }
#endif
      EN3_L.integrate = 0;
 800af74:	4b0a      	ldr	r3, [pc, #40]	; (800afa0 <straight+0x158>)
 800af76:	2200      	movs	r2, #0
 800af78:	605a      	str	r2, [r3, #4]
      EN4_R.integrate = 0;
 800af7a:	4b0a      	ldr	r3, [pc, #40]	; (800afa4 <straight+0x15c>)
 800af7c:	2200      	movs	r2, #0
 800af7e:	605a      	str	r2, [r3, #4]
      EN_Body.integrate = 0;
 800af80:	4b0f      	ldr	r3, [pc, #60]	; (800afc0 <straight+0x178>)
 800af82:	2200      	movs	r2, #0
 800af84:	605a      	str	r2, [r3, #4]
    }

    printf("3???????? : %d \r\n",check);

#endif
}
 800af86:	bf00      	nop
 800af88:	bdb0      	pop	{r4, r5, r7, pc}
 800af8a:	bf00      	nop
 800af8c:	f3af 8000 	nop.w
 800af90:	cccccccd 	.word	0xcccccccd
 800af94:	3fdccccc 	.word	0x3fdccccc
 800af98:	89844e42 	.word	0x89844e42
 800af9c:	40ddaaef 	.word	0x40ddaaef
 800afa0:	20000044 	.word	0x20000044
 800afa4:	20000050 	.word	0x20000050
 800afa8:	20000000 	.word	0x20000000
 800afac:	20018ef8 	.word	0x20018ef8
 800afb0:	42c80000 	.word	0x42c80000
 800afb4:	200183b4 	.word	0x200183b4
 800afb8:	430c0000 	.word	0x430c0000
 800afbc:	20000068 	.word	0x20000068
 800afc0:	2000005c 	.word	0x2000005c
 800afc4:	00000000 	.word	0x00000000

0800afc8 <IMU_turn>:

			return Velocity;

}

void IMU_turn(int8_t target_angle, double target_angle_velo){
 800afc8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800afcc:	ed2d 8b02 	vpush	{d8}
 800afd0:	b084      	sub	sp, #16
 800afd2:	af00      	add	r7, sp, #0
 800afd4:	4603      	mov	r3, r0
 800afd6:	ed87 0b00 	vstr	d0, [r7]
 800afda:	73fb      	strb	r3, [r7, #15]
	    Motor_PWM_Start();
 800afdc:	f7fe ffda 	bl	8009f94 <Motor_PWM_Start>
	    if(target_angle < 0){
 800afe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	da37      	bge.n	800b058 <IMU_turn+0x90>
	     while(target_angle < Body_angle){
 800afe8:	e027      	b.n	800b03a <IMU_turn+0x72>

		   IMU_Control(target_angle_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800afea:	4b47      	ldr	r3, [pc, #284]	; (800b108 <IMU_turn+0x140>)
 800afec:	ed93 8b00 	vldr	d8, [r3]
 800aff0:	4b46      	ldr	r3, [pc, #280]	; (800b10c <IMU_turn+0x144>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4618      	mov	r0, r3
 800aff6:	f7fd f9df 	bl	80083b8 <__aeabi_f2d>
 800affa:	4604      	mov	r4, r0
 800affc:	460d      	mov	r5, r1
 800affe:	4b43      	ldr	r3, [pc, #268]	; (800b10c <IMU_turn+0x144>)
 800b000:	685b      	ldr	r3, [r3, #4]
 800b002:	4618      	mov	r0, r3
 800b004:	f7fd f9d8 	bl	80083b8 <__aeabi_f2d>
 800b008:	4680      	mov	r8, r0
 800b00a:	4689      	mov	r9, r1
 800b00c:	4b3f      	ldr	r3, [pc, #252]	; (800b10c <IMU_turn+0x144>)
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	4618      	mov	r0, r3
 800b012:	f7fd f9d1 	bl	80083b8 <__aeabi_f2d>
 800b016:	4602      	mov	r2, r0
 800b018:	460b      	mov	r3, r1
 800b01a:	ec43 2b15 	vmov	d5, r2, r3
 800b01e:	ec49 8b14 	vmov	d4, r8, r9
 800b022:	ec45 4b13 	vmov	d3, r4, r5
 800b026:	ed9f 2b36 	vldr	d2, [pc, #216]	; 800b100 <IMU_turn+0x138>
 800b02a:	eeb0 1a48 	vmov.f32	s2, s16
 800b02e:	eef0 1a68 	vmov.f32	s3, s17
 800b032:	ed97 0b00 	vldr	d0, [r7]
 800b036:	f7ff f8dd 	bl	800a1f4 <IMU_Control>
	     while(target_angle < Body_angle){
 800b03a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b03e:	4618      	mov	r0, r3
 800b040:	f7fd f9a8 	bl	8008394 <__aeabi_i2d>
 800b044:	4b32      	ldr	r3, [pc, #200]	; (800b110 <IMU_turn+0x148>)
 800b046:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b04a:	461a      	mov	r2, r3
 800b04c:	4623      	mov	r3, r4
 800b04e:	f7fd fc7d 	bl	800894c <__aeabi_dcmplt>
 800b052:	4603      	mov	r3, r0
 800b054:	2b00      	cmp	r3, #0
 800b056:	d1c8      	bne.n	800afea <IMU_turn+0x22>
		//printf(" : %f \r\n", Body_angle*180/ M_PI);
	     }
	    }
	    if(target_angle > 0){
 800b058:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	dd37      	ble.n	800b0d0 <IMU_turn+0x108>
	     while(target_angle > Body_angle){
 800b060:	e027      	b.n	800b0b2 <IMU_turn+0xea>

	       IMU_Control(target_angle_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800b062:	4b29      	ldr	r3, [pc, #164]	; (800b108 <IMU_turn+0x140>)
 800b064:	ed93 8b00 	vldr	d8, [r3]
 800b068:	4b28      	ldr	r3, [pc, #160]	; (800b10c <IMU_turn+0x144>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4618      	mov	r0, r3
 800b06e:	f7fd f9a3 	bl	80083b8 <__aeabi_f2d>
 800b072:	4604      	mov	r4, r0
 800b074:	460d      	mov	r5, r1
 800b076:	4b25      	ldr	r3, [pc, #148]	; (800b10c <IMU_turn+0x144>)
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7fd f99c 	bl	80083b8 <__aeabi_f2d>
 800b080:	4680      	mov	r8, r0
 800b082:	4689      	mov	r9, r1
 800b084:	4b21      	ldr	r3, [pc, #132]	; (800b10c <IMU_turn+0x144>)
 800b086:	689b      	ldr	r3, [r3, #8]
 800b088:	4618      	mov	r0, r3
 800b08a:	f7fd f995 	bl	80083b8 <__aeabi_f2d>
 800b08e:	4602      	mov	r2, r0
 800b090:	460b      	mov	r3, r1
 800b092:	ec43 2b15 	vmov	d5, r2, r3
 800b096:	ec49 8b14 	vmov	d4, r8, r9
 800b09a:	ec45 4b13 	vmov	d3, r4, r5
 800b09e:	ed9f 2b18 	vldr	d2, [pc, #96]	; 800b100 <IMU_turn+0x138>
 800b0a2:	eeb0 1a48 	vmov.f32	s2, s16
 800b0a6:	eef0 1a68 	vmov.f32	s3, s17
 800b0aa:	ed97 0b00 	vldr	d0, [r7]
 800b0ae:	f7ff f8a1 	bl	800a1f4 <IMU_Control>
	     while(target_angle > Body_angle){
 800b0b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7fd f96c 	bl	8008394 <__aeabi_i2d>
 800b0bc:	4b14      	ldr	r3, [pc, #80]	; (800b110 <IMU_turn+0x148>)
 800b0be:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b0c2:	461a      	mov	r2, r3
 800b0c4:	4623      	mov	r3, r4
 800b0c6:	f7fd fc5f 	bl	8008988 <__aeabi_dcmpgt>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d1c8      	bne.n	800b062 <IMU_turn+0x9a>
	    			//printf(" : %f \r\n", Body_angle*180/ M_PI);
	     }
	    }
	    mode.enc = 0;
 800b0d0:	4b10      	ldr	r3, [pc, #64]	; (800b114 <IMU_turn+0x14c>)
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	70da      	strb	r2, [r3, #3]
	    imu_angle = 0;
 800b0d6:	4a10      	ldr	r2, [pc, #64]	; (800b118 <IMU_turn+0x150>)
 800b0d8:	f04f 0300 	mov.w	r3, #0
 800b0dc:	f04f 0400 	mov.w	r4, #0
 800b0e0:	e9c2 3400 	strd	r3, r4, [r2]
	    Body_angle = 0;
 800b0e4:	4a0a      	ldr	r2, [pc, #40]	; (800b110 <IMU_turn+0x148>)
 800b0e6:	f04f 0300 	mov.w	r3, #0
 800b0ea:	f04f 0400 	mov.w	r4, #0
 800b0ee:	e9c2 3400 	strd	r3, r4, [r2]

	//Motor_PWM_Stop();

}
 800b0f2:	bf00      	nop
 800b0f4:	3710      	adds	r7, #16
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	ecbd 8b02 	vpop	{d8}
 800b0fc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b100:	d2f1a9fc 	.word	0xd2f1a9fc
 800b104:	3f50624d 	.word	0x3f50624d
 800b108:	200142c0 	.word	0x200142c0
 800b10c:	20000038 	.word	0x20000038
 800b110:	200142b0 	.word	0x200142b0
 800b114:	20000068 	.word	0x20000068
 800b118:	200142b8 	.word	0x200142b8

0800b11c <turn_right>:

void turn_right(){
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b082      	sub	sp, #8
 800b120:	af00      	add	r7, sp, #0

	int check = 0;
 800b122:	2300      	movs	r3, #0
 800b124:	603b      	str	r3, [r7, #0]
	//
	//or ?
	  uint8_t counter=0;
 800b126:	2300      	movs	r3, #0
 800b128:	71fb      	strb	r3, [r7, #7]
	  //printf("turn\r\n");
	   while(counter < 1){
 800b12a:	e045      	b.n	800b1b8 <turn_right+0x9c>

			Target_velocity = 0;
 800b12c:	4b28      	ldr	r3, [pc, #160]	; (800b1d0 <turn_right+0xb4>)
 800b12e:	f04f 0200 	mov.w	r2, #0
 800b132:	601a      	str	r2, [r3, #0]

			error_reset = 0;
 800b134:	4b27      	ldr	r3, [pc, #156]	; (800b1d4 <turn_right+0xb8>)
 800b136:	2200      	movs	r2, #0
 800b138:	701a      	strb	r2, [r3, #0]
			Motor_Count_Clear();
 800b13a:	f7fe fc53 	bl	80099e4 <Motor_Count_Clear>
	    EN3_L.integrate = 0;
 800b13e:	4b26      	ldr	r3, [pc, #152]	; (800b1d8 <turn_right+0xbc>)
 800b140:	2200      	movs	r2, #0
 800b142:	605a      	str	r2, [r3, #4]
	    EN4_R.integrate = 0;
 800b144:	4b25      	ldr	r3, [pc, #148]	; (800b1dc <turn_right+0xc0>)
 800b146:	2200      	movs	r2, #0
 800b148:	605a      	str	r2, [r3, #4]
		  EN_Body.integrate = 0;
 800b14a:	4b25      	ldr	r3, [pc, #148]	; (800b1e0 <turn_right+0xc4>)
 800b14c:	2200      	movs	r2, #0
 800b14e:	605a      	str	r2, [r3, #4]
		  mode.enc = 1;
 800b150:	4b24      	ldr	r3, [pc, #144]	; (800b1e4 <turn_right+0xc8>)
 800b152:	2201      	movs	r2, #1
 800b154:	70da      	strb	r2, [r3, #3]
		  //int pulse_check ;
		///while(EN3_L.integrate >= -Target_pul_quarter && EN4_R.integrate <= Target_pul_quarter){
	  while(EN3_L.integrate + (-1)*EN4_R.integrate <= Target_pul_quarter*2){
 800b156:	e005      	b.n	800b164 <turn_right+0x48>

		  mode.control = 3;
 800b158:	4b22      	ldr	r3, [pc, #136]	; (800b1e4 <turn_right+0xc8>)
 800b15a:	2203      	movs	r2, #3
 800b15c:	715a      	strb	r2, [r3, #5]
		  Target_Rad_velo = -5;//Rotate(Target_Rad_velo, -5, Target_pul_quarter, EN3_L.integrate);
 800b15e:	4b22      	ldr	r3, [pc, #136]	; (800b1e8 <turn_right+0xcc>)
 800b160:	4a22      	ldr	r2, [pc, #136]	; (800b1ec <turn_right+0xd0>)
 800b162:	601a      	str	r2, [r3, #0]
	  while(EN3_L.integrate + (-1)*EN4_R.integrate <= Target_pul_quarter*2){
 800b164:	4b1c      	ldr	r3, [pc, #112]	; (800b1d8 <turn_right+0xbc>)
 800b166:	685a      	ldr	r2, [r3, #4]
 800b168:	4b1c      	ldr	r3, [pc, #112]	; (800b1dc <turn_right+0xc0>)
 800b16a:	685b      	ldr	r3, [r3, #4]
 800b16c:	1ad3      	subs	r3, r2, r3
 800b16e:	ee07 3a90 	vmov	s15, r3
 800b172:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b176:	4b1e      	ldr	r3, [pc, #120]	; (800b1f0 <turn_right+0xd4>)
 800b178:	edd3 7a00 	vldr	s15, [r3]
 800b17c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b180:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b188:	d9e6      	bls.n	800b158 <turn_right+0x3c>
//		  check = EN3_L.integrate + (-1)*EN4_R.integrate;
//	  printf(": pulse=%d, target_pul=%f\r\n",check, Target_pul_quarter*2);
	  }


	      mode.enc = 0;
 800b18a:	4b16      	ldr	r3, [pc, #88]	; (800b1e4 <turn_right+0xc8>)
 800b18c:	2200      	movs	r2, #0
 800b18e:	70da      	strb	r2, [r3, #3]
	      Target_Rad_velo = 0;
 800b190:	4b15      	ldr	r3, [pc, #84]	; (800b1e8 <turn_right+0xcc>)
 800b192:	f04f 0200 	mov.w	r2, #0
 800b196:	601a      	str	r2, [r3, #0]
//	      mode.control = 4;
//	      Target_Rad_velo = 0;
	      Target_velocity = 0;
 800b198:	4b0d      	ldr	r3, [pc, #52]	; (800b1d0 <turn_right+0xb4>)
 800b19a:	f04f 0200 	mov.w	r2, #0
 800b19e:	601a      	str	r2, [r3, #0]
//			  printf("turn %d, <=  %f\r\n",pulse_check ,Target_pul_quarter*2);
//
//
//		  }
	      //Target_rotate =0;
	      EN3_L.integrate = 0;
 800b1a0:	4b0d      	ldr	r3, [pc, #52]	; (800b1d8 <turn_right+0xbc>)
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	605a      	str	r2, [r3, #4]
	      EN4_R.integrate = 0;
 800b1a6:	4b0d      	ldr	r3, [pc, #52]	; (800b1dc <turn_right+0xc0>)
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	605a      	str	r2, [r3, #4]
	      EN_Body.integrate = 0;
 800b1ac:	4b0c      	ldr	r3, [pc, #48]	; (800b1e0 <turn_right+0xc4>)
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	605a      	str	r2, [r3, #4]
	      counter++;
 800b1b2:	79fb      	ldrb	r3, [r7, #7]
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	71fb      	strb	r3, [r7, #7]
	   while(counter < 1){
 800b1b8:	79fb      	ldrb	r3, [r7, #7]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d0b6      	beq.n	800b12c <turn_right+0x10>
	     }
		error_reset = 0;
 800b1be:	4b05      	ldr	r3, [pc, #20]	; (800b1d4 <turn_right+0xb8>)
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	701a      	strb	r2, [r3, #0]
		Motor_Count_Clear();
 800b1c4:	f7fe fc0e 	bl	80099e4 <Motor_Count_Clear>




}
 800b1c8:	bf00      	nop
 800b1ca:	3708      	adds	r7, #8
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd80      	pop	{r7, pc}
 800b1d0:	200142a8 	.word	0x200142a8
 800b1d4:	2000026c 	.word	0x2000026c
 800b1d8:	20000044 	.word	0x20000044
 800b1dc:	20000050 	.word	0x20000050
 800b1e0:	2000005c 	.word	0x2000005c
 800b1e4:	20000068 	.word	0x20000068
 800b1e8:	200142ac 	.word	0x200142ac
 800b1ec:	c0a00000 	.word	0xc0a00000
 800b1f0:	20000004 	.word	0x20000004

0800b1f4 <turn_left>:

void turn_left(){
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b082      	sub	sp, #8
 800b1f8:	af00      	add	r7, sp, #0

	  uint8_t counter=0;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	71fb      	strb	r3, [r7, #7]
	  //static int check = 0, check2 = 0;

    while(counter < 1){
 800b1fe:	e045      	b.n	800b28c <turn_left+0x98>

			Target_velocity = 0;
 800b200:	4b28      	ldr	r3, [pc, #160]	; (800b2a4 <turn_left+0xb0>)
 800b202:	f04f 0200 	mov.w	r2, #0
 800b206:	601a      	str	r2, [r3, #0]
			error_reset = 0;
 800b208:	4b27      	ldr	r3, [pc, #156]	; (800b2a8 <turn_left+0xb4>)
 800b20a:	2200      	movs	r2, #0
 800b20c:	701a      	strb	r2, [r3, #0]
			Motor_Count_Clear();
 800b20e:	f7fe fbe9 	bl	80099e4 <Motor_Count_Clear>
	      EN3_L.integrate = 0;
 800b212:	4b26      	ldr	r3, [pc, #152]	; (800b2ac <turn_left+0xb8>)
 800b214:	2200      	movs	r2, #0
 800b216:	605a      	str	r2, [r3, #4]
	      EN4_R.integrate = 0;
 800b218:	4b25      	ldr	r3, [pc, #148]	; (800b2b0 <turn_left+0xbc>)
 800b21a:	2200      	movs	r2, #0
 800b21c:	605a      	str	r2, [r3, #4]
		  EN_Body.integrate = 0;
 800b21e:	4b25      	ldr	r3, [pc, #148]	; (800b2b4 <turn_left+0xc0>)
 800b220:	2200      	movs	r2, #0
 800b222:	605a      	str	r2, [r3, #4]
		  mode.enc = 1;
 800b224:	4b24      	ldr	r3, [pc, #144]	; (800b2b8 <turn_left+0xc4>)
 800b226:	2201      	movs	r2, #1
 800b228:	70da      	strb	r2, [r3, #3]
	while((-1)*EN3_L.integrate + EN4_R.integrate <= Target_pul_quarter * 2){
 800b22a:	e005      	b.n	800b238 <turn_left+0x44>

		  mode.control = 3;
 800b22c:	4b22      	ldr	r3, [pc, #136]	; (800b2b8 <turn_left+0xc4>)
 800b22e:	2203      	movs	r2, #3
 800b230:	715a      	strb	r2, [r3, #5]
		  Target_Rad_velo = 5;//Rotate(Target_Rad_velo, 5, Target_pul_quarter, EN4_R.integrate);
 800b232:	4b22      	ldr	r3, [pc, #136]	; (800b2bc <turn_left+0xc8>)
 800b234:	4a22      	ldr	r2, [pc, #136]	; (800b2c0 <turn_left+0xcc>)
 800b236:	601a      	str	r2, [r3, #0]
	while((-1)*EN3_L.integrate + EN4_R.integrate <= Target_pul_quarter * 2){
 800b238:	4b1d      	ldr	r3, [pc, #116]	; (800b2b0 <turn_left+0xbc>)
 800b23a:	685a      	ldr	r2, [r3, #4]
 800b23c:	4b1b      	ldr	r3, [pc, #108]	; (800b2ac <turn_left+0xb8>)
 800b23e:	685b      	ldr	r3, [r3, #4]
 800b240:	1ad3      	subs	r3, r2, r3
 800b242:	ee07 3a90 	vmov	s15, r3
 800b246:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b24a:	4b1e      	ldr	r3, [pc, #120]	; (800b2c4 <turn_left+0xd0>)
 800b24c:	edd3 7a00 	vldr	s15, [r3]
 800b250:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b254:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b25c:	d9e6      	bls.n	800b22c <turn_left+0x38>
//	      check = EN3_L.integrate;
//	      check2 = EN4_R.integrate;
//		mode.control = 3;
//		Target_Rad_velo = 10;
	}
    mode.enc = 0;
 800b25e:	4b16      	ldr	r3, [pc, #88]	; (800b2b8 <turn_left+0xc4>)
 800b260:	2200      	movs	r2, #0
 800b262:	70da      	strb	r2, [r3, #3]
    Target_Rad_velo = 0;
 800b264:	4b15      	ldr	r3, [pc, #84]	; (800b2bc <turn_left+0xc8>)
 800b266:	f04f 0200 	mov.w	r2, #0
 800b26a:	601a      	str	r2, [r3, #0]
//	mode.control = 4;
//	Target_Rad_velo = 0;
    Target_velocity = 0;
 800b26c:	4b0d      	ldr	r3, [pc, #52]	; (800b2a4 <turn_left+0xb0>)
 800b26e:	f04f 0200 	mov.w	r2, #0
 800b272:	601a      	str	r2, [r3, #0]
    //Target_rotate =0;
    EN3_L.integrate = 0;
 800b274:	4b0d      	ldr	r3, [pc, #52]	; (800b2ac <turn_left+0xb8>)
 800b276:	2200      	movs	r2, #0
 800b278:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b27a:	4b0d      	ldr	r3, [pc, #52]	; (800b2b0 <turn_left+0xbc>)
 800b27c:	2200      	movs	r2, #0
 800b27e:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b280:	4b0c      	ldr	r3, [pc, #48]	; (800b2b4 <turn_left+0xc0>)
 800b282:	2200      	movs	r2, #0
 800b284:	605a      	str	r2, [r3, #4]
    counter++;
 800b286:	79fb      	ldrb	r3, [r7, #7]
 800b288:	3301      	adds	r3, #1
 800b28a:	71fb      	strb	r3, [r7, #7]
    while(counter < 1){
 800b28c:	79fb      	ldrb	r3, [r7, #7]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d0b6      	beq.n	800b200 <turn_left+0xc>
   }
	error_reset = 0;
 800b292:	4b05      	ldr	r3, [pc, #20]	; (800b2a8 <turn_left+0xb4>)
 800b294:	2200      	movs	r2, #0
 800b296:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800b298:	f7fe fba4 	bl	80099e4 <Motor_Count_Clear>
//    printf("90 : %d \r\n",check);
//    printf("90 : %d \r\n",check2);
//    printf("\r\n");

}
 800b29c:	bf00      	nop
 800b29e:	3708      	adds	r7, #8
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}
 800b2a4:	200142a8 	.word	0x200142a8
 800b2a8:	2000026c 	.word	0x2000026c
 800b2ac:	20000044 	.word	0x20000044
 800b2b0:	20000050 	.word	0x20000050
 800b2b4:	2000005c 	.word	0x2000005c
 800b2b8:	20000068 	.word	0x20000068
 800b2bc:	200142ac 	.word	0x200142ac
 800b2c0:	40a00000 	.word	0x40a00000
 800b2c4:	20000004 	.word	0x20000004

0800b2c8 <slow_turn_R>:

void slow_turn_R(){
 800b2c8:	b598      	push	{r3, r4, r7, lr}
 800b2ca:	af00      	add	r7, sp, #0

		mode.control = 6;
 800b2cc:	4b50      	ldr	r3, [pc, #320]	; (800b410 <slow_turn_R+0x148>)
 800b2ce:	2206      	movs	r2, #6
 800b2d0:	715a      	strb	r2, [r3, #5]

		while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b2d2:	e002      	b.n	800b2da <slow_turn_R+0x12>
			mode.accel = 6;
 800b2d4:	4b4e      	ldr	r3, [pc, #312]	; (800b410 <slow_turn_R+0x148>)
 800b2d6:	2206      	movs	r2, #6
 800b2d8:	705a      	strb	r2, [r3, #1]
		while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b2da:	4b4e      	ldr	r3, [pc, #312]	; (800b414 <slow_turn_R+0x14c>)
 800b2dc:	685a      	ldr	r2, [r3, #4]
 800b2de:	4b4e      	ldr	r3, [pc, #312]	; (800b418 <slow_turn_R+0x150>)
 800b2e0:	685b      	ldr	r3, [r3, #4]
 800b2e2:	4413      	add	r3, r2
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f7fd f855 	bl	8008394 <__aeabi_i2d>
 800b2ea:	a33f      	add	r3, pc, #252	; (adr r3, 800b3e8 <slow_turn_R+0x120>)
 800b2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f0:	f7fd fb2c 	bl	800894c <__aeabi_dcmplt>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d1ec      	bne.n	800b2d4 <slow_turn_R+0xc>

		}
		mode.accel = 0;
 800b2fa:	4b45      	ldr	r3, [pc, #276]	; (800b410 <slow_turn_R+0x148>)
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	705a      	strb	r2, [r3, #1]

		while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b300:	e021      	b.n	800b346 <slow_turn_R+0x7e>
			Target_velocity = CURVE_SPEED;
 800b302:	4b46      	ldr	r3, [pc, #280]	; (800b41c <slow_turn_R+0x154>)
 800b304:	4a46      	ldr	r2, [pc, #280]	; (800b420 <slow_turn_R+0x158>)
 800b306:	601a      	str	r2, [r3, #0]
			Target_L_velo = CURVE_SPEED  * (90+TREAD_WIDTH)/90;//130/90;//124.6/90;
 800b308:	4b46      	ldr	r3, [pc, #280]	; (800b424 <slow_turn_R+0x15c>)
 800b30a:	4a47      	ldr	r2, [pc, #284]	; (800b428 <slow_turn_R+0x160>)
 800b30c:	601a      	str	r2, [r3, #0]
			Target_R_velo = Target_L_velo * (90-TREAD_WIDTH) / (90+TREAD_WIDTH);//50/130;//55.4 / 124.6;
 800b30e:	4b45      	ldr	r3, [pc, #276]	; (800b424 <slow_turn_R+0x15c>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	4618      	mov	r0, r3
 800b314:	f7fd f850 	bl	80083b8 <__aeabi_f2d>
 800b318:	a335      	add	r3, pc, #212	; (adr r3, 800b3f0 <slow_turn_R+0x128>)
 800b31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b31e:	f7fd f8a3 	bl	8008468 <__aeabi_dmul>
 800b322:	4603      	mov	r3, r0
 800b324:	460c      	mov	r4, r1
 800b326:	4618      	mov	r0, r3
 800b328:	4621      	mov	r1, r4
 800b32a:	a333      	add	r3, pc, #204	; (adr r3, 800b3f8 <slow_turn_R+0x130>)
 800b32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b330:	f7fd f9c4 	bl	80086bc <__aeabi_ddiv>
 800b334:	4603      	mov	r3, r0
 800b336:	460c      	mov	r4, r1
 800b338:	4618      	mov	r0, r3
 800b33a:	4621      	mov	r1, r4
 800b33c:	f7fd fb6c 	bl	8008a18 <__aeabi_d2f>
 800b340:	4602      	mov	r2, r0
 800b342:	4b3a      	ldr	r3, [pc, #232]	; (800b42c <slow_turn_R+0x164>)
 800b344:	601a      	str	r2, [r3, #0]
		while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b346:	4b33      	ldr	r3, [pc, #204]	; (800b414 <slow_turn_R+0x14c>)
 800b348:	685a      	ldr	r2, [r3, #4]
 800b34a:	4b33      	ldr	r3, [pc, #204]	; (800b418 <slow_turn_R+0x150>)
 800b34c:	685b      	ldr	r3, [r3, #4]
 800b34e:	4413      	add	r3, r2
 800b350:	4618      	mov	r0, r3
 800b352:	f7fd f81f 	bl	8008394 <__aeabi_i2d>
 800b356:	a324      	add	r3, pc, #144	; (adr r3, 800b3e8 <slow_turn_R+0x120>)
 800b358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b35c:	f7fd fb0a 	bl	8008974 <__aeabi_dcmpge>
 800b360:	4603      	mov	r3, r0
 800b362:	2b00      	cmp	r3, #0
 800b364:	d00f      	beq.n	800b386 <slow_turn_R+0xbe>
 800b366:	4b2b      	ldr	r3, [pc, #172]	; (800b414 <slow_turn_R+0x14c>)
 800b368:	685a      	ldr	r2, [r3, #4]
 800b36a:	4b2b      	ldr	r3, [pc, #172]	; (800b418 <slow_turn_R+0x150>)
 800b36c:	685b      	ldr	r3, [r3, #4]
 800b36e:	4413      	add	r3, r2
 800b370:	4618      	mov	r0, r3
 800b372:	f7fd f80f 	bl	8008394 <__aeabi_i2d>
 800b376:	a322      	add	r3, pc, #136	; (adr r3, 800b400 <slow_turn_R+0x138>)
 800b378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37c:	f7fd fae6 	bl	800894c <__aeabi_dcmplt>
 800b380:	4603      	mov	r3, r0
 800b382:	2b00      	cmp	r3, #0
 800b384:	d1bd      	bne.n	800b302 <slow_turn_R+0x3a>

		}
		while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b386:	e002      	b.n	800b38e <slow_turn_R+0xc6>
			mode.accel = 7;
 800b388:	4b21      	ldr	r3, [pc, #132]	; (800b410 <slow_turn_R+0x148>)
 800b38a:	2207      	movs	r2, #7
 800b38c:	705a      	strb	r2, [r3, #1]
		while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b38e:	4b21      	ldr	r3, [pc, #132]	; (800b414 <slow_turn_R+0x14c>)
 800b390:	685a      	ldr	r2, [r3, #4]
 800b392:	4b21      	ldr	r3, [pc, #132]	; (800b418 <slow_turn_R+0x150>)
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	4413      	add	r3, r2
 800b398:	4618      	mov	r0, r3
 800b39a:	f7fc fffb 	bl	8008394 <__aeabi_i2d>
 800b39e:	a31a      	add	r3, pc, #104	; (adr r3, 800b408 <slow_turn_R+0x140>)
 800b3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a4:	f7fd fad2 	bl	800894c <__aeabi_dcmplt>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d1ec      	bne.n	800b388 <slow_turn_R+0xc0>

		}
		mode.accel = 0;
 800b3ae:	4b18      	ldr	r3, [pc, #96]	; (800b410 <slow_turn_R+0x148>)
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	705a      	strb	r2, [r3, #1]
//		if(Body_angle < -90){
//			IMU_init();
//			break;
//		}

	mode.control = 4;
 800b3b4:	4b16      	ldr	r3, [pc, #88]	; (800b410 <slow_turn_R+0x148>)
 800b3b6:	2204      	movs	r2, #4
 800b3b8:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b3ba:	4b16      	ldr	r3, [pc, #88]	; (800b414 <slow_turn_R+0x14c>)
 800b3bc:	2200      	movs	r2, #0
 800b3be:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b3c0:	4b15      	ldr	r3, [pc, #84]	; (800b418 <slow_turn_R+0x150>)
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b3c6:	4b1a      	ldr	r3, [pc, #104]	; (800b430 <slow_turn_R+0x168>)
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b3cc:	4b15      	ldr	r3, [pc, #84]	; (800b424 <slow_turn_R+0x15c>)
 800b3ce:	f04f 0200 	mov.w	r2, #0
 800b3d2:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b3d4:	4b15      	ldr	r3, [pc, #84]	; (800b42c <slow_turn_R+0x164>)
 800b3d6:	f04f 0200 	mov.w	r2, #0
 800b3da:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b3dc:	4b0f      	ldr	r3, [pc, #60]	; (800b41c <slow_turn_R+0x154>)
 800b3de:	4a15      	ldr	r2, [pc, #84]	; (800b434 <slow_turn_R+0x16c>)
 800b3e0:	601a      	str	r2, [r3, #0]
}
 800b3e2:	bf00      	nop
 800b3e4:	bd98      	pop	{r3, r4, r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	234f4839 	.word	0x234f4839
 800b3ec:	40b7f082 	.word	0x40b7f082
 800b3f0:	cccccccd 	.word	0xcccccccd
 800b3f4:	404bcccc 	.word	0x404bcccc
 800b3f8:	9999999a 	.word	0x9999999a
 800b3fc:	405f1999 	.word	0x405f1999
 800b400:	5fa0080d 	.word	0x5fa0080d
 800b404:	40eff582 	.word	0x40eff582
 800b408:	5204f88a 	.word	0x5204f88a
 800b40c:	40f179c9 	.word	0x40f179c9
 800b410:	20000068 	.word	0x20000068
 800b414:	20000044 	.word	0x20000044
 800b418:	20000050 	.word	0x20000050
 800b41c:	200142a8 	.word	0x200142a8
 800b420:	43340000 	.word	0x43340000
 800b424:	20018398 	.word	0x20018398
 800b428:	4378cccd 	.word	0x4378cccd
 800b42c:	20018374 	.word	0x20018374
 800b430:	2000005c 	.word	0x2000005c
 800b434:	43960000 	.word	0x43960000

0800b438 <slow_turn_L>:

void slow_turn_L(){
 800b438:	b598      	push	{r3, r4, r7, lr}
 800b43a:	af00      	add	r7, sp, #0
	//
	mode.control = 6;
 800b43c:	4b50      	ldr	r3, [pc, #320]	; (800b580 <slow_turn_L+0x148>)
 800b43e:	2206      	movs	r2, #6
 800b440:	715a      	strb	r2, [r3, #5]

	//???
	while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b442:	e002      	b.n	800b44a <slow_turn_L+0x12>
		mode.accel = 4;
 800b444:	4b4e      	ldr	r3, [pc, #312]	; (800b580 <slow_turn_L+0x148>)
 800b446:	2204      	movs	r2, #4
 800b448:	705a      	strb	r2, [r3, #1]
	while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b44a:	4b4e      	ldr	r3, [pc, #312]	; (800b584 <slow_turn_L+0x14c>)
 800b44c:	685a      	ldr	r2, [r3, #4]
 800b44e:	4b4e      	ldr	r3, [pc, #312]	; (800b588 <slow_turn_L+0x150>)
 800b450:	685b      	ldr	r3, [r3, #4]
 800b452:	4413      	add	r3, r2
 800b454:	4618      	mov	r0, r3
 800b456:	f7fc ff9d 	bl	8008394 <__aeabi_i2d>
 800b45a:	a33f      	add	r3, pc, #252	; (adr r3, 800b558 <slow_turn_L+0x120>)
 800b45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b460:	f7fd fa74 	bl	800894c <__aeabi_dcmplt>
 800b464:	4603      	mov	r3, r0
 800b466:	2b00      	cmp	r3, #0
 800b468:	d1ec      	bne.n	800b444 <slow_turn_L+0xc>

	}
	//?
	mode.accel = 0;
 800b46a:	4b45      	ldr	r3, [pc, #276]	; (800b580 <slow_turn_L+0x148>)
 800b46c:	2200      	movs	r2, #0
 800b46e:	705a      	strb	r2, [r3, #1]

	//??
	while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b470:	e021      	b.n	800b4b6 <slow_turn_L+0x7e>
		Target_velocity = CURVE_SPEED;
 800b472:	4b46      	ldr	r3, [pc, #280]	; (800b58c <slow_turn_L+0x154>)
 800b474:	4a46      	ldr	r2, [pc, #280]	; (800b590 <slow_turn_L+0x158>)
 800b476:	601a      	str	r2, [r3, #0]
		Target_R_velo = CURVE_SPEED   * (90+TREAD_WIDTH)/90;
 800b478:	4b46      	ldr	r3, [pc, #280]	; (800b594 <slow_turn_L+0x15c>)
 800b47a:	4a47      	ldr	r2, [pc, #284]	; (800b598 <slow_turn_L+0x160>)
 800b47c:	601a      	str	r2, [r3, #0]
		Target_L_velo = Target_R_velo * (90-TREAD_WIDTH) / (90+TREAD_WIDTH);
 800b47e:	4b45      	ldr	r3, [pc, #276]	; (800b594 <slow_turn_L+0x15c>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	4618      	mov	r0, r3
 800b484:	f7fc ff98 	bl	80083b8 <__aeabi_f2d>
 800b488:	a335      	add	r3, pc, #212	; (adr r3, 800b560 <slow_turn_L+0x128>)
 800b48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48e:	f7fc ffeb 	bl	8008468 <__aeabi_dmul>
 800b492:	4603      	mov	r3, r0
 800b494:	460c      	mov	r4, r1
 800b496:	4618      	mov	r0, r3
 800b498:	4621      	mov	r1, r4
 800b49a:	a333      	add	r3, pc, #204	; (adr r3, 800b568 <slow_turn_L+0x130>)
 800b49c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a0:	f7fd f90c 	bl	80086bc <__aeabi_ddiv>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	4621      	mov	r1, r4
 800b4ac:	f7fd fab4 	bl	8008a18 <__aeabi_d2f>
 800b4b0:	4602      	mov	r2, r0
 800b4b2:	4b3a      	ldr	r3, [pc, #232]	; (800b59c <slow_turn_L+0x164>)
 800b4b4:	601a      	str	r2, [r3, #0]
	while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b4b6:	4b33      	ldr	r3, [pc, #204]	; (800b584 <slow_turn_L+0x14c>)
 800b4b8:	685a      	ldr	r2, [r3, #4]
 800b4ba:	4b33      	ldr	r3, [pc, #204]	; (800b588 <slow_turn_L+0x150>)
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	4413      	add	r3, r2
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	f7fc ff67 	bl	8008394 <__aeabi_i2d>
 800b4c6:	a324      	add	r3, pc, #144	; (adr r3, 800b558 <slow_turn_L+0x120>)
 800b4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4cc:	f7fd fa52 	bl	8008974 <__aeabi_dcmpge>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d00f      	beq.n	800b4f6 <slow_turn_L+0xbe>
 800b4d6:	4b2b      	ldr	r3, [pc, #172]	; (800b584 <slow_turn_L+0x14c>)
 800b4d8:	685a      	ldr	r2, [r3, #4]
 800b4da:	4b2b      	ldr	r3, [pc, #172]	; (800b588 <slow_turn_L+0x150>)
 800b4dc:	685b      	ldr	r3, [r3, #4]
 800b4de:	4413      	add	r3, r2
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f7fc ff57 	bl	8008394 <__aeabi_i2d>
 800b4e6:	a322      	add	r3, pc, #136	; (adr r3, 800b570 <slow_turn_L+0x138>)
 800b4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ec:	f7fd fa2e 	bl	800894c <__aeabi_dcmplt>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d1bd      	bne.n	800b472 <slow_turn_L+0x3a>
		//?????
	}
	//???
	while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b4f6:	e002      	b.n	800b4fe <slow_turn_L+0xc6>
		mode.accel = 5;
 800b4f8:	4b21      	ldr	r3, [pc, #132]	; (800b580 <slow_turn_L+0x148>)
 800b4fa:	2205      	movs	r2, #5
 800b4fc:	705a      	strb	r2, [r3, #1]
	while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b4fe:	4b21      	ldr	r3, [pc, #132]	; (800b584 <slow_turn_L+0x14c>)
 800b500:	685a      	ldr	r2, [r3, #4]
 800b502:	4b21      	ldr	r3, [pc, #132]	; (800b588 <slow_turn_L+0x150>)
 800b504:	685b      	ldr	r3, [r3, #4]
 800b506:	4413      	add	r3, r2
 800b508:	4618      	mov	r0, r3
 800b50a:	f7fc ff43 	bl	8008394 <__aeabi_i2d>
 800b50e:	a31a      	add	r3, pc, #104	; (adr r3, 800b578 <slow_turn_L+0x140>)
 800b510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b514:	f7fd fa1a 	bl	800894c <__aeabi_dcmplt>
 800b518:	4603      	mov	r3, r0
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d1ec      	bne.n	800b4f8 <slow_turn_L+0xc0>

	}
	//??
	mode.accel = 0;
 800b51e:	4b18      	ldr	r3, [pc, #96]	; (800b580 <slow_turn_L+0x148>)
 800b520:	2200      	movs	r2, #0
 800b522:	705a      	strb	r2, [r3, #1]
//		if(Body_angle > 90){
//			IMU_init();
//			break;
//		}

	mode.control = 4;
 800b524:	4b16      	ldr	r3, [pc, #88]	; (800b580 <slow_turn_L+0x148>)
 800b526:	2204      	movs	r2, #4
 800b528:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b52a:	4b16      	ldr	r3, [pc, #88]	; (800b584 <slow_turn_L+0x14c>)
 800b52c:	2200      	movs	r2, #0
 800b52e:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b530:	4b15      	ldr	r3, [pc, #84]	; (800b588 <slow_turn_L+0x150>)
 800b532:	2200      	movs	r2, #0
 800b534:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b536:	4b1a      	ldr	r3, [pc, #104]	; (800b5a0 <slow_turn_L+0x168>)
 800b538:	2200      	movs	r2, #0
 800b53a:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b53c:	4b17      	ldr	r3, [pc, #92]	; (800b59c <slow_turn_L+0x164>)
 800b53e:	f04f 0200 	mov.w	r2, #0
 800b542:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b544:	4b13      	ldr	r3, [pc, #76]	; (800b594 <slow_turn_L+0x15c>)
 800b546:	f04f 0200 	mov.w	r2, #0
 800b54a:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b54c:	4b0f      	ldr	r3, [pc, #60]	; (800b58c <slow_turn_L+0x154>)
 800b54e:	4a15      	ldr	r2, [pc, #84]	; (800b5a4 <slow_turn_L+0x16c>)
 800b550:	601a      	str	r2, [r3, #0]
}
 800b552:	bf00      	nop
 800b554:	bd98      	pop	{r3, r4, r7, pc}
 800b556:	bf00      	nop
 800b558:	234f4839 	.word	0x234f4839
 800b55c:	40b7f082 	.word	0x40b7f082
 800b560:	cccccccd 	.word	0xcccccccd
 800b564:	404bcccc 	.word	0x404bcccc
 800b568:	9999999a 	.word	0x9999999a
 800b56c:	405f1999 	.word	0x405f1999
 800b570:	5fa0080d 	.word	0x5fa0080d
 800b574:	40eff582 	.word	0x40eff582
 800b578:	5204f88a 	.word	0x5204f88a
 800b57c:	40f179c9 	.word	0x40f179c9
 800b580:	20000068 	.word	0x20000068
 800b584:	20000044 	.word	0x20000044
 800b588:	20000050 	.word	0x20000050
 800b58c:	200142a8 	.word	0x200142a8
 800b590:	43340000 	.word	0x43340000
 800b594:	20018374 	.word	0x20018374
 800b598:	4378cccd 	.word	0x4378cccd
 800b59c:	20018398 	.word	0x20018398
 800b5a0:	2000005c 	.word	0x2000005c
 800b5a4:	43960000 	.word	0x43960000

0800b5a8 <shinchi_turn_R>:

void shinchi_turn_R(){
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	af00      	add	r7, sp, #0

	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2 ){
 800b5ac:	e070      	b.n	800b690 <shinchi_turn_R+0xe8>
		if(EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2){
 800b5ae:	4b54      	ldr	r3, [pc, #336]	; (800b700 <shinchi_turn_R+0x158>)
 800b5b0:	685a      	ldr	r2, [r3, #4]
 800b5b2:	4b54      	ldr	r3, [pc, #336]	; (800b704 <shinchi_turn_R+0x15c>)
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	4413      	add	r3, r2
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f7fc feeb 	bl	8008394 <__aeabi_i2d>
 800b5be:	a34a      	add	r3, pc, #296	; (adr r3, 800b6e8 <shinchi_turn_R+0x140>)
 800b5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c4:	f7fd f9c2 	bl	800894c <__aeabi_dcmplt>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d005      	beq.n	800b5da <shinchi_turn_R+0x32>
			mode.control = 4;
 800b5ce:	4b4e      	ldr	r3, [pc, #312]	; (800b708 <shinchi_turn_R+0x160>)
 800b5d0:	2204      	movs	r2, #4
 800b5d2:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b5d4:	4b4d      	ldr	r3, [pc, #308]	; (800b70c <shinchi_turn_R+0x164>)
 800b5d6:	4a4e      	ldr	r2, [pc, #312]	; (800b710 <shinchi_turn_R+0x168>)
 800b5d8:	601a      	str	r2, [r3, #0]
		}
		if(DECE_CURVE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE){
 800b5da:	4b49      	ldr	r3, [pc, #292]	; (800b700 <shinchi_turn_R+0x158>)
 800b5dc:	685a      	ldr	r2, [r3, #4]
 800b5de:	4b49      	ldr	r3, [pc, #292]	; (800b704 <shinchi_turn_R+0x15c>)
 800b5e0:	685b      	ldr	r3, [r3, #4]
 800b5e2:	4413      	add	r3, r2
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7fc fed5 	bl	8008394 <__aeabi_i2d>
 800b5ea:	a33f      	add	r3, pc, #252	; (adr r3, 800b6e8 <shinchi_turn_R+0x140>)
 800b5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f0:	f7fd f9c0 	bl	8008974 <__aeabi_dcmpge>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d022      	beq.n	800b640 <shinchi_turn_R+0x98>
 800b5fa:	4b41      	ldr	r3, [pc, #260]	; (800b700 <shinchi_turn_R+0x158>)
 800b5fc:	685a      	ldr	r2, [r3, #4]
 800b5fe:	4b41      	ldr	r3, [pc, #260]	; (800b704 <shinchi_turn_R+0x15c>)
 800b600:	685b      	ldr	r3, [r3, #4]
 800b602:	4413      	add	r3, r2
 800b604:	4618      	mov	r0, r3
 800b606:	f7fc fec5 	bl	8008394 <__aeabi_i2d>
 800b60a:	a339      	add	r3, pc, #228	; (adr r3, 800b6f0 <shinchi_turn_R+0x148>)
 800b60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b610:	f7fd f99c 	bl	800894c <__aeabi_dcmplt>
 800b614:	4603      	mov	r3, r0
 800b616:	2b00      	cmp	r3, #0
 800b618:	d012      	beq.n	800b640 <shinchi_turn_R+0x98>
		mode.control = 6;
 800b61a:	4b3b      	ldr	r3, [pc, #236]	; (800b708 <shinchi_turn_R+0x160>)
 800b61c:	2206      	movs	r2, #6
 800b61e:	715a      	strb	r2, [r3, #5]
		//IMU_Control(Target_Rad_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
		Target_velocity = CURVE_SPEED;
 800b620:	4b3a      	ldr	r3, [pc, #232]	; (800b70c <shinchi_turn_R+0x164>)
 800b622:	4a3b      	ldr	r2, [pc, #236]	; (800b710 <shinchi_turn_R+0x168>)
 800b624:	601a      	str	r2, [r3, #0]
		Target_L_velo = CURVE_SPEED  * 2;
 800b626:	4b3b      	ldr	r3, [pc, #236]	; (800b714 <shinchi_turn_R+0x16c>)
 800b628:	4a3b      	ldr	r2, [pc, #236]	; (800b718 <shinchi_turn_R+0x170>)
 800b62a:	601a      	str	r2, [r3, #0]
		Target_R_velo = Target_L_velo * 0;
 800b62c:	4b39      	ldr	r3, [pc, #228]	; (800b714 <shinchi_turn_R+0x16c>)
 800b62e:	edd3 7a00 	vldr	s15, [r3]
 800b632:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800b71c <shinchi_turn_R+0x174>
 800b636:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b63a:	4b39      	ldr	r3, [pc, #228]	; (800b720 <shinchi_turn_R+0x178>)
 800b63c:	edc3 7a00 	vstr	s15, [r3]
		}
		if(DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 4 + SHINCHI_ROTATE_PULSE){
 800b640:	4b2f      	ldr	r3, [pc, #188]	; (800b700 <shinchi_turn_R+0x158>)
 800b642:	685a      	ldr	r2, [r3, #4]
 800b644:	4b2f      	ldr	r3, [pc, #188]	; (800b704 <shinchi_turn_R+0x15c>)
 800b646:	685b      	ldr	r3, [r3, #4]
 800b648:	4413      	add	r3, r2
 800b64a:	4618      	mov	r0, r3
 800b64c:	f7fc fea2 	bl	8008394 <__aeabi_i2d>
 800b650:	a327      	add	r3, pc, #156	; (adr r3, 800b6f0 <shinchi_turn_R+0x148>)
 800b652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b656:	f7fd f98d 	bl	8008974 <__aeabi_dcmpge>
 800b65a:	4603      	mov	r3, r0
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d100      	bne.n	800b662 <shinchi_turn_R+0xba>
 800b660:	e016      	b.n	800b690 <shinchi_turn_R+0xe8>
 800b662:	4b27      	ldr	r3, [pc, #156]	; (800b700 <shinchi_turn_R+0x158>)
 800b664:	685a      	ldr	r2, [r3, #4]
 800b666:	4b27      	ldr	r3, [pc, #156]	; (800b704 <shinchi_turn_R+0x15c>)
 800b668:	685b      	ldr	r3, [r3, #4]
 800b66a:	4413      	add	r3, r2
 800b66c:	4618      	mov	r0, r3
 800b66e:	f7fc fe91 	bl	8008394 <__aeabi_i2d>
 800b672:	a321      	add	r3, pc, #132	; (adr r3, 800b6f8 <shinchi_turn_R+0x150>)
 800b674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b678:	f7fd f968 	bl	800894c <__aeabi_dcmplt>
 800b67c:	4603      	mov	r3, r0
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d100      	bne.n	800b684 <shinchi_turn_R+0xdc>
 800b682:	e005      	b.n	800b690 <shinchi_turn_R+0xe8>
			mode.control = 4;
 800b684:	4b20      	ldr	r3, [pc, #128]	; (800b708 <shinchi_turn_R+0x160>)
 800b686:	2204      	movs	r2, #4
 800b688:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b68a:	4b20      	ldr	r3, [pc, #128]	; (800b70c <shinchi_turn_R+0x164>)
 800b68c:	4a20      	ldr	r2, [pc, #128]	; (800b710 <shinchi_turn_R+0x168>)
 800b68e:	601a      	str	r2, [r3, #0]
	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2 ){
 800b690:	4b1b      	ldr	r3, [pc, #108]	; (800b700 <shinchi_turn_R+0x158>)
 800b692:	685a      	ldr	r2, [r3, #4]
 800b694:	4b1b      	ldr	r3, [pc, #108]	; (800b704 <shinchi_turn_R+0x15c>)
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	4413      	add	r3, r2
 800b69a:	4618      	mov	r0, r3
 800b69c:	f7fc fe7a 	bl	8008394 <__aeabi_i2d>
 800b6a0:	a315      	add	r3, pc, #84	; (adr r3, 800b6f8 <shinchi_turn_R+0x150>)
 800b6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a6:	f7fd f951 	bl	800894c <__aeabi_dcmplt>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	f47f af7e 	bne.w	800b5ae <shinchi_turn_R+0x6>
//			IMU_init();
//			break;
//		}

	}
	mode.control = 4;
 800b6b2:	4b15      	ldr	r3, [pc, #84]	; (800b708 <shinchi_turn_R+0x160>)
 800b6b4:	2204      	movs	r2, #4
 800b6b6:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b6b8:	4b11      	ldr	r3, [pc, #68]	; (800b700 <shinchi_turn_R+0x158>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b6be:	4b11      	ldr	r3, [pc, #68]	; (800b704 <shinchi_turn_R+0x15c>)
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b6c4:	4b17      	ldr	r3, [pc, #92]	; (800b724 <shinchi_turn_R+0x17c>)
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b6ca:	4b12      	ldr	r3, [pc, #72]	; (800b714 <shinchi_turn_R+0x16c>)
 800b6cc:	f04f 0200 	mov.w	r2, #0
 800b6d0:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b6d2:	4b13      	ldr	r3, [pc, #76]	; (800b720 <shinchi_turn_R+0x178>)
 800b6d4:	f04f 0200 	mov.w	r2, #0
 800b6d8:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b6da:	4b0c      	ldr	r3, [pc, #48]	; (800b70c <shinchi_turn_R+0x164>)
 800b6dc:	4a12      	ldr	r2, [pc, #72]	; (800b728 <shinchi_turn_R+0x180>)
 800b6de:	601a      	str	r2, [r3, #0]

}
 800b6e0:	bf00      	nop
 800b6e2:	bd80      	pop	{r7, pc}
 800b6e4:	f3af 8000 	nop.w
 800b6e8:	471cbc92 	.word	0x471cbc92
 800b6ec:	40db7df9 	.word	0x40db7df9
 800b6f0:	b277ffd6 	.word	0xb277ffd6
 800b6f4:	40eb1af2 	.word	0x40eb1af2
 800b6f8:	ab032f10 	.word	0xab032f10
 800b6fc:	40f46cf7 	.word	0x40f46cf7
 800b700:	20000044 	.word	0x20000044
 800b704:	20000050 	.word	0x20000050
 800b708:	20000068 	.word	0x20000068
 800b70c:	200142a8 	.word	0x200142a8
 800b710:	43340000 	.word	0x43340000
 800b714:	20018398 	.word	0x20018398
 800b718:	43b40000 	.word	0x43b40000
 800b71c:	00000000 	.word	0x00000000
 800b720:	20018374 	.word	0x20018374
 800b724:	2000005c 	.word	0x2000005c
 800b728:	43960000 	.word	0x43960000
 800b72c:	00000000 	.word	0x00000000

0800b730 <shinchi_turn_L>:
void shinchi_turn_L(){
 800b730:	b580      	push	{r7, lr}
 800b732:	af00      	add	r7, sp, #0

	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2){
 800b734:	e070      	b.n	800b818 <shinchi_turn_L+0xe8>
		if(EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2){
 800b736:	4b54      	ldr	r3, [pc, #336]	; (800b888 <shinchi_turn_L+0x158>)
 800b738:	685a      	ldr	r2, [r3, #4]
 800b73a:	4b54      	ldr	r3, [pc, #336]	; (800b88c <shinchi_turn_L+0x15c>)
 800b73c:	685b      	ldr	r3, [r3, #4]
 800b73e:	4413      	add	r3, r2
 800b740:	4618      	mov	r0, r3
 800b742:	f7fc fe27 	bl	8008394 <__aeabi_i2d>
 800b746:	a34a      	add	r3, pc, #296	; (adr r3, 800b870 <shinchi_turn_L+0x140>)
 800b748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b74c:	f7fd f8fe 	bl	800894c <__aeabi_dcmplt>
 800b750:	4603      	mov	r3, r0
 800b752:	2b00      	cmp	r3, #0
 800b754:	d005      	beq.n	800b762 <shinchi_turn_L+0x32>
			mode.control = 4;
 800b756:	4b4e      	ldr	r3, [pc, #312]	; (800b890 <shinchi_turn_L+0x160>)
 800b758:	2204      	movs	r2, #4
 800b75a:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b75c:	4b4d      	ldr	r3, [pc, #308]	; (800b894 <shinchi_turn_L+0x164>)
 800b75e:	4a4e      	ldr	r2, [pc, #312]	; (800b898 <shinchi_turn_L+0x168>)
 800b760:	601a      	str	r2, [r3, #0]
		}
		if(DECE_CURVE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE){
 800b762:	4b49      	ldr	r3, [pc, #292]	; (800b888 <shinchi_turn_L+0x158>)
 800b764:	685a      	ldr	r2, [r3, #4]
 800b766:	4b49      	ldr	r3, [pc, #292]	; (800b88c <shinchi_turn_L+0x15c>)
 800b768:	685b      	ldr	r3, [r3, #4]
 800b76a:	4413      	add	r3, r2
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7fc fe11 	bl	8008394 <__aeabi_i2d>
 800b772:	a33f      	add	r3, pc, #252	; (adr r3, 800b870 <shinchi_turn_L+0x140>)
 800b774:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b778:	f7fd f8fc 	bl	8008974 <__aeabi_dcmpge>
 800b77c:	4603      	mov	r3, r0
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d022      	beq.n	800b7c8 <shinchi_turn_L+0x98>
 800b782:	4b41      	ldr	r3, [pc, #260]	; (800b888 <shinchi_turn_L+0x158>)
 800b784:	685a      	ldr	r2, [r3, #4]
 800b786:	4b41      	ldr	r3, [pc, #260]	; (800b88c <shinchi_turn_L+0x15c>)
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	4413      	add	r3, r2
 800b78c:	4618      	mov	r0, r3
 800b78e:	f7fc fe01 	bl	8008394 <__aeabi_i2d>
 800b792:	a339      	add	r3, pc, #228	; (adr r3, 800b878 <shinchi_turn_L+0x148>)
 800b794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b798:	f7fd f8d8 	bl	800894c <__aeabi_dcmplt>
 800b79c:	4603      	mov	r3, r0
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d012      	beq.n	800b7c8 <shinchi_turn_L+0x98>
		mode.control = 6;
 800b7a2:	4b3b      	ldr	r3, [pc, #236]	; (800b890 <shinchi_turn_L+0x160>)
 800b7a4:	2206      	movs	r2, #6
 800b7a6:	715a      	strb	r2, [r3, #5]
		Target_velocity = CURVE_SPEED;
 800b7a8:	4b3a      	ldr	r3, [pc, #232]	; (800b894 <shinchi_turn_L+0x164>)
 800b7aa:	4a3b      	ldr	r2, [pc, #236]	; (800b898 <shinchi_turn_L+0x168>)
 800b7ac:	601a      	str	r2, [r3, #0]
		Target_R_velo = CURVE_SPEED  * 2;
 800b7ae:	4b3b      	ldr	r3, [pc, #236]	; (800b89c <shinchi_turn_L+0x16c>)
 800b7b0:	4a3b      	ldr	r2, [pc, #236]	; (800b8a0 <shinchi_turn_L+0x170>)
 800b7b2:	601a      	str	r2, [r3, #0]
		Target_L_velo = Target_R_velo * 0;
 800b7b4:	4b39      	ldr	r3, [pc, #228]	; (800b89c <shinchi_turn_L+0x16c>)
 800b7b6:	edd3 7a00 	vldr	s15, [r3]
 800b7ba:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800b8a4 <shinchi_turn_L+0x174>
 800b7be:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b7c2:	4b39      	ldr	r3, [pc, #228]	; (800b8a8 <shinchi_turn_L+0x178>)
 800b7c4:	edc3 7a00 	vstr	s15, [r3]
		}
		if(DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 4 + SHINCHI_ROTATE_PULSE){
 800b7c8:	4b2f      	ldr	r3, [pc, #188]	; (800b888 <shinchi_turn_L+0x158>)
 800b7ca:	685a      	ldr	r2, [r3, #4]
 800b7cc:	4b2f      	ldr	r3, [pc, #188]	; (800b88c <shinchi_turn_L+0x15c>)
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	4413      	add	r3, r2
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	f7fc fdde 	bl	8008394 <__aeabi_i2d>
 800b7d8:	a327      	add	r3, pc, #156	; (adr r3, 800b878 <shinchi_turn_L+0x148>)
 800b7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7de:	f7fd f8c9 	bl	8008974 <__aeabi_dcmpge>
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d100      	bne.n	800b7ea <shinchi_turn_L+0xba>
 800b7e8:	e016      	b.n	800b818 <shinchi_turn_L+0xe8>
 800b7ea:	4b27      	ldr	r3, [pc, #156]	; (800b888 <shinchi_turn_L+0x158>)
 800b7ec:	685a      	ldr	r2, [r3, #4]
 800b7ee:	4b27      	ldr	r3, [pc, #156]	; (800b88c <shinchi_turn_L+0x15c>)
 800b7f0:	685b      	ldr	r3, [r3, #4]
 800b7f2:	4413      	add	r3, r2
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	f7fc fdcd 	bl	8008394 <__aeabi_i2d>
 800b7fa:	a321      	add	r3, pc, #132	; (adr r3, 800b880 <shinchi_turn_L+0x150>)
 800b7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b800:	f7fd f8a4 	bl	800894c <__aeabi_dcmplt>
 800b804:	4603      	mov	r3, r0
 800b806:	2b00      	cmp	r3, #0
 800b808:	d100      	bne.n	800b80c <shinchi_turn_L+0xdc>
 800b80a:	e005      	b.n	800b818 <shinchi_turn_L+0xe8>
			mode.control = 4;
 800b80c:	4b20      	ldr	r3, [pc, #128]	; (800b890 <shinchi_turn_L+0x160>)
 800b80e:	2204      	movs	r2, #4
 800b810:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b812:	4b20      	ldr	r3, [pc, #128]	; (800b894 <shinchi_turn_L+0x164>)
 800b814:	4a20      	ldr	r2, [pc, #128]	; (800b898 <shinchi_turn_L+0x168>)
 800b816:	601a      	str	r2, [r3, #0]
	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2){
 800b818:	4b1b      	ldr	r3, [pc, #108]	; (800b888 <shinchi_turn_L+0x158>)
 800b81a:	685a      	ldr	r2, [r3, #4]
 800b81c:	4b1b      	ldr	r3, [pc, #108]	; (800b88c <shinchi_turn_L+0x15c>)
 800b81e:	685b      	ldr	r3, [r3, #4]
 800b820:	4413      	add	r3, r2
 800b822:	4618      	mov	r0, r3
 800b824:	f7fc fdb6 	bl	8008394 <__aeabi_i2d>
 800b828:	a315      	add	r3, pc, #84	; (adr r3, 800b880 <shinchi_turn_L+0x150>)
 800b82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82e:	f7fd f88d 	bl	800894c <__aeabi_dcmplt>
 800b832:	4603      	mov	r3, r0
 800b834:	2b00      	cmp	r3, #0
 800b836:	f47f af7e 	bne.w	800b736 <shinchi_turn_L+0x6>
//		if(Body_angle > 90){
//			IMU_init();
//			break;
//		}
	}
	mode.control = 4;
 800b83a:	4b15      	ldr	r3, [pc, #84]	; (800b890 <shinchi_turn_L+0x160>)
 800b83c:	2204      	movs	r2, #4
 800b83e:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b840:	4b11      	ldr	r3, [pc, #68]	; (800b888 <shinchi_turn_L+0x158>)
 800b842:	2200      	movs	r2, #0
 800b844:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b846:	4b11      	ldr	r3, [pc, #68]	; (800b88c <shinchi_turn_L+0x15c>)
 800b848:	2200      	movs	r2, #0
 800b84a:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b84c:	4b17      	ldr	r3, [pc, #92]	; (800b8ac <shinchi_turn_L+0x17c>)
 800b84e:	2200      	movs	r2, #0
 800b850:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b852:	4b15      	ldr	r3, [pc, #84]	; (800b8a8 <shinchi_turn_L+0x178>)
 800b854:	f04f 0200 	mov.w	r2, #0
 800b858:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b85a:	4b10      	ldr	r3, [pc, #64]	; (800b89c <shinchi_turn_L+0x16c>)
 800b85c:	f04f 0200 	mov.w	r2, #0
 800b860:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b862:	4b0c      	ldr	r3, [pc, #48]	; (800b894 <shinchi_turn_L+0x164>)
 800b864:	4a12      	ldr	r2, [pc, #72]	; (800b8b0 <shinchi_turn_L+0x180>)
 800b866:	601a      	str	r2, [r3, #0]
}
 800b868:	bf00      	nop
 800b86a:	bd80      	pop	{r7, pc}
 800b86c:	f3af 8000 	nop.w
 800b870:	471cbc92 	.word	0x471cbc92
 800b874:	40db7df9 	.word	0x40db7df9
 800b878:	b277ffd6 	.word	0xb277ffd6
 800b87c:	40eb1af2 	.word	0x40eb1af2
 800b880:	ab032f10 	.word	0xab032f10
 800b884:	40f46cf7 	.word	0x40f46cf7
 800b888:	20000044 	.word	0x20000044
 800b88c:	20000050 	.word	0x20000050
 800b890:	20000068 	.word	0x20000068
 800b894:	200142a8 	.word	0x200142a8
 800b898:	43340000 	.word	0x43340000
 800b89c:	20018374 	.word	0x20018374
 800b8a0:	43b40000 	.word	0x43b40000
 800b8a4:	00000000 	.word	0x00000000
 800b8a8:	20018398 	.word	0x20018398
 800b8ac:	2000005c 	.word	0x2000005c
 800b8b0:	43960000 	.word	0x43960000

0800b8b4 <rotate180>:
void rotate180(){
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b082      	sub	sp, #8
 800b8b8:	af00      	add	r7, sp, #0
  uint8_t counter=0;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	71fb      	strb	r3, [r7, #7]
  //static int check = 0, check2 = 0;

   while(counter < 1){
 800b8be:	e054      	b.n	800b96a <rotate180+0xb6>

		Target_velocity = 0;
 800b8c0:	4b30      	ldr	r3, [pc, #192]	; (800b984 <rotate180+0xd0>)
 800b8c2:	f04f 0200 	mov.w	r2, #0
 800b8c6:	601a      	str	r2, [r3, #0]
		error_reset = 0;
 800b8c8:	4b2f      	ldr	r3, [pc, #188]	; (800b988 <rotate180+0xd4>)
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	701a      	strb	r2, [r3, #0]
		Motor_Count_Clear();
 800b8ce:	f7fe f889 	bl	80099e4 <Motor_Count_Clear>
    EN3_L.integrate = 0;
 800b8d2:	4b2e      	ldr	r3, [pc, #184]	; (800b98c <rotate180+0xd8>)
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b8d8:	4b2d      	ldr	r3, [pc, #180]	; (800b990 <rotate180+0xdc>)
 800b8da:	2200      	movs	r2, #0
 800b8dc:	605a      	str	r2, [r3, #4]
	  EN_Body.integrate = 0;
 800b8de:	4b2d      	ldr	r3, [pc, #180]	; (800b994 <rotate180+0xe0>)
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	605a      	str	r2, [r3, #4]
	  mode.enc = 1;
 800b8e4:	4b2c      	ldr	r3, [pc, #176]	; (800b998 <rotate180+0xe4>)
 800b8e6:	2201      	movs	r2, #1
 800b8e8:	70da      	strb	r2, [r3, #3]
	///while(EN3_L.integrate >= -Target_pul_quarter && EN4_R.integrate <= Target_pul_quarter){
  while(EN3_L.integrate <= Target_pul_quarter*2 || EN4_R.integrate >= -Target_pul_quarter*2){
 800b8ea:	e005      	b.n	800b8f8 <rotate180+0x44>
	  mode.control = 3;
 800b8ec:	4b2a      	ldr	r3, [pc, #168]	; (800b998 <rotate180+0xe4>)
 800b8ee:	2203      	movs	r2, #3
 800b8f0:	715a      	strb	r2, [r3, #5]
	  Target_Rad_velo = -6;//Rotate(Target_Rad_velo, -5, Target_pul_quarter*2, EN3_L.integrate);
 800b8f2:	4b2a      	ldr	r3, [pc, #168]	; (800b99c <rotate180+0xe8>)
 800b8f4:	4a2a      	ldr	r2, [pc, #168]	; (800b9a0 <rotate180+0xec>)
 800b8f6:	601a      	str	r2, [r3, #0]
  while(EN3_L.integrate <= Target_pul_quarter*2 || EN4_R.integrate >= -Target_pul_quarter*2){
 800b8f8:	4b24      	ldr	r3, [pc, #144]	; (800b98c <rotate180+0xd8>)
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	ee07 3a90 	vmov	s15, r3
 800b900:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b904:	4b27      	ldr	r3, [pc, #156]	; (800b9a4 <rotate180+0xf0>)
 800b906:	edd3 7a00 	vldr	s15, [r3]
 800b90a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b90e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b916:	d9e9      	bls.n	800b8ec <rotate180+0x38>
 800b918:	4b1d      	ldr	r3, [pc, #116]	; (800b990 <rotate180+0xdc>)
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	ee07 3a90 	vmov	s15, r3
 800b920:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b924:	4b1f      	ldr	r3, [pc, #124]	; (800b9a4 <rotate180+0xf0>)
 800b926:	edd3 7a00 	vldr	s15, [r3]
 800b92a:	eef1 7a67 	vneg.f32	s15, s15
 800b92e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b932:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b93a:	dad7      	bge.n	800b8ec <rotate180+0x38>
	  //Rotate_Control(Target_rotate,T1, velocity.KP, velocity.KI, velocity.KD);

//    	check = EN3_L.integrate;
//    	check2 = EN4_R.integrate;
    	}
      mode.enc = 0;
 800b93c:	4b16      	ldr	r3, [pc, #88]	; (800b998 <rotate180+0xe4>)
 800b93e:	2200      	movs	r2, #0
 800b940:	70da      	strb	r2, [r3, #3]
      Target_velocity = 0;
 800b942:	4b10      	ldr	r3, [pc, #64]	; (800b984 <rotate180+0xd0>)
 800b944:	f04f 0200 	mov.w	r2, #0
 800b948:	601a      	str	r2, [r3, #0]
      Target_Rad_velo =0;
 800b94a:	4b14      	ldr	r3, [pc, #80]	; (800b99c <rotate180+0xe8>)
 800b94c:	f04f 0200 	mov.w	r2, #0
 800b950:	601a      	str	r2, [r3, #0]
      EN3_L.integrate = 0;
 800b952:	4b0e      	ldr	r3, [pc, #56]	; (800b98c <rotate180+0xd8>)
 800b954:	2200      	movs	r2, #0
 800b956:	605a      	str	r2, [r3, #4]
      EN4_R.integrate = 0;
 800b958:	4b0d      	ldr	r3, [pc, #52]	; (800b990 <rotate180+0xdc>)
 800b95a:	2200      	movs	r2, #0
 800b95c:	605a      	str	r2, [r3, #4]
  	  EN_Body.integrate = 0;
 800b95e:	4b0d      	ldr	r3, [pc, #52]	; (800b994 <rotate180+0xe0>)
 800b960:	2200      	movs	r2, #0
 800b962:	605a      	str	r2, [r3, #4]

      counter++;
 800b964:	79fb      	ldrb	r3, [r7, #7]
 800b966:	3301      	adds	r3, #1
 800b968:	71fb      	strb	r3, [r7, #7]
   while(counter < 1){
 800b96a:	79fb      	ldrb	r3, [r7, #7]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d0a7      	beq.n	800b8c0 <rotate180+0xc>
     }
	error_reset = 0;
 800b970:	4b05      	ldr	r3, [pc, #20]	; (800b988 <rotate180+0xd4>)
 800b972:	2200      	movs	r2, #0
 800b974:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800b976:	f7fe f835 	bl	80099e4 <Motor_Count_Clear>
//    	    printf("180 : %d \r\n",check);
//    	    printf("180 : %d \r\n",check2);
//    	    printf("\r\n");

}
 800b97a:	bf00      	nop
 800b97c:	3708      	adds	r7, #8
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop
 800b984:	200142a8 	.word	0x200142a8
 800b988:	2000026c 	.word	0x2000026c
 800b98c:	20000044 	.word	0x20000044
 800b990:	20000050 	.word	0x20000050
 800b994:	2000005c 	.word	0x2000005c
 800b998:	20000068 	.word	0x20000068
 800b99c:	200142ac 	.word	0x200142ac
 800b9a0:	c0c00000 	.word	0xc0c00000
 800b9a4:	20000004 	.word	0x20000004

0800b9a8 <back_calib>:
	EN_Body.integrate = 0;
	error_reset = 0;
	Motor_Count_Clear();

}
void back_calib(){
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b082      	sub	sp, #8
 800b9ac:	af00      	add	r7, sp, #0
	error_reset = 0;
 800b9ae:	4b2a      	ldr	r3, [pc, #168]	; (800ba58 <back_calib+0xb0>)
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800b9b4:	f7fe f816 	bl	80099e4 <Motor_Count_Clear>
    EN3_L.integrate = 0;
 800b9b8:	4b28      	ldr	r3, [pc, #160]	; (800ba5c <back_calib+0xb4>)
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b9be:	4b28      	ldr	r3, [pc, #160]	; (800ba60 <back_calib+0xb8>)
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b9c4:	4b27      	ldr	r3, [pc, #156]	; (800ba64 <back_calib+0xbc>)
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	605a      	str	r2, [r3, #4]
    mode.enc = 1;
 800b9ca:	4b27      	ldr	r3, [pc, #156]	; (800ba68 <back_calib+0xc0>)
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	70da      	strb	r2, [r3, #3]
    //50mm

    while(EN3_L.integrate + EN4_R.integrate > -2 * (61.75-40) / MM_PER_PULSE){
 800b9d0:	e005      	b.n	800b9de <back_calib+0x36>
    	Target_velocity = -90;
 800b9d2:	4b26      	ldr	r3, [pc, #152]	; (800ba6c <back_calib+0xc4>)
 800b9d4:	4a26      	ldr	r2, [pc, #152]	; (800ba70 <back_calib+0xc8>)
 800b9d6:	601a      	str	r2, [r3, #0]
    	mode.control = 4;
 800b9d8:	4b23      	ldr	r3, [pc, #140]	; (800ba68 <back_calib+0xc0>)
 800b9da:	2204      	movs	r2, #4
 800b9dc:	715a      	strb	r2, [r3, #5]
    while(EN3_L.integrate + EN4_R.integrate > -2 * (61.75-40) / MM_PER_PULSE){
 800b9de:	4b1f      	ldr	r3, [pc, #124]	; (800ba5c <back_calib+0xb4>)
 800b9e0:	685a      	ldr	r2, [r3, #4]
 800b9e2:	4b1f      	ldr	r3, [pc, #124]	; (800ba60 <back_calib+0xb8>)
 800b9e4:	685b      	ldr	r3, [r3, #4]
 800b9e6:	4413      	add	r3, r2
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f7fc fcd3 	bl	8008394 <__aeabi_i2d>
 800b9ee:	a318      	add	r3, pc, #96	; (adr r3, 800ba50 <back_calib+0xa8>)
 800b9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f4:	f7fc ffc8 	bl	8008988 <__aeabi_dcmpgt>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d1e9      	bne.n	800b9d2 <back_calib+0x2a>
    }
    Target_velocity = 0;
 800b9fe:	4b1b      	ldr	r3, [pc, #108]	; (800ba6c <back_calib+0xc4>)
 800ba00:	f04f 0200 	mov.w	r2, #0
 800ba04:	601a      	str	r2, [r3, #0]
    mode.control = 5;
 800ba06:	4b18      	ldr	r3, [pc, #96]	; (800ba68 <back_calib+0xc0>)
 800ba08:	2205      	movs	r2, #5
 800ba0a:	715a      	strb	r2, [r3, #5]
    mode.enc = 0;
 800ba0c:	4b16      	ldr	r3, [pc, #88]	; (800ba68 <back_calib+0xc0>)
 800ba0e:	2200      	movs	r2, #0
 800ba10:	70da      	strb	r2, [r3, #3]
    EN3_L.integrate = 0;
 800ba12:	4b12      	ldr	r3, [pc, #72]	; (800ba5c <back_calib+0xb4>)
 800ba14:	2200      	movs	r2, #0
 800ba16:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800ba18:	4b11      	ldr	r3, [pc, #68]	; (800ba60 <back_calib+0xb8>)
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800ba1e:	4b11      	ldr	r3, [pc, #68]	; (800ba64 <back_calib+0xbc>)
 800ba20:	2200      	movs	r2, #0
 800ba22:	605a      	str	r2, [r3, #4]
	error_reset = 0;
 800ba24:	4b0c      	ldr	r3, [pc, #48]	; (800ba58 <back_calib+0xb0>)
 800ba26:	2200      	movs	r2, #0
 800ba28:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800ba2a:	f7fd ffdb 	bl	80099e4 <Motor_Count_Clear>
    for(int i=0;i < WAIT*4;i++);
 800ba2e:	2300      	movs	r3, #0
 800ba30:	607b      	str	r3, [r7, #4]
 800ba32:	e002      	b.n	800ba3a <back_calib+0x92>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	3301      	adds	r3, #1
 800ba38:	607b      	str	r3, [r7, #4]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	4a0d      	ldr	r2, [pc, #52]	; (800ba74 <back_calib+0xcc>)
 800ba3e:	4293      	cmp	r3, r2
 800ba40:	ddf8      	ble.n	800ba34 <back_calib+0x8c>

}
 800ba42:	bf00      	nop
 800ba44:	3708      	adds	r7, #8
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}
 800ba4a:	bf00      	nop
 800ba4c:	f3af 8000 	nop.w
 800ba50:	107febef 	.word	0x107febef
 800ba54:	c0d58254 	.word	0xc0d58254
 800ba58:	2000026c 	.word	0x2000026c
 800ba5c:	20000044 	.word	0x20000044
 800ba60:	20000050 	.word	0x20000050
 800ba64:	2000005c 	.word	0x2000005c
 800ba68:	20000068 	.word	0x20000068
 800ba6c:	200142a8 	.word	0x200142a8
 800ba70:	c2b40000 	.word	0xc2b40000
 800ba74:	0001d4bf 	.word	0x0001d4bf

0800ba78 <R_turn_select>:
	//?



}
void R_turn_select(){
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	af00      	add	r7, sp, #0
	static int check=0;
	static float sens=0;

	static float pulse = 0;

  switch(mode.turn){
 800ba7c:	4b2c      	ldr	r3, [pc, #176]	; (800bb30 <R_turn_select+0xb8>)
 800ba7e:	7a5b      	ldrb	r3, [r3, #9]
 800ba80:	2b03      	cmp	r3, #3
 800ba82:	d848      	bhi.n	800bb16 <R_turn_select+0x9e>
 800ba84:	a201      	add	r2, pc, #4	; (adr r2, 800ba8c <R_turn_select+0x14>)
 800ba86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba8a:	bf00      	nop
 800ba8c:	0800ba9d 	.word	0x0800ba9d
 800ba90:	0800baf1 	.word	0x0800baf1
 800ba94:	0800baf7 	.word	0x0800baf7
 800ba98:	0800bafd 	.word	0x0800bafd
  case 0:
	  Decelerate();
 800ba9c:	f7ff f928 	bl	800acf0 <Decelerate>
	  sens = (sl_average + sr_average )/2;
 800baa0:	4b24      	ldr	r3, [pc, #144]	; (800bb34 <R_turn_select+0xbc>)
 800baa2:	ed93 7a00 	vldr	s14, [r3]
 800baa6:	4b24      	ldr	r3, [pc, #144]	; (800bb38 <R_turn_select+0xc0>)
 800baa8:	edd3 7a00 	vldr	s15, [r3]
 800baac:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bab0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800bab4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bab8:	4b20      	ldr	r3, [pc, #128]	; (800bb3c <R_turn_select+0xc4>)
 800baba:	edc3 7a00 	vstr	s15, [r3]
	  pulse = EN3_L.integrate + EN4_R.integrate;
 800babe:	4b20      	ldr	r3, [pc, #128]	; (800bb40 <R_turn_select+0xc8>)
 800bac0:	685a      	ldr	r2, [r3, #4]
 800bac2:	4b20      	ldr	r3, [pc, #128]	; (800bb44 <R_turn_select+0xcc>)
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	4413      	add	r3, r2
 800bac8:	ee07 3a90 	vmov	s15, r3
 800bacc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bad0:	4b1d      	ldr	r3, [pc, #116]	; (800bb48 <R_turn_select+0xd0>)
 800bad2:	edc3 7a00 	vstr	s15, [r3]
//	  while(1)
//	  {
//	  printf(" : %f,  : %f\r\n", sens, pulse);
//	  }
	  wait(0.3);
 800bad6:	ed9f 0b12 	vldr	d0, [pc, #72]	; 800bb20 <R_turn_select+0xa8>
 800bada:	f7fe ffdb 	bl	800aa94 <wait>
	  turn_right();
 800bade:	f7ff fb1d 	bl	800b11c <turn_right>
	  wait(0.3);
 800bae2:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 800bb20 <R_turn_select+0xa8>
 800bae6:	f7fe ffd5 	bl	800aa94 <wait>
      Accelerate();
 800baea:	f7ff f851 	bl	800ab90 <Accelerate>
      break;
 800baee:	e012      	b.n	800bb16 <R_turn_select+0x9e>
  case 1:
	  slow_turn_R();
 800baf0:	f7ff fbea 	bl	800b2c8 <slow_turn_R>
	  break;
 800baf4:	e00f      	b.n	800bb16 <R_turn_select+0x9e>
  case 2:
	  shinchi_turn_R();
 800baf6:	f7ff fd57 	bl	800b5a8 <shinchi_turn_R>
	  break;
 800bafa:	e00c      	b.n	800bb16 <R_turn_select+0x9e>
  case 3:
      Decelerate();
 800bafc:	f7ff f8f8 	bl	800acf0 <Decelerate>
      IMU_turn(-90,-5);
 800bb00:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800bb28 <R_turn_select+0xb0>
 800bb04:	f06f 0059 	mvn.w	r0, #89	; 0x59
 800bb08:	f7ff fa5e 	bl	800afc8 <IMU_turn>
      IMU_init();
 800bb0c:	f7fd febe 	bl	800988c <IMU_init>
      Accelerate();
 800bb10:	f7ff f83e 	bl	800ab90 <Accelerate>
      break;
 800bb14:	bf00      	nop
  }
}
 800bb16:	bf00      	nop
 800bb18:	bd80      	pop	{r7, pc}
 800bb1a:	bf00      	nop
 800bb1c:	f3af 8000 	nop.w
 800bb20:	33333333 	.word	0x33333333
 800bb24:	3fd33333 	.word	0x3fd33333
 800bb28:	00000000 	.word	0x00000000
 800bb2c:	c0140000 	.word	0xc0140000
 800bb30:	20000068 	.word	0x20000068
 800bb34:	20019044 	.word	0x20019044
 800bb38:	20018490 	.word	0x20018490
 800bb3c:	20018344 	.word	0x20018344
 800bb40:	20000044 	.word	0x20000044
 800bb44:	20000050 	.word	0x20000050
 800bb48:	20018348 	.word	0x20018348
 800bb4c:	00000000 	.word	0x00000000

0800bb50 <L_turn_select>:
void L_turn_select(){
 800bb50:	b580      	push	{r7, lr}
 800bb52:	af00      	add	r7, sp, #0
  switch(mode.turn){
 800bb54:	4b1e      	ldr	r3, [pc, #120]	; (800bbd0 <L_turn_select+0x80>)
 800bb56:	7a5b      	ldrb	r3, [r3, #9]
 800bb58:	2b03      	cmp	r3, #3
 800bb5a:	d82c      	bhi.n	800bbb6 <L_turn_select+0x66>
 800bb5c:	a201      	add	r2, pc, #4	; (adr r2, 800bb64 <L_turn_select+0x14>)
 800bb5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb62:	bf00      	nop
 800bb64:	0800bb75 	.word	0x0800bb75
 800bb68:	0800bb93 	.word	0x0800bb93
 800bb6c:	0800bb99 	.word	0x0800bb99
 800bb70:	0800bb9f 	.word	0x0800bb9f
  case 0:
	  //???
	  Decelerate();
 800bb74:	f7ff f8bc 	bl	800acf0 <Decelerate>
	  wait(0.3);
 800bb78:	ed9f 0b11 	vldr	d0, [pc, #68]	; 800bbc0 <L_turn_select+0x70>
 800bb7c:	f7fe ff8a 	bl	800aa94 <wait>
	  turn_left();
 800bb80:	f7ff fb38 	bl	800b1f4 <turn_left>
	  wait(0.3);
 800bb84:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800bbc0 <L_turn_select+0x70>
 800bb88:	f7fe ff84 	bl	800aa94 <wait>
      Accelerate();
 800bb8c:	f7ff f800 	bl	800ab90 <Accelerate>
      break;
 800bb90:	e011      	b.n	800bbb6 <L_turn_select+0x66>
  case 1:
	  //
	  slow_turn_L();
 800bb92:	f7ff fc51 	bl	800b438 <slow_turn_L>
	  break;
 800bb96:	e00e      	b.n	800bbb6 <L_turn_select+0x66>
  case 2:
	  //?
	  shinchi_turn_L();
 800bb98:	f7ff fdca 	bl	800b730 <shinchi_turn_L>
	  break;
 800bb9c:	e00b      	b.n	800bbb6 <L_turn_select+0x66>
  case 3:
	  //IMU??
      Decelerate();
 800bb9e:	f7ff f8a7 	bl	800acf0 <Decelerate>
      IMU_turn(90,5);
 800bba2:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800bbc8 <L_turn_select+0x78>
 800bba6:	205a      	movs	r0, #90	; 0x5a
 800bba8:	f7ff fa0e 	bl	800afc8 <IMU_turn>
      IMU_init();
 800bbac:	f7fd fe6e 	bl	800988c <IMU_init>
      Accelerate();
 800bbb0:	f7fe ffee 	bl	800ab90 <Accelerate>
      break;
 800bbb4:	bf00      	nop
  }
}
 800bbb6:	bf00      	nop
 800bbb8:	bd80      	pop	{r7, pc}
 800bbba:	bf00      	nop
 800bbbc:	f3af 8000 	nop.w
 800bbc0:	33333333 	.word	0x33333333
 800bbc4:	3fd33333 	.word	0x3fd33333
 800bbc8:	00000000 	.word	0x00000000
 800bbcc:	40140000 	.word	0x40140000
 800bbd0:	20000068 	.word	0x20000068

0800bbd4 <Execution_Select>:
/*---- DEFINING FUNCTION ----*/

void Execution_Select(){
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	af00      	add	r7, sp, #0


	   if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1){
 800bbd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bbdc:	485b      	ldr	r0, [pc, #364]	; (800bd4c <Execution_Select+0x178>)
 800bbde:	f006 fd91 	bl	8012704 <HAL_GPIO_ReadPin>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	f040 80a3 	bne.w	800bd30 <Execution_Select+0x15c>
	    	printf("\r\n");
 800bbea:	4859      	ldr	r0, [pc, #356]	; (800bd50 <Execution_Select+0x17c>)
 800bbec:	f00a fcca 	bl	8016584 <puts>
			Motor_PWM_Stop();
 800bbf0:	f7fe f9ea 	bl	8009fc8 <Motor_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 800bbf4:	4857      	ldr	r0, [pc, #348]	; (800bd54 <Execution_Select+0x180>)
 800bbf6:	f007 ffbc 	bl	8013b72 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim8);
 800bbfa:	4857      	ldr	r0, [pc, #348]	; (800bd58 <Execution_Select+0x184>)
 800bbfc:	f007 ffb9 	bl	8013b72 <HAL_TIM_Base_Stop_IT>
			Emitter_OFF();
 800bc00:	f7fe f972 	bl	8009ee8 <Emitter_OFF>
			ADC_Stop();
 800bc04:	f7fe f99e 	bl	8009f44 <ADC_Stop>
	    	HAL_Delay(400);
 800bc08:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800bc0c:	f004 fdbc 	bl	8010788 <HAL_Delay>

	    	mode.select += 1;
 800bc10:	4b52      	ldr	r3, [pc, #328]	; (800bd5c <Execution_Select+0x188>)
 800bc12:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	3301      	adds	r3, #1
 800bc1a:	b2db      	uxtb	r3, r3
 800bc1c:	b25a      	sxtb	r2, r3
 800bc1e:	4b4f      	ldr	r3, [pc, #316]	; (800bd5c <Execution_Select+0x188>)
 800bc20:	711a      	strb	r2, [r3, #4]
	    	if(mode.select == 5)
 800bc22:	4b4e      	ldr	r3, [pc, #312]	; (800bd5c <Execution_Select+0x188>)
 800bc24:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800bc28:	2b05      	cmp	r3, #5
 800bc2a:	f040 8081 	bne.w	800bd30 <Execution_Select+0x15c>
	    		mode.select = 3;
 800bc2e:	4b4b      	ldr	r3, [pc, #300]	; (800bd5c <Execution_Select+0x188>)
 800bc30:	2203      	movs	r2, #3
 800bc32:	711a      	strb	r2, [r3, #4]

	    }

	   //printf("%d\r\n",mode.select);

	while(mode.select%2 == 1){
 800bc34:	e07c      	b.n	800bd30 <Execution_Select+0x15c>

	  	    EN3_L.count = TIM3 -> CNT;
 800bc36:	4b4a      	ldr	r3, [pc, #296]	; (800bd60 <Execution_Select+0x18c>)
 800bc38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	4b49      	ldr	r3, [pc, #292]	; (800bd64 <Execution_Select+0x190>)
 800bc3e:	601a      	str	r2, [r3, #0]
	  	   // EN3_L.count = -(EN3_L.count - (30000-1));
	  	    printf("%d\r\n",EN3_L.count);
 800bc40:	4b48      	ldr	r3, [pc, #288]	; (800bd64 <Execution_Select+0x190>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	4619      	mov	r1, r3
 800bc46:	4848      	ldr	r0, [pc, #288]	; (800bd68 <Execution_Select+0x194>)
 800bc48:	f00a fc28 	bl	801649c <iprintf>
	  	    //EN3_L.integrate += EN3_L.count;


	  if(30000 -1 + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= EN3_L.count ){
 800bc4c:	4b45      	ldr	r3, [pc, #276]	; (800bd64 <Execution_Select+0x190>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f249 522e 	movw	r2, #38190	; 0x952e
 800bc54:	4293      	cmp	r3, r2
 800bc56:	dd1e      	ble.n	800bc96 <Execution_Select+0xc2>
	  	  mode.LED += 1;
 800bc58:	4b40      	ldr	r3, [pc, #256]	; (800bd5c <Execution_Select+0x188>)
 800bc5a:	f993 3000 	ldrsb.w	r3, [r3]
 800bc5e:	b2db      	uxtb	r3, r3
 800bc60:	3301      	adds	r3, #1
 800bc62:	b2db      	uxtb	r3, r3
 800bc64:	b25a      	sxtb	r2, r3
 800bc66:	4b3d      	ldr	r3, [pc, #244]	; (800bd5c <Execution_Select+0x188>)
 800bc68:	701a      	strb	r2, [r3, #0]
	  	  if(mode.LED > 7)
 800bc6a:	4b3c      	ldr	r3, [pc, #240]	; (800bd5c <Execution_Select+0x188>)
 800bc6c:	f993 3000 	ldrsb.w	r3, [r3]
 800bc70:	2b07      	cmp	r3, #7
 800bc72:	dd02      	ble.n	800bc7a <Execution_Select+0xa6>
	  		  mode.LED = 0;
 800bc74:	4b39      	ldr	r3, [pc, #228]	; (800bd5c <Execution_Select+0x188>)
 800bc76:	2200      	movs	r2, #0
 800bc78:	701a      	strb	r2, [r3, #0]
	  	  LED_Change();
 800bc7a:	f7fe fc45 	bl	800a508 <LED_Change>

	  	  Encoder_Reset();
 800bc7e:	f7fe fea7 	bl	800a9d0 <Encoder_Reset>
	  	  //mode.execution = mode.LED;
	  	  mode.execution = mode.LED;
 800bc82:	4b36      	ldr	r3, [pc, #216]	; (800bd5c <Execution_Select+0x188>)
 800bc84:	f993 2000 	ldrsb.w	r2, [r3]
 800bc88:	4b34      	ldr	r3, [pc, #208]	; (800bd5c <Execution_Select+0x188>)
 800bc8a:	709a      	strb	r2, [r3, #2]
	  	  HAL_Delay(500);
 800bc8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bc90:	f004 fd7a 	bl	8010788 <HAL_Delay>
 800bc94:	e04c      	b.n	800bd30 <Execution_Select+0x15c>

	  }
	  else if(30000 -1 - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= EN3_L.count){
 800bc96:	4b33      	ldr	r3, [pc, #204]	; (800bd64 <Execution_Select+0x190>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	f245 522f 	movw	r2, #21807	; 0x552f
 800bc9e:	4293      	cmp	r3, r2
 800bca0:	dc1e      	bgt.n	800bce0 <Execution_Select+0x10c>
	  	  mode.LED -= 1;
 800bca2:	4b2e      	ldr	r3, [pc, #184]	; (800bd5c <Execution_Select+0x188>)
 800bca4:	f993 3000 	ldrsb.w	r3, [r3]
 800bca8:	b2db      	uxtb	r3, r3
 800bcaa:	3b01      	subs	r3, #1
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	b25a      	sxtb	r2, r3
 800bcb0:	4b2a      	ldr	r3, [pc, #168]	; (800bd5c <Execution_Select+0x188>)
 800bcb2:	701a      	strb	r2, [r3, #0]
	  	  if(mode.LED < 0)
 800bcb4:	4b29      	ldr	r3, [pc, #164]	; (800bd5c <Execution_Select+0x188>)
 800bcb6:	f993 3000 	ldrsb.w	r3, [r3]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	da02      	bge.n	800bcc4 <Execution_Select+0xf0>
	  	  		  mode.LED = 7;
 800bcbe:	4b27      	ldr	r3, [pc, #156]	; (800bd5c <Execution_Select+0x188>)
 800bcc0:	2207      	movs	r2, #7
 800bcc2:	701a      	strb	r2, [r3, #0]
	  	  LED_Change();
 800bcc4:	f7fe fc20 	bl	800a508 <LED_Change>

	  	  Encoder_Reset();
 800bcc8:	f7fe fe82 	bl	800a9d0 <Encoder_Reset>
	  	  //mode.execution = mode.LED;
	  	  mode.execution = mode.LED;
 800bccc:	4b23      	ldr	r3, [pc, #140]	; (800bd5c <Execution_Select+0x188>)
 800bcce:	f993 2000 	ldrsb.w	r2, [r3]
 800bcd2:	4b22      	ldr	r3, [pc, #136]	; (800bd5c <Execution_Select+0x188>)
 800bcd4:	709a      	strb	r2, [r3, #2]
	  	  HAL_Delay(500);
 800bcd6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bcda:	f004 fd55 	bl	8010788 <HAL_Delay>
 800bcde:	e027      	b.n	800bd30 <Execution_Select+0x15c>
	  }else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1){
 800bce0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bce4:	4819      	ldr	r0, [pc, #100]	; (800bd4c <Execution_Select+0x178>)
 800bce6:	f006 fd0d 	bl	8012704 <HAL_GPIO_ReadPin>
 800bcea:	4603      	mov	r3, r0
 800bcec:	2b01      	cmp	r3, #1
 800bcee:	d11f      	bne.n	800bd30 <Execution_Select+0x15c>
		  printf("\r\n");
 800bcf0:	481e      	ldr	r0, [pc, #120]	; (800bd6c <Execution_Select+0x198>)
 800bcf2:	f00a fc47 	bl	8016584 <puts>
		      HAL_Delay(500);
 800bcf6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bcfa:	f004 fd45 	bl	8010788 <HAL_Delay>
	  		  Init(); // mycodeInit(); // mycode
 800bcfe:	f7fe f97d 	bl	8009ffc <Init>
	  		  TIM3 -> CNT = 30000 - 1;
 800bd02:	4b17      	ldr	r3, [pc, #92]	; (800bd60 <Execution_Select+0x18c>)
 800bd04:	f247 522f 	movw	r2, #29999	; 0x752f
 800bd08:	625a      	str	r2, [r3, #36]	; 0x24
	  		  TIM4 -> CNT = 30000 - 1;
 800bd0a:	4b19      	ldr	r3, [pc, #100]	; (800bd70 <Execution_Select+0x19c>)
 800bd0c:	f247 522f 	movw	r2, #29999	; 0x752f
 800bd10:	625a      	str	r2, [r3, #36]	; 0x24
	  		  HAL_TIM_Base_Start_IT(&htim8);
 800bd12:	4811      	ldr	r0, [pc, #68]	; (800bd58 <Execution_Select+0x184>)
 800bd14:	f007 ff09 	bl	8013b2a <HAL_TIM_Base_Start_IT>
	  		  HAL_TIM_Base_Start_IT(&htim1);
 800bd18:	480e      	ldr	r0, [pc, #56]	; (800bd54 <Execution_Select+0x180>)
 800bd1a:	f007 ff06 	bl	8013b2a <HAL_TIM_Base_Start_IT>
	  		  mode.select += 1;
 800bd1e:	4b0f      	ldr	r3, [pc, #60]	; (800bd5c <Execution_Select+0x188>)
 800bd20:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800bd24:	b2db      	uxtb	r3, r3
 800bd26:	3301      	adds	r3, #1
 800bd28:	b2db      	uxtb	r3, r3
 800bd2a:	b25a      	sxtb	r2, r3
 800bd2c:	4b0b      	ldr	r3, [pc, #44]	; (800bd5c <Execution_Select+0x188>)
 800bd2e:	711a      	strb	r2, [r3, #4]
	while(mode.select%2 == 1){
 800bd30:	4b0a      	ldr	r3, [pc, #40]	; (800bd5c <Execution_Select+0x188>)
 800bd32:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	f003 0301 	and.w	r3, r3, #1
 800bd3c:	bfb8      	it	lt
 800bd3e:	425b      	neglt	r3, r3
 800bd40:	b25b      	sxtb	r3, r3
 800bd42:	2b01      	cmp	r3, #1
 800bd44:	f43f af77 	beq.w	800bc36 <Execution_Select+0x62>
}

	}
  }
 800bd48:	bf00      	nop
 800bd4a:	bd80      	pop	{r7, pc}
 800bd4c:	40020400 	.word	0x40020400
 800bd50:	0801839c 	.word	0x0801839c
 800bd54:	20018ad0 	.word	0x20018ad0
 800bd58:	200183b8 	.word	0x200183b8
 800bd5c:	20000068 	.word	0x20000068
 800bd60:	40000400 	.word	0x40000400
 800bd64:	20000044 	.word	0x20000044
 800bd68:	080183a8 	.word	0x080183a8
 800bd6c:	08018308 	.word	0x08018308
 800bd70:	40000800 	.word	0x40000800

0800bd74 <Walk_Map_Update>:
//?
//500Kbyte?128Kbyte?4. 8~11
//(???)
//?(???(????))

void Walk_Map_Update(){
 800bd74:	b490      	push	{r4, r7}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
	//hosu
	int i = 0, j=0, flag=0, hosu=0;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	60fb      	str	r3, [r7, #12]
 800bd7e:	2300      	movs	r3, #0
 800bd80:	60bb      	str	r3, [r7, #8]
 800bd82:	2300      	movs	r3, #0
 800bd84:	607b      	str	r3, [r7, #4]
 800bd86:	2300      	movs	r3, #0
 800bd88:	603b      	str	r3, [r7, #0]

	//"?? + ??-1"??
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	60fb      	str	r3, [r7, #12]
 800bd8e:	e015      	b.n	800bdbc <Walk_Map_Update+0x48>
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 800bd90:	2300      	movs	r3, #0
 800bd92:	60bb      	str	r3, [r7, #8]
 800bd94:	e00c      	b.n	800bdb0 <Walk_Map_Update+0x3c>
			walk_map[i][j] = NUMBER_OF_SQUARES * NUMBER_OF_SQUARES - 1;
 800bd96:	49aa      	ldr	r1, [pc, #680]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bd98:	68fa      	ldr	r2, [r7, #12]
 800bd9a:	4613      	mov	r3, r2
 800bd9c:	00db      	lsls	r3, r3, #3
 800bd9e:	4413      	add	r3, r2
 800bda0:	18ca      	adds	r2, r1, r3
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	4413      	add	r3, r2
 800bda6:	2250      	movs	r2, #80	; 0x50
 800bda8:	701a      	strb	r2, [r3, #0]
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 800bdaa:	68bb      	ldr	r3, [r7, #8]
 800bdac:	3301      	adds	r3, #1
 800bdae:	60bb      	str	r3, [r7, #8]
 800bdb0:	68bb      	ldr	r3, [r7, #8]
 800bdb2:	2b08      	cmp	r3, #8
 800bdb4:	ddef      	ble.n	800bd96 <Walk_Map_Update+0x22>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	3301      	adds	r3, #1
 800bdba:	60fb      	str	r3, [r7, #12]
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	2b08      	cmp	r3, #8
 800bdc0:	dde6      	ble.n	800bd90 <Walk_Map_Update+0x1c>
		}
	}

	//??0??
	for(i=X_GOAL_LESSER; i <= X_GOAL_LARGER; i++){
 800bdc2:	2307      	movs	r3, #7
 800bdc4:	60fb      	str	r3, [r7, #12]
 800bdc6:	e015      	b.n	800bdf4 <Walk_Map_Update+0x80>
		for(j=Y_GOAL_LESSER; j <= Y_GOAL_LARGER; j++){
 800bdc8:	2307      	movs	r3, #7
 800bdca:	60bb      	str	r3, [r7, #8]
 800bdcc:	e00c      	b.n	800bde8 <Walk_Map_Update+0x74>
			walk_map[i][j] = 0;
 800bdce:	499c      	ldr	r1, [pc, #624]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bdd0:	68fa      	ldr	r2, [r7, #12]
 800bdd2:	4613      	mov	r3, r2
 800bdd4:	00db      	lsls	r3, r3, #3
 800bdd6:	4413      	add	r3, r2
 800bdd8:	18ca      	adds	r2, r1, r3
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	4413      	add	r3, r2
 800bdde:	2200      	movs	r2, #0
 800bde0:	701a      	strb	r2, [r3, #0]
		for(j=Y_GOAL_LESSER; j <= Y_GOAL_LARGER; j++){
 800bde2:	68bb      	ldr	r3, [r7, #8]
 800bde4:	3301      	adds	r3, #1
 800bde6:	60bb      	str	r3, [r7, #8]
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	2b07      	cmp	r3, #7
 800bdec:	ddef      	ble.n	800bdce <Walk_Map_Update+0x5a>
	for(i=X_GOAL_LESSER; i <= X_GOAL_LARGER; i++){
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	3301      	adds	r3, #1
 800bdf2:	60fb      	str	r3, [r7, #12]
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	2b07      	cmp	r3, #7
 800bdf8:	dde6      	ble.n	800bdc8 <Walk_Map_Update+0x54>
		}
	}

	//???????
	do{
		flag = 0;
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	607b      	str	r3, [r7, #4]
		  for(i=0; i < NUMBER_OF_SQUARES; i++){
 800bdfe:	2300      	movs	r3, #0
 800be00:	60fb      	str	r3, [r7, #12]
 800be02:	e10c      	b.n	800c01e <Walk_Map_Update+0x2aa>

			  for(j=0; j < NUMBER_OF_SQUARES; j++){
 800be04:	2300      	movs	r3, #0
 800be06:	60bb      	str	r3, [r7, #8]
 800be08:	e102      	b.n	800c010 <Walk_Map_Update+0x29c>
				  //map??"?? + ??-1"??
				  //walk_map[i][j] != NUMBER_OF_SQUARES * NUMBER_OF_SQUARES - 1 &&
				  if(walk_map[i][j] == hosu){
 800be0a:	498d      	ldr	r1, [pc, #564]	; (800c040 <Walk_Map_Update+0x2cc>)
 800be0c:	68fa      	ldr	r2, [r7, #12]
 800be0e:	4613      	mov	r3, r2
 800be10:	00db      	lsls	r3, r3, #3
 800be12:	4413      	add	r3, r2
 800be14:	18ca      	adds	r2, r1, r3
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	4413      	add	r3, r2
 800be1a:	781b      	ldrb	r3, [r3, #0]
 800be1c:	461a      	mov	r2, r3
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	4293      	cmp	r3, r2
 800be22:	f040 80f2 	bne.w	800c00a <Walk_Map_Update+0x296>

					  if(wall[i][j].north != WALL && walk_map[i][j+1] > walk_map[i][j] && j < NUMBER_OF_SQUARES - 1){
 800be26:	4987      	ldr	r1, [pc, #540]	; (800c044 <Walk_Map_Update+0x2d0>)
 800be28:	68fa      	ldr	r2, [r7, #12]
 800be2a:	4613      	mov	r3, r2
 800be2c:	00db      	lsls	r3, r3, #3
 800be2e:	4413      	add	r3, r2
 800be30:	68ba      	ldr	r2, [r7, #8]
 800be32:	4413      	add	r3, r2
 800be34:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800be38:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800be3c:	b2db      	uxtb	r3, r3
 800be3e:	2b01      	cmp	r3, #1
 800be40:	d02d      	beq.n	800be9e <Walk_Map_Update+0x12a>
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	1c59      	adds	r1, r3, #1
 800be46:	487e      	ldr	r0, [pc, #504]	; (800c040 <Walk_Map_Update+0x2cc>)
 800be48:	68fa      	ldr	r2, [r7, #12]
 800be4a:	4613      	mov	r3, r2
 800be4c:	00db      	lsls	r3, r3, #3
 800be4e:	4413      	add	r3, r2
 800be50:	4403      	add	r3, r0
 800be52:	440b      	add	r3, r1
 800be54:	7819      	ldrb	r1, [r3, #0]
 800be56:	487a      	ldr	r0, [pc, #488]	; (800c040 <Walk_Map_Update+0x2cc>)
 800be58:	68fa      	ldr	r2, [r7, #12]
 800be5a:	4613      	mov	r3, r2
 800be5c:	00db      	lsls	r3, r3, #3
 800be5e:	4413      	add	r3, r2
 800be60:	18c2      	adds	r2, r0, r3
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	4413      	add	r3, r2
 800be66:	781b      	ldrb	r3, [r3, #0]
 800be68:	4299      	cmp	r1, r3
 800be6a:	d918      	bls.n	800be9e <Walk_Map_Update+0x12a>
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	2b07      	cmp	r3, #7
 800be70:	dc15      	bgt.n	800be9e <Walk_Map_Update+0x12a>
						  walk_map[i][j+1] = walk_map[i][j] + 1;
 800be72:	4973      	ldr	r1, [pc, #460]	; (800c040 <Walk_Map_Update+0x2cc>)
 800be74:	68fa      	ldr	r2, [r7, #12]
 800be76:	4613      	mov	r3, r2
 800be78:	00db      	lsls	r3, r3, #3
 800be7a:	4413      	add	r3, r2
 800be7c:	18ca      	adds	r2, r1, r3
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	4413      	add	r3, r2
 800be82:	781b      	ldrb	r3, [r3, #0]
 800be84:	68ba      	ldr	r2, [r7, #8]
 800be86:	1c51      	adds	r1, r2, #1
 800be88:	3301      	adds	r3, #1
 800be8a:	b2dc      	uxtb	r4, r3
 800be8c:	486c      	ldr	r0, [pc, #432]	; (800c040 <Walk_Map_Update+0x2cc>)
 800be8e:	68fa      	ldr	r2, [r7, #12]
 800be90:	4613      	mov	r3, r2
 800be92:	00db      	lsls	r3, r3, #3
 800be94:	4413      	add	r3, r2
 800be96:	4403      	add	r3, r0
 800be98:	440b      	add	r3, r1
 800be9a:	4622      	mov	r2, r4
 800be9c:	701a      	strb	r2, [r3, #0]
					  }
					  if(wall[i][j].east != WALL && walk_map[i+1][j] > walk_map[i][j] && i < NUMBER_OF_SQUARES - 1){
 800be9e:	4969      	ldr	r1, [pc, #420]	; (800c044 <Walk_Map_Update+0x2d0>)
 800bea0:	68fa      	ldr	r2, [r7, #12]
 800bea2:	4613      	mov	r3, r2
 800bea4:	00db      	lsls	r3, r3, #3
 800bea6:	4413      	add	r3, r2
 800bea8:	68ba      	ldr	r2, [r7, #8]
 800beaa:	4413      	add	r3, r2
 800beac:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800beb0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800beb4:	b2db      	uxtb	r3, r3
 800beb6:	2b01      	cmp	r3, #1
 800beb8:	d02d      	beq.n	800bf16 <Walk_Map_Update+0x1a2>
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	1c5a      	adds	r2, r3, #1
 800bebe:	4960      	ldr	r1, [pc, #384]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bec0:	4613      	mov	r3, r2
 800bec2:	00db      	lsls	r3, r3, #3
 800bec4:	4413      	add	r3, r2
 800bec6:	18ca      	adds	r2, r1, r3
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	4413      	add	r3, r2
 800becc:	7819      	ldrb	r1, [r3, #0]
 800bece:	485c      	ldr	r0, [pc, #368]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bed0:	68fa      	ldr	r2, [r7, #12]
 800bed2:	4613      	mov	r3, r2
 800bed4:	00db      	lsls	r3, r3, #3
 800bed6:	4413      	add	r3, r2
 800bed8:	18c2      	adds	r2, r0, r3
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	4413      	add	r3, r2
 800bede:	781b      	ldrb	r3, [r3, #0]
 800bee0:	4299      	cmp	r1, r3
 800bee2:	d918      	bls.n	800bf16 <Walk_Map_Update+0x1a2>
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	2b07      	cmp	r3, #7
 800bee8:	dc15      	bgt.n	800bf16 <Walk_Map_Update+0x1a2>
						  walk_map[i+1][j] = walk_map[i][j] + 1;
 800beea:	4955      	ldr	r1, [pc, #340]	; (800c040 <Walk_Map_Update+0x2cc>)
 800beec:	68fa      	ldr	r2, [r7, #12]
 800beee:	4613      	mov	r3, r2
 800bef0:	00db      	lsls	r3, r3, #3
 800bef2:	4413      	add	r3, r2
 800bef4:	18ca      	adds	r2, r1, r3
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	4413      	add	r3, r2
 800befa:	781b      	ldrb	r3, [r3, #0]
 800befc:	68fa      	ldr	r2, [r7, #12]
 800befe:	3201      	adds	r2, #1
 800bf00:	3301      	adds	r3, #1
 800bf02:	b2d8      	uxtb	r0, r3
 800bf04:	494e      	ldr	r1, [pc, #312]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bf06:	4613      	mov	r3, r2
 800bf08:	00db      	lsls	r3, r3, #3
 800bf0a:	4413      	add	r3, r2
 800bf0c:	18ca      	adds	r2, r1, r3
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	4413      	add	r3, r2
 800bf12:	4602      	mov	r2, r0
 800bf14:	701a      	strb	r2, [r3, #0]
					  }
					  if(wall[i][j].south != WALL && walk_map[i][j-1] > walk_map[i][j] && j > 0){
 800bf16:	494b      	ldr	r1, [pc, #300]	; (800c044 <Walk_Map_Update+0x2d0>)
 800bf18:	68fa      	ldr	r2, [r7, #12]
 800bf1a:	4613      	mov	r3, r2
 800bf1c:	00db      	lsls	r3, r3, #3
 800bf1e:	4413      	add	r3, r2
 800bf20:	68ba      	ldr	r2, [r7, #8]
 800bf22:	4413      	add	r3, r2
 800bf24:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bf28:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bf2c:	b2db      	uxtb	r3, r3
 800bf2e:	2b01      	cmp	r3, #1
 800bf30:	d02d      	beq.n	800bf8e <Walk_Map_Update+0x21a>
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	1e59      	subs	r1, r3, #1
 800bf36:	4842      	ldr	r0, [pc, #264]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bf38:	68fa      	ldr	r2, [r7, #12]
 800bf3a:	4613      	mov	r3, r2
 800bf3c:	00db      	lsls	r3, r3, #3
 800bf3e:	4413      	add	r3, r2
 800bf40:	4403      	add	r3, r0
 800bf42:	440b      	add	r3, r1
 800bf44:	7819      	ldrb	r1, [r3, #0]
 800bf46:	483e      	ldr	r0, [pc, #248]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bf48:	68fa      	ldr	r2, [r7, #12]
 800bf4a:	4613      	mov	r3, r2
 800bf4c:	00db      	lsls	r3, r3, #3
 800bf4e:	4413      	add	r3, r2
 800bf50:	18c2      	adds	r2, r0, r3
 800bf52:	68bb      	ldr	r3, [r7, #8]
 800bf54:	4413      	add	r3, r2
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	4299      	cmp	r1, r3
 800bf5a:	d918      	bls.n	800bf8e <Walk_Map_Update+0x21a>
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	dd15      	ble.n	800bf8e <Walk_Map_Update+0x21a>
						  walk_map[i][j-1] = walk_map[i][j] + 1;
 800bf62:	4937      	ldr	r1, [pc, #220]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	4613      	mov	r3, r2
 800bf68:	00db      	lsls	r3, r3, #3
 800bf6a:	4413      	add	r3, r2
 800bf6c:	18ca      	adds	r2, r1, r3
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	4413      	add	r3, r2
 800bf72:	781b      	ldrb	r3, [r3, #0]
 800bf74:	68ba      	ldr	r2, [r7, #8]
 800bf76:	1e51      	subs	r1, r2, #1
 800bf78:	3301      	adds	r3, #1
 800bf7a:	b2dc      	uxtb	r4, r3
 800bf7c:	4830      	ldr	r0, [pc, #192]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bf7e:	68fa      	ldr	r2, [r7, #12]
 800bf80:	4613      	mov	r3, r2
 800bf82:	00db      	lsls	r3, r3, #3
 800bf84:	4413      	add	r3, r2
 800bf86:	4403      	add	r3, r0
 800bf88:	440b      	add	r3, r1
 800bf8a:	4622      	mov	r2, r4
 800bf8c:	701a      	strb	r2, [r3, #0]
					  }
					  if(wall[i][j].west != WALL && walk_map[i-1][j] > walk_map[i][j] && i > 0){
 800bf8e:	492d      	ldr	r1, [pc, #180]	; (800c044 <Walk_Map_Update+0x2d0>)
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	4613      	mov	r3, r2
 800bf94:	00db      	lsls	r3, r3, #3
 800bf96:	4413      	add	r3, r2
 800bf98:	68ba      	ldr	r2, [r7, #8]
 800bf9a:	4413      	add	r3, r2
 800bf9c:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bfa0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bfa4:	b2db      	uxtb	r3, r3
 800bfa6:	2b01      	cmp	r3, #1
 800bfa8:	d02d      	beq.n	800c006 <Walk_Map_Update+0x292>
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	1e5a      	subs	r2, r3, #1
 800bfae:	4924      	ldr	r1, [pc, #144]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bfb0:	4613      	mov	r3, r2
 800bfb2:	00db      	lsls	r3, r3, #3
 800bfb4:	4413      	add	r3, r2
 800bfb6:	18ca      	adds	r2, r1, r3
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	4413      	add	r3, r2
 800bfbc:	7819      	ldrb	r1, [r3, #0]
 800bfbe:	4820      	ldr	r0, [pc, #128]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bfc0:	68fa      	ldr	r2, [r7, #12]
 800bfc2:	4613      	mov	r3, r2
 800bfc4:	00db      	lsls	r3, r3, #3
 800bfc6:	4413      	add	r3, r2
 800bfc8:	18c2      	adds	r2, r0, r3
 800bfca:	68bb      	ldr	r3, [r7, #8]
 800bfcc:	4413      	add	r3, r2
 800bfce:	781b      	ldrb	r3, [r3, #0]
 800bfd0:	4299      	cmp	r1, r3
 800bfd2:	d918      	bls.n	800c006 <Walk_Map_Update+0x292>
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	dd15      	ble.n	800c006 <Walk_Map_Update+0x292>
						  walk_map[i-1][j] = walk_map[i][j] + 1;
 800bfda:	4919      	ldr	r1, [pc, #100]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bfdc:	68fa      	ldr	r2, [r7, #12]
 800bfde:	4613      	mov	r3, r2
 800bfe0:	00db      	lsls	r3, r3, #3
 800bfe2:	4413      	add	r3, r2
 800bfe4:	18ca      	adds	r2, r1, r3
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	4413      	add	r3, r2
 800bfea:	781b      	ldrb	r3, [r3, #0]
 800bfec:	68fa      	ldr	r2, [r7, #12]
 800bfee:	3a01      	subs	r2, #1
 800bff0:	3301      	adds	r3, #1
 800bff2:	b2d8      	uxtb	r0, r3
 800bff4:	4912      	ldr	r1, [pc, #72]	; (800c040 <Walk_Map_Update+0x2cc>)
 800bff6:	4613      	mov	r3, r2
 800bff8:	00db      	lsls	r3, r3, #3
 800bffa:	4413      	add	r3, r2
 800bffc:	18ca      	adds	r2, r1, r3
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	4413      	add	r3, r2
 800c002:	4602      	mov	r2, r0
 800c004:	701a      	strb	r2, [r3, #0]
					  }

					  flag = 1;
 800c006:	2301      	movs	r3, #1
 800c008:	607b      	str	r3, [r7, #4]
			  for(j=0; j < NUMBER_OF_SQUARES; j++){
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	3301      	adds	r3, #1
 800c00e:	60bb      	str	r3, [r7, #8]
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	2b08      	cmp	r3, #8
 800c014:	f77f aef9 	ble.w	800be0a <Walk_Map_Update+0x96>
		  for(i=0; i < NUMBER_OF_SQUARES; i++){
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	3301      	adds	r3, #1
 800c01c:	60fb      	str	r3, [r7, #12]
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	2b08      	cmp	r3, #8
 800c022:	f77f aeef 	ble.w	800be04 <Walk_Map_Update+0x90>
			       }
			  }
		  }
		  //??
		  hosu++;
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	3301      	adds	r3, #1
 800c02a:	603b      	str	r3, [r7, #0]
	}while(flag);
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	f47f aee3 	bne.w	800bdfa <Walk_Map_Update+0x86>

}
 800c034:	bf00      	nop
 800c036:	3710      	adds	r7, #16
 800c038:	46bd      	mov	sp, r7
 800c03a:	bc90      	pop	{r4, r7}
 800c03c:	4770      	bx	lr
 800c03e:	bf00      	nop
 800c040:	20018a54 	.word	0x20018a54
 800c044:	20018efc 	.word	0x20018efc

0800c048 <wall_set>:
		printf("???? : %d\r\n", All_Pulse_cut);
		printf("\r\n");
	}

}
void wall_set(){
 800c048:	b490      	push	{r4, r7}
 800c04a:	b082      	sub	sp, #8
 800c04c:	af00      	add	r7, sp, #0
	uint8_t wall_dir[4];
	  wall_dir[my_direction] = (sl_average + sr_average)/2 > FRONT_WALL  ?   WALL : NOWALL;
 800c04e:	4b96      	ldr	r3, [pc, #600]	; (800c2a8 <wall_set+0x260>)
 800c050:	ed93 7a00 	vldr	s14, [r3]
 800c054:	4b95      	ldr	r3, [pc, #596]	; (800c2ac <wall_set+0x264>)
 800c056:	edd3 7a00 	vldr	s15, [r3]
 800c05a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c05e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c062:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c066:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800c06a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c06e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c072:	bfcc      	ite	gt
 800c074:	2301      	movgt	r3, #1
 800c076:	2300      	movle	r3, #0
 800c078:	b2da      	uxtb	r2, r3
 800c07a:	4b8d      	ldr	r3, [pc, #564]	; (800c2b0 <wall_set+0x268>)
 800c07c:	781b      	ldrb	r3, [r3, #0]
 800c07e:	f107 0108 	add.w	r1, r7, #8
 800c082:	440b      	add	r3, r1
 800c084:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(my_direction + 1)%4] = fr_average > RIGHT_WALL  ?  WALL :  NOWALL;
 800c088:	4b8a      	ldr	r3, [pc, #552]	; (800c2b4 <wall_set+0x26c>)
 800c08a:	edd3 7a00 	vldr	s15, [r3]
 800c08e:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800c2b8 <wall_set+0x270>
 800c092:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c09a:	bfcc      	ite	gt
 800c09c:	2301      	movgt	r3, #1
 800c09e:	2300      	movle	r3, #0
 800c0a0:	b2d9      	uxtb	r1, r3
 800c0a2:	4b83      	ldr	r3, [pc, #524]	; (800c2b0 <wall_set+0x268>)
 800c0a4:	781b      	ldrb	r3, [r3, #0]
 800c0a6:	3301      	adds	r3, #1
 800c0a8:	425a      	negs	r2, r3
 800c0aa:	f003 0303 	and.w	r3, r3, #3
 800c0ae:	f002 0203 	and.w	r2, r2, #3
 800c0b2:	bf58      	it	pl
 800c0b4:	4253      	negpl	r3, r2
 800c0b6:	460a      	mov	r2, r1
 800c0b8:	f107 0108 	add.w	r1, r7, #8
 800c0bc:	440b      	add	r3, r1
 800c0be:	f803 2c04 	strb.w	r2, [r3, #-4]
		  wall_dir[(my_direction + 2)%4] = NOWALL;
 800c0c2:	4b7b      	ldr	r3, [pc, #492]	; (800c2b0 <wall_set+0x268>)
 800c0c4:	781b      	ldrb	r3, [r3, #0]
 800c0c6:	3302      	adds	r3, #2
 800c0c8:	425a      	negs	r2, r3
 800c0ca:	f003 0303 	and.w	r3, r3, #3
 800c0ce:	f002 0203 	and.w	r2, r2, #3
 800c0d2:	bf58      	it	pl
 800c0d4:	4253      	negpl	r3, r2
 800c0d6:	f107 0208 	add.w	r2, r7, #8
 800c0da:	4413      	add	r3, r2
 800c0dc:	2200      	movs	r2, #0
 800c0de:	f803 2c04 	strb.w	r2, [r3, #-4]
		  wall_dir[(my_direction + 3)%4] = fl_average > LEFT_WALL ?  WALL :  NOWALL;
 800c0e2:	4b76      	ldr	r3, [pc, #472]	; (800c2bc <wall_set+0x274>)
 800c0e4:	edd3 7a00 	vldr	s15, [r3]
 800c0e8:	ed9f 7a75 	vldr	s14, [pc, #468]	; 800c2c0 <wall_set+0x278>
 800c0ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c0f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0f4:	bfcc      	ite	gt
 800c0f6:	2301      	movgt	r3, #1
 800c0f8:	2300      	movle	r3, #0
 800c0fa:	b2d9      	uxtb	r1, r3
 800c0fc:	4b6c      	ldr	r3, [pc, #432]	; (800c2b0 <wall_set+0x268>)
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	3303      	adds	r3, #3
 800c102:	425a      	negs	r2, r3
 800c104:	f003 0303 	and.w	r3, r3, #3
 800c108:	f002 0203 	and.w	r2, r2, #3
 800c10c:	bf58      	it	pl
 800c10e:	4253      	negpl	r3, r2
 800c110:	460a      	mov	r2, r1
 800c112:	f107 0108 	add.w	r1, r7, #8
 800c116:	440b      	add	r3, r1
 800c118:	f803 2c04 	strb.w	r2, [r3, #-4]

	  wall[x][y].north = wall_dir[0];
 800c11c:	7939      	ldrb	r1, [r7, #4]
 800c11e:	4b69      	ldr	r3, [pc, #420]	; (800c2c4 <wall_set+0x27c>)
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	461a      	mov	r2, r3
 800c124:	4b68      	ldr	r3, [pc, #416]	; (800c2c8 <wall_set+0x280>)
 800c126:	781b      	ldrb	r3, [r3, #0]
 800c128:	461c      	mov	r4, r3
 800c12a:	460b      	mov	r3, r1
 800c12c:	f003 0303 	and.w	r3, r3, #3
 800c130:	b2d8      	uxtb	r0, r3
 800c132:	4966      	ldr	r1, [pc, #408]	; (800c2cc <wall_set+0x284>)
 800c134:	4613      	mov	r3, r2
 800c136:	00db      	lsls	r3, r3, #3
 800c138:	4413      	add	r3, r2
 800c13a:	191a      	adds	r2, r3, r4
 800c13c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c140:	f360 0301 	bfi	r3, r0, #0, #2
 800c144:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  wall[x][y].east = wall_dir[1];
 800c148:	7979      	ldrb	r1, [r7, #5]
 800c14a:	4b5e      	ldr	r3, [pc, #376]	; (800c2c4 <wall_set+0x27c>)
 800c14c:	781b      	ldrb	r3, [r3, #0]
 800c14e:	461a      	mov	r2, r3
 800c150:	4b5d      	ldr	r3, [pc, #372]	; (800c2c8 <wall_set+0x280>)
 800c152:	781b      	ldrb	r3, [r3, #0]
 800c154:	461c      	mov	r4, r3
 800c156:	460b      	mov	r3, r1
 800c158:	f003 0303 	and.w	r3, r3, #3
 800c15c:	b2d8      	uxtb	r0, r3
 800c15e:	495b      	ldr	r1, [pc, #364]	; (800c2cc <wall_set+0x284>)
 800c160:	4613      	mov	r3, r2
 800c162:	00db      	lsls	r3, r3, #3
 800c164:	4413      	add	r3, r2
 800c166:	191a      	adds	r2, r3, r4
 800c168:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c16c:	f360 0383 	bfi	r3, r0, #2, #2
 800c170:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  wall[x][y].south = wall_dir[2];
 800c174:	79b9      	ldrb	r1, [r7, #6]
 800c176:	4b53      	ldr	r3, [pc, #332]	; (800c2c4 <wall_set+0x27c>)
 800c178:	781b      	ldrb	r3, [r3, #0]
 800c17a:	461a      	mov	r2, r3
 800c17c:	4b52      	ldr	r3, [pc, #328]	; (800c2c8 <wall_set+0x280>)
 800c17e:	781b      	ldrb	r3, [r3, #0]
 800c180:	461c      	mov	r4, r3
 800c182:	460b      	mov	r3, r1
 800c184:	f003 0303 	and.w	r3, r3, #3
 800c188:	b2d8      	uxtb	r0, r3
 800c18a:	4950      	ldr	r1, [pc, #320]	; (800c2cc <wall_set+0x284>)
 800c18c:	4613      	mov	r3, r2
 800c18e:	00db      	lsls	r3, r3, #3
 800c190:	4413      	add	r3, r2
 800c192:	191a      	adds	r2, r3, r4
 800c194:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c198:	f360 1305 	bfi	r3, r0, #4, #2
 800c19c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  wall[x][y].west = wall_dir[3];
 800c1a0:	79f9      	ldrb	r1, [r7, #7]
 800c1a2:	4b48      	ldr	r3, [pc, #288]	; (800c2c4 <wall_set+0x27c>)
 800c1a4:	781b      	ldrb	r3, [r3, #0]
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	4b47      	ldr	r3, [pc, #284]	; (800c2c8 <wall_set+0x280>)
 800c1aa:	781b      	ldrb	r3, [r3, #0]
 800c1ac:	461c      	mov	r4, r3
 800c1ae:	460b      	mov	r3, r1
 800c1b0:	f003 0303 	and.w	r3, r3, #3
 800c1b4:	b2d8      	uxtb	r0, r3
 800c1b6:	4945      	ldr	r1, [pc, #276]	; (800c2cc <wall_set+0x284>)
 800c1b8:	4613      	mov	r3, r2
 800c1ba:	00db      	lsls	r3, r3, #3
 800c1bc:	4413      	add	r3, r2
 800c1be:	191a      	adds	r2, r3, r4
 800c1c0:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c1c4:	f360 1387 	bfi	r3, r0, #6, #2
 800c1c8:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  if(y < (NUMBER_OF_SQUARES-1) )wall[x][y+1].south = wall_dir[0];
 800c1cc:	4b3e      	ldr	r3, [pc, #248]	; (800c2c8 <wall_set+0x280>)
 800c1ce:	781b      	ldrb	r3, [r3, #0]
 800c1d0:	2b07      	cmp	r3, #7
 800c1d2:	d815      	bhi.n	800c200 <wall_set+0x1b8>
 800c1d4:	7939      	ldrb	r1, [r7, #4]
 800c1d6:	4b3b      	ldr	r3, [pc, #236]	; (800c2c4 <wall_set+0x27c>)
 800c1d8:	781b      	ldrb	r3, [r3, #0]
 800c1da:	461c      	mov	r4, r3
 800c1dc:	4b3a      	ldr	r3, [pc, #232]	; (800c2c8 <wall_set+0x280>)
 800c1de:	781b      	ldrb	r3, [r3, #0]
 800c1e0:	1c5a      	adds	r2, r3, #1
 800c1e2:	460b      	mov	r3, r1
 800c1e4:	f003 0303 	and.w	r3, r3, #3
 800c1e8:	b2d8      	uxtb	r0, r3
 800c1ea:	4938      	ldr	r1, [pc, #224]	; (800c2cc <wall_set+0x284>)
 800c1ec:	4623      	mov	r3, r4
 800c1ee:	00db      	lsls	r3, r3, #3
 800c1f0:	4423      	add	r3, r4
 800c1f2:	441a      	add	r2, r3
 800c1f4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c1f8:	f360 1305 	bfi	r3, r0, #4, #2
 800c1fc:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  if(x < (NUMBER_OF_SQUARES-1) )wall[x+1][y].west = wall_dir[1];
 800c200:	4b30      	ldr	r3, [pc, #192]	; (800c2c4 <wall_set+0x27c>)
 800c202:	781b      	ldrb	r3, [r3, #0]
 800c204:	2b07      	cmp	r3, #7
 800c206:	d815      	bhi.n	800c234 <wall_set+0x1ec>
 800c208:	7979      	ldrb	r1, [r7, #5]
 800c20a:	4b2e      	ldr	r3, [pc, #184]	; (800c2c4 <wall_set+0x27c>)
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	1c5a      	adds	r2, r3, #1
 800c210:	4b2d      	ldr	r3, [pc, #180]	; (800c2c8 <wall_set+0x280>)
 800c212:	781b      	ldrb	r3, [r3, #0]
 800c214:	461c      	mov	r4, r3
 800c216:	460b      	mov	r3, r1
 800c218:	f003 0303 	and.w	r3, r3, #3
 800c21c:	b2d8      	uxtb	r0, r3
 800c21e:	492b      	ldr	r1, [pc, #172]	; (800c2cc <wall_set+0x284>)
 800c220:	4613      	mov	r3, r2
 800c222:	00db      	lsls	r3, r3, #3
 800c224:	4413      	add	r3, r2
 800c226:	191a      	adds	r2, r3, r4
 800c228:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c22c:	f360 1387 	bfi	r3, r0, #6, #2
 800c230:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  if(y > 0 ) wall[x][y-1].north = wall_dir[2];
 800c234:	4b24      	ldr	r3, [pc, #144]	; (800c2c8 <wall_set+0x280>)
 800c236:	781b      	ldrb	r3, [r3, #0]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d015      	beq.n	800c268 <wall_set+0x220>
 800c23c:	79b9      	ldrb	r1, [r7, #6]
 800c23e:	4b21      	ldr	r3, [pc, #132]	; (800c2c4 <wall_set+0x27c>)
 800c240:	781b      	ldrb	r3, [r3, #0]
 800c242:	461c      	mov	r4, r3
 800c244:	4b20      	ldr	r3, [pc, #128]	; (800c2c8 <wall_set+0x280>)
 800c246:	781b      	ldrb	r3, [r3, #0]
 800c248:	1e5a      	subs	r2, r3, #1
 800c24a:	460b      	mov	r3, r1
 800c24c:	f003 0303 	and.w	r3, r3, #3
 800c250:	b2d8      	uxtb	r0, r3
 800c252:	491e      	ldr	r1, [pc, #120]	; (800c2cc <wall_set+0x284>)
 800c254:	4623      	mov	r3, r4
 800c256:	00db      	lsls	r3, r3, #3
 800c258:	4423      	add	r3, r4
 800c25a:	441a      	add	r2, r3
 800c25c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c260:	f360 0301 	bfi	r3, r0, #0, #2
 800c264:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  if(x > 0 ) wall[x-1][y].east = wall_dir[3];
 800c268:	4b16      	ldr	r3, [pc, #88]	; (800c2c4 <wall_set+0x27c>)
 800c26a:	781b      	ldrb	r3, [r3, #0]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d015      	beq.n	800c29c <wall_set+0x254>
 800c270:	79f9      	ldrb	r1, [r7, #7]
 800c272:	4b14      	ldr	r3, [pc, #80]	; (800c2c4 <wall_set+0x27c>)
 800c274:	781b      	ldrb	r3, [r3, #0]
 800c276:	1e5a      	subs	r2, r3, #1
 800c278:	4b13      	ldr	r3, [pc, #76]	; (800c2c8 <wall_set+0x280>)
 800c27a:	781b      	ldrb	r3, [r3, #0]
 800c27c:	461c      	mov	r4, r3
 800c27e:	460b      	mov	r3, r1
 800c280:	f003 0303 	and.w	r3, r3, #3
 800c284:	b2d8      	uxtb	r0, r3
 800c286:	4911      	ldr	r1, [pc, #68]	; (800c2cc <wall_set+0x284>)
 800c288:	4613      	mov	r3, r2
 800c28a:	00db      	lsls	r3, r3, #3
 800c28c:	4413      	add	r3, r2
 800c28e:	191a      	adds	r2, r3, r4
 800c290:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c294:	f360 0383 	bfi	r3, r0, #2, #2
 800c298:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

}
 800c29c:	bf00      	nop
 800c29e:	3708      	adds	r7, #8
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bc90      	pop	{r4, r7}
 800c2a4:	4770      	bx	lr
 800c2a6:	bf00      	nop
 800c2a8:	20019044 	.word	0x20019044
 800c2ac:	20018490 	.word	0x20018490
 800c2b0:	2001848a 	.word	0x2001848a
 800c2b4:	20018ef8 	.word	0x20018ef8
 800c2b8:	42c80000 	.word	0x42c80000
 800c2bc:	200183b4 	.word	0x200183b4
 800c2c0:	430c0000 	.word	0x430c0000
 800c2c4:	20014304 	.word	0x20014304
 800c2c8:	20014305 	.word	0x20014305
 800c2cc:	20018efc 	.word	0x20018efc

0800c2d0 <goal_area_search>:
    	}
#endif
}


void goal_area_search(){
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b0be      	sub	sp, #248	; 0xf8
 800c2d4:	af00      	add	r7, sp, #0

	char orbit;

	//
	wall_set();
 800c2d6:	f7ff feb7 	bl	800c048 <wall_set>

	//
	Walk_Map_Update();
 800c2da:	f7ff fd4b 	bl	800bd74 <Walk_Map_Update>


	switch(my_direction){
 800c2de:	4bcc      	ldr	r3, [pc, #816]	; (800c610 <goal_area_search+0x340>)
 800c2e0:	781b      	ldrb	r3, [r3, #0]
 800c2e2:	2b03      	cmp	r3, #3
 800c2e4:	f200 86f7 	bhi.w	800d0d6 <goal_area_search+0xe06>
 800c2e8:	a201      	add	r2, pc, #4	; (adr r2, 800c2f0 <goal_area_search+0x20>)
 800c2ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2ee:	bf00      	nop
 800c2f0:	0800c301 	.word	0x0800c301
 800c2f4:	0800c6b5 	.word	0x0800c6b5
 800c2f8:	0800ca5f 	.word	0x0800ca5f
 800c2fc:	0800cd9b 	.word	0x0800cd9b
	case north:

		//? == ?2
		//x???
		//
		Accelerate();
 800c300:	f7fe fc46 	bl	800ab90 <Accelerate>
		Decelerate();
 800c304:	f7fe fcf4 	bl	800acf0 <Decelerate>
		y++;
 800c308:	4bc2      	ldr	r3, [pc, #776]	; (800c614 <goal_area_search+0x344>)
 800c30a:	781b      	ldrb	r3, [r3, #0]
 800c30c:	3301      	adds	r3, #1
 800c30e:	b2da      	uxtb	r2, r3
 800c310:	4bc0      	ldr	r3, [pc, #768]	; (800c614 <goal_area_search+0x344>)
 800c312:	701a      	strb	r2, [r3, #0]
		//
		wall_set();
 800c314:	f7ff fe98 	bl	800c048 <wall_set>
		//?
		for(int i=0;i < WAIT*0.5;i++);
 800c318:	2300      	movs	r3, #0
 800c31a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c31e:	e004      	b.n	800c32a <goal_area_search+0x5a>
 800c320:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c324:	3301      	adds	r3, #1
 800c326:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c32a:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800c32e:	f7fc f831 	bl	8008394 <__aeabi_i2d>
 800c332:	a3b5      	add	r3, pc, #724	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c338:	f7fc fb08 	bl	800894c <__aeabi_dcmplt>
 800c33c:	4603      	mov	r3, r0
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d1ee      	bne.n	800c320 <goal_area_search+0x50>

		if(x == X_GOAL_LESSER){
 800c342:	4bb5      	ldr	r3, [pc, #724]	; (800c618 <goal_area_search+0x348>)
 800c344:	781b      	ldrb	r3, [r3, #0]
 800c346:	2b07      	cmp	r3, #7
 800c348:	d103      	bne.n	800c352 <goal_area_search+0x82>
			orbit = 'R';
 800c34a:	2352      	movs	r3, #82	; 0x52
 800c34c:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
 800c350:	e006      	b.n	800c360 <goal_area_search+0x90>
		}
		//x?
		else if(x == X_GOAL_LARGER){
 800c352:	4bb1      	ldr	r3, [pc, #708]	; (800c618 <goal_area_search+0x348>)
 800c354:	781b      	ldrb	r3, [r3, #0]
 800c356:	2b07      	cmp	r3, #7
 800c358:	d102      	bne.n	800c360 <goal_area_search+0x90>
			orbit = 'L';
 800c35a:	234c      	movs	r3, #76	; 0x4c
 800c35c:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		}

		if(orbit == 'R'){
 800c360:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800c364:	2b52      	cmp	r3, #82	; 0x52
 800c366:	f040 80c9 	bne.w	800c4fc <goal_area_search+0x22c>
			//
			turn_right();
 800c36a:	f7fe fed7 	bl	800b11c <turn_right>
			my_direction = east;
 800c36e:	4ba8      	ldr	r3, [pc, #672]	; (800c610 <goal_area_search+0x340>)
 800c370:	2201      	movs	r2, #1
 800c372:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c374:	2300      	movs	r3, #0
 800c376:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c37a:	e004      	b.n	800c386 <goal_area_search+0xb6>
 800c37c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c380:	3301      	adds	r3, #1
 800c382:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c386:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 800c38a:	f7fc f803 	bl	8008394 <__aeabi_i2d>
 800c38e:	a39e      	add	r3, pc, #632	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c394:	f7fc fada 	bl	800894c <__aeabi_dcmplt>
 800c398:	4603      	mov	r3, r0
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d1ee      	bne.n	800c37c <goal_area_search+0xac>
			//
			Accelerate();
 800c39e:	f7fe fbf7 	bl	800ab90 <Accelerate>
			Decelerate();
 800c3a2:	f7fe fca5 	bl	800acf0 <Decelerate>
			x++;
 800c3a6:	4b9c      	ldr	r3, [pc, #624]	; (800c618 <goal_area_search+0x348>)
 800c3a8:	781b      	ldrb	r3, [r3, #0]
 800c3aa:	3301      	adds	r3, #1
 800c3ac:	b2da      	uxtb	r2, r3
 800c3ae:	4b9a      	ldr	r3, [pc, #616]	; (800c618 <goal_area_search+0x348>)
 800c3b0:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800c3b2:	f7ff fe49 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c3bc:	e004      	b.n	800c3c8 <goal_area_search+0xf8>
 800c3be:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c3c2:	3301      	adds	r3, #1
 800c3c4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c3c8:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 800c3cc:	f7fb ffe2 	bl	8008394 <__aeabi_i2d>
 800c3d0:	a38d      	add	r3, pc, #564	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d6:	f7fc fab9 	bl	800894c <__aeabi_dcmplt>
 800c3da:	4603      	mov	r3, r0
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d1ee      	bne.n	800c3be <goal_area_search+0xee>


			//
			turn_right();
 800c3e0:	f7fe fe9c 	bl	800b11c <turn_right>
			my_direction = south;
 800c3e4:	4b8a      	ldr	r3, [pc, #552]	; (800c610 <goal_area_search+0x340>)
 800c3e6:	2202      	movs	r2, #2
 800c3e8:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c3f0:	e004      	b.n	800c3fc <goal_area_search+0x12c>
 800c3f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c3fc:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
 800c400:	f7fb ffc8 	bl	8008394 <__aeabi_i2d>
 800c404:	a380      	add	r3, pc, #512	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40a:	f7fc fa9f 	bl	800894c <__aeabi_dcmplt>
 800c40e:	4603      	mov	r3, r0
 800c410:	2b00      	cmp	r3, #0
 800c412:	d1ee      	bne.n	800c3f2 <goal_area_search+0x122>
			//
			Accelerate();
 800c414:	f7fe fbbc 	bl	800ab90 <Accelerate>
			Decelerate();
 800c418:	f7fe fc6a 	bl	800acf0 <Decelerate>
			y--;
 800c41c:	4b7d      	ldr	r3, [pc, #500]	; (800c614 <goal_area_search+0x344>)
 800c41e:	781b      	ldrb	r3, [r3, #0]
 800c420:	3b01      	subs	r3, #1
 800c422:	b2da      	uxtb	r2, r3
 800c424:	4b7b      	ldr	r3, [pc, #492]	; (800c614 <goal_area_search+0x344>)
 800c426:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800c428:	f7ff fe0e 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c42c:	2300      	movs	r3, #0
 800c42e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c432:	e004      	b.n	800c43e <goal_area_search+0x16e>
 800c434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c438:	3301      	adds	r3, #1
 800c43a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c43e:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 800c442:	f7fb ffa7 	bl	8008394 <__aeabi_i2d>
 800c446:	a370      	add	r3, pc, #448	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c44c:	f7fc fa7e 	bl	800894c <__aeabi_dcmplt>
 800c450:	4603      	mov	r3, r0
 800c452:	2b00      	cmp	r3, #0
 800c454:	d1ee      	bne.n	800c434 <goal_area_search+0x164>

			//
			turn_right();
 800c456:	f7fe fe61 	bl	800b11c <turn_right>
			my_direction = west;
 800c45a:	4b6d      	ldr	r3, [pc, #436]	; (800c610 <goal_area_search+0x340>)
 800c45c:	2203      	movs	r2, #3
 800c45e:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c460:	2300      	movs	r3, #0
 800c462:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c466:	e004      	b.n	800c472 <goal_area_search+0x1a2>
 800c468:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c46c:	3301      	adds	r3, #1
 800c46e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c472:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 800c476:	f7fb ff8d 	bl	8008394 <__aeabi_i2d>
 800c47a:	a363      	add	r3, pc, #396	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c480:	f7fc fa64 	bl	800894c <__aeabi_dcmplt>
 800c484:	4603      	mov	r3, r0
 800c486:	2b00      	cmp	r3, #0
 800c488:	d1ee      	bne.n	800c468 <goal_area_search+0x198>
			//
			Accelerate();
 800c48a:	f7fe fb81 	bl	800ab90 <Accelerate>
			Decelerate();
 800c48e:	f7fe fc2f 	bl	800acf0 <Decelerate>
			y--;
 800c492:	4b60      	ldr	r3, [pc, #384]	; (800c614 <goal_area_search+0x344>)
 800c494:	781b      	ldrb	r3, [r3, #0]
 800c496:	3b01      	subs	r3, #1
 800c498:	b2da      	uxtb	r2, r3
 800c49a:	4b5e      	ldr	r3, [pc, #376]	; (800c614 <goal_area_search+0x344>)
 800c49c:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c49e:	2300      	movs	r3, #0
 800c4a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c4a4:	e004      	b.n	800c4b0 <goal_area_search+0x1e0>
 800c4a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c4aa:	3301      	adds	r3, #1
 800c4ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c4b0:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800c4b4:	f7fb ff6e 	bl	8008394 <__aeabi_i2d>
 800c4b8:	a353      	add	r3, pc, #332	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4be:	f7fc fa45 	bl	800894c <__aeabi_dcmplt>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d1ee      	bne.n	800c4a6 <goal_area_search+0x1d6>
			//
			turn_left();
 800c4c8:	f7fe fe94 	bl	800b1f4 <turn_left>
			my_direction = south;
 800c4cc:	4b50      	ldr	r3, [pc, #320]	; (800c610 <goal_area_search+0x340>)
 800c4ce:	2202      	movs	r2, #2
 800c4d0:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c4d8:	e004      	b.n	800c4e4 <goal_area_search+0x214>
 800c4da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c4de:	3301      	adds	r3, #1
 800c4e0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c4e4:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800c4e8:	f7fb ff54 	bl	8008394 <__aeabi_i2d>
 800c4ec:	a346      	add	r3, pc, #280	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f2:	f7fc fa2b 	bl	800894c <__aeabi_dcmplt>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d1ee      	bne.n	800c4da <goal_area_search+0x20a>
		}

		if(orbit == 'L'){
 800c4fc:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800c500:	2b4c      	cmp	r3, #76	; 0x4c
 800c502:	f040 85ea 	bne.w	800d0da <goal_area_search+0xe0a>
			//
			turn_left();
 800c506:	f7fe fe75 	bl	800b1f4 <turn_left>
			my_direction = west;
 800c50a:	4b41      	ldr	r3, [pc, #260]	; (800c610 <goal_area_search+0x340>)
 800c50c:	2203      	movs	r2, #3
 800c50e:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c510:	2300      	movs	r3, #0
 800c512:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c516:	e004      	b.n	800c522 <goal_area_search+0x252>
 800c518:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800c51c:	3301      	adds	r3, #1
 800c51e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c522:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800c526:	f7fb ff35 	bl	8008394 <__aeabi_i2d>
 800c52a:	a337      	add	r3, pc, #220	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c52c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c530:	f7fc fa0c 	bl	800894c <__aeabi_dcmplt>
 800c534:	4603      	mov	r3, r0
 800c536:	2b00      	cmp	r3, #0
 800c538:	d1ee      	bne.n	800c518 <goal_area_search+0x248>
			//
			Accelerate();
 800c53a:	f7fe fb29 	bl	800ab90 <Accelerate>
			Decelerate();
 800c53e:	f7fe fbd7 	bl	800acf0 <Decelerate>
			x--;
 800c542:	4b35      	ldr	r3, [pc, #212]	; (800c618 <goal_area_search+0x348>)
 800c544:	781b      	ldrb	r3, [r3, #0]
 800c546:	3b01      	subs	r3, #1
 800c548:	b2da      	uxtb	r2, r3
 800c54a:	4b33      	ldr	r3, [pc, #204]	; (800c618 <goal_area_search+0x348>)
 800c54c:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800c54e:	f7ff fd7b 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c552:	2300      	movs	r3, #0
 800c554:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c558:	e004      	b.n	800c564 <goal_area_search+0x294>
 800c55a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c55e:	3301      	adds	r3, #1
 800c560:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c564:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 800c568:	f7fb ff14 	bl	8008394 <__aeabi_i2d>
 800c56c:	a326      	add	r3, pc, #152	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c572:	f7fc f9eb 	bl	800894c <__aeabi_dcmplt>
 800c576:	4603      	mov	r3, r0
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d1ee      	bne.n	800c55a <goal_area_search+0x28a>

			turn_left();
 800c57c:	f7fe fe3a 	bl	800b1f4 <turn_left>
			my_direction = south;
 800c580:	4b23      	ldr	r3, [pc, #140]	; (800c610 <goal_area_search+0x340>)
 800c582:	2202      	movs	r2, #2
 800c584:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c586:	2300      	movs	r3, #0
 800c588:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c58c:	e004      	b.n	800c598 <goal_area_search+0x2c8>
 800c58e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c592:	3301      	adds	r3, #1
 800c594:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c598:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800c59c:	f7fb fefa 	bl	8008394 <__aeabi_i2d>
 800c5a0:	a319      	add	r3, pc, #100	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a6:	f7fc f9d1 	bl	800894c <__aeabi_dcmplt>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d1ee      	bne.n	800c58e <goal_area_search+0x2be>
			//
			Accelerate();
 800c5b0:	f7fe faee 	bl	800ab90 <Accelerate>
			Decelerate();
 800c5b4:	f7fe fb9c 	bl	800acf0 <Decelerate>
			y--;
 800c5b8:	4b16      	ldr	r3, [pc, #88]	; (800c614 <goal_area_search+0x344>)
 800c5ba:	781b      	ldrb	r3, [r3, #0]
 800c5bc:	3b01      	subs	r3, #1
 800c5be:	b2da      	uxtb	r2, r3
 800c5c0:	4b14      	ldr	r3, [pc, #80]	; (800c614 <goal_area_search+0x344>)
 800c5c2:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800c5c4:	f7ff fd40 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c5ce:	e004      	b.n	800c5da <goal_area_search+0x30a>
 800c5d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c5d4:	3301      	adds	r3, #1
 800c5d6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c5da:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 800c5de:	f7fb fed9 	bl	8008394 <__aeabi_i2d>
 800c5e2:	a309      	add	r3, pc, #36	; (adr r3, 800c608 <goal_area_search+0x338>)
 800c5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e8:	f7fc f9b0 	bl	800894c <__aeabi_dcmplt>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d1ee      	bne.n	800c5d0 <goal_area_search+0x300>

			//
			turn_left();
 800c5f2:	f7fe fdff 	bl	800b1f4 <turn_left>
			my_direction = east;
 800c5f6:	4b06      	ldr	r3, [pc, #24]	; (800c610 <goal_area_search+0x340>)
 800c5f8:	2201      	movs	r2, #1
 800c5fa:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c602:	e010      	b.n	800c626 <goal_area_search+0x356>
 800c604:	f3af 8000 	nop.w
 800c608:	00000000 	.word	0x00000000
 800c60c:	40cd4c00 	.word	0x40cd4c00
 800c610:	2001848a 	.word	0x2001848a
 800c614:	20014305 	.word	0x20014305
 800c618:	20014304 	.word	0x20014304
 800c61c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c620:	3301      	adds	r3, #1
 800c622:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c626:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 800c62a:	f7fb feb3 	bl	8008394 <__aeabi_i2d>
 800c62e:	a3d6      	add	r3, pc, #856	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c634:	f7fc f98a 	bl	800894c <__aeabi_dcmplt>
 800c638:	4603      	mov	r3, r0
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d1ee      	bne.n	800c61c <goal_area_search+0x34c>
			//
			Accelerate();
 800c63e:	f7fe faa7 	bl	800ab90 <Accelerate>
			Decelerate();
 800c642:	f7fe fb55 	bl	800acf0 <Decelerate>
			x++;
 800c646:	4bd2      	ldr	r3, [pc, #840]	; (800c990 <goal_area_search+0x6c0>)
 800c648:	781b      	ldrb	r3, [r3, #0]
 800c64a:	3301      	adds	r3, #1
 800c64c:	b2da      	uxtb	r2, r3
 800c64e:	4bd0      	ldr	r3, [pc, #832]	; (800c990 <goal_area_search+0x6c0>)
 800c650:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c652:	2300      	movs	r3, #0
 800c654:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c658:	e004      	b.n	800c664 <goal_area_search+0x394>
 800c65a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c65e:	3301      	adds	r3, #1
 800c660:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c664:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 800c668:	f7fb fe94 	bl	8008394 <__aeabi_i2d>
 800c66c:	a3c6      	add	r3, pc, #792	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c672:	f7fc f96b 	bl	800894c <__aeabi_dcmplt>
 800c676:	4603      	mov	r3, r0
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d1ee      	bne.n	800c65a <goal_area_search+0x38a>
			//
			turn_right();
 800c67c:	f7fe fd4e 	bl	800b11c <turn_right>
			my_direction = north;
 800c680:	4bc4      	ldr	r3, [pc, #784]	; (800c994 <goal_area_search+0x6c4>)
 800c682:	2200      	movs	r2, #0
 800c684:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c686:	2300      	movs	r3, #0
 800c688:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c68c:	e004      	b.n	800c698 <goal_area_search+0x3c8>
 800c68e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c692:	3301      	adds	r3, #1
 800c694:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c698:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800c69c:	f7fb fe7a 	bl	8008394 <__aeabi_i2d>
 800c6a0:	a3b9      	add	r3, pc, #740	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a6:	f7fc f951 	bl	800894c <__aeabi_dcmplt>
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d1ee      	bne.n	800c68e <goal_area_search+0x3be>
		}

		break;
 800c6b0:	f000 bd13 	b.w	800d0da <goal_area_search+0xe0a>
	case east:
		//
		Accelerate();
 800c6b4:	f7fe fa6c 	bl	800ab90 <Accelerate>
		Decelerate();
 800c6b8:	f7fe fb1a 	bl	800acf0 <Decelerate>
		x++;
 800c6bc:	4bb4      	ldr	r3, [pc, #720]	; (800c990 <goal_area_search+0x6c0>)
 800c6be:	781b      	ldrb	r3, [r3, #0]
 800c6c0:	3301      	adds	r3, #1
 800c6c2:	b2da      	uxtb	r2, r3
 800c6c4:	4bb2      	ldr	r3, [pc, #712]	; (800c990 <goal_area_search+0x6c0>)
 800c6c6:	701a      	strb	r2, [r3, #0]
		//
		wall_set();
 800c6c8:	f7ff fcbe 	bl	800c048 <wall_set>
		//?
		for(int i=0;i < WAIT*0.5;i++);
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c6d2:	e004      	b.n	800c6de <goal_area_search+0x40e>
 800c6d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c6d8:	3301      	adds	r3, #1
 800c6da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c6de:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 800c6e2:	f7fb fe57 	bl	8008394 <__aeabi_i2d>
 800c6e6:	a3a8      	add	r3, pc, #672	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ec:	f7fc f92e 	bl	800894c <__aeabi_dcmplt>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d1ee      	bne.n	800c6d4 <goal_area_search+0x404>

		//? == 2
		if(y == Y_GOAL_LESSER){
 800c6f6:	4ba8      	ldr	r3, [pc, #672]	; (800c998 <goal_area_search+0x6c8>)
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	2b07      	cmp	r3, #7
 800c6fc:	d103      	bne.n	800c706 <goal_area_search+0x436>
			orbit = 'L';
 800c6fe:	234c      	movs	r3, #76	; 0x4c
 800c700:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
 800c704:	e006      	b.n	800c714 <goal_area_search+0x444>
		}
		//y?
		else if(y == Y_GOAL_LARGER){
 800c706:	4ba4      	ldr	r3, [pc, #656]	; (800c998 <goal_area_search+0x6c8>)
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	2b07      	cmp	r3, #7
 800c70c:	d102      	bne.n	800c714 <goal_area_search+0x444>
			orbit = 'R';
 800c70e:	2352      	movs	r3, #82	; 0x52
 800c710:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		}
		if(orbit == 'R'){
 800c714:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800c718:	2b52      	cmp	r3, #82	; 0x52
 800c71a:	f040 80c9 	bne.w	800c8b0 <goal_area_search+0x5e0>
			//
			turn_right();
 800c71e:	f7fe fcfd 	bl	800b11c <turn_right>
			my_direction = south;
 800c722:	4b9c      	ldr	r3, [pc, #624]	; (800c994 <goal_area_search+0x6c4>)
 800c724:	2202      	movs	r2, #2
 800c726:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c728:	2300      	movs	r3, #0
 800c72a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c72e:	e004      	b.n	800c73a <goal_area_search+0x46a>
 800c730:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c734:	3301      	adds	r3, #1
 800c736:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c73a:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 800c73e:	f7fb fe29 	bl	8008394 <__aeabi_i2d>
 800c742:	a391      	add	r3, pc, #580	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c748:	f7fc f900 	bl	800894c <__aeabi_dcmplt>
 800c74c:	4603      	mov	r3, r0
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d1ee      	bne.n	800c730 <goal_area_search+0x460>
			//
			Accelerate();
 800c752:	f7fe fa1d 	bl	800ab90 <Accelerate>
			Decelerate();
 800c756:	f7fe facb 	bl	800acf0 <Decelerate>
			y--;
 800c75a:	4b8f      	ldr	r3, [pc, #572]	; (800c998 <goal_area_search+0x6c8>)
 800c75c:	781b      	ldrb	r3, [r3, #0]
 800c75e:	3b01      	subs	r3, #1
 800c760:	b2da      	uxtb	r2, r3
 800c762:	4b8d      	ldr	r3, [pc, #564]	; (800c998 <goal_area_search+0x6c8>)
 800c764:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800c766:	f7ff fc6f 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c76a:	2300      	movs	r3, #0
 800c76c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c770:	e004      	b.n	800c77c <goal_area_search+0x4ac>
 800c772:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c776:	3301      	adds	r3, #1
 800c778:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c77c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800c780:	f7fb fe08 	bl	8008394 <__aeabi_i2d>
 800c784:	a380      	add	r3, pc, #512	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78a:	f7fc f8df 	bl	800894c <__aeabi_dcmplt>
 800c78e:	4603      	mov	r3, r0
 800c790:	2b00      	cmp	r3, #0
 800c792:	d1ee      	bne.n	800c772 <goal_area_search+0x4a2>

			//
			turn_right();
 800c794:	f7fe fcc2 	bl	800b11c <turn_right>
			my_direction = west;
 800c798:	4b7e      	ldr	r3, [pc, #504]	; (800c994 <goal_area_search+0x6c4>)
 800c79a:	2203      	movs	r2, #3
 800c79c:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c79e:	2300      	movs	r3, #0
 800c7a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c7a4:	e004      	b.n	800c7b0 <goal_area_search+0x4e0>
 800c7a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c7aa:	3301      	adds	r3, #1
 800c7ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c7b0:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 800c7b4:	f7fb fdee 	bl	8008394 <__aeabi_i2d>
 800c7b8:	a373      	add	r3, pc, #460	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7be:	f7fc f8c5 	bl	800894c <__aeabi_dcmplt>
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d1ee      	bne.n	800c7a6 <goal_area_search+0x4d6>
			//
			Accelerate();
 800c7c8:	f7fe f9e2 	bl	800ab90 <Accelerate>
			Decelerate();
 800c7cc:	f7fe fa90 	bl	800acf0 <Decelerate>
			x--;
 800c7d0:	4b6f      	ldr	r3, [pc, #444]	; (800c990 <goal_area_search+0x6c0>)
 800c7d2:	781b      	ldrb	r3, [r3, #0]
 800c7d4:	3b01      	subs	r3, #1
 800c7d6:	b2da      	uxtb	r2, r3
 800c7d8:	4b6d      	ldr	r3, [pc, #436]	; (800c990 <goal_area_search+0x6c0>)
 800c7da:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800c7dc:	f7ff fc34 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c7e6:	e004      	b.n	800c7f2 <goal_area_search+0x522>
 800c7e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c7ec:	3301      	adds	r3, #1
 800c7ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c7f2:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 800c7f6:	f7fb fdcd 	bl	8008394 <__aeabi_i2d>
 800c7fa:	a363      	add	r3, pc, #396	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c800:	f7fc f8a4 	bl	800894c <__aeabi_dcmplt>
 800c804:	4603      	mov	r3, r0
 800c806:	2b00      	cmp	r3, #0
 800c808:	d1ee      	bne.n	800c7e8 <goal_area_search+0x518>

			//
			turn_right();
 800c80a:	f7fe fc87 	bl	800b11c <turn_right>
			my_direction = north;
 800c80e:	4b61      	ldr	r3, [pc, #388]	; (800c994 <goal_area_search+0x6c4>)
 800c810:	2200      	movs	r2, #0
 800c812:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c814:	2300      	movs	r3, #0
 800c816:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c81a:	e004      	b.n	800c826 <goal_area_search+0x556>
 800c81c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c820:	3301      	adds	r3, #1
 800c822:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c826:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800c82a:	f7fb fdb3 	bl	8008394 <__aeabi_i2d>
 800c82e:	a356      	add	r3, pc, #344	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c834:	f7fc f88a 	bl	800894c <__aeabi_dcmplt>
 800c838:	4603      	mov	r3, r0
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d1ee      	bne.n	800c81c <goal_area_search+0x54c>
			//
			Accelerate();
 800c83e:	f7fe f9a7 	bl	800ab90 <Accelerate>
			Decelerate();
 800c842:	f7fe fa55 	bl	800acf0 <Decelerate>
			y++;
 800c846:	4b54      	ldr	r3, [pc, #336]	; (800c998 <goal_area_search+0x6c8>)
 800c848:	781b      	ldrb	r3, [r3, #0]
 800c84a:	3301      	adds	r3, #1
 800c84c:	b2da      	uxtb	r2, r3
 800c84e:	4b52      	ldr	r3, [pc, #328]	; (800c998 <goal_area_search+0x6c8>)
 800c850:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c852:	2300      	movs	r3, #0
 800c854:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c858:	e004      	b.n	800c864 <goal_area_search+0x594>
 800c85a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c85e:	3301      	adds	r3, #1
 800c860:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c864:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800c868:	f7fb fd94 	bl	8008394 <__aeabi_i2d>
 800c86c:	a346      	add	r3, pc, #280	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c872:	f7fc f86b 	bl	800894c <__aeabi_dcmplt>
 800c876:	4603      	mov	r3, r0
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d1ee      	bne.n	800c85a <goal_area_search+0x58a>
			//
			turn_left();
 800c87c:	f7fe fcba 	bl	800b1f4 <turn_left>
			my_direction = west;
 800c880:	4b44      	ldr	r3, [pc, #272]	; (800c994 <goal_area_search+0x6c4>)
 800c882:	2203      	movs	r2, #3
 800c884:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c886:	2300      	movs	r3, #0
 800c888:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c88c:	e004      	b.n	800c898 <goal_area_search+0x5c8>
 800c88e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c892:	3301      	adds	r3, #1
 800c894:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c898:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800c89c:	f7fb fd7a 	bl	8008394 <__aeabi_i2d>
 800c8a0:	a339      	add	r3, pc, #228	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a6:	f7fc f851 	bl	800894c <__aeabi_dcmplt>
 800c8aa:	4603      	mov	r3, r0
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d1ee      	bne.n	800c88e <goal_area_search+0x5be>
		}

		if(orbit == 'L'){
 800c8b0:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800c8b4:	2b4c      	cmp	r3, #76	; 0x4c
 800c8b6:	f040 8412 	bne.w	800d0de <goal_area_search+0xe0e>
			//
			turn_left();
 800c8ba:	f7fe fc9b 	bl	800b1f4 <turn_left>
			my_direction = north;
 800c8be:	4b35      	ldr	r3, [pc, #212]	; (800c994 <goal_area_search+0x6c4>)
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c8ca:	e004      	b.n	800c8d6 <goal_area_search+0x606>
 800c8cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c8d0:	3301      	adds	r3, #1
 800c8d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c8d6:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800c8da:	f7fb fd5b 	bl	8008394 <__aeabi_i2d>
 800c8de:	a32a      	add	r3, pc, #168	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e4:	f7fc f832 	bl	800894c <__aeabi_dcmplt>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d1ee      	bne.n	800c8cc <goal_area_search+0x5fc>
			//
			Accelerate();
 800c8ee:	f7fe f94f 	bl	800ab90 <Accelerate>
			Decelerate();
 800c8f2:	f7fe f9fd 	bl	800acf0 <Decelerate>
			y++;
 800c8f6:	4b28      	ldr	r3, [pc, #160]	; (800c998 <goal_area_search+0x6c8>)
 800c8f8:	781b      	ldrb	r3, [r3, #0]
 800c8fa:	3301      	adds	r3, #1
 800c8fc:	b2da      	uxtb	r2, r3
 800c8fe:	4b26      	ldr	r3, [pc, #152]	; (800c998 <goal_area_search+0x6c8>)
 800c900:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800c902:	f7ff fba1 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c906:	2300      	movs	r3, #0
 800c908:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c90c:	e004      	b.n	800c918 <goal_area_search+0x648>
 800c90e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c912:	3301      	adds	r3, #1
 800c914:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c918:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800c91c:	f7fb fd3a 	bl	8008394 <__aeabi_i2d>
 800c920:	a319      	add	r3, pc, #100	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c926:	f7fc f811 	bl	800894c <__aeabi_dcmplt>
 800c92a:	4603      	mov	r3, r0
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d1ee      	bne.n	800c90e <goal_area_search+0x63e>

			turn_left();
 800c930:	f7fe fc60 	bl	800b1f4 <turn_left>
			my_direction = west;
 800c934:	4b17      	ldr	r3, [pc, #92]	; (800c994 <goal_area_search+0x6c4>)
 800c936:	2203      	movs	r2, #3
 800c938:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c93a:	2300      	movs	r3, #0
 800c93c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c940:	e004      	b.n	800c94c <goal_area_search+0x67c>
 800c942:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c946:	3301      	adds	r3, #1
 800c948:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c94c:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800c950:	f7fb fd20 	bl	8008394 <__aeabi_i2d>
 800c954:	a30c      	add	r3, pc, #48	; (adr r3, 800c988 <goal_area_search+0x6b8>)
 800c956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95a:	f7fb fff7 	bl	800894c <__aeabi_dcmplt>
 800c95e:	4603      	mov	r3, r0
 800c960:	2b00      	cmp	r3, #0
 800c962:	d1ee      	bne.n	800c942 <goal_area_search+0x672>
			//
			Accelerate();
 800c964:	f7fe f914 	bl	800ab90 <Accelerate>
			Decelerate();
 800c968:	f7fe f9c2 	bl	800acf0 <Decelerate>
			x--;
 800c96c:	4b08      	ldr	r3, [pc, #32]	; (800c990 <goal_area_search+0x6c0>)
 800c96e:	781b      	ldrb	r3, [r3, #0]
 800c970:	3b01      	subs	r3, #1
 800c972:	b2da      	uxtb	r2, r3
 800c974:	4b06      	ldr	r3, [pc, #24]	; (800c990 <goal_area_search+0x6c0>)
 800c976:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800c978:	f7ff fb66 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800c97c:	2300      	movs	r3, #0
 800c97e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c982:	e010      	b.n	800c9a6 <goal_area_search+0x6d6>
 800c984:	f3af 8000 	nop.w
 800c988:	00000000 	.word	0x00000000
 800c98c:	40cd4c00 	.word	0x40cd4c00
 800c990:	20014304 	.word	0x20014304
 800c994:	2001848a 	.word	0x2001848a
 800c998:	20014305 	.word	0x20014305
 800c99c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c9a0:	3301      	adds	r3, #1
 800c9a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c9a6:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800c9aa:	f7fb fcf3 	bl	8008394 <__aeabi_i2d>
 800c9ae:	a3bc      	add	r3, pc, #752	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800c9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b4:	f7fb ffca 	bl	800894c <__aeabi_dcmplt>
 800c9b8:	4603      	mov	r3, r0
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d1ee      	bne.n	800c99c <goal_area_search+0x6cc>

			//
			turn_left();
 800c9be:	f7fe fc19 	bl	800b1f4 <turn_left>
			my_direction = south;
 800c9c2:	4bb9      	ldr	r3, [pc, #740]	; (800cca8 <goal_area_search+0x9d8>)
 800c9c4:	2202      	movs	r2, #2
 800c9c6:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c9ce:	e004      	b.n	800c9da <goal_area_search+0x70a>
 800c9d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c9d4:	3301      	adds	r3, #1
 800c9d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c9da:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800c9de:	f7fb fcd9 	bl	8008394 <__aeabi_i2d>
 800c9e2:	a3af      	add	r3, pc, #700	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800c9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e8:	f7fb ffb0 	bl	800894c <__aeabi_dcmplt>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d1ee      	bne.n	800c9d0 <goal_area_search+0x700>
			//
			Accelerate();
 800c9f2:	f7fe f8cd 	bl	800ab90 <Accelerate>
			Decelerate();
 800c9f6:	f7fe f97b 	bl	800acf0 <Decelerate>
			y--;
 800c9fa:	4bac      	ldr	r3, [pc, #688]	; (800ccac <goal_area_search+0x9dc>)
 800c9fc:	781b      	ldrb	r3, [r3, #0]
 800c9fe:	3b01      	subs	r3, #1
 800ca00:	b2da      	uxtb	r2, r3
 800ca02:	4baa      	ldr	r3, [pc, #680]	; (800ccac <goal_area_search+0x9dc>)
 800ca04:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800ca06:	2300      	movs	r3, #0
 800ca08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ca0c:	e004      	b.n	800ca18 <goal_area_search+0x748>
 800ca0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ca12:	3301      	adds	r3, #1
 800ca14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ca18:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800ca1c:	f7fb fcba 	bl	8008394 <__aeabi_i2d>
 800ca20:	a39f      	add	r3, pc, #636	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800ca22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca26:	f7fb ff91 	bl	800894c <__aeabi_dcmplt>
 800ca2a:	4603      	mov	r3, r0
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d1ee      	bne.n	800ca0e <goal_area_search+0x73e>
			//
			turn_right();
 800ca30:	f7fe fb74 	bl	800b11c <turn_right>
			my_direction = west;
 800ca34:	4b9c      	ldr	r3, [pc, #624]	; (800cca8 <goal_area_search+0x9d8>)
 800ca36:	2203      	movs	r2, #3
 800ca38:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ca3e:	e002      	b.n	800ca46 <goal_area_search+0x776>
 800ca40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ca42:	3301      	adds	r3, #1
 800ca44:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ca46:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800ca48:	f7fb fca4 	bl	8008394 <__aeabi_i2d>
 800ca4c:	a394      	add	r3, pc, #592	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800ca4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca52:	f7fb ff7b 	bl	800894c <__aeabi_dcmplt>
 800ca56:	4603      	mov	r3, r0
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d1f1      	bne.n	800ca40 <goal_area_search+0x770>


		}
		break;
 800ca5c:	e33f      	b.n	800d0de <goal_area_search+0xe0e>
	case south:
		//
		Accelerate();
 800ca5e:	f7fe f897 	bl	800ab90 <Accelerate>
		Decelerate();
 800ca62:	f7fe f945 	bl	800acf0 <Decelerate>
		y--;
 800ca66:	4b91      	ldr	r3, [pc, #580]	; (800ccac <goal_area_search+0x9dc>)
 800ca68:	781b      	ldrb	r3, [r3, #0]
 800ca6a:	3b01      	subs	r3, #1
 800ca6c:	b2da      	uxtb	r2, r3
 800ca6e:	4b8f      	ldr	r3, [pc, #572]	; (800ccac <goal_area_search+0x9dc>)
 800ca70:	701a      	strb	r2, [r3, #0]
		//
		wall_set();
 800ca72:	f7ff fae9 	bl	800c048 <wall_set>
		//?
		for(int i=0;i < WAIT*0.5;i++);
 800ca76:	2300      	movs	r3, #0
 800ca78:	67bb      	str	r3, [r7, #120]	; 0x78
 800ca7a:	e002      	b.n	800ca82 <goal_area_search+0x7b2>
 800ca7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ca7e:	3301      	adds	r3, #1
 800ca80:	67bb      	str	r3, [r7, #120]	; 0x78
 800ca82:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800ca84:	f7fb fc86 	bl	8008394 <__aeabi_i2d>
 800ca88:	a385      	add	r3, pc, #532	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800ca8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca8e:	f7fb ff5d 	bl	800894c <__aeabi_dcmplt>
 800ca92:	4603      	mov	r3, r0
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d1f1      	bne.n	800ca7c <goal_area_search+0x7ac>

		//? == ?2
		if(x == X_GOAL_LESSER){
 800ca98:	4b85      	ldr	r3, [pc, #532]	; (800ccb0 <goal_area_search+0x9e0>)
 800ca9a:	781b      	ldrb	r3, [r3, #0]
 800ca9c:	2b07      	cmp	r3, #7
 800ca9e:	d103      	bne.n	800caa8 <goal_area_search+0x7d8>
			orbit = 'L';
 800caa0:	234c      	movs	r3, #76	; 0x4c
 800caa2:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
 800caa6:	e006      	b.n	800cab6 <goal_area_search+0x7e6>
		}
		//x?
		else if(x == X_GOAL_LARGER){
 800caa8:	4b81      	ldr	r3, [pc, #516]	; (800ccb0 <goal_area_search+0x9e0>)
 800caaa:	781b      	ldrb	r3, [r3, #0]
 800caac:	2b07      	cmp	r3, #7
 800caae:	d102      	bne.n	800cab6 <goal_area_search+0x7e6>
			orbit = 'R';
 800cab0:	2352      	movs	r3, #82	; 0x52
 800cab2:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		}
		if(orbit == 'R'){
 800cab6:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800caba:	2b52      	cmp	r3, #82	; 0x52
 800cabc:	f040 80ad 	bne.w	800cc1a <goal_area_search+0x94a>
			//
			turn_right();
 800cac0:	f7fe fb2c 	bl	800b11c <turn_right>
			my_direction = west;
 800cac4:	4b78      	ldr	r3, [pc, #480]	; (800cca8 <goal_area_search+0x9d8>)
 800cac6:	2203      	movs	r2, #3
 800cac8:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800caca:	2300      	movs	r3, #0
 800cacc:	677b      	str	r3, [r7, #116]	; 0x74
 800cace:	e002      	b.n	800cad6 <goal_area_search+0x806>
 800cad0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cad2:	3301      	adds	r3, #1
 800cad4:	677b      	str	r3, [r7, #116]	; 0x74
 800cad6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800cad8:	f7fb fc5c 	bl	8008394 <__aeabi_i2d>
 800cadc:	a370      	add	r3, pc, #448	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800cade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae2:	f7fb ff33 	bl	800894c <__aeabi_dcmplt>
 800cae6:	4603      	mov	r3, r0
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d1f1      	bne.n	800cad0 <goal_area_search+0x800>
			//
			Accelerate();
 800caec:	f7fe f850 	bl	800ab90 <Accelerate>
			Decelerate();
 800caf0:	f7fe f8fe 	bl	800acf0 <Decelerate>
			x--;
 800caf4:	4b6e      	ldr	r3, [pc, #440]	; (800ccb0 <goal_area_search+0x9e0>)
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	3b01      	subs	r3, #1
 800cafa:	b2da      	uxtb	r2, r3
 800cafc:	4b6c      	ldr	r3, [pc, #432]	; (800ccb0 <goal_area_search+0x9e0>)
 800cafe:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800cb00:	f7ff faa2 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cb04:	2300      	movs	r3, #0
 800cb06:	673b      	str	r3, [r7, #112]	; 0x70
 800cb08:	e002      	b.n	800cb10 <goal_area_search+0x840>
 800cb0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cb0c:	3301      	adds	r3, #1
 800cb0e:	673b      	str	r3, [r7, #112]	; 0x70
 800cb10:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800cb12:	f7fb fc3f 	bl	8008394 <__aeabi_i2d>
 800cb16:	a362      	add	r3, pc, #392	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800cb18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb1c:	f7fb ff16 	bl	800894c <__aeabi_dcmplt>
 800cb20:	4603      	mov	r3, r0
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d1f1      	bne.n	800cb0a <goal_area_search+0x83a>

			//
			turn_right();
 800cb26:	f7fe faf9 	bl	800b11c <turn_right>
			my_direction = north;
 800cb2a:	4b5f      	ldr	r3, [pc, #380]	; (800cca8 <goal_area_search+0x9d8>)
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cb30:	2300      	movs	r3, #0
 800cb32:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cb34:	e002      	b.n	800cb3c <goal_area_search+0x86c>
 800cb36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cb38:	3301      	adds	r3, #1
 800cb3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cb3c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800cb3e:	f7fb fc29 	bl	8008394 <__aeabi_i2d>
 800cb42:	a357      	add	r3, pc, #348	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800cb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb48:	f7fb ff00 	bl	800894c <__aeabi_dcmplt>
 800cb4c:	4603      	mov	r3, r0
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d1f1      	bne.n	800cb36 <goal_area_search+0x866>
			//
			Accelerate();
 800cb52:	f7fe f81d 	bl	800ab90 <Accelerate>
			Decelerate();
 800cb56:	f7fe f8cb 	bl	800acf0 <Decelerate>
			y++;
 800cb5a:	4b54      	ldr	r3, [pc, #336]	; (800ccac <goal_area_search+0x9dc>)
 800cb5c:	781b      	ldrb	r3, [r3, #0]
 800cb5e:	3301      	adds	r3, #1
 800cb60:	b2da      	uxtb	r2, r3
 800cb62:	4b52      	ldr	r3, [pc, #328]	; (800ccac <goal_area_search+0x9dc>)
 800cb64:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800cb66:	f7ff fa6f 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	66bb      	str	r3, [r7, #104]	; 0x68
 800cb6e:	e002      	b.n	800cb76 <goal_area_search+0x8a6>
 800cb70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cb72:	3301      	adds	r3, #1
 800cb74:	66bb      	str	r3, [r7, #104]	; 0x68
 800cb76:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800cb78:	f7fb fc0c 	bl	8008394 <__aeabi_i2d>
 800cb7c:	a348      	add	r3, pc, #288	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800cb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb82:	f7fb fee3 	bl	800894c <__aeabi_dcmplt>
 800cb86:	4603      	mov	r3, r0
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d1f1      	bne.n	800cb70 <goal_area_search+0x8a0>

			//
			turn_right();
 800cb8c:	f7fe fac6 	bl	800b11c <turn_right>
			my_direction = east;
 800cb90:	4b45      	ldr	r3, [pc, #276]	; (800cca8 <goal_area_search+0x9d8>)
 800cb92:	2201      	movs	r2, #1
 800cb94:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800cb96:	2300      	movs	r3, #0
 800cb98:	667b      	str	r3, [r7, #100]	; 0x64
 800cb9a:	e002      	b.n	800cba2 <goal_area_search+0x8d2>
 800cb9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cb9e:	3301      	adds	r3, #1
 800cba0:	667b      	str	r3, [r7, #100]	; 0x64
 800cba2:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800cba4:	f7fb fbf6 	bl	8008394 <__aeabi_i2d>
 800cba8:	a33d      	add	r3, pc, #244	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800cbaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbae:	f7fb fecd 	bl	800894c <__aeabi_dcmplt>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d1f1      	bne.n	800cb9c <goal_area_search+0x8cc>
			//
			Accelerate();
 800cbb8:	f7fd ffea 	bl	800ab90 <Accelerate>
			Decelerate();
 800cbbc:	f7fe f898 	bl	800acf0 <Decelerate>
			x++;
 800cbc0:	4b3b      	ldr	r3, [pc, #236]	; (800ccb0 <goal_area_search+0x9e0>)
 800cbc2:	781b      	ldrb	r3, [r3, #0]
 800cbc4:	3301      	adds	r3, #1
 800cbc6:	b2da      	uxtb	r2, r3
 800cbc8:	4b39      	ldr	r3, [pc, #228]	; (800ccb0 <goal_area_search+0x9e0>)
 800cbca:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800cbcc:	2300      	movs	r3, #0
 800cbce:	663b      	str	r3, [r7, #96]	; 0x60
 800cbd0:	e002      	b.n	800cbd8 <goal_area_search+0x908>
 800cbd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cbd4:	3301      	adds	r3, #1
 800cbd6:	663b      	str	r3, [r7, #96]	; 0x60
 800cbd8:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800cbda:	f7fb fbdb 	bl	8008394 <__aeabi_i2d>
 800cbde:	a330      	add	r3, pc, #192	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800cbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe4:	f7fb feb2 	bl	800894c <__aeabi_dcmplt>
 800cbe8:	4603      	mov	r3, r0
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d1f1      	bne.n	800cbd2 <goal_area_search+0x902>
			//
			turn_left();
 800cbee:	f7fe fb01 	bl	800b1f4 <turn_left>
			my_direction = north;
 800cbf2:	4b2d      	ldr	r3, [pc, #180]	; (800cca8 <goal_area_search+0x9d8>)
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cbfc:	e002      	b.n	800cc04 <goal_area_search+0x934>
 800cbfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cc00:	3301      	adds	r3, #1
 800cc02:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cc04:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800cc06:	f7fb fbc5 	bl	8008394 <__aeabi_i2d>
 800cc0a:	a325      	add	r3, pc, #148	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800cc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc10:	f7fb fe9c 	bl	800894c <__aeabi_dcmplt>
 800cc14:	4603      	mov	r3, r0
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d1f1      	bne.n	800cbfe <goal_area_search+0x92e>
		}

		if(orbit == 'L'){
 800cc1a:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800cc1e:	2b4c      	cmp	r3, #76	; 0x4c
 800cc20:	f040 825f 	bne.w	800d0e2 <goal_area_search+0xe12>
			//
			turn_left();
 800cc24:	f7fe fae6 	bl	800b1f4 <turn_left>
			my_direction = east;
 800cc28:	4b1f      	ldr	r3, [pc, #124]	; (800cca8 <goal_area_search+0x9d8>)
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cc2e:	2300      	movs	r3, #0
 800cc30:	65bb      	str	r3, [r7, #88]	; 0x58
 800cc32:	e002      	b.n	800cc3a <goal_area_search+0x96a>
 800cc34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cc36:	3301      	adds	r3, #1
 800cc38:	65bb      	str	r3, [r7, #88]	; 0x58
 800cc3a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800cc3c:	f7fb fbaa 	bl	8008394 <__aeabi_i2d>
 800cc40:	a317      	add	r3, pc, #92	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800cc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc46:	f7fb fe81 	bl	800894c <__aeabi_dcmplt>
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d1f1      	bne.n	800cc34 <goal_area_search+0x964>
			//
			Accelerate();
 800cc50:	f7fd ff9e 	bl	800ab90 <Accelerate>
			Decelerate();
 800cc54:	f7fe f84c 	bl	800acf0 <Decelerate>
			x++;
 800cc58:	4b15      	ldr	r3, [pc, #84]	; (800ccb0 <goal_area_search+0x9e0>)
 800cc5a:	781b      	ldrb	r3, [r3, #0]
 800cc5c:	3301      	adds	r3, #1
 800cc5e:	b2da      	uxtb	r2, r3
 800cc60:	4b13      	ldr	r3, [pc, #76]	; (800ccb0 <goal_area_search+0x9e0>)
 800cc62:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800cc64:	f7ff f9f0 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cc68:	2300      	movs	r3, #0
 800cc6a:	657b      	str	r3, [r7, #84]	; 0x54
 800cc6c:	e002      	b.n	800cc74 <goal_area_search+0x9a4>
 800cc6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cc70:	3301      	adds	r3, #1
 800cc72:	657b      	str	r3, [r7, #84]	; 0x54
 800cc74:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800cc76:	f7fb fb8d 	bl	8008394 <__aeabi_i2d>
 800cc7a:	a309      	add	r3, pc, #36	; (adr r3, 800cca0 <goal_area_search+0x9d0>)
 800cc7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc80:	f7fb fe64 	bl	800894c <__aeabi_dcmplt>
 800cc84:	4603      	mov	r3, r0
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d1f1      	bne.n	800cc6e <goal_area_search+0x99e>

			turn_left();
 800cc8a:	f7fe fab3 	bl	800b1f4 <turn_left>
			my_direction = north;
 800cc8e:	4b06      	ldr	r3, [pc, #24]	; (800cca8 <goal_area_search+0x9d8>)
 800cc90:	2200      	movs	r2, #0
 800cc92:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cc94:	2300      	movs	r3, #0
 800cc96:	653b      	str	r3, [r7, #80]	; 0x50
 800cc98:	e00f      	b.n	800ccba <goal_area_search+0x9ea>
 800cc9a:	bf00      	nop
 800cc9c:	f3af 8000 	nop.w
 800cca0:	00000000 	.word	0x00000000
 800cca4:	40cd4c00 	.word	0x40cd4c00
 800cca8:	2001848a 	.word	0x2001848a
 800ccac:	20014305 	.word	0x20014305
 800ccb0:	20014304 	.word	0x20014304
 800ccb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ccb6:	3301      	adds	r3, #1
 800ccb8:	653b      	str	r3, [r7, #80]	; 0x50
 800ccba:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800ccbc:	f7fb fb6a 	bl	8008394 <__aeabi_i2d>
 800ccc0:	a3bb      	add	r3, pc, #748	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800ccc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc6:	f7fb fe41 	bl	800894c <__aeabi_dcmplt>
 800ccca:	4603      	mov	r3, r0
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d1f1      	bne.n	800ccb4 <goal_area_search+0x9e4>
			//
			Accelerate();
 800ccd0:	f7fd ff5e 	bl	800ab90 <Accelerate>
			Decelerate();
 800ccd4:	f7fe f80c 	bl	800acf0 <Decelerate>
			y++;
 800ccd8:	4bb7      	ldr	r3, [pc, #732]	; (800cfb8 <goal_area_search+0xce8>)
 800ccda:	781b      	ldrb	r3, [r3, #0]
 800ccdc:	3301      	adds	r3, #1
 800ccde:	b2da      	uxtb	r2, r3
 800cce0:	4bb5      	ldr	r3, [pc, #724]	; (800cfb8 <goal_area_search+0xce8>)
 800cce2:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800cce4:	f7ff f9b0 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cce8:	2300      	movs	r3, #0
 800ccea:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ccec:	e002      	b.n	800ccf4 <goal_area_search+0xa24>
 800ccee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccf0:	3301      	adds	r3, #1
 800ccf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ccf4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ccf6:	f7fb fb4d 	bl	8008394 <__aeabi_i2d>
 800ccfa:	a3ad      	add	r3, pc, #692	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800ccfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd00:	f7fb fe24 	bl	800894c <__aeabi_dcmplt>
 800cd04:	4603      	mov	r3, r0
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d1f1      	bne.n	800ccee <goal_area_search+0xa1e>

			//
			turn_left();
 800cd0a:	f7fe fa73 	bl	800b1f4 <turn_left>
			my_direction = west;
 800cd0e:	4bab      	ldr	r3, [pc, #684]	; (800cfbc <goal_area_search+0xcec>)
 800cd10:	2203      	movs	r2, #3
 800cd12:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800cd14:	2300      	movs	r3, #0
 800cd16:	64bb      	str	r3, [r7, #72]	; 0x48
 800cd18:	e002      	b.n	800cd20 <goal_area_search+0xa50>
 800cd1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd1c:	3301      	adds	r3, #1
 800cd1e:	64bb      	str	r3, [r7, #72]	; 0x48
 800cd20:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800cd22:	f7fb fb37 	bl	8008394 <__aeabi_i2d>
 800cd26:	a3a2      	add	r3, pc, #648	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800cd28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd2c:	f7fb fe0e 	bl	800894c <__aeabi_dcmplt>
 800cd30:	4603      	mov	r3, r0
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d1f1      	bne.n	800cd1a <goal_area_search+0xa4a>
			//
			Accelerate();
 800cd36:	f7fd ff2b 	bl	800ab90 <Accelerate>
			Decelerate();
 800cd3a:	f7fd ffd9 	bl	800acf0 <Decelerate>
			x--;
 800cd3e:	4ba0      	ldr	r3, [pc, #640]	; (800cfc0 <goal_area_search+0xcf0>)
 800cd40:	781b      	ldrb	r3, [r3, #0]
 800cd42:	3b01      	subs	r3, #1
 800cd44:	b2da      	uxtb	r2, r3
 800cd46:	4b9e      	ldr	r3, [pc, #632]	; (800cfc0 <goal_area_search+0xcf0>)
 800cd48:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	647b      	str	r3, [r7, #68]	; 0x44
 800cd4e:	e002      	b.n	800cd56 <goal_area_search+0xa86>
 800cd50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cd52:	3301      	adds	r3, #1
 800cd54:	647b      	str	r3, [r7, #68]	; 0x44
 800cd56:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800cd58:	f7fb fb1c 	bl	8008394 <__aeabi_i2d>
 800cd5c:	a394      	add	r3, pc, #592	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800cd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd62:	f7fb fdf3 	bl	800894c <__aeabi_dcmplt>
 800cd66:	4603      	mov	r3, r0
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d1f1      	bne.n	800cd50 <goal_area_search+0xa80>
			//
			turn_right();
 800cd6c:	f7fe f9d6 	bl	800b11c <turn_right>
			my_direction = north;
 800cd70:	4b92      	ldr	r3, [pc, #584]	; (800cfbc <goal_area_search+0xcec>)
 800cd72:	2200      	movs	r2, #0
 800cd74:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800cd76:	2300      	movs	r3, #0
 800cd78:	643b      	str	r3, [r7, #64]	; 0x40
 800cd7a:	e002      	b.n	800cd82 <goal_area_search+0xab2>
 800cd7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd7e:	3301      	adds	r3, #1
 800cd80:	643b      	str	r3, [r7, #64]	; 0x40
 800cd82:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800cd84:	f7fb fb06 	bl	8008394 <__aeabi_i2d>
 800cd88:	a389      	add	r3, pc, #548	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800cd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8e:	f7fb fddd 	bl	800894c <__aeabi_dcmplt>
 800cd92:	4603      	mov	r3, r0
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d1f1      	bne.n	800cd7c <goal_area_search+0xaac>
		}
		break;
 800cd98:	e1a3      	b.n	800d0e2 <goal_area_search+0xe12>
	case west:
		//
		Accelerate();
 800cd9a:	f7fd fef9 	bl	800ab90 <Accelerate>
		Decelerate();
 800cd9e:	f7fd ffa7 	bl	800acf0 <Decelerate>
		x--;
 800cda2:	4b87      	ldr	r3, [pc, #540]	; (800cfc0 <goal_area_search+0xcf0>)
 800cda4:	781b      	ldrb	r3, [r3, #0]
 800cda6:	3b01      	subs	r3, #1
 800cda8:	b2da      	uxtb	r2, r3
 800cdaa:	4b85      	ldr	r3, [pc, #532]	; (800cfc0 <goal_area_search+0xcf0>)
 800cdac:	701a      	strb	r2, [r3, #0]
		//
		wall_set();
 800cdae:	f7ff f94b 	bl	800c048 <wall_set>
		//?
		for(int i=0;i < WAIT*0.5;i++);
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cdb6:	e002      	b.n	800cdbe <goal_area_search+0xaee>
 800cdb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cdba:	3301      	adds	r3, #1
 800cdbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cdbe:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800cdc0:	f7fb fae8 	bl	8008394 <__aeabi_i2d>
 800cdc4:	a37a      	add	r3, pc, #488	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800cdc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdca:	f7fb fdbf 	bl	800894c <__aeabi_dcmplt>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d1f1      	bne.n	800cdb8 <goal_area_search+0xae8>

		//? == 2
		if(y == Y_GOAL_LESSER){
 800cdd4:	4b78      	ldr	r3, [pc, #480]	; (800cfb8 <goal_area_search+0xce8>)
 800cdd6:	781b      	ldrb	r3, [r3, #0]
 800cdd8:	2b07      	cmp	r3, #7
 800cdda:	d103      	bne.n	800cde4 <goal_area_search+0xb14>
			orbit = 'R';
 800cddc:	2352      	movs	r3, #82	; 0x52
 800cdde:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
 800cde2:	e006      	b.n	800cdf2 <goal_area_search+0xb22>
		}
		//x?
		else if(y == Y_GOAL_LARGER){
 800cde4:	4b74      	ldr	r3, [pc, #464]	; (800cfb8 <goal_area_search+0xce8>)
 800cde6:	781b      	ldrb	r3, [r3, #0]
 800cde8:	2b07      	cmp	r3, #7
 800cdea:	d102      	bne.n	800cdf2 <goal_area_search+0xb22>
			orbit = 'L';
 800cdec:	234c      	movs	r3, #76	; 0x4c
 800cdee:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		}
		if(orbit == 'R'){
 800cdf2:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800cdf6:	2b52      	cmp	r3, #82	; 0x52
 800cdf8:	f040 80ad 	bne.w	800cf56 <goal_area_search+0xc86>
			//
			turn_right();
 800cdfc:	f7fe f98e 	bl	800b11c <turn_right>
			my_direction = north;
 800ce00:	4b6e      	ldr	r3, [pc, #440]	; (800cfbc <goal_area_search+0xcec>)
 800ce02:	2200      	movs	r2, #0
 800ce04:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800ce06:	2300      	movs	r3, #0
 800ce08:	63bb      	str	r3, [r7, #56]	; 0x38
 800ce0a:	e002      	b.n	800ce12 <goal_area_search+0xb42>
 800ce0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce0e:	3301      	adds	r3, #1
 800ce10:	63bb      	str	r3, [r7, #56]	; 0x38
 800ce12:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ce14:	f7fb fabe 	bl	8008394 <__aeabi_i2d>
 800ce18:	a365      	add	r3, pc, #404	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800ce1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce1e:	f7fb fd95 	bl	800894c <__aeabi_dcmplt>
 800ce22:	4603      	mov	r3, r0
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d1f1      	bne.n	800ce0c <goal_area_search+0xb3c>
			//
			Accelerate();
 800ce28:	f7fd feb2 	bl	800ab90 <Accelerate>
			Decelerate();
 800ce2c:	f7fd ff60 	bl	800acf0 <Decelerate>
			y++;
 800ce30:	4b61      	ldr	r3, [pc, #388]	; (800cfb8 <goal_area_search+0xce8>)
 800ce32:	781b      	ldrb	r3, [r3, #0]
 800ce34:	3301      	adds	r3, #1
 800ce36:	b2da      	uxtb	r2, r3
 800ce38:	4b5f      	ldr	r3, [pc, #380]	; (800cfb8 <goal_area_search+0xce8>)
 800ce3a:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800ce3c:	f7ff f904 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800ce40:	2300      	movs	r3, #0
 800ce42:	637b      	str	r3, [r7, #52]	; 0x34
 800ce44:	e002      	b.n	800ce4c <goal_area_search+0xb7c>
 800ce46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce48:	3301      	adds	r3, #1
 800ce4a:	637b      	str	r3, [r7, #52]	; 0x34
 800ce4c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ce4e:	f7fb faa1 	bl	8008394 <__aeabi_i2d>
 800ce52:	a357      	add	r3, pc, #348	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800ce54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce58:	f7fb fd78 	bl	800894c <__aeabi_dcmplt>
 800ce5c:	4603      	mov	r3, r0
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d1f1      	bne.n	800ce46 <goal_area_search+0xb76>

			//
			turn_right();
 800ce62:	f7fe f95b 	bl	800b11c <turn_right>
			my_direction = east;
 800ce66:	4b55      	ldr	r3, [pc, #340]	; (800cfbc <goal_area_search+0xcec>)
 800ce68:	2201      	movs	r2, #1
 800ce6a:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	633b      	str	r3, [r7, #48]	; 0x30
 800ce70:	e002      	b.n	800ce78 <goal_area_search+0xba8>
 800ce72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce74:	3301      	adds	r3, #1
 800ce76:	633b      	str	r3, [r7, #48]	; 0x30
 800ce78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ce7a:	f7fb fa8b 	bl	8008394 <__aeabi_i2d>
 800ce7e:	a34c      	add	r3, pc, #304	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800ce80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce84:	f7fb fd62 	bl	800894c <__aeabi_dcmplt>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d1f1      	bne.n	800ce72 <goal_area_search+0xba2>
			//
			Accelerate();
 800ce8e:	f7fd fe7f 	bl	800ab90 <Accelerate>
			Decelerate();
 800ce92:	f7fd ff2d 	bl	800acf0 <Decelerate>
			x++;
 800ce96:	4b4a      	ldr	r3, [pc, #296]	; (800cfc0 <goal_area_search+0xcf0>)
 800ce98:	781b      	ldrb	r3, [r3, #0]
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	b2da      	uxtb	r2, r3
 800ce9e:	4b48      	ldr	r3, [pc, #288]	; (800cfc0 <goal_area_search+0xcf0>)
 800cea0:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800cea2:	f7ff f8d1 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cea6:	2300      	movs	r3, #0
 800cea8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ceaa:	e002      	b.n	800ceb2 <goal_area_search+0xbe2>
 800ceac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceae:	3301      	adds	r3, #1
 800ceb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ceb2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ceb4:	f7fb fa6e 	bl	8008394 <__aeabi_i2d>
 800ceb8:	a33d      	add	r3, pc, #244	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800ceba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cebe:	f7fb fd45 	bl	800894c <__aeabi_dcmplt>
 800cec2:	4603      	mov	r3, r0
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d1f1      	bne.n	800ceac <goal_area_search+0xbdc>

			//
			turn_right();
 800cec8:	f7fe f928 	bl	800b11c <turn_right>
			my_direction = south;
 800cecc:	4b3b      	ldr	r3, [pc, #236]	; (800cfbc <goal_area_search+0xcec>)
 800cece:	2202      	movs	r2, #2
 800ced0:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800ced2:	2300      	movs	r3, #0
 800ced4:	62bb      	str	r3, [r7, #40]	; 0x28
 800ced6:	e002      	b.n	800cede <goal_area_search+0xc0e>
 800ced8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceda:	3301      	adds	r3, #1
 800cedc:	62bb      	str	r3, [r7, #40]	; 0x28
 800cede:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cee0:	f7fb fa58 	bl	8008394 <__aeabi_i2d>
 800cee4:	a332      	add	r3, pc, #200	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800cee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceea:	f7fb fd2f 	bl	800894c <__aeabi_dcmplt>
 800ceee:	4603      	mov	r3, r0
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d1f1      	bne.n	800ced8 <goal_area_search+0xc08>
			//
			Accelerate();
 800cef4:	f7fd fe4c 	bl	800ab90 <Accelerate>
			Decelerate();
 800cef8:	f7fd fefa 	bl	800acf0 <Decelerate>
			y--;
 800cefc:	4b2e      	ldr	r3, [pc, #184]	; (800cfb8 <goal_area_search+0xce8>)
 800cefe:	781b      	ldrb	r3, [r3, #0]
 800cf00:	3b01      	subs	r3, #1
 800cf02:	b2da      	uxtb	r2, r3
 800cf04:	4b2c      	ldr	r3, [pc, #176]	; (800cfb8 <goal_area_search+0xce8>)
 800cf06:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800cf08:	2300      	movs	r3, #0
 800cf0a:	627b      	str	r3, [r7, #36]	; 0x24
 800cf0c:	e002      	b.n	800cf14 <goal_area_search+0xc44>
 800cf0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf10:	3301      	adds	r3, #1
 800cf12:	627b      	str	r3, [r7, #36]	; 0x24
 800cf14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cf16:	f7fb fa3d 	bl	8008394 <__aeabi_i2d>
 800cf1a:	a325      	add	r3, pc, #148	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800cf1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf20:	f7fb fd14 	bl	800894c <__aeabi_dcmplt>
 800cf24:	4603      	mov	r3, r0
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d1f1      	bne.n	800cf0e <goal_area_search+0xc3e>
			//
			turn_left();
 800cf2a:	f7fe f963 	bl	800b1f4 <turn_left>
			my_direction = east;
 800cf2e:	4b23      	ldr	r3, [pc, #140]	; (800cfbc <goal_area_search+0xcec>)
 800cf30:	2201      	movs	r2, #1
 800cf32:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800cf34:	2300      	movs	r3, #0
 800cf36:	623b      	str	r3, [r7, #32]
 800cf38:	e002      	b.n	800cf40 <goal_area_search+0xc70>
 800cf3a:	6a3b      	ldr	r3, [r7, #32]
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	623b      	str	r3, [r7, #32]
 800cf40:	6a38      	ldr	r0, [r7, #32]
 800cf42:	f7fb fa27 	bl	8008394 <__aeabi_i2d>
 800cf46:	a31a      	add	r3, pc, #104	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800cf48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf4c:	f7fb fcfe 	bl	800894c <__aeabi_dcmplt>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d1f1      	bne.n	800cf3a <goal_area_search+0xc6a>
		}

		if(orbit == 'L'){
 800cf56:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800cf5a:	2b4c      	cmp	r3, #76	; 0x4c
 800cf5c:	f040 80c3 	bne.w	800d0e6 <goal_area_search+0xe16>
			//
			turn_left();
 800cf60:	f7fe f948 	bl	800b1f4 <turn_left>
			my_direction = south;
 800cf64:	4b15      	ldr	r3, [pc, #84]	; (800cfbc <goal_area_search+0xcec>)
 800cf66:	2202      	movs	r2, #2
 800cf68:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	61fb      	str	r3, [r7, #28]
 800cf6e:	e002      	b.n	800cf76 <goal_area_search+0xca6>
 800cf70:	69fb      	ldr	r3, [r7, #28]
 800cf72:	3301      	adds	r3, #1
 800cf74:	61fb      	str	r3, [r7, #28]
 800cf76:	69f8      	ldr	r0, [r7, #28]
 800cf78:	f7fb fa0c 	bl	8008394 <__aeabi_i2d>
 800cf7c:	a30c      	add	r3, pc, #48	; (adr r3, 800cfb0 <goal_area_search+0xce0>)
 800cf7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf82:	f7fb fce3 	bl	800894c <__aeabi_dcmplt>
 800cf86:	4603      	mov	r3, r0
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d1f1      	bne.n	800cf70 <goal_area_search+0xca0>
			//
			Accelerate();
 800cf8c:	f7fd fe00 	bl	800ab90 <Accelerate>
			Decelerate();
 800cf90:	f7fd feae 	bl	800acf0 <Decelerate>
			y--;
 800cf94:	4b08      	ldr	r3, [pc, #32]	; (800cfb8 <goal_area_search+0xce8>)
 800cf96:	781b      	ldrb	r3, [r3, #0]
 800cf98:	3b01      	subs	r3, #1
 800cf9a:	b2da      	uxtb	r2, r3
 800cf9c:	4b06      	ldr	r3, [pc, #24]	; (800cfb8 <goal_area_search+0xce8>)
 800cf9e:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800cfa0:	f7ff f852 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	61bb      	str	r3, [r7, #24]
 800cfa8:	e00f      	b.n	800cfca <goal_area_search+0xcfa>
 800cfaa:	bf00      	nop
 800cfac:	f3af 8000 	nop.w
 800cfb0:	00000000 	.word	0x00000000
 800cfb4:	40cd4c00 	.word	0x40cd4c00
 800cfb8:	20014305 	.word	0x20014305
 800cfbc:	2001848a 	.word	0x2001848a
 800cfc0:	20014304 	.word	0x20014304
 800cfc4:	69bb      	ldr	r3, [r7, #24]
 800cfc6:	3301      	adds	r3, #1
 800cfc8:	61bb      	str	r3, [r7, #24]
 800cfca:	69b8      	ldr	r0, [r7, #24]
 800cfcc:	f7fb f9e2 	bl	8008394 <__aeabi_i2d>
 800cfd0:	a349      	add	r3, pc, #292	; (adr r3, 800d0f8 <goal_area_search+0xe28>)
 800cfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd6:	f7fb fcb9 	bl	800894c <__aeabi_dcmplt>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d1f1      	bne.n	800cfc4 <goal_area_search+0xcf4>

			turn_left();
 800cfe0:	f7fe f908 	bl	800b1f4 <turn_left>
			my_direction = east;
 800cfe4:	4b46      	ldr	r3, [pc, #280]	; (800d100 <goal_area_search+0xe30>)
 800cfe6:	2201      	movs	r2, #1
 800cfe8:	701a      	strb	r2, [r3, #0]
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800cfea:	2300      	movs	r3, #0
 800cfec:	617b      	str	r3, [r7, #20]
 800cfee:	e002      	b.n	800cff6 <goal_area_search+0xd26>
 800cff0:	697b      	ldr	r3, [r7, #20]
 800cff2:	3301      	adds	r3, #1
 800cff4:	617b      	str	r3, [r7, #20]
 800cff6:	6978      	ldr	r0, [r7, #20]
 800cff8:	f7fb f9cc 	bl	8008394 <__aeabi_i2d>
 800cffc:	a33e      	add	r3, pc, #248	; (adr r3, 800d0f8 <goal_area_search+0xe28>)
 800cffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d002:	f7fb fca3 	bl	800894c <__aeabi_dcmplt>
 800d006:	4603      	mov	r3, r0
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d1f1      	bne.n	800cff0 <goal_area_search+0xd20>
			//
			Accelerate();
 800d00c:	f7fd fdc0 	bl	800ab90 <Accelerate>
			Decelerate();
 800d010:	f7fd fe6e 	bl	800acf0 <Decelerate>
			x++;
 800d014:	4b3b      	ldr	r3, [pc, #236]	; (800d104 <goal_area_search+0xe34>)
 800d016:	781b      	ldrb	r3, [r3, #0]
 800d018:	3301      	adds	r3, #1
 800d01a:	b2da      	uxtb	r2, r3
 800d01c:	4b39      	ldr	r3, [pc, #228]	; (800d104 <goal_area_search+0xe34>)
 800d01e:	701a      	strb	r2, [r3, #0]
			//
			wall_set();
 800d020:	f7ff f812 	bl	800c048 <wall_set>
			//?
			for(int i=0;i < WAIT*0.5;i++);
 800d024:	2300      	movs	r3, #0
 800d026:	613b      	str	r3, [r7, #16]
 800d028:	e002      	b.n	800d030 <goal_area_search+0xd60>
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	3301      	adds	r3, #1
 800d02e:	613b      	str	r3, [r7, #16]
 800d030:	6938      	ldr	r0, [r7, #16]
 800d032:	f7fb f9af 	bl	8008394 <__aeabi_i2d>
 800d036:	a330      	add	r3, pc, #192	; (adr r3, 800d0f8 <goal_area_search+0xe28>)
 800d038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d03c:	f7fb fc86 	bl	800894c <__aeabi_dcmplt>
 800d040:	4603      	mov	r3, r0
 800d042:	2b00      	cmp	r3, #0
 800d044:	d1f1      	bne.n	800d02a <goal_area_search+0xd5a>

			//
			turn_left();
 800d046:	f7fe f8d5 	bl	800b1f4 <turn_left>
			my_direction = north;
 800d04a:	4b2d      	ldr	r3, [pc, #180]	; (800d100 <goal_area_search+0xe30>)
 800d04c:	2200      	movs	r2, #0
 800d04e:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800d050:	2300      	movs	r3, #0
 800d052:	60fb      	str	r3, [r7, #12]
 800d054:	e002      	b.n	800d05c <goal_area_search+0xd8c>
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	3301      	adds	r3, #1
 800d05a:	60fb      	str	r3, [r7, #12]
 800d05c:	68f8      	ldr	r0, [r7, #12]
 800d05e:	f7fb f999 	bl	8008394 <__aeabi_i2d>
 800d062:	a325      	add	r3, pc, #148	; (adr r3, 800d0f8 <goal_area_search+0xe28>)
 800d064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d068:	f7fb fc70 	bl	800894c <__aeabi_dcmplt>
 800d06c:	4603      	mov	r3, r0
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d1f1      	bne.n	800d056 <goal_area_search+0xd86>
			//
			Accelerate();
 800d072:	f7fd fd8d 	bl	800ab90 <Accelerate>
			Decelerate();
 800d076:	f7fd fe3b 	bl	800acf0 <Decelerate>
			y++;
 800d07a:	4b23      	ldr	r3, [pc, #140]	; (800d108 <goal_area_search+0xe38>)
 800d07c:	781b      	ldrb	r3, [r3, #0]
 800d07e:	3301      	adds	r3, #1
 800d080:	b2da      	uxtb	r2, r3
 800d082:	4b21      	ldr	r3, [pc, #132]	; (800d108 <goal_area_search+0xe38>)
 800d084:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800d086:	2300      	movs	r3, #0
 800d088:	60bb      	str	r3, [r7, #8]
 800d08a:	e002      	b.n	800d092 <goal_area_search+0xdc2>
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	3301      	adds	r3, #1
 800d090:	60bb      	str	r3, [r7, #8]
 800d092:	68b8      	ldr	r0, [r7, #8]
 800d094:	f7fb f97e 	bl	8008394 <__aeabi_i2d>
 800d098:	a317      	add	r3, pc, #92	; (adr r3, 800d0f8 <goal_area_search+0xe28>)
 800d09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d09e:	f7fb fc55 	bl	800894c <__aeabi_dcmplt>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d1f1      	bne.n	800d08c <goal_area_search+0xdbc>
			//
			turn_right();
 800d0a8:	f7fe f838 	bl	800b11c <turn_right>
			my_direction = east;
 800d0ac:	4b14      	ldr	r3, [pc, #80]	; (800d100 <goal_area_search+0xe30>)
 800d0ae:	2201      	movs	r2, #1
 800d0b0:	701a      	strb	r2, [r3, #0]
			for(int i=0;i < WAIT*0.5;i++);
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	607b      	str	r3, [r7, #4]
 800d0b6:	e002      	b.n	800d0be <goal_area_search+0xdee>
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	3301      	adds	r3, #1
 800d0bc:	607b      	str	r3, [r7, #4]
 800d0be:	6878      	ldr	r0, [r7, #4]
 800d0c0:	f7fb f968 	bl	8008394 <__aeabi_i2d>
 800d0c4:	a30c      	add	r3, pc, #48	; (adr r3, 800d0f8 <goal_area_search+0xe28>)
 800d0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ca:	f7fb fc3f 	bl	800894c <__aeabi_dcmplt>
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d1f1      	bne.n	800d0b8 <goal_area_search+0xde8>
		}
		break;
 800d0d4:	e007      	b.n	800d0e6 <goal_area_search+0xe16>
	default :
		break;
 800d0d6:	bf00      	nop
 800d0d8:	e006      	b.n	800d0e8 <goal_area_search+0xe18>
		break;
 800d0da:	bf00      	nop
 800d0dc:	e004      	b.n	800d0e8 <goal_area_search+0xe18>
		break;
 800d0de:	bf00      	nop
 800d0e0:	e002      	b.n	800d0e8 <goal_area_search+0xe18>
		break;
 800d0e2:	bf00      	nop
 800d0e4:	e000      	b.n	800d0e8 <goal_area_search+0xe18>
		break;
 800d0e6:	bf00      	nop
	}

	//
	Walk_Map_Update();
 800d0e8:	f7fe fe44 	bl	800bd74 <Walk_Map_Update>



	//x?y?

}
 800d0ec:	bf00      	nop
 800d0ee:	37f8      	adds	r7, #248	; 0xf8
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}
 800d0f4:	f3af 8000 	nop.w
 800d0f8:	00000000 	.word	0x00000000
 800d0fc:	40cd4c00 	.word	0x40cd4c00
 800d100:	2001848a 	.word	0x2001848a
 800d104:	20014304 	.word	0x20014304
 800d108:	20014305 	.word	0x20014305
 800d10c:	00000000 	.word	0x00000000

0800d110 <Adachi_judge>:

//
void Adachi_judge(){
 800d110:	b598      	push	{r3, r4, r7, lr}
 800d112:	af00      	add	r7, sp, #0

	/*------?-----*/
	mode.turn = 0;
 800d114:	4b9a      	ldr	r3, [pc, #616]	; (800d380 <Adachi_judge+0x270>)
 800d116:	2200      	movs	r2, #0
 800d118:	725a      	strb	r2, [r3, #9]
	/*----------------------------*/


	//??...
	//
	  switch(my_direction){
 800d11a:	4b9a      	ldr	r3, [pc, #616]	; (800d384 <Adachi_judge+0x274>)
 800d11c:	781b      	ldrb	r3, [r3, #0]
 800d11e:	2b03      	cmp	r3, #3
 800d120:	f200 83ac 	bhi.w	800d87c <Adachi_judge+0x76c>
 800d124:	a201      	add	r2, pc, #4	; (adr r2, 800d12c <Adachi_judge+0x1c>)
 800d126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d12a:	bf00      	nop
 800d12c:	0800d13d 	.word	0x0800d13d
 800d130:	0800d2fd 	.word	0x0800d2fd
 800d134:	0800d4dd 	.word	0x0800d4dd
 800d138:	0800d6bd 	.word	0x0800d6bd
	  case north:
		  if(wall[x][y].north == NOWALL &&walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800d13c:	4b92      	ldr	r3, [pc, #584]	; (800d388 <Adachi_judge+0x278>)
 800d13e:	781b      	ldrb	r3, [r3, #0]
 800d140:	4619      	mov	r1, r3
 800d142:	4b92      	ldr	r3, [pc, #584]	; (800d38c <Adachi_judge+0x27c>)
 800d144:	781b      	ldrb	r3, [r3, #0]
 800d146:	4618      	mov	r0, r3
 800d148:	4a91      	ldr	r2, [pc, #580]	; (800d390 <Adachi_judge+0x280>)
 800d14a:	460b      	mov	r3, r1
 800d14c:	00db      	lsls	r3, r3, #3
 800d14e:	440b      	add	r3, r1
 800d150:	4403      	add	r3, r0
 800d152:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d156:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d15a:	b2db      	uxtb	r3, r3
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d12b      	bne.n	800d1b8 <Adachi_judge+0xa8>
 800d160:	4b89      	ldr	r3, [pc, #548]	; (800d388 <Adachi_judge+0x278>)
 800d162:	781b      	ldrb	r3, [r3, #0]
 800d164:	4618      	mov	r0, r3
 800d166:	4b89      	ldr	r3, [pc, #548]	; (800d38c <Adachi_judge+0x27c>)
 800d168:	781b      	ldrb	r3, [r3, #0]
 800d16a:	1c5a      	adds	r2, r3, #1
 800d16c:	4989      	ldr	r1, [pc, #548]	; (800d394 <Adachi_judge+0x284>)
 800d16e:	4603      	mov	r3, r0
 800d170:	00db      	lsls	r3, r3, #3
 800d172:	4403      	add	r3, r0
 800d174:	440b      	add	r3, r1
 800d176:	4413      	add	r3, r2
 800d178:	781a      	ldrb	r2, [r3, #0]
 800d17a:	4b83      	ldr	r3, [pc, #524]	; (800d388 <Adachi_judge+0x278>)
 800d17c:	781b      	ldrb	r3, [r3, #0]
 800d17e:	4618      	mov	r0, r3
 800d180:	4b82      	ldr	r3, [pc, #520]	; (800d38c <Adachi_judge+0x27c>)
 800d182:	781b      	ldrb	r3, [r3, #0]
 800d184:	461c      	mov	r4, r3
 800d186:	4983      	ldr	r1, [pc, #524]	; (800d394 <Adachi_judge+0x284>)
 800d188:	4603      	mov	r3, r0
 800d18a:	00db      	lsls	r3, r3, #3
 800d18c:	4403      	add	r3, r0
 800d18e:	440b      	add	r3, r1
 800d190:	4423      	add	r3, r4
 800d192:	781b      	ldrb	r3, [r3, #0]
 800d194:	429a      	cmp	r2, r3
 800d196:	d20f      	bcs.n	800d1b8 <Adachi_judge+0xa8>
 800d198:	4b7c      	ldr	r3, [pc, #496]	; (800d38c <Adachi_judge+0x27c>)
 800d19a:	781b      	ldrb	r3, [r3, #0]
 800d19c:	2b07      	cmp	r3, #7
 800d19e:	d80b      	bhi.n	800d1b8 <Adachi_judge+0xa8>
			  //
			  straight();
 800d1a0:	f7fd fe52 	bl	800ae48 <straight>
			  my_direction = north;
 800d1a4:	4b77      	ldr	r3, [pc, #476]	; (800d384 <Adachi_judge+0x274>)
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	701a      	strb	r2, [r3, #0]
			  y++;
 800d1aa:	4b78      	ldr	r3, [pc, #480]	; (800d38c <Adachi_judge+0x27c>)
 800d1ac:	781b      	ldrb	r3, [r3, #0]
 800d1ae:	3301      	adds	r3, #1
 800d1b0:	b2da      	uxtb	r2, r3
 800d1b2:	4b76      	ldr	r3, [pc, #472]	; (800d38c <Adachi_judge+0x27c>)
 800d1b4:	701a      	strb	r2, [r3, #0]
 800d1b6:	e0a0      	b.n	800d2fa <Adachi_judge+0x1ea>
		  }
		  else if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800d1b8:	4b73      	ldr	r3, [pc, #460]	; (800d388 <Adachi_judge+0x278>)
 800d1ba:	781b      	ldrb	r3, [r3, #0]
 800d1bc:	4619      	mov	r1, r3
 800d1be:	4b73      	ldr	r3, [pc, #460]	; (800d38c <Adachi_judge+0x27c>)
 800d1c0:	781b      	ldrb	r3, [r3, #0]
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	4a72      	ldr	r2, [pc, #456]	; (800d390 <Adachi_judge+0x280>)
 800d1c6:	460b      	mov	r3, r1
 800d1c8:	00db      	lsls	r3, r3, #3
 800d1ca:	440b      	add	r3, r1
 800d1cc:	4403      	add	r3, r0
 800d1ce:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d1d2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d1d6:	b2db      	uxtb	r3, r3
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d12b      	bne.n	800d234 <Adachi_judge+0x124>
 800d1dc:	4b6a      	ldr	r3, [pc, #424]	; (800d388 <Adachi_judge+0x278>)
 800d1de:	781b      	ldrb	r3, [r3, #0]
 800d1e0:	1e5a      	subs	r2, r3, #1
 800d1e2:	4b6a      	ldr	r3, [pc, #424]	; (800d38c <Adachi_judge+0x27c>)
 800d1e4:	781b      	ldrb	r3, [r3, #0]
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	496a      	ldr	r1, [pc, #424]	; (800d394 <Adachi_judge+0x284>)
 800d1ea:	4613      	mov	r3, r2
 800d1ec:	00db      	lsls	r3, r3, #3
 800d1ee:	4413      	add	r3, r2
 800d1f0:	440b      	add	r3, r1
 800d1f2:	4403      	add	r3, r0
 800d1f4:	781a      	ldrb	r2, [r3, #0]
 800d1f6:	4b64      	ldr	r3, [pc, #400]	; (800d388 <Adachi_judge+0x278>)
 800d1f8:	781b      	ldrb	r3, [r3, #0]
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	4b63      	ldr	r3, [pc, #396]	; (800d38c <Adachi_judge+0x27c>)
 800d1fe:	781b      	ldrb	r3, [r3, #0]
 800d200:	461c      	mov	r4, r3
 800d202:	4964      	ldr	r1, [pc, #400]	; (800d394 <Adachi_judge+0x284>)
 800d204:	4603      	mov	r3, r0
 800d206:	00db      	lsls	r3, r3, #3
 800d208:	4403      	add	r3, r0
 800d20a:	440b      	add	r3, r1
 800d20c:	4423      	add	r3, r4
 800d20e:	781b      	ldrb	r3, [r3, #0]
 800d210:	429a      	cmp	r2, r3
 800d212:	d20f      	bcs.n	800d234 <Adachi_judge+0x124>
 800d214:	4b5c      	ldr	r3, [pc, #368]	; (800d388 <Adachi_judge+0x278>)
 800d216:	781b      	ldrb	r3, [r3, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d00b      	beq.n	800d234 <Adachi_judge+0x124>
			  //
			  L_turn_select();
 800d21c:	f7fe fc98 	bl	800bb50 <L_turn_select>
			  my_direction = west;
 800d220:	4b58      	ldr	r3, [pc, #352]	; (800d384 <Adachi_judge+0x274>)
 800d222:	2203      	movs	r2, #3
 800d224:	701a      	strb	r2, [r3, #0]
		      x--;
 800d226:	4b58      	ldr	r3, [pc, #352]	; (800d388 <Adachi_judge+0x278>)
 800d228:	781b      	ldrb	r3, [r3, #0]
 800d22a:	3b01      	subs	r3, #1
 800d22c:	b2da      	uxtb	r2, r3
 800d22e:	4b56      	ldr	r3, [pc, #344]	; (800d388 <Adachi_judge+0x278>)
 800d230:	701a      	strb	r2, [r3, #0]
 800d232:	e062      	b.n	800d2fa <Adachi_judge+0x1ea>
		  }
		  else if(wall[x][y].east == NOWALL &&walk_map[x+1][y] < walk_map[x][y] && x <  NUMBER_OF_SQUARES-1){
 800d234:	4b54      	ldr	r3, [pc, #336]	; (800d388 <Adachi_judge+0x278>)
 800d236:	781b      	ldrb	r3, [r3, #0]
 800d238:	4619      	mov	r1, r3
 800d23a:	4b54      	ldr	r3, [pc, #336]	; (800d38c <Adachi_judge+0x27c>)
 800d23c:	781b      	ldrb	r3, [r3, #0]
 800d23e:	4618      	mov	r0, r3
 800d240:	4a53      	ldr	r2, [pc, #332]	; (800d390 <Adachi_judge+0x280>)
 800d242:	460b      	mov	r3, r1
 800d244:	00db      	lsls	r3, r3, #3
 800d246:	440b      	add	r3, r1
 800d248:	4403      	add	r3, r0
 800d24a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d24e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d252:	b2db      	uxtb	r3, r3
 800d254:	2b00      	cmp	r3, #0
 800d256:	d12b      	bne.n	800d2b0 <Adachi_judge+0x1a0>
 800d258:	4b4b      	ldr	r3, [pc, #300]	; (800d388 <Adachi_judge+0x278>)
 800d25a:	781b      	ldrb	r3, [r3, #0]
 800d25c:	1c5a      	adds	r2, r3, #1
 800d25e:	4b4b      	ldr	r3, [pc, #300]	; (800d38c <Adachi_judge+0x27c>)
 800d260:	781b      	ldrb	r3, [r3, #0]
 800d262:	4618      	mov	r0, r3
 800d264:	494b      	ldr	r1, [pc, #300]	; (800d394 <Adachi_judge+0x284>)
 800d266:	4613      	mov	r3, r2
 800d268:	00db      	lsls	r3, r3, #3
 800d26a:	4413      	add	r3, r2
 800d26c:	440b      	add	r3, r1
 800d26e:	4403      	add	r3, r0
 800d270:	781a      	ldrb	r2, [r3, #0]
 800d272:	4b45      	ldr	r3, [pc, #276]	; (800d388 <Adachi_judge+0x278>)
 800d274:	781b      	ldrb	r3, [r3, #0]
 800d276:	4618      	mov	r0, r3
 800d278:	4b44      	ldr	r3, [pc, #272]	; (800d38c <Adachi_judge+0x27c>)
 800d27a:	781b      	ldrb	r3, [r3, #0]
 800d27c:	461c      	mov	r4, r3
 800d27e:	4945      	ldr	r1, [pc, #276]	; (800d394 <Adachi_judge+0x284>)
 800d280:	4603      	mov	r3, r0
 800d282:	00db      	lsls	r3, r3, #3
 800d284:	4403      	add	r3, r0
 800d286:	440b      	add	r3, r1
 800d288:	4423      	add	r3, r4
 800d28a:	781b      	ldrb	r3, [r3, #0]
 800d28c:	429a      	cmp	r2, r3
 800d28e:	d20f      	bcs.n	800d2b0 <Adachi_judge+0x1a0>
 800d290:	4b3d      	ldr	r3, [pc, #244]	; (800d388 <Adachi_judge+0x278>)
 800d292:	781b      	ldrb	r3, [r3, #0]
 800d294:	2b07      	cmp	r3, #7
 800d296:	d80b      	bhi.n	800d2b0 <Adachi_judge+0x1a0>
			  //
			  R_turn_select();
 800d298:	f7fe fbee 	bl	800ba78 <R_turn_select>
	          my_direction = east;
 800d29c:	4b39      	ldr	r3, [pc, #228]	; (800d384 <Adachi_judge+0x274>)
 800d29e:	2201      	movs	r2, #1
 800d2a0:	701a      	strb	r2, [r3, #0]
	          x++;
 800d2a2:	4b39      	ldr	r3, [pc, #228]	; (800d388 <Adachi_judge+0x278>)
 800d2a4:	781b      	ldrb	r3, [r3, #0]
 800d2a6:	3301      	adds	r3, #1
 800d2a8:	b2da      	uxtb	r2, r3
 800d2aa:	4b37      	ldr	r3, [pc, #220]	; (800d388 <Adachi_judge+0x278>)
 800d2ac:	701a      	strb	r2, [r3, #0]
 800d2ae:	e024      	b.n	800d2fa <Adachi_judge+0x1ea>
		  }
		  else {
			  //
	          Decelerate();
 800d2b0:	f7fd fd1e 	bl	800acf0 <Decelerate>
	          wait(0.3);
 800d2b4:	ed9f 0b30 	vldr	d0, [pc, #192]	; 800d378 <Adachi_judge+0x268>
 800d2b8:	f7fd fbec 	bl	800aa94 <wait>

	          if(mode.execution == 1)
 800d2bc:	4b30      	ldr	r3, [pc, #192]	; (800d380 <Adachi_judge+0x270>)
 800d2be:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800d2c2:	2b01      	cmp	r3, #1
 800d2c4:	d101      	bne.n	800d2ca <Adachi_judge+0x1ba>
	        	  Motor_PWM_Stop();
 800d2c6:	f7fc fe7f 	bl	8009fc8 <Motor_PWM_Stop>

	  	      rotate180();
 800d2ca:	f7fe faf3 	bl	800b8b4 <rotate180>
	  	      wait(0.3);;
 800d2ce:	ed9f 0b2a 	vldr	d0, [pc, #168]	; 800d378 <Adachi_judge+0x268>
 800d2d2:	f7fd fbdf 	bl	800aa94 <wait>
	  	      back_calib();
 800d2d6:	f7fe fb67 	bl	800b9a8 <back_calib>
	  	      wait(0.3);
 800d2da:	ed9f 0b27 	vldr	d0, [pc, #156]	; 800d378 <Adachi_judge+0x268>
 800d2de:	f7fd fbd9 	bl	800aa94 <wait>
	       	  Start_Accel();
 800d2e2:	f7fd fbfd 	bl	800aae0 <Start_Accel>
	       	  my_direction = south;
 800d2e6:	4b27      	ldr	r3, [pc, #156]	; (800d384 <Adachi_judge+0x274>)
 800d2e8:	2202      	movs	r2, #2
 800d2ea:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800d2ec:	4b27      	ldr	r3, [pc, #156]	; (800d38c <Adachi_judge+0x27c>)
 800d2ee:	781b      	ldrb	r3, [r3, #0]
 800d2f0:	3b01      	subs	r3, #1
 800d2f2:	b2da      	uxtb	r2, r3
 800d2f4:	4b25      	ldr	r3, [pc, #148]	; (800d38c <Adachi_judge+0x27c>)
 800d2f6:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800d2f8:	e2c1      	b.n	800d87e <Adachi_judge+0x76e>
 800d2fa:	e2c0      	b.n	800d87e <Adachi_judge+0x76e>

	  case east:

		  if(wall[x][y].east == NOWALL && walk_map[x+1][y] < walk_map[x][y] && x < NUMBER_OF_SQUARES-1){
 800d2fc:	4b22      	ldr	r3, [pc, #136]	; (800d388 <Adachi_judge+0x278>)
 800d2fe:	781b      	ldrb	r3, [r3, #0]
 800d300:	4619      	mov	r1, r3
 800d302:	4b22      	ldr	r3, [pc, #136]	; (800d38c <Adachi_judge+0x27c>)
 800d304:	781b      	ldrb	r3, [r3, #0]
 800d306:	4618      	mov	r0, r3
 800d308:	4a21      	ldr	r2, [pc, #132]	; (800d390 <Adachi_judge+0x280>)
 800d30a:	460b      	mov	r3, r1
 800d30c:	00db      	lsls	r3, r3, #3
 800d30e:	440b      	add	r3, r1
 800d310:	4403      	add	r3, r0
 800d312:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d316:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d31a:	b2db      	uxtb	r3, r3
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d13b      	bne.n	800d398 <Adachi_judge+0x288>
 800d320:	4b19      	ldr	r3, [pc, #100]	; (800d388 <Adachi_judge+0x278>)
 800d322:	781b      	ldrb	r3, [r3, #0]
 800d324:	1c5a      	adds	r2, r3, #1
 800d326:	4b19      	ldr	r3, [pc, #100]	; (800d38c <Adachi_judge+0x27c>)
 800d328:	781b      	ldrb	r3, [r3, #0]
 800d32a:	4618      	mov	r0, r3
 800d32c:	4919      	ldr	r1, [pc, #100]	; (800d394 <Adachi_judge+0x284>)
 800d32e:	4613      	mov	r3, r2
 800d330:	00db      	lsls	r3, r3, #3
 800d332:	4413      	add	r3, r2
 800d334:	440b      	add	r3, r1
 800d336:	4403      	add	r3, r0
 800d338:	781a      	ldrb	r2, [r3, #0]
 800d33a:	4b13      	ldr	r3, [pc, #76]	; (800d388 <Adachi_judge+0x278>)
 800d33c:	781b      	ldrb	r3, [r3, #0]
 800d33e:	4618      	mov	r0, r3
 800d340:	4b12      	ldr	r3, [pc, #72]	; (800d38c <Adachi_judge+0x27c>)
 800d342:	781b      	ldrb	r3, [r3, #0]
 800d344:	461c      	mov	r4, r3
 800d346:	4913      	ldr	r1, [pc, #76]	; (800d394 <Adachi_judge+0x284>)
 800d348:	4603      	mov	r3, r0
 800d34a:	00db      	lsls	r3, r3, #3
 800d34c:	4403      	add	r3, r0
 800d34e:	440b      	add	r3, r1
 800d350:	4423      	add	r3, r4
 800d352:	781b      	ldrb	r3, [r3, #0]
 800d354:	429a      	cmp	r2, r3
 800d356:	d21f      	bcs.n	800d398 <Adachi_judge+0x288>
 800d358:	4b0b      	ldr	r3, [pc, #44]	; (800d388 <Adachi_judge+0x278>)
 800d35a:	781b      	ldrb	r3, [r3, #0]
 800d35c:	2b07      	cmp	r3, #7
 800d35e:	d81b      	bhi.n	800d398 <Adachi_judge+0x288>
			  //
			  straight();
 800d360:	f7fd fd72 	bl	800ae48 <straight>
	       	  my_direction = east;
 800d364:	4b07      	ldr	r3, [pc, #28]	; (800d384 <Adachi_judge+0x274>)
 800d366:	2201      	movs	r2, #1
 800d368:	701a      	strb	r2, [r3, #0]
	       	  x++;
 800d36a:	4b07      	ldr	r3, [pc, #28]	; (800d388 <Adachi_judge+0x278>)
 800d36c:	781b      	ldrb	r3, [r3, #0]
 800d36e:	3301      	adds	r3, #1
 800d370:	b2da      	uxtb	r2, r3
 800d372:	4b05      	ldr	r3, [pc, #20]	; (800d388 <Adachi_judge+0x278>)
 800d374:	701a      	strb	r2, [r3, #0]
 800d376:	e0b0      	b.n	800d4da <Adachi_judge+0x3ca>
 800d378:	33333333 	.word	0x33333333
 800d37c:	3fd33333 	.word	0x3fd33333
 800d380:	20000068 	.word	0x20000068
 800d384:	2001848a 	.word	0x2001848a
 800d388:	20014304 	.word	0x20014304
 800d38c:	20014305 	.word	0x20014305
 800d390:	20018efc 	.word	0x20018efc
 800d394:	20018a54 	.word	0x20018a54
		  }
		  else if(wall[x][y].north == NOWALL && walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800d398:	4baf      	ldr	r3, [pc, #700]	; (800d658 <Adachi_judge+0x548>)
 800d39a:	781b      	ldrb	r3, [r3, #0]
 800d39c:	4619      	mov	r1, r3
 800d39e:	4baf      	ldr	r3, [pc, #700]	; (800d65c <Adachi_judge+0x54c>)
 800d3a0:	781b      	ldrb	r3, [r3, #0]
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	4aae      	ldr	r2, [pc, #696]	; (800d660 <Adachi_judge+0x550>)
 800d3a6:	460b      	mov	r3, r1
 800d3a8:	00db      	lsls	r3, r3, #3
 800d3aa:	440b      	add	r3, r1
 800d3ac:	4403      	add	r3, r0
 800d3ae:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d3b2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d3b6:	b2db      	uxtb	r3, r3
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d12b      	bne.n	800d414 <Adachi_judge+0x304>
 800d3bc:	4ba6      	ldr	r3, [pc, #664]	; (800d658 <Adachi_judge+0x548>)
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	4618      	mov	r0, r3
 800d3c2:	4ba6      	ldr	r3, [pc, #664]	; (800d65c <Adachi_judge+0x54c>)
 800d3c4:	781b      	ldrb	r3, [r3, #0]
 800d3c6:	1c5a      	adds	r2, r3, #1
 800d3c8:	49a6      	ldr	r1, [pc, #664]	; (800d664 <Adachi_judge+0x554>)
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	00db      	lsls	r3, r3, #3
 800d3ce:	4403      	add	r3, r0
 800d3d0:	440b      	add	r3, r1
 800d3d2:	4413      	add	r3, r2
 800d3d4:	781a      	ldrb	r2, [r3, #0]
 800d3d6:	4ba0      	ldr	r3, [pc, #640]	; (800d658 <Adachi_judge+0x548>)
 800d3d8:	781b      	ldrb	r3, [r3, #0]
 800d3da:	4618      	mov	r0, r3
 800d3dc:	4b9f      	ldr	r3, [pc, #636]	; (800d65c <Adachi_judge+0x54c>)
 800d3de:	781b      	ldrb	r3, [r3, #0]
 800d3e0:	461c      	mov	r4, r3
 800d3e2:	49a0      	ldr	r1, [pc, #640]	; (800d664 <Adachi_judge+0x554>)
 800d3e4:	4603      	mov	r3, r0
 800d3e6:	00db      	lsls	r3, r3, #3
 800d3e8:	4403      	add	r3, r0
 800d3ea:	440b      	add	r3, r1
 800d3ec:	4423      	add	r3, r4
 800d3ee:	781b      	ldrb	r3, [r3, #0]
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	d20f      	bcs.n	800d414 <Adachi_judge+0x304>
 800d3f4:	4b99      	ldr	r3, [pc, #612]	; (800d65c <Adachi_judge+0x54c>)
 800d3f6:	781b      	ldrb	r3, [r3, #0]
 800d3f8:	2b07      	cmp	r3, #7
 800d3fa:	d80b      	bhi.n	800d414 <Adachi_judge+0x304>
			  //??
			  L_turn_select();
 800d3fc:	f7fe fba8 	bl	800bb50 <L_turn_select>
	       	  my_direction = north;
 800d400:	4b99      	ldr	r3, [pc, #612]	; (800d668 <Adachi_judge+0x558>)
 800d402:	2200      	movs	r2, #0
 800d404:	701a      	strb	r2, [r3, #0]
	       	  y++;
 800d406:	4b95      	ldr	r3, [pc, #596]	; (800d65c <Adachi_judge+0x54c>)
 800d408:	781b      	ldrb	r3, [r3, #0]
 800d40a:	3301      	adds	r3, #1
 800d40c:	b2da      	uxtb	r2, r3
 800d40e:	4b93      	ldr	r3, [pc, #588]	; (800d65c <Adachi_judge+0x54c>)
 800d410:	701a      	strb	r2, [r3, #0]
 800d412:	e062      	b.n	800d4da <Adachi_judge+0x3ca>
		  }
		  else if(wall[x][y].south == NOWALL && walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800d414:	4b90      	ldr	r3, [pc, #576]	; (800d658 <Adachi_judge+0x548>)
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	4619      	mov	r1, r3
 800d41a:	4b90      	ldr	r3, [pc, #576]	; (800d65c <Adachi_judge+0x54c>)
 800d41c:	781b      	ldrb	r3, [r3, #0]
 800d41e:	4618      	mov	r0, r3
 800d420:	4a8f      	ldr	r2, [pc, #572]	; (800d660 <Adachi_judge+0x550>)
 800d422:	460b      	mov	r3, r1
 800d424:	00db      	lsls	r3, r3, #3
 800d426:	440b      	add	r3, r1
 800d428:	4403      	add	r3, r0
 800d42a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d42e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d432:	b2db      	uxtb	r3, r3
 800d434:	2b00      	cmp	r3, #0
 800d436:	d12b      	bne.n	800d490 <Adachi_judge+0x380>
 800d438:	4b87      	ldr	r3, [pc, #540]	; (800d658 <Adachi_judge+0x548>)
 800d43a:	781b      	ldrb	r3, [r3, #0]
 800d43c:	4618      	mov	r0, r3
 800d43e:	4b87      	ldr	r3, [pc, #540]	; (800d65c <Adachi_judge+0x54c>)
 800d440:	781b      	ldrb	r3, [r3, #0]
 800d442:	1e5a      	subs	r2, r3, #1
 800d444:	4987      	ldr	r1, [pc, #540]	; (800d664 <Adachi_judge+0x554>)
 800d446:	4603      	mov	r3, r0
 800d448:	00db      	lsls	r3, r3, #3
 800d44a:	4403      	add	r3, r0
 800d44c:	440b      	add	r3, r1
 800d44e:	4413      	add	r3, r2
 800d450:	781a      	ldrb	r2, [r3, #0]
 800d452:	4b81      	ldr	r3, [pc, #516]	; (800d658 <Adachi_judge+0x548>)
 800d454:	781b      	ldrb	r3, [r3, #0]
 800d456:	4618      	mov	r0, r3
 800d458:	4b80      	ldr	r3, [pc, #512]	; (800d65c <Adachi_judge+0x54c>)
 800d45a:	781b      	ldrb	r3, [r3, #0]
 800d45c:	461c      	mov	r4, r3
 800d45e:	4981      	ldr	r1, [pc, #516]	; (800d664 <Adachi_judge+0x554>)
 800d460:	4603      	mov	r3, r0
 800d462:	00db      	lsls	r3, r3, #3
 800d464:	4403      	add	r3, r0
 800d466:	440b      	add	r3, r1
 800d468:	4423      	add	r3, r4
 800d46a:	781b      	ldrb	r3, [r3, #0]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d20f      	bcs.n	800d490 <Adachi_judge+0x380>
 800d470:	4b7a      	ldr	r3, [pc, #488]	; (800d65c <Adachi_judge+0x54c>)
 800d472:	781b      	ldrb	r3, [r3, #0]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d00b      	beq.n	800d490 <Adachi_judge+0x380>
			  //??
			  R_turn_select();
 800d478:	f7fe fafe 	bl	800ba78 <R_turn_select>
	       	  my_direction = south;
 800d47c:	4b7a      	ldr	r3, [pc, #488]	; (800d668 <Adachi_judge+0x558>)
 800d47e:	2202      	movs	r2, #2
 800d480:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800d482:	4b76      	ldr	r3, [pc, #472]	; (800d65c <Adachi_judge+0x54c>)
 800d484:	781b      	ldrb	r3, [r3, #0]
 800d486:	3b01      	subs	r3, #1
 800d488:	b2da      	uxtb	r2, r3
 800d48a:	4b74      	ldr	r3, [pc, #464]	; (800d65c <Adachi_judge+0x54c>)
 800d48c:	701a      	strb	r2, [r3, #0]
 800d48e:	e024      	b.n	800d4da <Adachi_judge+0x3ca>
		  }
		  else {
			  //
	          Decelerate();
 800d490:	f7fd fc2e 	bl	800acf0 <Decelerate>
	          wait(0.3);
 800d494:	ed9f 0b6e 	vldr	d0, [pc, #440]	; 800d650 <Adachi_judge+0x540>
 800d498:	f7fd fafc 	bl	800aa94 <wait>

	          if(mode.execution == 1)
 800d49c:	4b73      	ldr	r3, [pc, #460]	; (800d66c <Adachi_judge+0x55c>)
 800d49e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800d4a2:	2b01      	cmp	r3, #1
 800d4a4:	d101      	bne.n	800d4aa <Adachi_judge+0x39a>
	        	  Motor_PWM_Stop();
 800d4a6:	f7fc fd8f 	bl	8009fc8 <Motor_PWM_Stop>

	  	      rotate180();
 800d4aa:	f7fe fa03 	bl	800b8b4 <rotate180>
	  	      wait(0.3);
 800d4ae:	ed9f 0b68 	vldr	d0, [pc, #416]	; 800d650 <Adachi_judge+0x540>
 800d4b2:	f7fd faef 	bl	800aa94 <wait>
	  	      back_calib();
 800d4b6:	f7fe fa77 	bl	800b9a8 <back_calib>
	  	      wait(0.3);
 800d4ba:	ed9f 0b65 	vldr	d0, [pc, #404]	; 800d650 <Adachi_judge+0x540>
 800d4be:	f7fd fae9 	bl	800aa94 <wait>
	       	  Start_Accel();
 800d4c2:	f7fd fb0d 	bl	800aae0 <Start_Accel>

	       	  my_direction = west;
 800d4c6:	4b68      	ldr	r3, [pc, #416]	; (800d668 <Adachi_judge+0x558>)
 800d4c8:	2203      	movs	r2, #3
 800d4ca:	701a      	strb	r2, [r3, #0]
	       	  x--;
 800d4cc:	4b62      	ldr	r3, [pc, #392]	; (800d658 <Adachi_judge+0x548>)
 800d4ce:	781b      	ldrb	r3, [r3, #0]
 800d4d0:	3b01      	subs	r3, #1
 800d4d2:	b2da      	uxtb	r2, r3
 800d4d4:	4b60      	ldr	r3, [pc, #384]	; (800d658 <Adachi_judge+0x548>)
 800d4d6:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800d4d8:	e1d1      	b.n	800d87e <Adachi_judge+0x76e>
 800d4da:	e1d0      	b.n	800d87e <Adachi_judge+0x76e>

	  case south:

		  if(wall[x][y].south == NOWALL &&walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800d4dc:	4b5e      	ldr	r3, [pc, #376]	; (800d658 <Adachi_judge+0x548>)
 800d4de:	781b      	ldrb	r3, [r3, #0]
 800d4e0:	4619      	mov	r1, r3
 800d4e2:	4b5e      	ldr	r3, [pc, #376]	; (800d65c <Adachi_judge+0x54c>)
 800d4e4:	781b      	ldrb	r3, [r3, #0]
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	4a5d      	ldr	r2, [pc, #372]	; (800d660 <Adachi_judge+0x550>)
 800d4ea:	460b      	mov	r3, r1
 800d4ec:	00db      	lsls	r3, r3, #3
 800d4ee:	440b      	add	r3, r1
 800d4f0:	4403      	add	r3, r0
 800d4f2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d4f6:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d4fa:	b2db      	uxtb	r3, r3
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d12b      	bne.n	800d558 <Adachi_judge+0x448>
 800d500:	4b55      	ldr	r3, [pc, #340]	; (800d658 <Adachi_judge+0x548>)
 800d502:	781b      	ldrb	r3, [r3, #0]
 800d504:	4618      	mov	r0, r3
 800d506:	4b55      	ldr	r3, [pc, #340]	; (800d65c <Adachi_judge+0x54c>)
 800d508:	781b      	ldrb	r3, [r3, #0]
 800d50a:	1e5a      	subs	r2, r3, #1
 800d50c:	4955      	ldr	r1, [pc, #340]	; (800d664 <Adachi_judge+0x554>)
 800d50e:	4603      	mov	r3, r0
 800d510:	00db      	lsls	r3, r3, #3
 800d512:	4403      	add	r3, r0
 800d514:	440b      	add	r3, r1
 800d516:	4413      	add	r3, r2
 800d518:	781a      	ldrb	r2, [r3, #0]
 800d51a:	4b4f      	ldr	r3, [pc, #316]	; (800d658 <Adachi_judge+0x548>)
 800d51c:	781b      	ldrb	r3, [r3, #0]
 800d51e:	4618      	mov	r0, r3
 800d520:	4b4e      	ldr	r3, [pc, #312]	; (800d65c <Adachi_judge+0x54c>)
 800d522:	781b      	ldrb	r3, [r3, #0]
 800d524:	461c      	mov	r4, r3
 800d526:	494f      	ldr	r1, [pc, #316]	; (800d664 <Adachi_judge+0x554>)
 800d528:	4603      	mov	r3, r0
 800d52a:	00db      	lsls	r3, r3, #3
 800d52c:	4403      	add	r3, r0
 800d52e:	440b      	add	r3, r1
 800d530:	4423      	add	r3, r4
 800d532:	781b      	ldrb	r3, [r3, #0]
 800d534:	429a      	cmp	r2, r3
 800d536:	d20f      	bcs.n	800d558 <Adachi_judge+0x448>
 800d538:	4b48      	ldr	r3, [pc, #288]	; (800d65c <Adachi_judge+0x54c>)
 800d53a:	781b      	ldrb	r3, [r3, #0]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d00b      	beq.n	800d558 <Adachi_judge+0x448>
			  //
			  straight();
 800d540:	f7fd fc82 	bl	800ae48 <straight>
	       	  my_direction = south;
 800d544:	4b48      	ldr	r3, [pc, #288]	; (800d668 <Adachi_judge+0x558>)
 800d546:	2202      	movs	r2, #2
 800d548:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800d54a:	4b44      	ldr	r3, [pc, #272]	; (800d65c <Adachi_judge+0x54c>)
 800d54c:	781b      	ldrb	r3, [r3, #0]
 800d54e:	3b01      	subs	r3, #1
 800d550:	b2da      	uxtb	r2, r3
 800d552:	4b42      	ldr	r3, [pc, #264]	; (800d65c <Adachi_judge+0x54c>)
 800d554:	701a      	strb	r2, [r3, #0]
 800d556:	e0b0      	b.n	800d6ba <Adachi_judge+0x5aa>
		  }
		  else if(wall[x][y].east == NOWALL &&walk_map[x+1][y] < walk_map[x][y] && x < NUMBER_OF_SQUARES-1){
 800d558:	4b3f      	ldr	r3, [pc, #252]	; (800d658 <Adachi_judge+0x548>)
 800d55a:	781b      	ldrb	r3, [r3, #0]
 800d55c:	4619      	mov	r1, r3
 800d55e:	4b3f      	ldr	r3, [pc, #252]	; (800d65c <Adachi_judge+0x54c>)
 800d560:	781b      	ldrb	r3, [r3, #0]
 800d562:	4618      	mov	r0, r3
 800d564:	4a3e      	ldr	r2, [pc, #248]	; (800d660 <Adachi_judge+0x550>)
 800d566:	460b      	mov	r3, r1
 800d568:	00db      	lsls	r3, r3, #3
 800d56a:	440b      	add	r3, r1
 800d56c:	4403      	add	r3, r0
 800d56e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d572:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d576:	b2db      	uxtb	r3, r3
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d12b      	bne.n	800d5d4 <Adachi_judge+0x4c4>
 800d57c:	4b36      	ldr	r3, [pc, #216]	; (800d658 <Adachi_judge+0x548>)
 800d57e:	781b      	ldrb	r3, [r3, #0]
 800d580:	1c5a      	adds	r2, r3, #1
 800d582:	4b36      	ldr	r3, [pc, #216]	; (800d65c <Adachi_judge+0x54c>)
 800d584:	781b      	ldrb	r3, [r3, #0]
 800d586:	4618      	mov	r0, r3
 800d588:	4936      	ldr	r1, [pc, #216]	; (800d664 <Adachi_judge+0x554>)
 800d58a:	4613      	mov	r3, r2
 800d58c:	00db      	lsls	r3, r3, #3
 800d58e:	4413      	add	r3, r2
 800d590:	440b      	add	r3, r1
 800d592:	4403      	add	r3, r0
 800d594:	781a      	ldrb	r2, [r3, #0]
 800d596:	4b30      	ldr	r3, [pc, #192]	; (800d658 <Adachi_judge+0x548>)
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	4618      	mov	r0, r3
 800d59c:	4b2f      	ldr	r3, [pc, #188]	; (800d65c <Adachi_judge+0x54c>)
 800d59e:	781b      	ldrb	r3, [r3, #0]
 800d5a0:	461c      	mov	r4, r3
 800d5a2:	4930      	ldr	r1, [pc, #192]	; (800d664 <Adachi_judge+0x554>)
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	00db      	lsls	r3, r3, #3
 800d5a8:	4403      	add	r3, r0
 800d5aa:	440b      	add	r3, r1
 800d5ac:	4423      	add	r3, r4
 800d5ae:	781b      	ldrb	r3, [r3, #0]
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	d20f      	bcs.n	800d5d4 <Adachi_judge+0x4c4>
 800d5b4:	4b28      	ldr	r3, [pc, #160]	; (800d658 <Adachi_judge+0x548>)
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	2b07      	cmp	r3, #7
 800d5ba:	d80b      	bhi.n	800d5d4 <Adachi_judge+0x4c4>
			  //
			  L_turn_select();
 800d5bc:	f7fe fac8 	bl	800bb50 <L_turn_select>
	       	  my_direction = east;
 800d5c0:	4b29      	ldr	r3, [pc, #164]	; (800d668 <Adachi_judge+0x558>)
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	701a      	strb	r2, [r3, #0]
	       	  x++;
 800d5c6:	4b24      	ldr	r3, [pc, #144]	; (800d658 <Adachi_judge+0x548>)
 800d5c8:	781b      	ldrb	r3, [r3, #0]
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	b2da      	uxtb	r2, r3
 800d5ce:	4b22      	ldr	r3, [pc, #136]	; (800d658 <Adachi_judge+0x548>)
 800d5d0:	701a      	strb	r2, [r3, #0]
 800d5d2:	e072      	b.n	800d6ba <Adachi_judge+0x5aa>
		  }
		  else if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800d5d4:	4b20      	ldr	r3, [pc, #128]	; (800d658 <Adachi_judge+0x548>)
 800d5d6:	781b      	ldrb	r3, [r3, #0]
 800d5d8:	4619      	mov	r1, r3
 800d5da:	4b20      	ldr	r3, [pc, #128]	; (800d65c <Adachi_judge+0x54c>)
 800d5dc:	781b      	ldrb	r3, [r3, #0]
 800d5de:	4618      	mov	r0, r3
 800d5e0:	4a1f      	ldr	r2, [pc, #124]	; (800d660 <Adachi_judge+0x550>)
 800d5e2:	460b      	mov	r3, r1
 800d5e4:	00db      	lsls	r3, r3, #3
 800d5e6:	440b      	add	r3, r1
 800d5e8:	4403      	add	r3, r0
 800d5ea:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d5ee:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d5f2:	b2db      	uxtb	r3, r3
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d13b      	bne.n	800d670 <Adachi_judge+0x560>
 800d5f8:	4b17      	ldr	r3, [pc, #92]	; (800d658 <Adachi_judge+0x548>)
 800d5fa:	781b      	ldrb	r3, [r3, #0]
 800d5fc:	1e5a      	subs	r2, r3, #1
 800d5fe:	4b17      	ldr	r3, [pc, #92]	; (800d65c <Adachi_judge+0x54c>)
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	4618      	mov	r0, r3
 800d604:	4917      	ldr	r1, [pc, #92]	; (800d664 <Adachi_judge+0x554>)
 800d606:	4613      	mov	r3, r2
 800d608:	00db      	lsls	r3, r3, #3
 800d60a:	4413      	add	r3, r2
 800d60c:	440b      	add	r3, r1
 800d60e:	4403      	add	r3, r0
 800d610:	781a      	ldrb	r2, [r3, #0]
 800d612:	4b11      	ldr	r3, [pc, #68]	; (800d658 <Adachi_judge+0x548>)
 800d614:	781b      	ldrb	r3, [r3, #0]
 800d616:	4618      	mov	r0, r3
 800d618:	4b10      	ldr	r3, [pc, #64]	; (800d65c <Adachi_judge+0x54c>)
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	461c      	mov	r4, r3
 800d61e:	4911      	ldr	r1, [pc, #68]	; (800d664 <Adachi_judge+0x554>)
 800d620:	4603      	mov	r3, r0
 800d622:	00db      	lsls	r3, r3, #3
 800d624:	4403      	add	r3, r0
 800d626:	440b      	add	r3, r1
 800d628:	4423      	add	r3, r4
 800d62a:	781b      	ldrb	r3, [r3, #0]
 800d62c:	429a      	cmp	r2, r3
 800d62e:	d21f      	bcs.n	800d670 <Adachi_judge+0x560>
 800d630:	4b09      	ldr	r3, [pc, #36]	; (800d658 <Adachi_judge+0x548>)
 800d632:	781b      	ldrb	r3, [r3, #0]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d01b      	beq.n	800d670 <Adachi_judge+0x560>
			  //
			  R_turn_select();
 800d638:	f7fe fa1e 	bl	800ba78 <R_turn_select>
	       	  my_direction = west;
 800d63c:	4b0a      	ldr	r3, [pc, #40]	; (800d668 <Adachi_judge+0x558>)
 800d63e:	2203      	movs	r2, #3
 800d640:	701a      	strb	r2, [r3, #0]
	       	  x--;
 800d642:	4b05      	ldr	r3, [pc, #20]	; (800d658 <Adachi_judge+0x548>)
 800d644:	781b      	ldrb	r3, [r3, #0]
 800d646:	3b01      	subs	r3, #1
 800d648:	b2da      	uxtb	r2, r3
 800d64a:	4b03      	ldr	r3, [pc, #12]	; (800d658 <Adachi_judge+0x548>)
 800d64c:	701a      	strb	r2, [r3, #0]
 800d64e:	e034      	b.n	800d6ba <Adachi_judge+0x5aa>
 800d650:	33333333 	.word	0x33333333
 800d654:	3fd33333 	.word	0x3fd33333
 800d658:	20014304 	.word	0x20014304
 800d65c:	20014305 	.word	0x20014305
 800d660:	20018efc 	.word	0x20018efc
 800d664:	20018a54 	.word	0x20018a54
 800d668:	2001848a 	.word	0x2001848a
 800d66c:	20000068 	.word	0x20000068
		  }
		  else {
			  //
	          Decelerate();
 800d670:	f7fd fb3e 	bl	800acf0 <Decelerate>
	          wait(0.3);;
 800d674:	ed9f 0b84 	vldr	d0, [pc, #528]	; 800d888 <Adachi_judge+0x778>
 800d678:	f7fd fa0c 	bl	800aa94 <wait>

	          if(mode.execution == 1)
 800d67c:	4b84      	ldr	r3, [pc, #528]	; (800d890 <Adachi_judge+0x780>)
 800d67e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800d682:	2b01      	cmp	r3, #1
 800d684:	d101      	bne.n	800d68a <Adachi_judge+0x57a>
	        	  Motor_PWM_Stop();
 800d686:	f7fc fc9f 	bl	8009fc8 <Motor_PWM_Stop>

	  	      rotate180();
 800d68a:	f7fe f913 	bl	800b8b4 <rotate180>
	  	      wait(0.3);;
 800d68e:	ed9f 0b7e 	vldr	d0, [pc, #504]	; 800d888 <Adachi_judge+0x778>
 800d692:	f7fd f9ff 	bl	800aa94 <wait>
	  	      back_calib();
 800d696:	f7fe f987 	bl	800b9a8 <back_calib>
	  	      wait(0.3);
 800d69a:	ed9f 0b7b 	vldr	d0, [pc, #492]	; 800d888 <Adachi_judge+0x778>
 800d69e:	f7fd f9f9 	bl	800aa94 <wait>
	       	  Start_Accel();
 800d6a2:	f7fd fa1d 	bl	800aae0 <Start_Accel>

	       	  my_direction = north;
 800d6a6:	4b7b      	ldr	r3, [pc, #492]	; (800d894 <Adachi_judge+0x784>)
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	701a      	strb	r2, [r3, #0]
	       	  y++;
 800d6ac:	4b7a      	ldr	r3, [pc, #488]	; (800d898 <Adachi_judge+0x788>)
 800d6ae:	781b      	ldrb	r3, [r3, #0]
 800d6b0:	3301      	adds	r3, #1
 800d6b2:	b2da      	uxtb	r2, r3
 800d6b4:	4b78      	ldr	r3, [pc, #480]	; (800d898 <Adachi_judge+0x788>)
 800d6b6:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800d6b8:	e0e1      	b.n	800d87e <Adachi_judge+0x76e>
 800d6ba:	e0e0      	b.n	800d87e <Adachi_judge+0x76e>

	  case west:

		  if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800d6bc:	4b77      	ldr	r3, [pc, #476]	; (800d89c <Adachi_judge+0x78c>)
 800d6be:	781b      	ldrb	r3, [r3, #0]
 800d6c0:	4619      	mov	r1, r3
 800d6c2:	4b75      	ldr	r3, [pc, #468]	; (800d898 <Adachi_judge+0x788>)
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	4a75      	ldr	r2, [pc, #468]	; (800d8a0 <Adachi_judge+0x790>)
 800d6ca:	460b      	mov	r3, r1
 800d6cc:	00db      	lsls	r3, r3, #3
 800d6ce:	440b      	add	r3, r1
 800d6d0:	4403      	add	r3, r0
 800d6d2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d6d6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d6da:	b2db      	uxtb	r3, r3
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d12b      	bne.n	800d738 <Adachi_judge+0x628>
 800d6e0:	4b6e      	ldr	r3, [pc, #440]	; (800d89c <Adachi_judge+0x78c>)
 800d6e2:	781b      	ldrb	r3, [r3, #0]
 800d6e4:	1e5a      	subs	r2, r3, #1
 800d6e6:	4b6c      	ldr	r3, [pc, #432]	; (800d898 <Adachi_judge+0x788>)
 800d6e8:	781b      	ldrb	r3, [r3, #0]
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	496d      	ldr	r1, [pc, #436]	; (800d8a4 <Adachi_judge+0x794>)
 800d6ee:	4613      	mov	r3, r2
 800d6f0:	00db      	lsls	r3, r3, #3
 800d6f2:	4413      	add	r3, r2
 800d6f4:	440b      	add	r3, r1
 800d6f6:	4403      	add	r3, r0
 800d6f8:	781a      	ldrb	r2, [r3, #0]
 800d6fa:	4b68      	ldr	r3, [pc, #416]	; (800d89c <Adachi_judge+0x78c>)
 800d6fc:	781b      	ldrb	r3, [r3, #0]
 800d6fe:	4618      	mov	r0, r3
 800d700:	4b65      	ldr	r3, [pc, #404]	; (800d898 <Adachi_judge+0x788>)
 800d702:	781b      	ldrb	r3, [r3, #0]
 800d704:	461c      	mov	r4, r3
 800d706:	4967      	ldr	r1, [pc, #412]	; (800d8a4 <Adachi_judge+0x794>)
 800d708:	4603      	mov	r3, r0
 800d70a:	00db      	lsls	r3, r3, #3
 800d70c:	4403      	add	r3, r0
 800d70e:	440b      	add	r3, r1
 800d710:	4423      	add	r3, r4
 800d712:	781b      	ldrb	r3, [r3, #0]
 800d714:	429a      	cmp	r2, r3
 800d716:	d20f      	bcs.n	800d738 <Adachi_judge+0x628>
 800d718:	4b60      	ldr	r3, [pc, #384]	; (800d89c <Adachi_judge+0x78c>)
 800d71a:	781b      	ldrb	r3, [r3, #0]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d00b      	beq.n	800d738 <Adachi_judge+0x628>
			  //
			  straight();
 800d720:	f7fd fb92 	bl	800ae48 <straight>
	       	  my_direction = west;
 800d724:	4b5b      	ldr	r3, [pc, #364]	; (800d894 <Adachi_judge+0x784>)
 800d726:	2203      	movs	r2, #3
 800d728:	701a      	strb	r2, [r3, #0]
	       	  x--;
 800d72a:	4b5c      	ldr	r3, [pc, #368]	; (800d89c <Adachi_judge+0x78c>)
 800d72c:	781b      	ldrb	r3, [r3, #0]
 800d72e:	3b01      	subs	r3, #1
 800d730:	b2da      	uxtb	r2, r3
 800d732:	4b5a      	ldr	r3, [pc, #360]	; (800d89c <Adachi_judge+0x78c>)
 800d734:	701a      	strb	r2, [r3, #0]
 800d736:	e0a0      	b.n	800d87a <Adachi_judge+0x76a>
		  }
		  else if(wall[x][y].south == NOWALL &&walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800d738:	4b58      	ldr	r3, [pc, #352]	; (800d89c <Adachi_judge+0x78c>)
 800d73a:	781b      	ldrb	r3, [r3, #0]
 800d73c:	4619      	mov	r1, r3
 800d73e:	4b56      	ldr	r3, [pc, #344]	; (800d898 <Adachi_judge+0x788>)
 800d740:	781b      	ldrb	r3, [r3, #0]
 800d742:	4618      	mov	r0, r3
 800d744:	4a56      	ldr	r2, [pc, #344]	; (800d8a0 <Adachi_judge+0x790>)
 800d746:	460b      	mov	r3, r1
 800d748:	00db      	lsls	r3, r3, #3
 800d74a:	440b      	add	r3, r1
 800d74c:	4403      	add	r3, r0
 800d74e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d752:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d756:	b2db      	uxtb	r3, r3
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d12b      	bne.n	800d7b4 <Adachi_judge+0x6a4>
 800d75c:	4b4f      	ldr	r3, [pc, #316]	; (800d89c <Adachi_judge+0x78c>)
 800d75e:	781b      	ldrb	r3, [r3, #0]
 800d760:	4618      	mov	r0, r3
 800d762:	4b4d      	ldr	r3, [pc, #308]	; (800d898 <Adachi_judge+0x788>)
 800d764:	781b      	ldrb	r3, [r3, #0]
 800d766:	1e5a      	subs	r2, r3, #1
 800d768:	494e      	ldr	r1, [pc, #312]	; (800d8a4 <Adachi_judge+0x794>)
 800d76a:	4603      	mov	r3, r0
 800d76c:	00db      	lsls	r3, r3, #3
 800d76e:	4403      	add	r3, r0
 800d770:	440b      	add	r3, r1
 800d772:	4413      	add	r3, r2
 800d774:	781a      	ldrb	r2, [r3, #0]
 800d776:	4b49      	ldr	r3, [pc, #292]	; (800d89c <Adachi_judge+0x78c>)
 800d778:	781b      	ldrb	r3, [r3, #0]
 800d77a:	4618      	mov	r0, r3
 800d77c:	4b46      	ldr	r3, [pc, #280]	; (800d898 <Adachi_judge+0x788>)
 800d77e:	781b      	ldrb	r3, [r3, #0]
 800d780:	461c      	mov	r4, r3
 800d782:	4948      	ldr	r1, [pc, #288]	; (800d8a4 <Adachi_judge+0x794>)
 800d784:	4603      	mov	r3, r0
 800d786:	00db      	lsls	r3, r3, #3
 800d788:	4403      	add	r3, r0
 800d78a:	440b      	add	r3, r1
 800d78c:	4423      	add	r3, r4
 800d78e:	781b      	ldrb	r3, [r3, #0]
 800d790:	429a      	cmp	r2, r3
 800d792:	d20f      	bcs.n	800d7b4 <Adachi_judge+0x6a4>
 800d794:	4b40      	ldr	r3, [pc, #256]	; (800d898 <Adachi_judge+0x788>)
 800d796:	781b      	ldrb	r3, [r3, #0]
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d00b      	beq.n	800d7b4 <Adachi_judge+0x6a4>
			  //??
			  L_turn_select();
 800d79c:	f7fe f9d8 	bl	800bb50 <L_turn_select>
	       	  my_direction = south;
 800d7a0:	4b3c      	ldr	r3, [pc, #240]	; (800d894 <Adachi_judge+0x784>)
 800d7a2:	2202      	movs	r2, #2
 800d7a4:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800d7a6:	4b3c      	ldr	r3, [pc, #240]	; (800d898 <Adachi_judge+0x788>)
 800d7a8:	781b      	ldrb	r3, [r3, #0]
 800d7aa:	3b01      	subs	r3, #1
 800d7ac:	b2da      	uxtb	r2, r3
 800d7ae:	4b3a      	ldr	r3, [pc, #232]	; (800d898 <Adachi_judge+0x788>)
 800d7b0:	701a      	strb	r2, [r3, #0]
 800d7b2:	e062      	b.n	800d87a <Adachi_judge+0x76a>
		  }
		  else if(wall[x][y].north == NOWALL &&walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800d7b4:	4b39      	ldr	r3, [pc, #228]	; (800d89c <Adachi_judge+0x78c>)
 800d7b6:	781b      	ldrb	r3, [r3, #0]
 800d7b8:	4619      	mov	r1, r3
 800d7ba:	4b37      	ldr	r3, [pc, #220]	; (800d898 <Adachi_judge+0x788>)
 800d7bc:	781b      	ldrb	r3, [r3, #0]
 800d7be:	4618      	mov	r0, r3
 800d7c0:	4a37      	ldr	r2, [pc, #220]	; (800d8a0 <Adachi_judge+0x790>)
 800d7c2:	460b      	mov	r3, r1
 800d7c4:	00db      	lsls	r3, r3, #3
 800d7c6:	440b      	add	r3, r1
 800d7c8:	4403      	add	r3, r0
 800d7ca:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d7ce:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d7d2:	b2db      	uxtb	r3, r3
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d12b      	bne.n	800d830 <Adachi_judge+0x720>
 800d7d8:	4b30      	ldr	r3, [pc, #192]	; (800d89c <Adachi_judge+0x78c>)
 800d7da:	781b      	ldrb	r3, [r3, #0]
 800d7dc:	4618      	mov	r0, r3
 800d7de:	4b2e      	ldr	r3, [pc, #184]	; (800d898 <Adachi_judge+0x788>)
 800d7e0:	781b      	ldrb	r3, [r3, #0]
 800d7e2:	1c5a      	adds	r2, r3, #1
 800d7e4:	492f      	ldr	r1, [pc, #188]	; (800d8a4 <Adachi_judge+0x794>)
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	00db      	lsls	r3, r3, #3
 800d7ea:	4403      	add	r3, r0
 800d7ec:	440b      	add	r3, r1
 800d7ee:	4413      	add	r3, r2
 800d7f0:	781a      	ldrb	r2, [r3, #0]
 800d7f2:	4b2a      	ldr	r3, [pc, #168]	; (800d89c <Adachi_judge+0x78c>)
 800d7f4:	781b      	ldrb	r3, [r3, #0]
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	4b27      	ldr	r3, [pc, #156]	; (800d898 <Adachi_judge+0x788>)
 800d7fa:	781b      	ldrb	r3, [r3, #0]
 800d7fc:	461c      	mov	r4, r3
 800d7fe:	4929      	ldr	r1, [pc, #164]	; (800d8a4 <Adachi_judge+0x794>)
 800d800:	4603      	mov	r3, r0
 800d802:	00db      	lsls	r3, r3, #3
 800d804:	4403      	add	r3, r0
 800d806:	440b      	add	r3, r1
 800d808:	4423      	add	r3, r4
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	429a      	cmp	r2, r3
 800d80e:	d20f      	bcs.n	800d830 <Adachi_judge+0x720>
 800d810:	4b21      	ldr	r3, [pc, #132]	; (800d898 <Adachi_judge+0x788>)
 800d812:	781b      	ldrb	r3, [r3, #0]
 800d814:	2b07      	cmp	r3, #7
 800d816:	d80b      	bhi.n	800d830 <Adachi_judge+0x720>
			  //??
			  R_turn_select();
 800d818:	f7fe f92e 	bl	800ba78 <R_turn_select>
	       	  my_direction = north;
 800d81c:	4b1d      	ldr	r3, [pc, #116]	; (800d894 <Adachi_judge+0x784>)
 800d81e:	2200      	movs	r2, #0
 800d820:	701a      	strb	r2, [r3, #0]
	       	  y++;
 800d822:	4b1d      	ldr	r3, [pc, #116]	; (800d898 <Adachi_judge+0x788>)
 800d824:	781b      	ldrb	r3, [r3, #0]
 800d826:	3301      	adds	r3, #1
 800d828:	b2da      	uxtb	r2, r3
 800d82a:	4b1b      	ldr	r3, [pc, #108]	; (800d898 <Adachi_judge+0x788>)
 800d82c:	701a      	strb	r2, [r3, #0]
 800d82e:	e024      	b.n	800d87a <Adachi_judge+0x76a>
		  }
		  else {
			  //
	          Decelerate();
 800d830:	f7fd fa5e 	bl	800acf0 <Decelerate>
	          wait(0.3);;
 800d834:	ed9f 0b14 	vldr	d0, [pc, #80]	; 800d888 <Adachi_judge+0x778>
 800d838:	f7fd f92c 	bl	800aa94 <wait>

	          if(mode.execution == 1)
 800d83c:	4b14      	ldr	r3, [pc, #80]	; (800d890 <Adachi_judge+0x780>)
 800d83e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800d842:	2b01      	cmp	r3, #1
 800d844:	d101      	bne.n	800d84a <Adachi_judge+0x73a>
	        	  Motor_PWM_Stop();
 800d846:	f7fc fbbf 	bl	8009fc8 <Motor_PWM_Stop>

	  	      rotate180();
 800d84a:	f7fe f833 	bl	800b8b4 <rotate180>
	  	      wait(0.3);;
 800d84e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800d888 <Adachi_judge+0x778>
 800d852:	f7fd f91f 	bl	800aa94 <wait>
	  	      back_calib();
 800d856:	f7fe f8a7 	bl	800b9a8 <back_calib>
	  	      wait(0.3);
 800d85a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800d888 <Adachi_judge+0x778>
 800d85e:	f7fd f919 	bl	800aa94 <wait>
	       	  Start_Accel();
 800d862:	f7fd f93d 	bl	800aae0 <Start_Accel>

	       	  my_direction = east;
 800d866:	4b0b      	ldr	r3, [pc, #44]	; (800d894 <Adachi_judge+0x784>)
 800d868:	2201      	movs	r2, #1
 800d86a:	701a      	strb	r2, [r3, #0]
	       	  x++;
 800d86c:	4b0b      	ldr	r3, [pc, #44]	; (800d89c <Adachi_judge+0x78c>)
 800d86e:	781b      	ldrb	r3, [r3, #0]
 800d870:	3301      	adds	r3, #1
 800d872:	b2da      	uxtb	r2, r3
 800d874:	4b09      	ldr	r3, [pc, #36]	; (800d89c <Adachi_judge+0x78c>)
 800d876:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800d878:	e001      	b.n	800d87e <Adachi_judge+0x76e>
 800d87a:	e000      	b.n	800d87e <Adachi_judge+0x76e>

	  default:
		  break;
 800d87c:	bf00      	nop
	  }//swtich end
}
 800d87e:	bf00      	nop
 800d880:	bd98      	pop	{r3, r4, r7, pc}
 800d882:	bf00      	nop
 800d884:	f3af 8000 	nop.w
 800d888:	33333333 	.word	0x33333333
 800d88c:	3fd33333 	.word	0x3fd33333
 800d890:	20000068 	.word	0x20000068
 800d894:	2001848a 	.word	0x2001848a
 800d898:	20014305 	.word	0x20014305
 800d89c:	20014304 	.word	0x20014304
 800d8a0:	20018efc 	.word	0x20018efc
 800d8a4:	20018a54 	.word	0x20018a54

0800d8a8 <Adachi_search>:

	  default:
		  break;
	  }//swtich end
}
void Adachi_search(){
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	af00      	add	r7, sp, #0
	//back_calib();
	/**/

	//????
	map_init();
 800d8ac:	f7fc f95c 	bl	8009b68 <map_init>
	//????
	x = y = 0;
 800d8b0:	4b33      	ldr	r3, [pc, #204]	; (800d980 <Adachi_search+0xd8>)
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	701a      	strb	r2, [r3, #0]
 800d8b6:	4b32      	ldr	r3, [pc, #200]	; (800d980 <Adachi_search+0xd8>)
 800d8b8:	781a      	ldrb	r2, [r3, #0]
 800d8ba:	4b32      	ldr	r3, [pc, #200]	; (800d984 <Adachi_search+0xdc>)
 800d8bc:	701a      	strb	r2, [r3, #0]
	//????
	my_direction=north;
 800d8be:	4b32      	ldr	r3, [pc, #200]	; (800d988 <Adachi_search+0xe0>)
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	701a      	strb	r2, [r3, #0]

	/**/

	//??
	wall_set();
 800d8c4:	f7fe fbc0 	bl	800c048 <wall_set>

	//WALL
	//wall_set()????
	wall[x][y].south = WALL;
 800d8c8:	4b2e      	ldr	r3, [pc, #184]	; (800d984 <Adachi_search+0xdc>)
 800d8ca:	781b      	ldrb	r3, [r3, #0]
 800d8cc:	461a      	mov	r2, r3
 800d8ce:	4b2c      	ldr	r3, [pc, #176]	; (800d980 <Adachi_search+0xd8>)
 800d8d0:	781b      	ldrb	r3, [r3, #0]
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	492d      	ldr	r1, [pc, #180]	; (800d98c <Adachi_search+0xe4>)
 800d8d6:	4613      	mov	r3, r2
 800d8d8:	00db      	lsls	r3, r3, #3
 800d8da:	4413      	add	r3, r2
 800d8dc:	181a      	adds	r2, r3, r0
 800d8de:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800d8e2:	2001      	movs	r0, #1
 800d8e4:	f360 1305 	bfi	r3, r0, #4, #2
 800d8e8:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	//??(??)
	Walk_Map_Update();
 800d8ec:	f7fe fa42 	bl	800bd74 <Walk_Map_Update>

	//????
	Start_Accel();
 800d8f0:	f7fd f8f6 	bl	800aae0 <Start_Accel>

	x = 0;
 800d8f4:	4b23      	ldr	r3, [pc, #140]	; (800d984 <Adachi_search+0xdc>)
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	701a      	strb	r2, [r3, #0]
	y = y + 1;
 800d8fa:	4b21      	ldr	r3, [pc, #132]	; (800d980 <Adachi_search+0xd8>)
 800d8fc:	781b      	ldrb	r3, [r3, #0]
 800d8fe:	3301      	adds	r3, #1
 800d900:	b2da      	uxtb	r2, r3
 800d902:	4b1f      	ldr	r3, [pc, #124]	; (800d980 <Adachi_search+0xd8>)
 800d904:	701a      	strb	r2, [r3, #0]

	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800d906:	e005      	b.n	800d914 <Adachi_search+0x6c>
		//
		wall_set();
 800d908:	f7fe fb9e 	bl	800c048 <wall_set>

		//
		Walk_Map_Update();
 800d90c:	f7fe fa32 	bl	800bd74 <Walk_Map_Update>

		//
		Adachi_judge();
 800d910:	f7ff fbfe 	bl	800d110 <Adachi_judge>
	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800d914:	4b1b      	ldr	r3, [pc, #108]	; (800d984 <Adachi_search+0xdc>)
 800d916:	781b      	ldrb	r3, [r3, #0]
 800d918:	2b06      	cmp	r3, #6
 800d91a:	d9f5      	bls.n	800d908 <Adachi_search+0x60>
 800d91c:	4b19      	ldr	r3, [pc, #100]	; (800d984 <Adachi_search+0xdc>)
 800d91e:	781b      	ldrb	r3, [r3, #0]
 800d920:	2b07      	cmp	r3, #7
 800d922:	d8f1      	bhi.n	800d908 <Adachi_search+0x60>
 800d924:	4b16      	ldr	r3, [pc, #88]	; (800d980 <Adachi_search+0xd8>)
 800d926:	781b      	ldrb	r3, [r3, #0]
 800d928:	2b06      	cmp	r3, #6
 800d92a:	d9ed      	bls.n	800d908 <Adachi_search+0x60>
 800d92c:	4b14      	ldr	r3, [pc, #80]	; (800d980 <Adachi_search+0xd8>)
 800d92e:	781b      	ldrb	r3, [r3, #0]
 800d930:	2b07      	cmp	r3, #7
 800d932:	d8e9      	bhi.n	800d908 <Adachi_search+0x60>

	}

	//after-gall#2
	      Decelerate();
 800d934:	f7fd f9dc 	bl	800acf0 <Decelerate>
	      mode.LED = 7;
 800d938:	4b15      	ldr	r3, [pc, #84]	; (800d990 <Adachi_search+0xe8>)
 800d93a:	2207      	movs	r2, #7
 800d93c:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800d93e:	f7fc fde3 	bl	800a508 <LED_Change>
	      HAL_Delay(1000);
 800d942:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d946:	f002 ff1f 	bl	8010788 <HAL_Delay>

//	      mapcopy();
//	      Flash_store();
	      mode.LED = 0;
 800d94a:	4b11      	ldr	r3, [pc, #68]	; (800d990 <Adachi_search+0xe8>)
 800d94c:	2200      	movs	r2, #0
 800d94e:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800d950:	f7fc fdda 	bl	800a508 <LED_Change>
	      mapcopy();
 800d954:	f7fc f98a 	bl	8009c6c <mapcopy>
	      Flash_store();
 800d958:	f7fc fa72 	bl	8009e40 <Flash_store>


	      //? 2?2?
	      goal_area_search();
 800d95c:	f7fe fcb8 	bl	800c2d0 <goal_area_search>
	  	  Decelerate();
	      rotate180();
	      wait(0.3);
	      back_calib();
#endif
	      wait(0.3);
 800d960:	ed9f 0b05 	vldr	d0, [pc, #20]	; 800d978 <Adachi_search+0xd0>
 800d964:	f7fd f896 	bl	800aa94 <wait>
	      mapcopy();
 800d968:	f7fc f980 	bl	8009c6c <mapcopy>
	      Flash_store();
 800d96c:	f7fc fa68 	bl	8009e40 <Flash_store>
	      //mode.execution = 3;
	      while(1)
	      {

	    	  Motor_PWM_Stop();
 800d970:	f7fc fb2a 	bl	8009fc8 <Motor_PWM_Stop>
 800d974:	e7fc      	b.n	800d970 <Adachi_search+0xc8>
 800d976:	bf00      	nop
 800d978:	33333333 	.word	0x33333333
 800d97c:	3fd33333 	.word	0x3fd33333
 800d980:	20014305 	.word	0x20014305
 800d984:	20014304 	.word	0x20014304
 800d988:	2001848a 	.word	0x2001848a
 800d98c:	20018efc 	.word	0x20018efc
 800d990:	20000068 	.word	0x20000068

0800d994 <Map_Load>:
	      }
}
void Map_Load(){
 800d994:	b598      	push	{r3, r4, r7, lr}
 800d996:	af00      	add	r7, sp, #0
	//ROM??RAM
	Flash_load();
 800d998:	f7fc fa40 	bl	8009e1c <Flash_load>

	//work_ram[]??wall[][]walk_map[][]
	static int i = 0, j=0,k=0;

	//
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 800d99c:	4b57      	ldr	r3, [pc, #348]	; (800dafc <Map_Load+0x168>)
 800d99e:	2208      	movs	r2, #8
 800d9a0:	601a      	str	r2, [r3, #0]
 800d9a2:	e075      	b.n	800da90 <Map_Load+0xfc>
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 800d9a4:	4b56      	ldr	r3, [pc, #344]	; (800db00 <Map_Load+0x16c>)
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	601a      	str	r2, [r3, #0]
 800d9aa:	e068      	b.n	800da7e <Map_Load+0xea>
			wall[i][j].north = work_ram[k];
 800d9ac:	4b55      	ldr	r3, [pc, #340]	; (800db04 <Map_Load+0x170>)
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	4a55      	ldr	r2, [pc, #340]	; (800db08 <Map_Load+0x174>)
 800d9b2:	5cd1      	ldrb	r1, [r2, r3]
 800d9b4:	4b52      	ldr	r3, [pc, #328]	; (800db00 <Map_Load+0x16c>)
 800d9b6:	681a      	ldr	r2, [r3, #0]
 800d9b8:	4b50      	ldr	r3, [pc, #320]	; (800dafc <Map_Load+0x168>)
 800d9ba:	681c      	ldr	r4, [r3, #0]
 800d9bc:	460b      	mov	r3, r1
 800d9be:	f003 0303 	and.w	r3, r3, #3
 800d9c2:	b2d8      	uxtb	r0, r3
 800d9c4:	4951      	ldr	r1, [pc, #324]	; (800db0c <Map_Load+0x178>)
 800d9c6:	4613      	mov	r3, r2
 800d9c8:	00db      	lsls	r3, r3, #3
 800d9ca:	4413      	add	r3, r2
 800d9cc:	191a      	adds	r2, r3, r4
 800d9ce:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800d9d2:	f360 0301 	bfi	r3, r0, #0, #2
 800d9d6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
			wall[i][j].east = work_ram[k+1];
 800d9da:	4b4a      	ldr	r3, [pc, #296]	; (800db04 <Map_Load+0x170>)
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	3301      	adds	r3, #1
 800d9e0:	4a49      	ldr	r2, [pc, #292]	; (800db08 <Map_Load+0x174>)
 800d9e2:	5cd1      	ldrb	r1, [r2, r3]
 800d9e4:	4b46      	ldr	r3, [pc, #280]	; (800db00 <Map_Load+0x16c>)
 800d9e6:	681a      	ldr	r2, [r3, #0]
 800d9e8:	4b44      	ldr	r3, [pc, #272]	; (800dafc <Map_Load+0x168>)
 800d9ea:	681c      	ldr	r4, [r3, #0]
 800d9ec:	460b      	mov	r3, r1
 800d9ee:	f003 0303 	and.w	r3, r3, #3
 800d9f2:	b2d8      	uxtb	r0, r3
 800d9f4:	4945      	ldr	r1, [pc, #276]	; (800db0c <Map_Load+0x178>)
 800d9f6:	4613      	mov	r3, r2
 800d9f8:	00db      	lsls	r3, r3, #3
 800d9fa:	4413      	add	r3, r2
 800d9fc:	191a      	adds	r2, r3, r4
 800d9fe:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800da02:	f360 0383 	bfi	r3, r0, #2, #2
 800da06:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
			wall[i][j].south = work_ram[k+2];
 800da0a:	4b3e      	ldr	r3, [pc, #248]	; (800db04 <Map_Load+0x170>)
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	3302      	adds	r3, #2
 800da10:	4a3d      	ldr	r2, [pc, #244]	; (800db08 <Map_Load+0x174>)
 800da12:	5cd1      	ldrb	r1, [r2, r3]
 800da14:	4b3a      	ldr	r3, [pc, #232]	; (800db00 <Map_Load+0x16c>)
 800da16:	681a      	ldr	r2, [r3, #0]
 800da18:	4b38      	ldr	r3, [pc, #224]	; (800dafc <Map_Load+0x168>)
 800da1a:	681c      	ldr	r4, [r3, #0]
 800da1c:	460b      	mov	r3, r1
 800da1e:	f003 0303 	and.w	r3, r3, #3
 800da22:	b2d8      	uxtb	r0, r3
 800da24:	4939      	ldr	r1, [pc, #228]	; (800db0c <Map_Load+0x178>)
 800da26:	4613      	mov	r3, r2
 800da28:	00db      	lsls	r3, r3, #3
 800da2a:	4413      	add	r3, r2
 800da2c:	191a      	adds	r2, r3, r4
 800da2e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800da32:	f360 1305 	bfi	r3, r0, #4, #2
 800da36:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
			wall[i][j].west = work_ram[k+3];
 800da3a:	4b32      	ldr	r3, [pc, #200]	; (800db04 <Map_Load+0x170>)
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	3303      	adds	r3, #3
 800da40:	4a31      	ldr	r2, [pc, #196]	; (800db08 <Map_Load+0x174>)
 800da42:	5cd1      	ldrb	r1, [r2, r3]
 800da44:	4b2e      	ldr	r3, [pc, #184]	; (800db00 <Map_Load+0x16c>)
 800da46:	681a      	ldr	r2, [r3, #0]
 800da48:	4b2c      	ldr	r3, [pc, #176]	; (800dafc <Map_Load+0x168>)
 800da4a:	681c      	ldr	r4, [r3, #0]
 800da4c:	460b      	mov	r3, r1
 800da4e:	f003 0303 	and.w	r3, r3, #3
 800da52:	b2d8      	uxtb	r0, r3
 800da54:	492d      	ldr	r1, [pc, #180]	; (800db0c <Map_Load+0x178>)
 800da56:	4613      	mov	r3, r2
 800da58:	00db      	lsls	r3, r3, #3
 800da5a:	4413      	add	r3, r2
 800da5c:	191a      	adds	r2, r3, r4
 800da5e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800da62:	f360 1387 	bfi	r3, r0, #6, #2
 800da66:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
			k+=4;
 800da6a:	4b26      	ldr	r3, [pc, #152]	; (800db04 <Map_Load+0x170>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	3304      	adds	r3, #4
 800da70:	4a24      	ldr	r2, [pc, #144]	; (800db04 <Map_Load+0x170>)
 800da72:	6013      	str	r3, [r2, #0]
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 800da74:	4b22      	ldr	r3, [pc, #136]	; (800db00 <Map_Load+0x16c>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	3301      	adds	r3, #1
 800da7a:	4a21      	ldr	r2, [pc, #132]	; (800db00 <Map_Load+0x16c>)
 800da7c:	6013      	str	r3, [r2, #0]
 800da7e:	4b20      	ldr	r3, [pc, #128]	; (800db00 <Map_Load+0x16c>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	2b08      	cmp	r3, #8
 800da84:	dd92      	ble.n	800d9ac <Map_Load+0x18>
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 800da86:	4b1d      	ldr	r3, [pc, #116]	; (800dafc <Map_Load+0x168>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	3b01      	subs	r3, #1
 800da8c:	4a1b      	ldr	r2, [pc, #108]	; (800dafc <Map_Load+0x168>)
 800da8e:	6013      	str	r3, [r2, #0]
 800da90:	4b1a      	ldr	r3, [pc, #104]	; (800dafc <Map_Load+0x168>)
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	2b00      	cmp	r3, #0
 800da96:	da85      	bge.n	800d9a4 <Map_Load+0x10>
		//k60??4*NOS*NOS ????

	}

	//??
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 800da98:	4b18      	ldr	r3, [pc, #96]	; (800dafc <Map_Load+0x168>)
 800da9a:	2208      	movs	r2, #8
 800da9c:	601a      	str	r2, [r3, #0]
 800da9e:	e026      	b.n	800daee <Map_Load+0x15a>
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 800daa0:	4b17      	ldr	r3, [pc, #92]	; (800db00 <Map_Load+0x16c>)
 800daa2:	2200      	movs	r2, #0
 800daa4:	601a      	str	r2, [r3, #0]
 800daa6:	e019      	b.n	800dadc <Map_Load+0x148>
			walk_map[i][j] = work_ram[k];
 800daa8:	4b16      	ldr	r3, [pc, #88]	; (800db04 <Map_Load+0x170>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	4a14      	ldr	r2, [pc, #80]	; (800db00 <Map_Load+0x16c>)
 800daae:	6812      	ldr	r2, [r2, #0]
 800dab0:	4912      	ldr	r1, [pc, #72]	; (800dafc <Map_Load+0x168>)
 800dab2:	6809      	ldr	r1, [r1, #0]
 800dab4:	4814      	ldr	r0, [pc, #80]	; (800db08 <Map_Load+0x174>)
 800dab6:	5cc4      	ldrb	r4, [r0, r3]
 800dab8:	4815      	ldr	r0, [pc, #84]	; (800db10 <Map_Load+0x17c>)
 800daba:	4613      	mov	r3, r2
 800dabc:	00db      	lsls	r3, r3, #3
 800dabe:	4413      	add	r3, r2
 800dac0:	4403      	add	r3, r0
 800dac2:	440b      	add	r3, r1
 800dac4:	4622      	mov	r2, r4
 800dac6:	701a      	strb	r2, [r3, #0]
			k+=1;
 800dac8:	4b0e      	ldr	r3, [pc, #56]	; (800db04 <Map_Load+0x170>)
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	3301      	adds	r3, #1
 800dace:	4a0d      	ldr	r2, [pc, #52]	; (800db04 <Map_Load+0x170>)
 800dad0:	6013      	str	r3, [r2, #0]
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 800dad2:	4b0b      	ldr	r3, [pc, #44]	; (800db00 <Map_Load+0x16c>)
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	3301      	adds	r3, #1
 800dad8:	4a09      	ldr	r2, [pc, #36]	; (800db00 <Map_Load+0x16c>)
 800dada:	6013      	str	r3, [r2, #0]
 800dadc:	4b08      	ldr	r3, [pc, #32]	; (800db00 <Map_Load+0x16c>)
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	2b08      	cmp	r3, #8
 800dae2:	dde1      	ble.n	800daa8 <Map_Load+0x114>
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 800dae4:	4b05      	ldr	r3, [pc, #20]	; (800dafc <Map_Load+0x168>)
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	3b01      	subs	r3, #1
 800daea:	4a04      	ldr	r2, [pc, #16]	; (800dafc <Map_Load+0x168>)
 800daec:	6013      	str	r3, [r2, #0]
 800daee:	4b03      	ldr	r3, [pc, #12]	; (800dafc <Map_Load+0x168>)
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	dad4      	bge.n	800daa0 <Map_Load+0x10c>
		}
	}

}
 800daf6:	bf00      	nop
 800daf8:	bd98      	pop	{r3, r4, r7, pc}
 800dafa:	bf00      	nop
 800dafc:	2001834c 	.word	0x2001834c
 800db00:	20018350 	.word	0x20018350
 800db04:	20018354 	.word	0x20018354
 800db08:	20014310 	.word	0x20014310
 800db0c:	20018efc 	.word	0x20018efc
 800db10:	20018a54 	.word	0x20018a54
 800db14:	00000000 	.word	0x00000000

0800db18 <Adachi_search2>:

	  default:
		  break;
	  }//swtich end
}
void Adachi_search2(){
 800db18:	b580      	push	{r7, lr}
 800db1a:	af00      	add	r7, sp, #0
	//back_calib();
	/**/

	Map_Load();
 800db1c:	f7ff ff3a 	bl	800d994 <Map_Load>

	//????
	x = y = 0;
 800db20:	4b33      	ldr	r3, [pc, #204]	; (800dbf0 <Adachi_search2+0xd8>)
 800db22:	2200      	movs	r2, #0
 800db24:	701a      	strb	r2, [r3, #0]
 800db26:	4b32      	ldr	r3, [pc, #200]	; (800dbf0 <Adachi_search2+0xd8>)
 800db28:	781a      	ldrb	r2, [r3, #0]
 800db2a:	4b32      	ldr	r3, [pc, #200]	; (800dbf4 <Adachi_search2+0xdc>)
 800db2c:	701a      	strb	r2, [r3, #0]
	//????
	my_direction=north;
 800db2e:	4b32      	ldr	r3, [pc, #200]	; (800dbf8 <Adachi_search2+0xe0>)
 800db30:	2200      	movs	r2, #0
 800db32:	701a      	strb	r2, [r3, #0]

	/**/

	//??
	wall_set();
 800db34:	f7fe fa88 	bl	800c048 <wall_set>

	//WALL
	//wall_set()????
	wall[x][y].south = WALL;
 800db38:	4b2e      	ldr	r3, [pc, #184]	; (800dbf4 <Adachi_search2+0xdc>)
 800db3a:	781b      	ldrb	r3, [r3, #0]
 800db3c:	461a      	mov	r2, r3
 800db3e:	4b2c      	ldr	r3, [pc, #176]	; (800dbf0 <Adachi_search2+0xd8>)
 800db40:	781b      	ldrb	r3, [r3, #0]
 800db42:	4618      	mov	r0, r3
 800db44:	492d      	ldr	r1, [pc, #180]	; (800dbfc <Adachi_search2+0xe4>)
 800db46:	4613      	mov	r3, r2
 800db48:	00db      	lsls	r3, r3, #3
 800db4a:	4413      	add	r3, r2
 800db4c:	181a      	adds	r2, r3, r0
 800db4e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800db52:	2001      	movs	r0, #1
 800db54:	f360 1305 	bfi	r3, r0, #4, #2
 800db58:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	//??(??)
	Walk_Map_Update();
 800db5c:	f7fe f90a 	bl	800bd74 <Walk_Map_Update>

	//????
	Start_Accel();
 800db60:	f7fc ffbe 	bl	800aae0 <Start_Accel>

	x = 0;
 800db64:	4b23      	ldr	r3, [pc, #140]	; (800dbf4 <Adachi_search2+0xdc>)
 800db66:	2200      	movs	r2, #0
 800db68:	701a      	strb	r2, [r3, #0]
	y = y + 1;
 800db6a:	4b21      	ldr	r3, [pc, #132]	; (800dbf0 <Adachi_search2+0xd8>)
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	3301      	adds	r3, #1
 800db70:	b2da      	uxtb	r2, r3
 800db72:	4b1f      	ldr	r3, [pc, #124]	; (800dbf0 <Adachi_search2+0xd8>)
 800db74:	701a      	strb	r2, [r3, #0]

	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800db76:	e005      	b.n	800db84 <Adachi_search2+0x6c>
		//
		wall_set();
 800db78:	f7fe fa66 	bl	800c048 <wall_set>

		//
		Walk_Map_Update();
 800db7c:	f7fe f8fa 	bl	800bd74 <Walk_Map_Update>

		//
		Adachi_judge();
 800db80:	f7ff fac6 	bl	800d110 <Adachi_judge>
	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800db84:	4b1b      	ldr	r3, [pc, #108]	; (800dbf4 <Adachi_search2+0xdc>)
 800db86:	781b      	ldrb	r3, [r3, #0]
 800db88:	2b06      	cmp	r3, #6
 800db8a:	d9f5      	bls.n	800db78 <Adachi_search2+0x60>
 800db8c:	4b19      	ldr	r3, [pc, #100]	; (800dbf4 <Adachi_search2+0xdc>)
 800db8e:	781b      	ldrb	r3, [r3, #0]
 800db90:	2b07      	cmp	r3, #7
 800db92:	d8f1      	bhi.n	800db78 <Adachi_search2+0x60>
 800db94:	4b16      	ldr	r3, [pc, #88]	; (800dbf0 <Adachi_search2+0xd8>)
 800db96:	781b      	ldrb	r3, [r3, #0]
 800db98:	2b06      	cmp	r3, #6
 800db9a:	d9ed      	bls.n	800db78 <Adachi_search2+0x60>
 800db9c:	4b14      	ldr	r3, [pc, #80]	; (800dbf0 <Adachi_search2+0xd8>)
 800db9e:	781b      	ldrb	r3, [r3, #0]
 800dba0:	2b07      	cmp	r3, #7
 800dba2:	d8e9      	bhi.n	800db78 <Adachi_search2+0x60>
	}

	//after-gall#2
	      Decelerate();
 800dba4:	f7fd f8a4 	bl	800acf0 <Decelerate>
	      mode.LED = 7;
 800dba8:	4b15      	ldr	r3, [pc, #84]	; (800dc00 <Adachi_search2+0xe8>)
 800dbaa:	2207      	movs	r2, #7
 800dbac:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800dbae:	f7fc fcab 	bl	800a508 <LED_Change>
	      HAL_Delay(1000);
 800dbb2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800dbb6:	f002 fde7 	bl	8010788 <HAL_Delay>
//	      mapcopy();
//	      Flash_store();
	      mode.LED = 0;
 800dbba:	4b11      	ldr	r3, [pc, #68]	; (800dc00 <Adachi_search2+0xe8>)
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800dbc0:	f7fc fca2 	bl	800a508 <LED_Change>
	      mapcopy();
 800dbc4:	f7fc f852 	bl	8009c6c <mapcopy>
	      Flash_store();
 800dbc8:	f7fc f93a 	bl	8009e40 <Flash_store>

	      //? 2?2?
	      goal_area_search();
 800dbcc:	f7fe fb80 	bl	800c2d0 <goal_area_search>
	  	  Decelerate();
	      rotate180();
	      wait(0.3);
	      back_calib();
#endif
	      wait(0.3);
 800dbd0:	ed9f 0b05 	vldr	d0, [pc, #20]	; 800dbe8 <Adachi_search2+0xd0>
 800dbd4:	f7fc ff5e 	bl	800aa94 <wait>
	      mapcopy();
 800dbd8:	f7fc f848 	bl	8009c6c <mapcopy>
	      Flash_store();
 800dbdc:	f7fc f930 	bl	8009e40 <Flash_store>
	      //mode.execution = 3;
	      Motor_PWM_Stop();
 800dbe0:	f7fc f9f2 	bl	8009fc8 <Motor_PWM_Stop>
}
 800dbe4:	bf00      	nop
 800dbe6:	bd80      	pop	{r7, pc}
 800dbe8:	33333333 	.word	0x33333333
 800dbec:	3fd33333 	.word	0x3fd33333
 800dbf0:	20014305 	.word	0x20014305
 800dbf4:	20014304 	.word	0x20014304
 800dbf8:	2001848a 	.word	0x2001848a
 800dbfc:	20018efc 	.word	0x20018efc
 800dc00:	20000068 	.word	0x20000068
 800dc04:	00000000 	.word	0x00000000

0800dc08 <Shortest_Run_Judge>:


void Shortest_Run_Judge(){
 800dc08:	b598      	push	{r3, r4, r7, lr}
 800dc0a:	af00      	add	r7, sp, #0
	/*------?-----*/
	mode.turn = 1;
 800dc0c:	4b98      	ldr	r3, [pc, #608]	; (800de70 <Shortest_Run_Judge+0x268>)
 800dc0e:	2201      	movs	r2, #1
 800dc10:	725a      	strb	r2, [r3, #9]
	// 2 : ?                  //
	// 3 : IMU?       //
	/*----------------------------*/


	switch(my_direction){
 800dc12:	4b98      	ldr	r3, [pc, #608]	; (800de74 <Shortest_Run_Judge+0x26c>)
 800dc14:	781b      	ldrb	r3, [r3, #0]
 800dc16:	2b03      	cmp	r3, #3
 800dc18:	f200 8398 	bhi.w	800e34c <Shortest_Run_Judge+0x744>
 800dc1c:	a201      	add	r2, pc, #4	; (adr r2, 800dc24 <Shortest_Run_Judge+0x1c>)
 800dc1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc22:	bf00      	nop
 800dc24:	0800dc35 	.word	0x0800dc35
 800dc28:	0800dde9 	.word	0x0800dde9
 800dc2c:	0800dfc1 	.word	0x0800dfc1
 800dc30:	0800e199 	.word	0x0800e199
	  		  case north:
	  			  if(wall[x][y].north == NOWALL &&walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800dc34:	4b90      	ldr	r3, [pc, #576]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dc36:	781b      	ldrb	r3, [r3, #0]
 800dc38:	4619      	mov	r1, r3
 800dc3a:	4b90      	ldr	r3, [pc, #576]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dc3c:	781b      	ldrb	r3, [r3, #0]
 800dc3e:	4618      	mov	r0, r3
 800dc40:	4a8f      	ldr	r2, [pc, #572]	; (800de80 <Shortest_Run_Judge+0x278>)
 800dc42:	460b      	mov	r3, r1
 800dc44:	00db      	lsls	r3, r3, #3
 800dc46:	440b      	add	r3, r1
 800dc48:	4403      	add	r3, r0
 800dc4a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800dc4e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800dc52:	b2db      	uxtb	r3, r3
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d12b      	bne.n	800dcb0 <Shortest_Run_Judge+0xa8>
 800dc58:	4b87      	ldr	r3, [pc, #540]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dc5a:	781b      	ldrb	r3, [r3, #0]
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	4b87      	ldr	r3, [pc, #540]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dc60:	781b      	ldrb	r3, [r3, #0]
 800dc62:	1c5a      	adds	r2, r3, #1
 800dc64:	4987      	ldr	r1, [pc, #540]	; (800de84 <Shortest_Run_Judge+0x27c>)
 800dc66:	4603      	mov	r3, r0
 800dc68:	00db      	lsls	r3, r3, #3
 800dc6a:	4403      	add	r3, r0
 800dc6c:	440b      	add	r3, r1
 800dc6e:	4413      	add	r3, r2
 800dc70:	781a      	ldrb	r2, [r3, #0]
 800dc72:	4b81      	ldr	r3, [pc, #516]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dc74:	781b      	ldrb	r3, [r3, #0]
 800dc76:	4618      	mov	r0, r3
 800dc78:	4b80      	ldr	r3, [pc, #512]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dc7a:	781b      	ldrb	r3, [r3, #0]
 800dc7c:	461c      	mov	r4, r3
 800dc7e:	4981      	ldr	r1, [pc, #516]	; (800de84 <Shortest_Run_Judge+0x27c>)
 800dc80:	4603      	mov	r3, r0
 800dc82:	00db      	lsls	r3, r3, #3
 800dc84:	4403      	add	r3, r0
 800dc86:	440b      	add	r3, r1
 800dc88:	4423      	add	r3, r4
 800dc8a:	781b      	ldrb	r3, [r3, #0]
 800dc8c:	429a      	cmp	r2, r3
 800dc8e:	d20f      	bcs.n	800dcb0 <Shortest_Run_Judge+0xa8>
 800dc90:	4b7a      	ldr	r3, [pc, #488]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dc92:	781b      	ldrb	r3, [r3, #0]
 800dc94:	2b07      	cmp	r3, #7
 800dc96:	d80b      	bhi.n	800dcb0 <Shortest_Run_Judge+0xa8>
	  				  //
	  				  straight();
 800dc98:	f7fd f8d6 	bl	800ae48 <straight>
	  				  my_direction = north;
 800dc9c:	4b75      	ldr	r3, [pc, #468]	; (800de74 <Shortest_Run_Judge+0x26c>)
 800dc9e:	2200      	movs	r2, #0
 800dca0:	701a      	strb	r2, [r3, #0]
	  				  y++;
 800dca2:	4b76      	ldr	r3, [pc, #472]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dca4:	781b      	ldrb	r3, [r3, #0]
 800dca6:	3301      	adds	r3, #1
 800dca8:	b2da      	uxtb	r2, r3
 800dcaa:	4b74      	ldr	r3, [pc, #464]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dcac:	701a      	strb	r2, [r3, #0]
 800dcae:	e09a      	b.n	800dde6 <Shortest_Run_Judge+0x1de>
	  			  }
	  			  else if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800dcb0:	4b71      	ldr	r3, [pc, #452]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dcb2:	781b      	ldrb	r3, [r3, #0]
 800dcb4:	4619      	mov	r1, r3
 800dcb6:	4b71      	ldr	r3, [pc, #452]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dcb8:	781b      	ldrb	r3, [r3, #0]
 800dcba:	4618      	mov	r0, r3
 800dcbc:	4a70      	ldr	r2, [pc, #448]	; (800de80 <Shortest_Run_Judge+0x278>)
 800dcbe:	460b      	mov	r3, r1
 800dcc0:	00db      	lsls	r3, r3, #3
 800dcc2:	440b      	add	r3, r1
 800dcc4:	4403      	add	r3, r0
 800dcc6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800dcca:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800dcce:	b2db      	uxtb	r3, r3
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d12b      	bne.n	800dd2c <Shortest_Run_Judge+0x124>
 800dcd4:	4b68      	ldr	r3, [pc, #416]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dcd6:	781b      	ldrb	r3, [r3, #0]
 800dcd8:	1e5a      	subs	r2, r3, #1
 800dcda:	4b68      	ldr	r3, [pc, #416]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	4618      	mov	r0, r3
 800dce0:	4968      	ldr	r1, [pc, #416]	; (800de84 <Shortest_Run_Judge+0x27c>)
 800dce2:	4613      	mov	r3, r2
 800dce4:	00db      	lsls	r3, r3, #3
 800dce6:	4413      	add	r3, r2
 800dce8:	440b      	add	r3, r1
 800dcea:	4403      	add	r3, r0
 800dcec:	781a      	ldrb	r2, [r3, #0]
 800dcee:	4b62      	ldr	r3, [pc, #392]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dcf0:	781b      	ldrb	r3, [r3, #0]
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	4b61      	ldr	r3, [pc, #388]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dcf6:	781b      	ldrb	r3, [r3, #0]
 800dcf8:	461c      	mov	r4, r3
 800dcfa:	4962      	ldr	r1, [pc, #392]	; (800de84 <Shortest_Run_Judge+0x27c>)
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	00db      	lsls	r3, r3, #3
 800dd00:	4403      	add	r3, r0
 800dd02:	440b      	add	r3, r1
 800dd04:	4423      	add	r3, r4
 800dd06:	781b      	ldrb	r3, [r3, #0]
 800dd08:	429a      	cmp	r2, r3
 800dd0a:	d20f      	bcs.n	800dd2c <Shortest_Run_Judge+0x124>
 800dd0c:	4b5a      	ldr	r3, [pc, #360]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dd0e:	781b      	ldrb	r3, [r3, #0]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d00b      	beq.n	800dd2c <Shortest_Run_Judge+0x124>
	  				  //
	  				  L_turn_select();
 800dd14:	f7fd ff1c 	bl	800bb50 <L_turn_select>
	  				  my_direction = west;
 800dd18:	4b56      	ldr	r3, [pc, #344]	; (800de74 <Shortest_Run_Judge+0x26c>)
 800dd1a:	2203      	movs	r2, #3
 800dd1c:	701a      	strb	r2, [r3, #0]
	  			      x--;
 800dd1e:	4b56      	ldr	r3, [pc, #344]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dd20:	781b      	ldrb	r3, [r3, #0]
 800dd22:	3b01      	subs	r3, #1
 800dd24:	b2da      	uxtb	r2, r3
 800dd26:	4b54      	ldr	r3, [pc, #336]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dd28:	701a      	strb	r2, [r3, #0]
 800dd2a:	e05c      	b.n	800dde6 <Shortest_Run_Judge+0x1de>
	  			  }
	  			  else if(wall[x][y].east == NOWALL &&walk_map[x+1][y] < walk_map[x][y] && x <  NUMBER_OF_SQUARES-1){
 800dd2c:	4b52      	ldr	r3, [pc, #328]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dd2e:	781b      	ldrb	r3, [r3, #0]
 800dd30:	4619      	mov	r1, r3
 800dd32:	4b52      	ldr	r3, [pc, #328]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dd34:	781b      	ldrb	r3, [r3, #0]
 800dd36:	4618      	mov	r0, r3
 800dd38:	4a51      	ldr	r2, [pc, #324]	; (800de80 <Shortest_Run_Judge+0x278>)
 800dd3a:	460b      	mov	r3, r1
 800dd3c:	00db      	lsls	r3, r3, #3
 800dd3e:	440b      	add	r3, r1
 800dd40:	4403      	add	r3, r0
 800dd42:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800dd46:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800dd4a:	b2db      	uxtb	r3, r3
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d12b      	bne.n	800dda8 <Shortest_Run_Judge+0x1a0>
 800dd50:	4b49      	ldr	r3, [pc, #292]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dd52:	781b      	ldrb	r3, [r3, #0]
 800dd54:	1c5a      	adds	r2, r3, #1
 800dd56:	4b49      	ldr	r3, [pc, #292]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dd58:	781b      	ldrb	r3, [r3, #0]
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	4949      	ldr	r1, [pc, #292]	; (800de84 <Shortest_Run_Judge+0x27c>)
 800dd5e:	4613      	mov	r3, r2
 800dd60:	00db      	lsls	r3, r3, #3
 800dd62:	4413      	add	r3, r2
 800dd64:	440b      	add	r3, r1
 800dd66:	4403      	add	r3, r0
 800dd68:	781a      	ldrb	r2, [r3, #0]
 800dd6a:	4b43      	ldr	r3, [pc, #268]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dd6c:	781b      	ldrb	r3, [r3, #0]
 800dd6e:	4618      	mov	r0, r3
 800dd70:	4b42      	ldr	r3, [pc, #264]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dd72:	781b      	ldrb	r3, [r3, #0]
 800dd74:	461c      	mov	r4, r3
 800dd76:	4943      	ldr	r1, [pc, #268]	; (800de84 <Shortest_Run_Judge+0x27c>)
 800dd78:	4603      	mov	r3, r0
 800dd7a:	00db      	lsls	r3, r3, #3
 800dd7c:	4403      	add	r3, r0
 800dd7e:	440b      	add	r3, r1
 800dd80:	4423      	add	r3, r4
 800dd82:	781b      	ldrb	r3, [r3, #0]
 800dd84:	429a      	cmp	r2, r3
 800dd86:	d20f      	bcs.n	800dda8 <Shortest_Run_Judge+0x1a0>
 800dd88:	4b3b      	ldr	r3, [pc, #236]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dd8a:	781b      	ldrb	r3, [r3, #0]
 800dd8c:	2b07      	cmp	r3, #7
 800dd8e:	d80b      	bhi.n	800dda8 <Shortest_Run_Judge+0x1a0>
	  				  //
	  				  R_turn_select();
 800dd90:	f7fd fe72 	bl	800ba78 <R_turn_select>
	  		          my_direction = east;
 800dd94:	4b37      	ldr	r3, [pc, #220]	; (800de74 <Shortest_Run_Judge+0x26c>)
 800dd96:	2201      	movs	r2, #1
 800dd98:	701a      	strb	r2, [r3, #0]
	  		          x++;
 800dd9a:	4b37      	ldr	r3, [pc, #220]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dd9c:	781b      	ldrb	r3, [r3, #0]
 800dd9e:	3301      	adds	r3, #1
 800dda0:	b2da      	uxtb	r2, r3
 800dda2:	4b35      	ldr	r3, [pc, #212]	; (800de78 <Shortest_Run_Judge+0x270>)
 800dda4:	701a      	strb	r2, [r3, #0]
 800dda6:	e01e      	b.n	800dde6 <Shortest_Run_Judge+0x1de>
	  			  }

	  			  else {
	  				  //
	  		          Decelerate();
 800dda8:	f7fc ffa2 	bl	800acf0 <Decelerate>
	  		          wait(0.3);;
 800ddac:	ed9f 0b2e 	vldr	d0, [pc, #184]	; 800de68 <Shortest_Run_Judge+0x260>
 800ddb0:	f7fc fe70 	bl	800aa94 <wait>

	  		          if(mode.execution == 1)
 800ddb4:	4b2e      	ldr	r3, [pc, #184]	; (800de70 <Shortest_Run_Judge+0x268>)
 800ddb6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800ddba:	2b01      	cmp	r3, #1
 800ddbc:	d101      	bne.n	800ddc2 <Shortest_Run_Judge+0x1ba>
	  		        	  Motor_PWM_Stop();
 800ddbe:	f7fc f903 	bl	8009fc8 <Motor_PWM_Stop>

	  		  	      rotate180();
 800ddc2:	f7fd fd77 	bl	800b8b4 <rotate180>
	  		  	      wait(0.3);;
 800ddc6:	ed9f 0b28 	vldr	d0, [pc, #160]	; 800de68 <Shortest_Run_Judge+0x260>
 800ddca:	f7fc fe63 	bl	800aa94 <wait>
	  		       	  Accelerate();
 800ddce:	f7fc fedf 	bl	800ab90 <Accelerate>
	  		       	  my_direction = south;
 800ddd2:	4b28      	ldr	r3, [pc, #160]	; (800de74 <Shortest_Run_Judge+0x26c>)
 800ddd4:	2202      	movs	r2, #2
 800ddd6:	701a      	strb	r2, [r3, #0]
	  		       	  y--;
 800ddd8:	4b28      	ldr	r3, [pc, #160]	; (800de7c <Shortest_Run_Judge+0x274>)
 800ddda:	781b      	ldrb	r3, [r3, #0]
 800dddc:	3b01      	subs	r3, #1
 800ddde:	b2da      	uxtb	r2, r3
 800dde0:	4b26      	ldr	r3, [pc, #152]	; (800de7c <Shortest_Run_Judge+0x274>)
 800dde2:	701a      	strb	r2, [r3, #0]
	  			  }
	  			  break;
 800dde4:	e2b3      	b.n	800e34e <Shortest_Run_Judge+0x746>
 800dde6:	e2b2      	b.n	800e34e <Shortest_Run_Judge+0x746>

	  		  case east:

	  			  if(wall[x][y].east == NOWALL && walk_map[x+1][y] < walk_map[x][y] && x < NUMBER_OF_SQUARES-1){
 800dde8:	4b23      	ldr	r3, [pc, #140]	; (800de78 <Shortest_Run_Judge+0x270>)
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	4619      	mov	r1, r3
 800ddee:	4b23      	ldr	r3, [pc, #140]	; (800de7c <Shortest_Run_Judge+0x274>)
 800ddf0:	781b      	ldrb	r3, [r3, #0]
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	4a22      	ldr	r2, [pc, #136]	; (800de80 <Shortest_Run_Judge+0x278>)
 800ddf6:	460b      	mov	r3, r1
 800ddf8:	00db      	lsls	r3, r3, #3
 800ddfa:	440b      	add	r3, r1
 800ddfc:	4403      	add	r3, r0
 800ddfe:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800de02:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800de06:	b2db      	uxtb	r3, r3
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d13d      	bne.n	800de88 <Shortest_Run_Judge+0x280>
 800de0c:	4b1a      	ldr	r3, [pc, #104]	; (800de78 <Shortest_Run_Judge+0x270>)
 800de0e:	781b      	ldrb	r3, [r3, #0]
 800de10:	1c5a      	adds	r2, r3, #1
 800de12:	4b1a      	ldr	r3, [pc, #104]	; (800de7c <Shortest_Run_Judge+0x274>)
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	4618      	mov	r0, r3
 800de18:	491a      	ldr	r1, [pc, #104]	; (800de84 <Shortest_Run_Judge+0x27c>)
 800de1a:	4613      	mov	r3, r2
 800de1c:	00db      	lsls	r3, r3, #3
 800de1e:	4413      	add	r3, r2
 800de20:	440b      	add	r3, r1
 800de22:	4403      	add	r3, r0
 800de24:	781a      	ldrb	r2, [r3, #0]
 800de26:	4b14      	ldr	r3, [pc, #80]	; (800de78 <Shortest_Run_Judge+0x270>)
 800de28:	781b      	ldrb	r3, [r3, #0]
 800de2a:	4618      	mov	r0, r3
 800de2c:	4b13      	ldr	r3, [pc, #76]	; (800de7c <Shortest_Run_Judge+0x274>)
 800de2e:	781b      	ldrb	r3, [r3, #0]
 800de30:	461c      	mov	r4, r3
 800de32:	4914      	ldr	r1, [pc, #80]	; (800de84 <Shortest_Run_Judge+0x27c>)
 800de34:	4603      	mov	r3, r0
 800de36:	00db      	lsls	r3, r3, #3
 800de38:	4403      	add	r3, r0
 800de3a:	440b      	add	r3, r1
 800de3c:	4423      	add	r3, r4
 800de3e:	781b      	ldrb	r3, [r3, #0]
 800de40:	429a      	cmp	r2, r3
 800de42:	d221      	bcs.n	800de88 <Shortest_Run_Judge+0x280>
 800de44:	4b0c      	ldr	r3, [pc, #48]	; (800de78 <Shortest_Run_Judge+0x270>)
 800de46:	781b      	ldrb	r3, [r3, #0]
 800de48:	2b07      	cmp	r3, #7
 800de4a:	d81d      	bhi.n	800de88 <Shortest_Run_Judge+0x280>
	  				  //
	  				  straight();
 800de4c:	f7fc fffc 	bl	800ae48 <straight>
	  		       	  my_direction = east;
 800de50:	4b08      	ldr	r3, [pc, #32]	; (800de74 <Shortest_Run_Judge+0x26c>)
 800de52:	2201      	movs	r2, #1
 800de54:	701a      	strb	r2, [r3, #0]
	  		       	  x++;
 800de56:	4b08      	ldr	r3, [pc, #32]	; (800de78 <Shortest_Run_Judge+0x270>)
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	3301      	adds	r3, #1
 800de5c:	b2da      	uxtb	r2, r3
 800de5e:	4b06      	ldr	r3, [pc, #24]	; (800de78 <Shortest_Run_Judge+0x270>)
 800de60:	701a      	strb	r2, [r3, #0]
 800de62:	e0ac      	b.n	800dfbe <Shortest_Run_Judge+0x3b6>
 800de64:	f3af 8000 	nop.w
 800de68:	33333333 	.word	0x33333333
 800de6c:	3fd33333 	.word	0x3fd33333
 800de70:	20000068 	.word	0x20000068
 800de74:	2001848a 	.word	0x2001848a
 800de78:	20014304 	.word	0x20014304
 800de7c:	20014305 	.word	0x20014305
 800de80:	20018efc 	.word	0x20018efc
 800de84:	20018a54 	.word	0x20018a54
	  			  }
	  			  else if(wall[x][y].north == NOWALL && walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800de88:	4bad      	ldr	r3, [pc, #692]	; (800e140 <Shortest_Run_Judge+0x538>)
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	4619      	mov	r1, r3
 800de8e:	4bad      	ldr	r3, [pc, #692]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800de90:	781b      	ldrb	r3, [r3, #0]
 800de92:	4618      	mov	r0, r3
 800de94:	4aac      	ldr	r2, [pc, #688]	; (800e148 <Shortest_Run_Judge+0x540>)
 800de96:	460b      	mov	r3, r1
 800de98:	00db      	lsls	r3, r3, #3
 800de9a:	440b      	add	r3, r1
 800de9c:	4403      	add	r3, r0
 800de9e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800dea2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800dea6:	b2db      	uxtb	r3, r3
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d12b      	bne.n	800df04 <Shortest_Run_Judge+0x2fc>
 800deac:	4ba4      	ldr	r3, [pc, #656]	; (800e140 <Shortest_Run_Judge+0x538>)
 800deae:	781b      	ldrb	r3, [r3, #0]
 800deb0:	4618      	mov	r0, r3
 800deb2:	4ba4      	ldr	r3, [pc, #656]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800deb4:	781b      	ldrb	r3, [r3, #0]
 800deb6:	1c5a      	adds	r2, r3, #1
 800deb8:	49a4      	ldr	r1, [pc, #656]	; (800e14c <Shortest_Run_Judge+0x544>)
 800deba:	4603      	mov	r3, r0
 800debc:	00db      	lsls	r3, r3, #3
 800debe:	4403      	add	r3, r0
 800dec0:	440b      	add	r3, r1
 800dec2:	4413      	add	r3, r2
 800dec4:	781a      	ldrb	r2, [r3, #0]
 800dec6:	4b9e      	ldr	r3, [pc, #632]	; (800e140 <Shortest_Run_Judge+0x538>)
 800dec8:	781b      	ldrb	r3, [r3, #0]
 800deca:	4618      	mov	r0, r3
 800decc:	4b9d      	ldr	r3, [pc, #628]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800dece:	781b      	ldrb	r3, [r3, #0]
 800ded0:	461c      	mov	r4, r3
 800ded2:	499e      	ldr	r1, [pc, #632]	; (800e14c <Shortest_Run_Judge+0x544>)
 800ded4:	4603      	mov	r3, r0
 800ded6:	00db      	lsls	r3, r3, #3
 800ded8:	4403      	add	r3, r0
 800deda:	440b      	add	r3, r1
 800dedc:	4423      	add	r3, r4
 800dede:	781b      	ldrb	r3, [r3, #0]
 800dee0:	429a      	cmp	r2, r3
 800dee2:	d20f      	bcs.n	800df04 <Shortest_Run_Judge+0x2fc>
 800dee4:	4b97      	ldr	r3, [pc, #604]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800dee6:	781b      	ldrb	r3, [r3, #0]
 800dee8:	2b07      	cmp	r3, #7
 800deea:	d80b      	bhi.n	800df04 <Shortest_Run_Judge+0x2fc>
	  				  //??
	  				  L_turn_select();
 800deec:	f7fd fe30 	bl	800bb50 <L_turn_select>
	  		       	  my_direction = north;
 800def0:	4b97      	ldr	r3, [pc, #604]	; (800e150 <Shortest_Run_Judge+0x548>)
 800def2:	2200      	movs	r2, #0
 800def4:	701a      	strb	r2, [r3, #0]
	  		       	  y++;
 800def6:	4b93      	ldr	r3, [pc, #588]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800def8:	781b      	ldrb	r3, [r3, #0]
 800defa:	3301      	adds	r3, #1
 800defc:	b2da      	uxtb	r2, r3
 800defe:	4b91      	ldr	r3, [pc, #580]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800df00:	701a      	strb	r2, [r3, #0]
 800df02:	e05c      	b.n	800dfbe <Shortest_Run_Judge+0x3b6>
	  			  }
	  			  else if(wall[x][y].south == NOWALL && walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800df04:	4b8e      	ldr	r3, [pc, #568]	; (800e140 <Shortest_Run_Judge+0x538>)
 800df06:	781b      	ldrb	r3, [r3, #0]
 800df08:	4619      	mov	r1, r3
 800df0a:	4b8e      	ldr	r3, [pc, #568]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800df0c:	781b      	ldrb	r3, [r3, #0]
 800df0e:	4618      	mov	r0, r3
 800df10:	4a8d      	ldr	r2, [pc, #564]	; (800e148 <Shortest_Run_Judge+0x540>)
 800df12:	460b      	mov	r3, r1
 800df14:	00db      	lsls	r3, r3, #3
 800df16:	440b      	add	r3, r1
 800df18:	4403      	add	r3, r0
 800df1a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800df1e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800df22:	b2db      	uxtb	r3, r3
 800df24:	2b00      	cmp	r3, #0
 800df26:	d12b      	bne.n	800df80 <Shortest_Run_Judge+0x378>
 800df28:	4b85      	ldr	r3, [pc, #532]	; (800e140 <Shortest_Run_Judge+0x538>)
 800df2a:	781b      	ldrb	r3, [r3, #0]
 800df2c:	4618      	mov	r0, r3
 800df2e:	4b85      	ldr	r3, [pc, #532]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800df30:	781b      	ldrb	r3, [r3, #0]
 800df32:	1e5a      	subs	r2, r3, #1
 800df34:	4985      	ldr	r1, [pc, #532]	; (800e14c <Shortest_Run_Judge+0x544>)
 800df36:	4603      	mov	r3, r0
 800df38:	00db      	lsls	r3, r3, #3
 800df3a:	4403      	add	r3, r0
 800df3c:	440b      	add	r3, r1
 800df3e:	4413      	add	r3, r2
 800df40:	781a      	ldrb	r2, [r3, #0]
 800df42:	4b7f      	ldr	r3, [pc, #508]	; (800e140 <Shortest_Run_Judge+0x538>)
 800df44:	781b      	ldrb	r3, [r3, #0]
 800df46:	4618      	mov	r0, r3
 800df48:	4b7e      	ldr	r3, [pc, #504]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800df4a:	781b      	ldrb	r3, [r3, #0]
 800df4c:	461c      	mov	r4, r3
 800df4e:	497f      	ldr	r1, [pc, #508]	; (800e14c <Shortest_Run_Judge+0x544>)
 800df50:	4603      	mov	r3, r0
 800df52:	00db      	lsls	r3, r3, #3
 800df54:	4403      	add	r3, r0
 800df56:	440b      	add	r3, r1
 800df58:	4423      	add	r3, r4
 800df5a:	781b      	ldrb	r3, [r3, #0]
 800df5c:	429a      	cmp	r2, r3
 800df5e:	d20f      	bcs.n	800df80 <Shortest_Run_Judge+0x378>
 800df60:	4b78      	ldr	r3, [pc, #480]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800df62:	781b      	ldrb	r3, [r3, #0]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d00b      	beq.n	800df80 <Shortest_Run_Judge+0x378>
	  				  //??
	  				  R_turn_select();
 800df68:	f7fd fd86 	bl	800ba78 <R_turn_select>
	  		       	  my_direction = south;
 800df6c:	4b78      	ldr	r3, [pc, #480]	; (800e150 <Shortest_Run_Judge+0x548>)
 800df6e:	2202      	movs	r2, #2
 800df70:	701a      	strb	r2, [r3, #0]
	  		       	  y--;
 800df72:	4b74      	ldr	r3, [pc, #464]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800df74:	781b      	ldrb	r3, [r3, #0]
 800df76:	3b01      	subs	r3, #1
 800df78:	b2da      	uxtb	r2, r3
 800df7a:	4b72      	ldr	r3, [pc, #456]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800df7c:	701a      	strb	r2, [r3, #0]
 800df7e:	e01e      	b.n	800dfbe <Shortest_Run_Judge+0x3b6>
	  			  }
	  			  else {
	  				  //
	  		          Decelerate();
 800df80:	f7fc feb6 	bl	800acf0 <Decelerate>
	  		          wait(0.3);;
 800df84:	ed9f 0b6c 	vldr	d0, [pc, #432]	; 800e138 <Shortest_Run_Judge+0x530>
 800df88:	f7fc fd84 	bl	800aa94 <wait>

	  		          if(mode.execution == 1)
 800df8c:	4b71      	ldr	r3, [pc, #452]	; (800e154 <Shortest_Run_Judge+0x54c>)
 800df8e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800df92:	2b01      	cmp	r3, #1
 800df94:	d101      	bne.n	800df9a <Shortest_Run_Judge+0x392>
	  		        	  Motor_PWM_Stop();
 800df96:	f7fc f817 	bl	8009fc8 <Motor_PWM_Stop>

	  		  	      rotate180();
 800df9a:	f7fd fc8b 	bl	800b8b4 <rotate180>
	  		  	      wait(0.3);;
 800df9e:	ed9f 0b66 	vldr	d0, [pc, #408]	; 800e138 <Shortest_Run_Judge+0x530>
 800dfa2:	f7fc fd77 	bl	800aa94 <wait>
	  		       	  Accelerate();
 800dfa6:	f7fc fdf3 	bl	800ab90 <Accelerate>

	  		       	  my_direction = west;
 800dfaa:	4b69      	ldr	r3, [pc, #420]	; (800e150 <Shortest_Run_Judge+0x548>)
 800dfac:	2203      	movs	r2, #3
 800dfae:	701a      	strb	r2, [r3, #0]
	  		       	  x--;
 800dfb0:	4b63      	ldr	r3, [pc, #396]	; (800e140 <Shortest_Run_Judge+0x538>)
 800dfb2:	781b      	ldrb	r3, [r3, #0]
 800dfb4:	3b01      	subs	r3, #1
 800dfb6:	b2da      	uxtb	r2, r3
 800dfb8:	4b61      	ldr	r3, [pc, #388]	; (800e140 <Shortest_Run_Judge+0x538>)
 800dfba:	701a      	strb	r2, [r3, #0]
	  			  }
	  			  break;
 800dfbc:	e1c7      	b.n	800e34e <Shortest_Run_Judge+0x746>
 800dfbe:	e1c6      	b.n	800e34e <Shortest_Run_Judge+0x746>

	  		  case south:

	  			  if(wall[x][y].south == NOWALL && walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800dfc0:	4b5f      	ldr	r3, [pc, #380]	; (800e140 <Shortest_Run_Judge+0x538>)
 800dfc2:	781b      	ldrb	r3, [r3, #0]
 800dfc4:	4619      	mov	r1, r3
 800dfc6:	4b5f      	ldr	r3, [pc, #380]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800dfc8:	781b      	ldrb	r3, [r3, #0]
 800dfca:	4618      	mov	r0, r3
 800dfcc:	4a5e      	ldr	r2, [pc, #376]	; (800e148 <Shortest_Run_Judge+0x540>)
 800dfce:	460b      	mov	r3, r1
 800dfd0:	00db      	lsls	r3, r3, #3
 800dfd2:	440b      	add	r3, r1
 800dfd4:	4403      	add	r3, r0
 800dfd6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800dfda:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800dfde:	b2db      	uxtb	r3, r3
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d12b      	bne.n	800e03c <Shortest_Run_Judge+0x434>
 800dfe4:	4b56      	ldr	r3, [pc, #344]	; (800e140 <Shortest_Run_Judge+0x538>)
 800dfe6:	781b      	ldrb	r3, [r3, #0]
 800dfe8:	4618      	mov	r0, r3
 800dfea:	4b56      	ldr	r3, [pc, #344]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800dfec:	781b      	ldrb	r3, [r3, #0]
 800dfee:	1e5a      	subs	r2, r3, #1
 800dff0:	4956      	ldr	r1, [pc, #344]	; (800e14c <Shortest_Run_Judge+0x544>)
 800dff2:	4603      	mov	r3, r0
 800dff4:	00db      	lsls	r3, r3, #3
 800dff6:	4403      	add	r3, r0
 800dff8:	440b      	add	r3, r1
 800dffa:	4413      	add	r3, r2
 800dffc:	781a      	ldrb	r2, [r3, #0]
 800dffe:	4b50      	ldr	r3, [pc, #320]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e000:	781b      	ldrb	r3, [r3, #0]
 800e002:	4618      	mov	r0, r3
 800e004:	4b4f      	ldr	r3, [pc, #316]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e006:	781b      	ldrb	r3, [r3, #0]
 800e008:	461c      	mov	r4, r3
 800e00a:	4950      	ldr	r1, [pc, #320]	; (800e14c <Shortest_Run_Judge+0x544>)
 800e00c:	4603      	mov	r3, r0
 800e00e:	00db      	lsls	r3, r3, #3
 800e010:	4403      	add	r3, r0
 800e012:	440b      	add	r3, r1
 800e014:	4423      	add	r3, r4
 800e016:	781b      	ldrb	r3, [r3, #0]
 800e018:	429a      	cmp	r2, r3
 800e01a:	d20f      	bcs.n	800e03c <Shortest_Run_Judge+0x434>
 800e01c:	4b49      	ldr	r3, [pc, #292]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e01e:	781b      	ldrb	r3, [r3, #0]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d00b      	beq.n	800e03c <Shortest_Run_Judge+0x434>
	  				  //
	  				  straight();
 800e024:	f7fc ff10 	bl	800ae48 <straight>
	  		       	  my_direction = south;
 800e028:	4b49      	ldr	r3, [pc, #292]	; (800e150 <Shortest_Run_Judge+0x548>)
 800e02a:	2202      	movs	r2, #2
 800e02c:	701a      	strb	r2, [r3, #0]
	  		       	  y--;
 800e02e:	4b45      	ldr	r3, [pc, #276]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e030:	781b      	ldrb	r3, [r3, #0]
 800e032:	3b01      	subs	r3, #1
 800e034:	b2da      	uxtb	r2, r3
 800e036:	4b43      	ldr	r3, [pc, #268]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e038:	701a      	strb	r2, [r3, #0]
 800e03a:	e0ac      	b.n	800e196 <Shortest_Run_Judge+0x58e>
	  			  }
	  			  else if(wall[x][y].east == NOWALL && walk_map[x+1][y] < walk_map[x][y] && x < NUMBER_OF_SQUARES-1){
 800e03c:	4b40      	ldr	r3, [pc, #256]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e03e:	781b      	ldrb	r3, [r3, #0]
 800e040:	4619      	mov	r1, r3
 800e042:	4b40      	ldr	r3, [pc, #256]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e044:	781b      	ldrb	r3, [r3, #0]
 800e046:	4618      	mov	r0, r3
 800e048:	4a3f      	ldr	r2, [pc, #252]	; (800e148 <Shortest_Run_Judge+0x540>)
 800e04a:	460b      	mov	r3, r1
 800e04c:	00db      	lsls	r3, r3, #3
 800e04e:	440b      	add	r3, r1
 800e050:	4403      	add	r3, r0
 800e052:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800e056:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800e05a:	b2db      	uxtb	r3, r3
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d12b      	bne.n	800e0b8 <Shortest_Run_Judge+0x4b0>
 800e060:	4b37      	ldr	r3, [pc, #220]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e062:	781b      	ldrb	r3, [r3, #0]
 800e064:	1c5a      	adds	r2, r3, #1
 800e066:	4b37      	ldr	r3, [pc, #220]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e068:	781b      	ldrb	r3, [r3, #0]
 800e06a:	4618      	mov	r0, r3
 800e06c:	4937      	ldr	r1, [pc, #220]	; (800e14c <Shortest_Run_Judge+0x544>)
 800e06e:	4613      	mov	r3, r2
 800e070:	00db      	lsls	r3, r3, #3
 800e072:	4413      	add	r3, r2
 800e074:	440b      	add	r3, r1
 800e076:	4403      	add	r3, r0
 800e078:	781a      	ldrb	r2, [r3, #0]
 800e07a:	4b31      	ldr	r3, [pc, #196]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e07c:	781b      	ldrb	r3, [r3, #0]
 800e07e:	4618      	mov	r0, r3
 800e080:	4b30      	ldr	r3, [pc, #192]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e082:	781b      	ldrb	r3, [r3, #0]
 800e084:	461c      	mov	r4, r3
 800e086:	4931      	ldr	r1, [pc, #196]	; (800e14c <Shortest_Run_Judge+0x544>)
 800e088:	4603      	mov	r3, r0
 800e08a:	00db      	lsls	r3, r3, #3
 800e08c:	4403      	add	r3, r0
 800e08e:	440b      	add	r3, r1
 800e090:	4423      	add	r3, r4
 800e092:	781b      	ldrb	r3, [r3, #0]
 800e094:	429a      	cmp	r2, r3
 800e096:	d20f      	bcs.n	800e0b8 <Shortest_Run_Judge+0x4b0>
 800e098:	4b29      	ldr	r3, [pc, #164]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e09a:	781b      	ldrb	r3, [r3, #0]
 800e09c:	2b07      	cmp	r3, #7
 800e09e:	d80b      	bhi.n	800e0b8 <Shortest_Run_Judge+0x4b0>
	  				  //
	  				  L_turn_select();
 800e0a0:	f7fd fd56 	bl	800bb50 <L_turn_select>
	  		       	  my_direction = east;
 800e0a4:	4b2a      	ldr	r3, [pc, #168]	; (800e150 <Shortest_Run_Judge+0x548>)
 800e0a6:	2201      	movs	r2, #1
 800e0a8:	701a      	strb	r2, [r3, #0]
	  		       	  x++;
 800e0aa:	4b25      	ldr	r3, [pc, #148]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	3301      	adds	r3, #1
 800e0b0:	b2da      	uxtb	r2, r3
 800e0b2:	4b23      	ldr	r3, [pc, #140]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e0b4:	701a      	strb	r2, [r3, #0]
 800e0b6:	e06e      	b.n	800e196 <Shortest_Run_Judge+0x58e>
	  			  }
	  			  else if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800e0b8:	4b21      	ldr	r3, [pc, #132]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e0ba:	781b      	ldrb	r3, [r3, #0]
 800e0bc:	4619      	mov	r1, r3
 800e0be:	4b21      	ldr	r3, [pc, #132]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e0c0:	781b      	ldrb	r3, [r3, #0]
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	4a20      	ldr	r2, [pc, #128]	; (800e148 <Shortest_Run_Judge+0x540>)
 800e0c6:	460b      	mov	r3, r1
 800e0c8:	00db      	lsls	r3, r3, #3
 800e0ca:	440b      	add	r3, r1
 800e0cc:	4403      	add	r3, r0
 800e0ce:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800e0d2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800e0d6:	b2db      	uxtb	r3, r3
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d13d      	bne.n	800e158 <Shortest_Run_Judge+0x550>
 800e0dc:	4b18      	ldr	r3, [pc, #96]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e0de:	781b      	ldrb	r3, [r3, #0]
 800e0e0:	1e5a      	subs	r2, r3, #1
 800e0e2:	4b18      	ldr	r3, [pc, #96]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e0e4:	781b      	ldrb	r3, [r3, #0]
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	4918      	ldr	r1, [pc, #96]	; (800e14c <Shortest_Run_Judge+0x544>)
 800e0ea:	4613      	mov	r3, r2
 800e0ec:	00db      	lsls	r3, r3, #3
 800e0ee:	4413      	add	r3, r2
 800e0f0:	440b      	add	r3, r1
 800e0f2:	4403      	add	r3, r0
 800e0f4:	781a      	ldrb	r2, [r3, #0]
 800e0f6:	4b12      	ldr	r3, [pc, #72]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	4b11      	ldr	r3, [pc, #68]	; (800e144 <Shortest_Run_Judge+0x53c>)
 800e0fe:	781b      	ldrb	r3, [r3, #0]
 800e100:	461c      	mov	r4, r3
 800e102:	4912      	ldr	r1, [pc, #72]	; (800e14c <Shortest_Run_Judge+0x544>)
 800e104:	4603      	mov	r3, r0
 800e106:	00db      	lsls	r3, r3, #3
 800e108:	4403      	add	r3, r0
 800e10a:	440b      	add	r3, r1
 800e10c:	4423      	add	r3, r4
 800e10e:	781b      	ldrb	r3, [r3, #0]
 800e110:	429a      	cmp	r2, r3
 800e112:	d221      	bcs.n	800e158 <Shortest_Run_Judge+0x550>
 800e114:	4b0a      	ldr	r3, [pc, #40]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e116:	781b      	ldrb	r3, [r3, #0]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d01d      	beq.n	800e158 <Shortest_Run_Judge+0x550>
	  				  //
	  				  R_turn_select();
 800e11c:	f7fd fcac 	bl	800ba78 <R_turn_select>
	  		       	  my_direction = west;
 800e120:	4b0b      	ldr	r3, [pc, #44]	; (800e150 <Shortest_Run_Judge+0x548>)
 800e122:	2203      	movs	r2, #3
 800e124:	701a      	strb	r2, [r3, #0]
	  		       	  x--;
 800e126:	4b06      	ldr	r3, [pc, #24]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e128:	781b      	ldrb	r3, [r3, #0]
 800e12a:	3b01      	subs	r3, #1
 800e12c:	b2da      	uxtb	r2, r3
 800e12e:	4b04      	ldr	r3, [pc, #16]	; (800e140 <Shortest_Run_Judge+0x538>)
 800e130:	701a      	strb	r2, [r3, #0]
 800e132:	e030      	b.n	800e196 <Shortest_Run_Judge+0x58e>
 800e134:	f3af 8000 	nop.w
 800e138:	33333333 	.word	0x33333333
 800e13c:	3fd33333 	.word	0x3fd33333
 800e140:	20014304 	.word	0x20014304
 800e144:	20014305 	.word	0x20014305
 800e148:	20018efc 	.word	0x20018efc
 800e14c:	20018a54 	.word	0x20018a54
 800e150:	2001848a 	.word	0x2001848a
 800e154:	20000068 	.word	0x20000068
	  			  }
	  			  else {
	  				  //
	  		          Decelerate();
 800e158:	f7fc fdca 	bl	800acf0 <Decelerate>
	  		          wait(0.3);;
 800e15c:	ed9f 0b7e 	vldr	d0, [pc, #504]	; 800e358 <Shortest_Run_Judge+0x750>
 800e160:	f7fc fc98 	bl	800aa94 <wait>

	  		          if(mode.execution == 1)
 800e164:	4b7e      	ldr	r3, [pc, #504]	; (800e360 <Shortest_Run_Judge+0x758>)
 800e166:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800e16a:	2b01      	cmp	r3, #1
 800e16c:	d101      	bne.n	800e172 <Shortest_Run_Judge+0x56a>
	  		        	  Motor_PWM_Stop();
 800e16e:	f7fb ff2b 	bl	8009fc8 <Motor_PWM_Stop>

	  		  	      rotate180();
 800e172:	f7fd fb9f 	bl	800b8b4 <rotate180>
	  		  	      wait(0.3);;
 800e176:	ed9f 0b78 	vldr	d0, [pc, #480]	; 800e358 <Shortest_Run_Judge+0x750>
 800e17a:	f7fc fc8b 	bl	800aa94 <wait>
	  		       	  Accelerate();
 800e17e:	f7fc fd07 	bl	800ab90 <Accelerate>

	  		       	  my_direction = north;
 800e182:	4b78      	ldr	r3, [pc, #480]	; (800e364 <Shortest_Run_Judge+0x75c>)
 800e184:	2200      	movs	r2, #0
 800e186:	701a      	strb	r2, [r3, #0]
	  		       	  y++;
 800e188:	4b77      	ldr	r3, [pc, #476]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e18a:	781b      	ldrb	r3, [r3, #0]
 800e18c:	3301      	adds	r3, #1
 800e18e:	b2da      	uxtb	r2, r3
 800e190:	4b75      	ldr	r3, [pc, #468]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e192:	701a      	strb	r2, [r3, #0]
	  			  }
	  			  break;
 800e194:	e0db      	b.n	800e34e <Shortest_Run_Judge+0x746>
 800e196:	e0da      	b.n	800e34e <Shortest_Run_Judge+0x746>

	  		  case west:

	  			  if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800e198:	4b74      	ldr	r3, [pc, #464]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e19a:	781b      	ldrb	r3, [r3, #0]
 800e19c:	4619      	mov	r1, r3
 800e19e:	4b72      	ldr	r3, [pc, #456]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e1a0:	781b      	ldrb	r3, [r3, #0]
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	4a72      	ldr	r2, [pc, #456]	; (800e370 <Shortest_Run_Judge+0x768>)
 800e1a6:	460b      	mov	r3, r1
 800e1a8:	00db      	lsls	r3, r3, #3
 800e1aa:	440b      	add	r3, r1
 800e1ac:	4403      	add	r3, r0
 800e1ae:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800e1b2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800e1b6:	b2db      	uxtb	r3, r3
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d12b      	bne.n	800e214 <Shortest_Run_Judge+0x60c>
 800e1bc:	4b6b      	ldr	r3, [pc, #428]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e1be:	781b      	ldrb	r3, [r3, #0]
 800e1c0:	1e5a      	subs	r2, r3, #1
 800e1c2:	4b69      	ldr	r3, [pc, #420]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e1c4:	781b      	ldrb	r3, [r3, #0]
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	496a      	ldr	r1, [pc, #424]	; (800e374 <Shortest_Run_Judge+0x76c>)
 800e1ca:	4613      	mov	r3, r2
 800e1cc:	00db      	lsls	r3, r3, #3
 800e1ce:	4413      	add	r3, r2
 800e1d0:	440b      	add	r3, r1
 800e1d2:	4403      	add	r3, r0
 800e1d4:	781a      	ldrb	r2, [r3, #0]
 800e1d6:	4b65      	ldr	r3, [pc, #404]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e1d8:	781b      	ldrb	r3, [r3, #0]
 800e1da:	4618      	mov	r0, r3
 800e1dc:	4b62      	ldr	r3, [pc, #392]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e1de:	781b      	ldrb	r3, [r3, #0]
 800e1e0:	461c      	mov	r4, r3
 800e1e2:	4964      	ldr	r1, [pc, #400]	; (800e374 <Shortest_Run_Judge+0x76c>)
 800e1e4:	4603      	mov	r3, r0
 800e1e6:	00db      	lsls	r3, r3, #3
 800e1e8:	4403      	add	r3, r0
 800e1ea:	440b      	add	r3, r1
 800e1ec:	4423      	add	r3, r4
 800e1ee:	781b      	ldrb	r3, [r3, #0]
 800e1f0:	429a      	cmp	r2, r3
 800e1f2:	d20f      	bcs.n	800e214 <Shortest_Run_Judge+0x60c>
 800e1f4:	4b5d      	ldr	r3, [pc, #372]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d00b      	beq.n	800e214 <Shortest_Run_Judge+0x60c>
	  				  //
	  				  straight();
 800e1fc:	f7fc fe24 	bl	800ae48 <straight>
	  		       	  my_direction = west;
 800e200:	4b58      	ldr	r3, [pc, #352]	; (800e364 <Shortest_Run_Judge+0x75c>)
 800e202:	2203      	movs	r2, #3
 800e204:	701a      	strb	r2, [r3, #0]
	  		       	  x--;
 800e206:	4b59      	ldr	r3, [pc, #356]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e208:	781b      	ldrb	r3, [r3, #0]
 800e20a:	3b01      	subs	r3, #1
 800e20c:	b2da      	uxtb	r2, r3
 800e20e:	4b57      	ldr	r3, [pc, #348]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e210:	701a      	strb	r2, [r3, #0]
 800e212:	e09a      	b.n	800e34a <Shortest_Run_Judge+0x742>
	  			  }
	  			  else if(wall[x][y].south == NOWALL &&walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800e214:	4b55      	ldr	r3, [pc, #340]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e216:	781b      	ldrb	r3, [r3, #0]
 800e218:	4619      	mov	r1, r3
 800e21a:	4b53      	ldr	r3, [pc, #332]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e21c:	781b      	ldrb	r3, [r3, #0]
 800e21e:	4618      	mov	r0, r3
 800e220:	4a53      	ldr	r2, [pc, #332]	; (800e370 <Shortest_Run_Judge+0x768>)
 800e222:	460b      	mov	r3, r1
 800e224:	00db      	lsls	r3, r3, #3
 800e226:	440b      	add	r3, r1
 800e228:	4403      	add	r3, r0
 800e22a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800e22e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800e232:	b2db      	uxtb	r3, r3
 800e234:	2b00      	cmp	r3, #0
 800e236:	d12b      	bne.n	800e290 <Shortest_Run_Judge+0x688>
 800e238:	4b4c      	ldr	r3, [pc, #304]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e23a:	781b      	ldrb	r3, [r3, #0]
 800e23c:	4618      	mov	r0, r3
 800e23e:	4b4a      	ldr	r3, [pc, #296]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e240:	781b      	ldrb	r3, [r3, #0]
 800e242:	1e5a      	subs	r2, r3, #1
 800e244:	494b      	ldr	r1, [pc, #300]	; (800e374 <Shortest_Run_Judge+0x76c>)
 800e246:	4603      	mov	r3, r0
 800e248:	00db      	lsls	r3, r3, #3
 800e24a:	4403      	add	r3, r0
 800e24c:	440b      	add	r3, r1
 800e24e:	4413      	add	r3, r2
 800e250:	781a      	ldrb	r2, [r3, #0]
 800e252:	4b46      	ldr	r3, [pc, #280]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e254:	781b      	ldrb	r3, [r3, #0]
 800e256:	4618      	mov	r0, r3
 800e258:	4b43      	ldr	r3, [pc, #268]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e25a:	781b      	ldrb	r3, [r3, #0]
 800e25c:	461c      	mov	r4, r3
 800e25e:	4945      	ldr	r1, [pc, #276]	; (800e374 <Shortest_Run_Judge+0x76c>)
 800e260:	4603      	mov	r3, r0
 800e262:	00db      	lsls	r3, r3, #3
 800e264:	4403      	add	r3, r0
 800e266:	440b      	add	r3, r1
 800e268:	4423      	add	r3, r4
 800e26a:	781b      	ldrb	r3, [r3, #0]
 800e26c:	429a      	cmp	r2, r3
 800e26e:	d20f      	bcs.n	800e290 <Shortest_Run_Judge+0x688>
 800e270:	4b3d      	ldr	r3, [pc, #244]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d00b      	beq.n	800e290 <Shortest_Run_Judge+0x688>
	  				  //??
	  				  L_turn_select();
 800e278:	f7fd fc6a 	bl	800bb50 <L_turn_select>
	  		       	  my_direction = south;
 800e27c:	4b39      	ldr	r3, [pc, #228]	; (800e364 <Shortest_Run_Judge+0x75c>)
 800e27e:	2202      	movs	r2, #2
 800e280:	701a      	strb	r2, [r3, #0]
	  		       	  y--;
 800e282:	4b39      	ldr	r3, [pc, #228]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e284:	781b      	ldrb	r3, [r3, #0]
 800e286:	3b01      	subs	r3, #1
 800e288:	b2da      	uxtb	r2, r3
 800e28a:	4b37      	ldr	r3, [pc, #220]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e28c:	701a      	strb	r2, [r3, #0]
 800e28e:	e05c      	b.n	800e34a <Shortest_Run_Judge+0x742>
	  			  }
	  			  else if(wall[x][y].north == NOWALL &&walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800e290:	4b36      	ldr	r3, [pc, #216]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	4619      	mov	r1, r3
 800e296:	4b34      	ldr	r3, [pc, #208]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	4618      	mov	r0, r3
 800e29c:	4a34      	ldr	r2, [pc, #208]	; (800e370 <Shortest_Run_Judge+0x768>)
 800e29e:	460b      	mov	r3, r1
 800e2a0:	00db      	lsls	r3, r3, #3
 800e2a2:	440b      	add	r3, r1
 800e2a4:	4403      	add	r3, r0
 800e2a6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800e2aa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800e2ae:	b2db      	uxtb	r3, r3
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d12b      	bne.n	800e30c <Shortest_Run_Judge+0x704>
 800e2b4:	4b2d      	ldr	r3, [pc, #180]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e2b6:	781b      	ldrb	r3, [r3, #0]
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	4b2b      	ldr	r3, [pc, #172]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e2bc:	781b      	ldrb	r3, [r3, #0]
 800e2be:	1c5a      	adds	r2, r3, #1
 800e2c0:	492c      	ldr	r1, [pc, #176]	; (800e374 <Shortest_Run_Judge+0x76c>)
 800e2c2:	4603      	mov	r3, r0
 800e2c4:	00db      	lsls	r3, r3, #3
 800e2c6:	4403      	add	r3, r0
 800e2c8:	440b      	add	r3, r1
 800e2ca:	4413      	add	r3, r2
 800e2cc:	781a      	ldrb	r2, [r3, #0]
 800e2ce:	4b27      	ldr	r3, [pc, #156]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e2d0:	781b      	ldrb	r3, [r3, #0]
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	4b24      	ldr	r3, [pc, #144]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e2d6:	781b      	ldrb	r3, [r3, #0]
 800e2d8:	461c      	mov	r4, r3
 800e2da:	4926      	ldr	r1, [pc, #152]	; (800e374 <Shortest_Run_Judge+0x76c>)
 800e2dc:	4603      	mov	r3, r0
 800e2de:	00db      	lsls	r3, r3, #3
 800e2e0:	4403      	add	r3, r0
 800e2e2:	440b      	add	r3, r1
 800e2e4:	4423      	add	r3, r4
 800e2e6:	781b      	ldrb	r3, [r3, #0]
 800e2e8:	429a      	cmp	r2, r3
 800e2ea:	d20f      	bcs.n	800e30c <Shortest_Run_Judge+0x704>
 800e2ec:	4b1e      	ldr	r3, [pc, #120]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e2ee:	781b      	ldrb	r3, [r3, #0]
 800e2f0:	2b07      	cmp	r3, #7
 800e2f2:	d80b      	bhi.n	800e30c <Shortest_Run_Judge+0x704>
	  				  //??
	  				  R_turn_select();
 800e2f4:	f7fd fbc0 	bl	800ba78 <R_turn_select>
	  		       	  my_direction = north;
 800e2f8:	4b1a      	ldr	r3, [pc, #104]	; (800e364 <Shortest_Run_Judge+0x75c>)
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	701a      	strb	r2, [r3, #0]
	  		       	  y++;
 800e2fe:	4b1a      	ldr	r3, [pc, #104]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e300:	781b      	ldrb	r3, [r3, #0]
 800e302:	3301      	adds	r3, #1
 800e304:	b2da      	uxtb	r2, r3
 800e306:	4b18      	ldr	r3, [pc, #96]	; (800e368 <Shortest_Run_Judge+0x760>)
 800e308:	701a      	strb	r2, [r3, #0]
 800e30a:	e01e      	b.n	800e34a <Shortest_Run_Judge+0x742>
	  			  }
	  			  else {
	  				  //
	  		          Decelerate();
 800e30c:	f7fc fcf0 	bl	800acf0 <Decelerate>
	  		          wait(0.3);;
 800e310:	ed9f 0b11 	vldr	d0, [pc, #68]	; 800e358 <Shortest_Run_Judge+0x750>
 800e314:	f7fc fbbe 	bl	800aa94 <wait>

	  		          if(mode.execution == 1)
 800e318:	4b11      	ldr	r3, [pc, #68]	; (800e360 <Shortest_Run_Judge+0x758>)
 800e31a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800e31e:	2b01      	cmp	r3, #1
 800e320:	d101      	bne.n	800e326 <Shortest_Run_Judge+0x71e>
	  		        	  Motor_PWM_Stop();
 800e322:	f7fb fe51 	bl	8009fc8 <Motor_PWM_Stop>

	  		  	      rotate180();
 800e326:	f7fd fac5 	bl	800b8b4 <rotate180>
	  		  	      wait(0.3);;
 800e32a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800e358 <Shortest_Run_Judge+0x750>
 800e32e:	f7fc fbb1 	bl	800aa94 <wait>
	  		       	  Accelerate();
 800e332:	f7fc fc2d 	bl	800ab90 <Accelerate>

	  		       	  my_direction = east;
 800e336:	4b0b      	ldr	r3, [pc, #44]	; (800e364 <Shortest_Run_Judge+0x75c>)
 800e338:	2201      	movs	r2, #1
 800e33a:	701a      	strb	r2, [r3, #0]
	  		       	  x++;
 800e33c:	4b0b      	ldr	r3, [pc, #44]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e33e:	781b      	ldrb	r3, [r3, #0]
 800e340:	3301      	adds	r3, #1
 800e342:	b2da      	uxtb	r2, r3
 800e344:	4b09      	ldr	r3, [pc, #36]	; (800e36c <Shortest_Run_Judge+0x764>)
 800e346:	701a      	strb	r2, [r3, #0]
	  			  }
	  			  break;
 800e348:	e001      	b.n	800e34e <Shortest_Run_Judge+0x746>
 800e34a:	e000      	b.n	800e34e <Shortest_Run_Judge+0x746>

	  		  default:
	  			  break;
 800e34c:	bf00      	nop
	  		  }//swtich end
}
 800e34e:	bf00      	nop
 800e350:	bd98      	pop	{r3, r4, r7, pc}
 800e352:	bf00      	nop
 800e354:	f3af 8000 	nop.w
 800e358:	33333333 	.word	0x33333333
 800e35c:	3fd33333 	.word	0x3fd33333
 800e360:	20000068 	.word	0x20000068
 800e364:	2001848a 	.word	0x2001848a
 800e368:	20014305 	.word	0x20014305
 800e36c:	20014304 	.word	0x20014304
 800e370:	20018efc 	.word	0x20018efc
 800e374:	20018a54 	.word	0x20018a54

0800e378 <Shortest_Run>:
void Shortest_Run(){
 800e378:	b598      	push	{r3, r4, r7, lr}
 800e37a:	af00      	add	r7, sp, #0

	//ROM??RAM
	Map_Load();
 800e37c:	f7ff fb0a 	bl	800d994 <Map_Load>

	//????
	x = y = 0;
 800e380:	4b35      	ldr	r3, [pc, #212]	; (800e458 <Shortest_Run+0xe0>)
 800e382:	2200      	movs	r2, #0
 800e384:	701a      	strb	r2, [r3, #0]
 800e386:	4b34      	ldr	r3, [pc, #208]	; (800e458 <Shortest_Run+0xe0>)
 800e388:	781a      	ldrb	r2, [r3, #0]
 800e38a:	4b34      	ldr	r3, [pc, #208]	; (800e45c <Shortest_Run+0xe4>)
 800e38c:	701a      	strb	r2, [r3, #0]
	//????
	my_direction=north;
 800e38e:	4b34      	ldr	r3, [pc, #208]	; (800e460 <Shortest_Run+0xe8>)
 800e390:	2200      	movs	r2, #0
 800e392:	701a      	strb	r2, [r3, #0]

	//????
	Start_Accel();
 800e394:	f7fc fba4 	bl	800aae0 <Start_Accel>

	x = 0;
 800e398:	4b30      	ldr	r3, [pc, #192]	; (800e45c <Shortest_Run+0xe4>)
 800e39a:	2200      	movs	r2, #0
 800e39c:	701a      	strb	r2, [r3, #0]
	y = y + 1;
 800e39e:	4b2e      	ldr	r3, [pc, #184]	; (800e458 <Shortest_Run+0xe0>)
 800e3a0:	781b      	ldrb	r3, [r3, #0]
 800e3a2:	3301      	adds	r3, #1
 800e3a4:	b2da      	uxtb	r2, r3
 800e3a6:	4b2c      	ldr	r3, [pc, #176]	; (800e458 <Shortest_Run+0xe0>)
 800e3a8:	701a      	strb	r2, [r3, #0]

	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800e3aa:	e001      	b.n	800e3b0 <Shortest_Run+0x38>
		Shortest_Run_Judge();
 800e3ac:	f7ff fc2c 	bl	800dc08 <Shortest_Run_Judge>
	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800e3b0:	4b2a      	ldr	r3, [pc, #168]	; (800e45c <Shortest_Run+0xe4>)
 800e3b2:	781b      	ldrb	r3, [r3, #0]
 800e3b4:	2b06      	cmp	r3, #6
 800e3b6:	d9f9      	bls.n	800e3ac <Shortest_Run+0x34>
 800e3b8:	4b28      	ldr	r3, [pc, #160]	; (800e45c <Shortest_Run+0xe4>)
 800e3ba:	781b      	ldrb	r3, [r3, #0]
 800e3bc:	2b07      	cmp	r3, #7
 800e3be:	d8f5      	bhi.n	800e3ac <Shortest_Run+0x34>
 800e3c0:	4b25      	ldr	r3, [pc, #148]	; (800e458 <Shortest_Run+0xe0>)
 800e3c2:	781b      	ldrb	r3, [r3, #0]
 800e3c4:	2b06      	cmp	r3, #6
 800e3c6:	d9f1      	bls.n	800e3ac <Shortest_Run+0x34>
 800e3c8:	4b23      	ldr	r3, [pc, #140]	; (800e458 <Shortest_Run+0xe0>)
 800e3ca:	781b      	ldrb	r3, [r3, #0]
 800e3cc:	2b07      	cmp	r3, #7
 800e3ce:	d8ed      	bhi.n	800e3ac <Shortest_Run+0x34>

	}
	goal_time[0] = timer*T1;
 800e3d0:	4b24      	ldr	r3, [pc, #144]	; (800e464 <Shortest_Run+0xec>)
 800e3d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e3d6:	a31e      	add	r3, pc, #120	; (adr r3, 800e450 <Shortest_Run+0xd8>)
 800e3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3dc:	f7fa f844 	bl	8008468 <__aeabi_dmul>
 800e3e0:	4603      	mov	r3, r0
 800e3e2:	460c      	mov	r4, r1
 800e3e4:	4a20      	ldr	r2, [pc, #128]	; (800e468 <Shortest_Run+0xf0>)
 800e3e6:	e9c2 3400 	strd	r3, r4, [r2]
	goal_time[1] = self_timer;
 800e3ea:	4b20      	ldr	r3, [pc, #128]	; (800e46c <Shortest_Run+0xf4>)
 800e3ec:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e3f0:	4a1d      	ldr	r2, [pc, #116]	; (800e468 <Shortest_Run+0xf0>)
 800e3f2:	e9c2 3402 	strd	r3, r4, [r2, #8]
	      Decelerate();
 800e3f6:	f7fc fc7b 	bl	800acf0 <Decelerate>
	      //wall_set();
	      Motor_PWM_Stop();
 800e3fa:	f7fb fde5 	bl	8009fc8 <Motor_PWM_Stop>
	      mode.LED = 7;
 800e3fe:	4b1c      	ldr	r3, [pc, #112]	; (800e470 <Shortest_Run+0xf8>)
 800e400:	2207      	movs	r2, #7
 800e402:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800e404:	f7fc f880 	bl	800a508 <LED_Change>
	      HAL_Delay(1000);
 800e408:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800e40c:	f002 f9bc 	bl	8010788 <HAL_Delay>
	      mapcopy();
 800e410:	f7fb fc2c 	bl	8009c6c <mapcopy>
	      Flash_store();
 800e414:	f7fb fd14 	bl	8009e40 <Flash_store>
	      mode.LED = 0;
 800e418:	4b15      	ldr	r3, [pc, #84]	; (800e470 <Shortest_Run+0xf8>)
 800e41a:	2200      	movs	r2, #0
 800e41c:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800e41e:	f7fc f873 	bl	800a508 <LED_Change>
	      while(1){
	    	  printf("? : %lf \r\n",goal_time[0]);
 800e422:	4b11      	ldr	r3, [pc, #68]	; (800e468 <Shortest_Run+0xf0>)
 800e424:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e428:	461a      	mov	r2, r3
 800e42a:	4623      	mov	r3, r4
 800e42c:	4811      	ldr	r0, [pc, #68]	; (800e474 <Shortest_Run+0xfc>)
 800e42e:	f008 f835 	bl	801649c <iprintf>
	    	  printf("? : %lf \r\n",goal_time[1]);
 800e432:	4b0d      	ldr	r3, [pc, #52]	; (800e468 <Shortest_Run+0xf0>)
 800e434:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800e438:	461a      	mov	r2, r3
 800e43a:	4623      	mov	r3, r4
 800e43c:	480e      	ldr	r0, [pc, #56]	; (800e478 <Shortest_Run+0x100>)
 800e43e:	f008 f82d 	bl	801649c <iprintf>
	    	  printf("\r\n");
 800e442:	480e      	ldr	r0, [pc, #56]	; (800e47c <Shortest_Run+0x104>)
 800e444:	f008 f89e 	bl	8016584 <puts>
	    	  printf("? : %lf \r\n",goal_time[0]);
 800e448:	e7eb      	b.n	800e422 <Shortest_Run+0xaa>
 800e44a:	bf00      	nop
 800e44c:	f3af 8000 	nop.w
 800e450:	d2f1a9fc 	.word	0xd2f1a9fc
 800e454:	3f50624d 	.word	0x3f50624d
 800e458:	20014305 	.word	0x20014305
 800e45c:	20014304 	.word	0x20014304
 800e460:	2001848a 	.word	0x2001848a
 800e464:	200142d8 	.word	0x200142d8
 800e468:	20018aa8 	.word	0x20018aa8
 800e46c:	200142d0 	.word	0x200142d0
 800e470:	20000068 	.word	0x20000068
 800e474:	08018410 	.word	0x08018410
 800e478:	0801842c 	.word	0x0801842c
 800e47c:	08018308 	.word	0x08018308

0800e480 <HAL_ADC_ConvCpltCallback>:
	      }
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* Adchandle) {
 800e480:	b480      	push	{r7}
 800e482:	b083      	sub	sp, #12
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]

}
 800e488:	bf00      	nop
 800e48a:	370c      	adds	r7, #12
 800e48c:	46bd      	mov	sp, r7
 800e48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e492:	4770      	bx	lr
 800e494:	0000      	movs	r0, r0
	...

0800e498 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)  // 0.05ms 20kHz
{
 800e498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e49c:	ed2d 8b02 	vpush	{d8}
 800e4a0:	b082      	sub	sp, #8
 800e4a2:	af00      	add	r7, sp, #0
 800e4a4:	6078      	str	r0, [r7, #4]
	//static double angular_velo=CURVE_SPEED*2/90;
	//static int k=0;
	static int k=0, log_counter=0;
  if(htim == &htim1){
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	4ab1      	ldr	r2, [pc, #708]	; (800e770 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800e4aa:	4293      	cmp	r3, r2
 800e4ac:	f040 851f 	bne.w	800eeee <HAL_TIM_PeriodElapsedCallback+0xa56>
	  elapsed_time += T1;
 800e4b0:	4bb0      	ldr	r3, [pc, #704]	; (800e774 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800e4b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e4b6:	a3aa      	add	r3, pc, #680	; (adr r3, 800e760 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800e4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4bc:	f7f9 fe1e 	bl	80080fc <__adddf3>
 800e4c0:	4603      	mov	r3, r0
 800e4c2:	460c      	mov	r4, r1
 800e4c4:	4aab      	ldr	r2, [pc, #684]	; (800e774 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800e4c6:	e9c2 3400 	strd	r3, r4, [r2]
	  switch(mode.interrupt){
 800e4ca:	4bab      	ldr	r3, [pc, #684]	; (800e778 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800e4cc:	7a1b      	ldrb	r3, [r3, #8]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d004      	beq.n	800e4dc <HAL_TIM_PeriodElapsedCallback+0x44>
 800e4d2:	2b01      	cmp	r3, #1
 800e4d4:	f000 847e 	beq.w	800edd4 <HAL_TIM_PeriodElapsedCallback+0x93c>
			}
			//
			Motor_Switch(L_motor,R_motor);
			break;
		default:
			break;
 800e4d8:	f000 bd0a 	b.w	800eef0 <HAL_TIM_PeriodElapsedCallback+0xa58>
      	EN3_L.count = TIM3 -> CNT;
 800e4dc:	4ba7      	ldr	r3, [pc, #668]	; (800e77c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800e4de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4e0:	461a      	mov	r2, r3
 800e4e2:	4ba7      	ldr	r3, [pc, #668]	; (800e780 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800e4e4:	601a      	str	r2, [r3, #0]
	    EN4_R.count = TIM4 -> CNT;
 800e4e6:	4ba7      	ldr	r3, [pc, #668]	; (800e784 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800e4e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4ea:	461a      	mov	r2, r3
 800e4ec:	4ba6      	ldr	r3, [pc, #664]	; (800e788 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800e4ee:	601a      	str	r2, [r3, #0]
	    EN3_L.count = -(EN3_L.count - (30000-1));
 800e4f0:	4ba3      	ldr	r3, [pc, #652]	; (800e780 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800e4f8:	332f      	adds	r3, #47	; 0x2f
 800e4fa:	4aa1      	ldr	r2, [pc, #644]	; (800e780 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800e4fc:	6013      	str	r3, [r2, #0]
	    EN4_R.count = -(EN4_R.count - (30000-1));
 800e4fe:	4ba2      	ldr	r3, [pc, #648]	; (800e788 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800e506:	332f      	adds	r3, #47	; 0x2f
 800e508:	4a9f      	ldr	r2, [pc, #636]	; (800e788 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800e50a:	6013      	str	r3, [r2, #0]
	    mode.enc = Encoder_Count(mode.enc);
 800e50c:	4b9a      	ldr	r3, [pc, #616]	; (800e778 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800e50e:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800e512:	b21b      	sxth	r3, r3
 800e514:	4618      	mov	r0, r3
 800e516:	f7fc fa6f 	bl	800a9f8 <Encoder_Count>
 800e51a:	4603      	mov	r3, r0
 800e51c:	b25a      	sxtb	r2, r3
 800e51e:	4b96      	ldr	r3, [pc, #600]	; (800e778 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800e520:	70da      	strb	r2, [r3, #3]
	    All_Pulse_anytime += EN4_R.count + EN3_L.count;
 800e522:	4b99      	ldr	r3, [pc, #612]	; (800e788 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800e524:	681a      	ldr	r2, [r3, #0]
 800e526:	4b96      	ldr	r3, [pc, #600]	; (800e780 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	441a      	add	r2, r3
 800e52c:	4b97      	ldr	r3, [pc, #604]	; (800e78c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	4413      	add	r3, r2
 800e532:	4a96      	ldr	r2, [pc, #600]	; (800e78c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800e534:	6013      	str	r3, [r2, #0]
	    Encoder_Reset();
 800e536:	f7fc fa4b 	bl	800a9d0 <Encoder_Reset>
	    L_velocity = Velocity_Get( (float)EN3_L.count , T1 );
 800e53a:	4b91      	ldr	r3, [pc, #580]	; (800e780 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	ee07 3a90 	vmov	s15, r3
 800e542:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e546:	eddf 0a92 	vldr	s1, [pc, #584]	; 800e790 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 800e54a:	eeb0 0a67 	vmov.f32	s0, s15
 800e54e:	f7fc fa17 	bl	800a980 <Velocity_Get>
 800e552:	eef0 7a40 	vmov.f32	s15, s0
 800e556:	4b8f      	ldr	r3, [pc, #572]	; (800e794 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800e558:	edc3 7a00 	vstr	s15, [r3]
		R_velocity = Velocity_Get( (float)EN4_R.count , T1 );
 800e55c:	4b8a      	ldr	r3, [pc, #552]	; (800e788 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	ee07 3a90 	vmov	s15, r3
 800e564:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e568:	eddf 0a89 	vldr	s1, [pc, #548]	; 800e790 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 800e56c:	eeb0 0a67 	vmov.f32	s0, s15
 800e570:	f7fc fa06 	bl	800a980 <Velocity_Get>
 800e574:	eef0 7a40 	vmov.f32	s15, s0
 800e578:	4b87      	ldr	r3, [pc, #540]	; (800e798 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800e57a:	edc3 7a00 	vstr	s15, [r3]
	    Body_velocity = (L_velocity + R_velocity) / 2; // ( * 
 800e57e:	4b85      	ldr	r3, [pc, #532]	; (800e794 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800e580:	ed93 7a00 	vldr	s14, [r3]
 800e584:	4b84      	ldr	r3, [pc, #528]	; (800e798 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800e586:	edd3 7a00 	vldr	s15, [r3]
 800e58a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e58e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800e592:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e596:	4b81      	ldr	r3, [pc, #516]	; (800e79c <HAL_TIM_PeriodElapsedCallback+0x304>)
 800e598:	edc3 7a00 	vstr	s15, [r3]
	    imu_data = IMU_Get_Data();
 800e59c:	f7fb fd7c 	bl	800a098 <IMU_Get_Data>
 800e5a0:	eeb0 7a40 	vmov.f32	s14, s0
 800e5a4:	eef0 7a60 	vmov.f32	s15, s1
 800e5a8:	4b7d      	ldr	r3, [pc, #500]	; (800e7a0 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800e5aa:	ed83 7b00 	vstr	d7, [r3]
	    angle += T1*imu_data* 180 / PI;
 800e5ae:	4b7c      	ldr	r3, [pc, #496]	; (800e7a0 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800e5b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e5b4:	a36a      	add	r3, pc, #424	; (adr r3, 800e760 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800e5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ba:	f7f9 ff55 	bl	8008468 <__aeabi_dmul>
 800e5be:	4603      	mov	r3, r0
 800e5c0:	460c      	mov	r4, r1
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	4621      	mov	r1, r4
 800e5c6:	f04f 0200 	mov.w	r2, #0
 800e5ca:	4b76      	ldr	r3, [pc, #472]	; (800e7a4 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800e5cc:	f7f9 ff4c 	bl	8008468 <__aeabi_dmul>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	460c      	mov	r4, r1
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	4621      	mov	r1, r4
 800e5d8:	a363      	add	r3, pc, #396	; (adr r3, 800e768 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800e5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5de:	f7fa f86d 	bl	80086bc <__aeabi_ddiv>
 800e5e2:	4603      	mov	r3, r0
 800e5e4:	460c      	mov	r4, r1
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	4621      	mov	r1, r4
 800e5ea:	4b6f      	ldr	r3, [pc, #444]	; (800e7a8 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800e5ec:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e5f0:	461a      	mov	r2, r3
 800e5f2:	4623      	mov	r3, r4
 800e5f4:	f7f9 fd82 	bl	80080fc <__adddf3>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	460c      	mov	r4, r1
 800e5fc:	4a6a      	ldr	r2, [pc, #424]	; (800e7a8 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800e5fe:	e9c2 3400 	strd	r3, r4, [r2]
	    if( ((log_counter%10) == 0) && (log_counter < 1000*120) )
 800e602:	4b6a      	ldr	r3, [pc, #424]	; (800e7ac <HAL_TIM_PeriodElapsedCallback+0x314>)
 800e604:	6819      	ldr	r1, [r3, #0]
 800e606:	4b6a      	ldr	r3, [pc, #424]	; (800e7b0 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800e608:	fb83 2301 	smull	r2, r3, r3, r1
 800e60c:	109a      	asrs	r2, r3, #2
 800e60e:	17cb      	asrs	r3, r1, #31
 800e610:	1ad2      	subs	r2, r2, r3
 800e612:	4613      	mov	r3, r2
 800e614:	009b      	lsls	r3, r3, #2
 800e616:	4413      	add	r3, r2
 800e618:	005b      	lsls	r3, r3, #1
 800e61a:	1aca      	subs	r2, r1, r3
 800e61c:	2a00      	cmp	r2, #0
 800e61e:	d118      	bne.n	800e652 <HAL_TIM_PeriodElapsedCallback+0x1ba>
 800e620:	4b62      	ldr	r3, [pc, #392]	; (800e7ac <HAL_TIM_PeriodElapsedCallback+0x314>)
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	4a63      	ldr	r2, [pc, #396]	; (800e7b4 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800e626:	4293      	cmp	r3, r2
 800e628:	dc13      	bgt.n	800e652 <HAL_TIM_PeriodElapsedCallback+0x1ba>
	    	FLASH_Write_Word_F(run_log_address, (float)Body_angle/*imu_data*/);
 800e62a:	4b63      	ldr	r3, [pc, #396]	; (800e7b8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800e62c:	681d      	ldr	r5, [r3, #0]
 800e62e:	4b63      	ldr	r3, [pc, #396]	; (800e7bc <HAL_TIM_PeriodElapsedCallback+0x324>)
 800e630:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e634:	4618      	mov	r0, r3
 800e636:	4621      	mov	r1, r4
 800e638:	f7fa f9ee 	bl	8008a18 <__aeabi_d2f>
 800e63c:	4603      	mov	r3, r0
 800e63e:	ee00 3a10 	vmov	s0, r3
 800e642:	4628      	mov	r0, r5
 800e644:	f7fb f890 	bl	8009768 <FLASH_Write_Word_F>
	    	run_log_address+= 0x04;
 800e648:	4b5b      	ldr	r3, [pc, #364]	; (800e7b8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	3304      	adds	r3, #4
 800e64e:	4a5a      	ldr	r2, [pc, #360]	; (800e7b8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800e650:	6013      	str	r3, [r2, #0]
	    log_counter++;
 800e652:	4b56      	ldr	r3, [pc, #344]	; (800e7ac <HAL_TIM_PeriodElapsedCallback+0x314>)
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	3301      	adds	r3, #1
 800e658:	4a54      	ldr	r2, [pc, #336]	; (800e7ac <HAL_TIM_PeriodElapsedCallback+0x314>)
 800e65a:	6013      	str	r3, [r2, #0]
	    switch(mode.control){
 800e65c:	4b46      	ldr	r3, [pc, #280]	; (800e778 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800e65e:	795b      	ldrb	r3, [r3, #5]
 800e660:	2b06      	cmp	r3, #6
 800e662:	f200 819c 	bhi.w	800e99e <HAL_TIM_PeriodElapsedCallback+0x506>
 800e666:	a201      	add	r2, pc, #4	; (adr r2, 800e66c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800e668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e66c:	0800e689 	.word	0x0800e689
 800e670:	0800e6f5 	.word	0x0800e6f5
 800e674:	0800e7d9 	.word	0x0800e7d9
 800e678:	0800e845 	.word	0x0800e845
 800e67c:	0800e8a5 	.word	0x0800e8a5
 800e680:	0800e91d 	.word	0x0800e91d
 800e684:	0800e929 	.word	0x0800e929
	    	   Side_Wall_Control(fr_average,fl_average,T8,Wall.KP, Wall.KI,Wall.KD);
 800e688:	4b4d      	ldr	r3, [pc, #308]	; (800e7c0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800e68a:	edd3 7a00 	vldr	s15, [r3]
 800e68e:	4b4d      	ldr	r3, [pc, #308]	; (800e7c4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800e690:	ed93 7a00 	vldr	s14, [r3]
 800e694:	4b4c      	ldr	r3, [pc, #304]	; (800e7c8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800e696:	edd3 6a00 	vldr	s13, [r3]
 800e69a:	4b4b      	ldr	r3, [pc, #300]	; (800e7c8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800e69c:	ed93 6a01 	vldr	s12, [r3, #4]
 800e6a0:	4b49      	ldr	r3, [pc, #292]	; (800e7c8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800e6a2:	edd3 5a02 	vldr	s11, [r3, #8]
 800e6a6:	eef0 2a65 	vmov.f32	s5, s11
 800e6aa:	eeb0 2a46 	vmov.f32	s4, s12
 800e6ae:	eef0 1a66 	vmov.f32	s3, s13
 800e6b2:	ed9f 1a46 	vldr	s2, [pc, #280]	; 800e7cc <HAL_TIM_PeriodElapsedCallback+0x334>
 800e6b6:	eef0 0a47 	vmov.f32	s1, s14
 800e6ba:	eeb0 0a67 	vmov.f32	s0, s15
 800e6be:	f7fa fb7b 	bl	8008db8 <Side_Wall_Control>
	    	   Enc_Velo_Control(T1, velocity.KP, velocity.KI, velocity.KD);
 800e6c2:	4b43      	ldr	r3, [pc, #268]	; (800e7d0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800e6c4:	edd3 7a00 	vldr	s15, [r3]
 800e6c8:	4b41      	ldr	r3, [pc, #260]	; (800e7d0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800e6ca:	ed93 7a01 	vldr	s14, [r3, #4]
 800e6ce:	4b40      	ldr	r3, [pc, #256]	; (800e7d0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800e6d0:	edd3 6a02 	vldr	s13, [r3, #8]
 800e6d4:	eef0 1a66 	vmov.f32	s3, s13
 800e6d8:	eeb0 1a47 	vmov.f32	s2, s14
 800e6dc:	eef0 0a67 	vmov.f32	s1, s15
 800e6e0:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800e790 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 800e6e4:	f7fa ff38 	bl	8009558 <Enc_Velo_Control>
	    	   mode.imu = 0;
 800e6e8:	4a23      	ldr	r2, [pc, #140]	; (800e778 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800e6ea:	7993      	ldrb	r3, [r2, #6]
 800e6ec:	f36f 0300 	bfc	r3, #0, #1
 800e6f0:	7193      	strb	r3, [r2, #6]
	    	   break;
 800e6f2:	e155      	b.n	800e9a0 <HAL_TIM_PeriodElapsedCallback+0x508>
	    	   Left_Wall_Control(distance_wall_left, fl_average,T8, Wall.KP, Wall.KI, Wall.KD);
 800e6f4:	4b37      	ldr	r3, [pc, #220]	; (800e7d4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800e6f6:	edd3 7a00 	vldr	s15, [r3]
 800e6fa:	4b32      	ldr	r3, [pc, #200]	; (800e7c4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800e6fc:	ed93 7a00 	vldr	s14, [r3]
 800e700:	4b31      	ldr	r3, [pc, #196]	; (800e7c8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800e702:	edd3 6a00 	vldr	s13, [r3]
 800e706:	4b30      	ldr	r3, [pc, #192]	; (800e7c8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800e708:	ed93 6a01 	vldr	s12, [r3, #4]
 800e70c:	4b2e      	ldr	r3, [pc, #184]	; (800e7c8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800e70e:	edd3 5a02 	vldr	s11, [r3, #8]
 800e712:	eef0 2a65 	vmov.f32	s5, s11
 800e716:	eeb0 2a46 	vmov.f32	s4, s12
 800e71a:	eef0 1a66 	vmov.f32	s3, s13
 800e71e:	ed9f 1a2b 	vldr	s2, [pc, #172]	; 800e7cc <HAL_TIM_PeriodElapsedCallback+0x334>
 800e722:	eef0 0a47 	vmov.f32	s1, s14
 800e726:	eeb0 0a67 	vmov.f32	s0, s15
 800e72a:	f7fa fbff 	bl	8008f2c <Left_Wall_Control>
	    	   Enc_Velo_Control(T1, velocity.KP, velocity.KI, velocity.KD);
 800e72e:	4b28      	ldr	r3, [pc, #160]	; (800e7d0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800e730:	edd3 7a00 	vldr	s15, [r3]
 800e734:	4b26      	ldr	r3, [pc, #152]	; (800e7d0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800e736:	ed93 7a01 	vldr	s14, [r3, #4]
 800e73a:	4b25      	ldr	r3, [pc, #148]	; (800e7d0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800e73c:	edd3 6a02 	vldr	s13, [r3, #8]
 800e740:	eef0 1a66 	vmov.f32	s3, s13
 800e744:	eeb0 1a47 	vmov.f32	s2, s14
 800e748:	eef0 0a67 	vmov.f32	s1, s15
 800e74c:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800e790 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 800e750:	f7fa ff02 	bl	8009558 <Enc_Velo_Control>
	    	   mode.imu = 0;
 800e754:	4a08      	ldr	r2, [pc, #32]	; (800e778 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800e756:	7993      	ldrb	r3, [r2, #6]
 800e758:	f36f 0300 	bfc	r3, #0, #1
 800e75c:	7193      	strb	r3, [r2, #6]
	    	  break;
 800e75e:	e11f      	b.n	800e9a0 <HAL_TIM_PeriodElapsedCallback+0x508>
 800e760:	d2f1a9fc 	.word	0xd2f1a9fc
 800e764:	3f50624d 	.word	0x3f50624d
 800e768:	54442d18 	.word	0x54442d18
 800e76c:	400921fb 	.word	0x400921fb
 800e770:	20018ad0 	.word	0x20018ad0
 800e774:	200142e0 	.word	0x200142e0
 800e778:	20000068 	.word	0x20000068
 800e77c:	40000400 	.word	0x40000400
 800e780:	20000044 	.word	0x20000044
 800e784:	40000800 	.word	0x40000800
 800e788:	20000050 	.word	0x20000050
 800e78c:	200142ec 	.word	0x200142ec
 800e790:	3a83126f 	.word	0x3a83126f
 800e794:	20018390 	.word	0x20018390
 800e798:	2001839c 	.word	0x2001839c
 800e79c:	200183f8 	.word	0x200183f8
 800e7a0:	200142c0 	.word	0x200142c0
 800e7a4:	40668000 	.word	0x40668000
 800e7a8:	200142f0 	.word	0x200142f0
 800e7ac:	20018358 	.word	0x20018358
 800e7b0:	66666667 	.word	0x66666667
 800e7b4:	0001d4bf 	.word	0x0001d4bf
 800e7b8:	20018578 	.word	0x20018578
 800e7bc:	200142b0 	.word	0x200142b0
 800e7c0:	20018ef8 	.word	0x20018ef8
 800e7c4:	200183b4 	.word	0x200183b4
 800e7c8:	20000020 	.word	0x20000020
 800e7cc:	3851b717 	.word	0x3851b717
 800e7d0:	2000002c 	.word	0x2000002c
 800e7d4:	20000018 	.word	0x20000018
	    	   Right_Wall_Control(distance_wall_right, fr_average,T8, Wall.KP, Wall.KI, Wall.KD);
 800e7d8:	4bcb      	ldr	r3, [pc, #812]	; (800eb08 <HAL_TIM_PeriodElapsedCallback+0x670>)
 800e7da:	edd3 7a00 	vldr	s15, [r3]
 800e7de:	4bcb      	ldr	r3, [pc, #812]	; (800eb0c <HAL_TIM_PeriodElapsedCallback+0x674>)
 800e7e0:	ed93 7a00 	vldr	s14, [r3]
 800e7e4:	4bca      	ldr	r3, [pc, #808]	; (800eb10 <HAL_TIM_PeriodElapsedCallback+0x678>)
 800e7e6:	edd3 6a00 	vldr	s13, [r3]
 800e7ea:	4bc9      	ldr	r3, [pc, #804]	; (800eb10 <HAL_TIM_PeriodElapsedCallback+0x678>)
 800e7ec:	ed93 6a01 	vldr	s12, [r3, #4]
 800e7f0:	4bc7      	ldr	r3, [pc, #796]	; (800eb10 <HAL_TIM_PeriodElapsedCallback+0x678>)
 800e7f2:	edd3 5a02 	vldr	s11, [r3, #8]
 800e7f6:	eef0 2a65 	vmov.f32	s5, s11
 800e7fa:	eeb0 2a46 	vmov.f32	s4, s12
 800e7fe:	eef0 1a66 	vmov.f32	s3, s13
 800e802:	ed9f 1ac4 	vldr	s2, [pc, #784]	; 800eb14 <HAL_TIM_PeriodElapsedCallback+0x67c>
 800e806:	eef0 0a47 	vmov.f32	s1, s14
 800e80a:	eeb0 0a67 	vmov.f32	s0, s15
 800e80e:	f7fa fc3f 	bl	8009090 <Right_Wall_Control>
	    	   Enc_Velo_Control(T1, velocity.KP, velocity.KI, velocity.KD);
 800e812:	4bc1      	ldr	r3, [pc, #772]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e814:	edd3 7a00 	vldr	s15, [r3]
 800e818:	4bbf      	ldr	r3, [pc, #764]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e81a:	ed93 7a01 	vldr	s14, [r3, #4]
 800e81e:	4bbe      	ldr	r3, [pc, #760]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e820:	edd3 6a02 	vldr	s13, [r3, #8]
 800e824:	eef0 1a66 	vmov.f32	s3, s13
 800e828:	eeb0 1a47 	vmov.f32	s2, s14
 800e82c:	eef0 0a67 	vmov.f32	s1, s15
 800e830:	ed9f 0aba 	vldr	s0, [pc, #744]	; 800eb1c <HAL_TIM_PeriodElapsedCallback+0x684>
 800e834:	f7fa fe90 	bl	8009558 <Enc_Velo_Control>
	    	   mode.imu = 0;
 800e838:	4ab9      	ldr	r2, [pc, #740]	; (800eb20 <HAL_TIM_PeriodElapsedCallback+0x688>)
 800e83a:	7993      	ldrb	r3, [r2, #6]
 800e83c:	f36f 0300 	bfc	r3, #0, #1
 800e840:	7193      	strb	r3, [r2, #6]
	    	   break;
 800e842:	e0ad      	b.n	800e9a0 <HAL_TIM_PeriodElapsedCallback+0x508>
	    	   IMU_Control(Target_Rad_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800e844:	4bb7      	ldr	r3, [pc, #732]	; (800eb24 <HAL_TIM_PeriodElapsedCallback+0x68c>)
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	4618      	mov	r0, r3
 800e84a:	f7f9 fdb5 	bl	80083b8 <__aeabi_f2d>
 800e84e:	4604      	mov	r4, r0
 800e850:	460d      	mov	r5, r1
 800e852:	4bb5      	ldr	r3, [pc, #724]	; (800eb28 <HAL_TIM_PeriodElapsedCallback+0x690>)
 800e854:	ed93 8b00 	vldr	d8, [r3]
 800e858:	4bb4      	ldr	r3, [pc, #720]	; (800eb2c <HAL_TIM_PeriodElapsedCallback+0x694>)
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7f9 fdab 	bl	80083b8 <__aeabi_f2d>
 800e862:	4680      	mov	r8, r0
 800e864:	4689      	mov	r9, r1
 800e866:	4bb1      	ldr	r3, [pc, #708]	; (800eb2c <HAL_TIM_PeriodElapsedCallback+0x694>)
 800e868:	685b      	ldr	r3, [r3, #4]
 800e86a:	4618      	mov	r0, r3
 800e86c:	f7f9 fda4 	bl	80083b8 <__aeabi_f2d>
 800e870:	4682      	mov	sl, r0
 800e872:	468b      	mov	fp, r1
 800e874:	4bad      	ldr	r3, [pc, #692]	; (800eb2c <HAL_TIM_PeriodElapsedCallback+0x694>)
 800e876:	689b      	ldr	r3, [r3, #8]
 800e878:	4618      	mov	r0, r3
 800e87a:	f7f9 fd9d 	bl	80083b8 <__aeabi_f2d>
 800e87e:	4602      	mov	r2, r0
 800e880:	460b      	mov	r3, r1
 800e882:	ec43 2b15 	vmov	d5, r2, r3
 800e886:	ec4b ab14 	vmov	d4, sl, fp
 800e88a:	ec49 8b13 	vmov	d3, r8, r9
 800e88e:	ed9f 2b98 	vldr	d2, [pc, #608]	; 800eaf0 <HAL_TIM_PeriodElapsedCallback+0x658>
 800e892:	eeb0 1a48 	vmov.f32	s2, s16
 800e896:	eef0 1a68 	vmov.f32	s3, s17
 800e89a:	ec45 4b10 	vmov	d0, r4, r5
 800e89e:	f7fb fca9 	bl	800a1f4 <IMU_Control>
	    	   break;
 800e8a2:	e07d      	b.n	800e9a0 <HAL_TIM_PeriodElapsedCallback+0x508>
	    	   Enc_Velo_Control(T1, velocity.KP, velocity.KI, velocity.KD);
 800e8a4:	4b9c      	ldr	r3, [pc, #624]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e8a6:	edd3 7a00 	vldr	s15, [r3]
 800e8aa:	4b9b      	ldr	r3, [pc, #620]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e8ac:	ed93 7a01 	vldr	s14, [r3, #4]
 800e8b0:	4b99      	ldr	r3, [pc, #612]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e8b2:	edd3 6a02 	vldr	s13, [r3, #8]
 800e8b6:	eef0 1a66 	vmov.f32	s3, s13
 800e8ba:	eeb0 1a47 	vmov.f32	s2, s14
 800e8be:	eef0 0a67 	vmov.f32	s1, s15
 800e8c2:	ed9f 0a96 	vldr	s0, [pc, #600]	; 800eb1c <HAL_TIM_PeriodElapsedCallback+0x684>
 800e8c6:	f7fa fe47 	bl	8009558 <Enc_Velo_Control>
	    	   IMU_Control(0, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800e8ca:	4b97      	ldr	r3, [pc, #604]	; (800eb28 <HAL_TIM_PeriodElapsedCallback+0x690>)
 800e8cc:	ed93 8b00 	vldr	d8, [r3]
 800e8d0:	4b96      	ldr	r3, [pc, #600]	; (800eb2c <HAL_TIM_PeriodElapsedCallback+0x694>)
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	f7f9 fd6f 	bl	80083b8 <__aeabi_f2d>
 800e8da:	4604      	mov	r4, r0
 800e8dc:	460d      	mov	r5, r1
 800e8de:	4b93      	ldr	r3, [pc, #588]	; (800eb2c <HAL_TIM_PeriodElapsedCallback+0x694>)
 800e8e0:	685b      	ldr	r3, [r3, #4]
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	f7f9 fd68 	bl	80083b8 <__aeabi_f2d>
 800e8e8:	4680      	mov	r8, r0
 800e8ea:	4689      	mov	r9, r1
 800e8ec:	4b8f      	ldr	r3, [pc, #572]	; (800eb2c <HAL_TIM_PeriodElapsedCallback+0x694>)
 800e8ee:	689b      	ldr	r3, [r3, #8]
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	f7f9 fd61 	bl	80083b8 <__aeabi_f2d>
 800e8f6:	4602      	mov	r2, r0
 800e8f8:	460b      	mov	r3, r1
 800e8fa:	ec43 2b15 	vmov	d5, r2, r3
 800e8fe:	ec49 8b14 	vmov	d4, r8, r9
 800e902:	ec45 4b13 	vmov	d3, r4, r5
 800e906:	ed9f 2b7a 	vldr	d2, [pc, #488]	; 800eaf0 <HAL_TIM_PeriodElapsedCallback+0x658>
 800e90a:	eeb0 1a48 	vmov.f32	s2, s16
 800e90e:	eef0 1a68 	vmov.f32	s3, s17
 800e912:	ed9f 0b79 	vldr	d0, [pc, #484]	; 800eaf8 <HAL_TIM_PeriodElapsedCallback+0x660>
 800e916:	f7fb fc6d 	bl	800a1f4 <IMU_Control>
	    	   break;
 800e91a:	e041      	b.n	800e9a0 <HAL_TIM_PeriodElapsedCallback+0x508>
	    	   mode.imu = 0;
 800e91c:	4a80      	ldr	r2, [pc, #512]	; (800eb20 <HAL_TIM_PeriodElapsedCallback+0x688>)
 800e91e:	7993      	ldrb	r3, [r2, #6]
 800e920:	f36f 0300 	bfc	r3, #0, #1
 800e924:	7193      	strb	r3, [r2, #6]
	    	   break;
 800e926:	e03b      	b.n	800e9a0 <HAL_TIM_PeriodElapsedCallback+0x508>
	    	   Right_Velo_Control(Target_R_velo, R_velocity,T1, velocity.KP, velocity.KI, velocity.KD);
 800e928:	4b81      	ldr	r3, [pc, #516]	; (800eb30 <HAL_TIM_PeriodElapsedCallback+0x698>)
 800e92a:	edd3 7a00 	vldr	s15, [r3]
 800e92e:	4b81      	ldr	r3, [pc, #516]	; (800eb34 <HAL_TIM_PeriodElapsedCallback+0x69c>)
 800e930:	ed93 7a00 	vldr	s14, [r3]
 800e934:	4b78      	ldr	r3, [pc, #480]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e936:	edd3 6a00 	vldr	s13, [r3]
 800e93a:	4b77      	ldr	r3, [pc, #476]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e93c:	ed93 6a01 	vldr	s12, [r3, #4]
 800e940:	4b75      	ldr	r3, [pc, #468]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e942:	edd3 5a02 	vldr	s11, [r3, #8]
 800e946:	eef0 2a65 	vmov.f32	s5, s11
 800e94a:	eeb0 2a46 	vmov.f32	s4, s12
 800e94e:	eef0 1a66 	vmov.f32	s3, s13
 800e952:	ed9f 1a72 	vldr	s2, [pc, #456]	; 800eb1c <HAL_TIM_PeriodElapsedCallback+0x684>
 800e956:	eef0 0a47 	vmov.f32	s1, s14
 800e95a:	eeb0 0a67 	vmov.f32	s0, s15
 800e95e:	f7fa fcf7 	bl	8009350 <Right_Velo_Control>
	    	   Left_Velo_Control(Target_L_velo, L_velocity,T1, velocity.KP, velocity.KI, velocity.KD);
 800e962:	4b75      	ldr	r3, [pc, #468]	; (800eb38 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 800e964:	edd3 7a00 	vldr	s15, [r3]
 800e968:	4b74      	ldr	r3, [pc, #464]	; (800eb3c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 800e96a:	ed93 7a00 	vldr	s14, [r3]
 800e96e:	4b6a      	ldr	r3, [pc, #424]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e970:	edd3 6a00 	vldr	s13, [r3]
 800e974:	4b68      	ldr	r3, [pc, #416]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e976:	ed93 6a01 	vldr	s12, [r3, #4]
 800e97a:	4b67      	ldr	r3, [pc, #412]	; (800eb18 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800e97c:	edd3 5a02 	vldr	s11, [r3, #8]
 800e980:	eef0 2a65 	vmov.f32	s5, s11
 800e984:	eeb0 2a46 	vmov.f32	s4, s12
 800e988:	eef0 1a66 	vmov.f32	s3, s13
 800e98c:	ed9f 1a63 	vldr	s2, [pc, #396]	; 800eb1c <HAL_TIM_PeriodElapsedCallback+0x684>
 800e990:	eef0 0a47 	vmov.f32	s1, s14
 800e994:	eeb0 0a67 	vmov.f32	s0, s15
 800e998:	f7fa fd5c 	bl	8009454 <Left_Velo_Control>
	    	   break;
 800e99c:	e000      	b.n	800e9a0 <HAL_TIM_PeriodElapsedCallback+0x508>
	    	   break;
 800e99e:	bf00      	nop
	    if( mode.accel == 1 ){
 800e9a0:	4b5f      	ldr	r3, [pc, #380]	; (800eb20 <HAL_TIM_PeriodElapsedCallback+0x688>)
 800e9a2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800e9a6:	2b01      	cmp	r3, #1
 800e9a8:	d116      	bne.n	800e9d8 <HAL_TIM_PeriodElapsedCallback+0x540>
		  if(Target_velocity < SEARCH_SPEED){
 800e9aa:	4b65      	ldr	r3, [pc, #404]	; (800eb40 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800e9ac:	edd3 7a00 	vldr	s15, [r3]
 800e9b0:	ed9f 7a64 	vldr	s14, [pc, #400]	; 800eb44 <HAL_TIM_PeriodElapsedCallback+0x6ac>
 800e9b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e9b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9bc:	f140 8118 	bpl.w	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
			Target_velocity += a_start;
 800e9c0:	4b5f      	ldr	r3, [pc, #380]	; (800eb40 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800e9c2:	ed93 7a00 	vldr	s14, [r3]
 800e9c6:	4b60      	ldr	r3, [pc, #384]	; (800eb48 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 800e9c8:	edd3 7a00 	vldr	s15, [r3]
 800e9cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e9d0:	4b5b      	ldr	r3, [pc, #364]	; (800eb40 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800e9d2:	edc3 7a00 	vstr	s15, [r3]
 800e9d6:	e10b      	b.n	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
	    else if( mode.accel == 2 ){
 800e9d8:	4b51      	ldr	r3, [pc, #324]	; (800eb20 <HAL_TIM_PeriodElapsedCallback+0x688>)
 800e9da:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800e9de:	2b02      	cmp	r3, #2
 800e9e0:	d116      	bne.n	800ea10 <HAL_TIM_PeriodElapsedCallback+0x578>
		  if(Target_velocity < SEARCH_SPEED){
 800e9e2:	4b57      	ldr	r3, [pc, #348]	; (800eb40 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800e9e4:	edd3 7a00 	vldr	s15, [r3]
 800e9e8:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800eb44 <HAL_TIM_PeriodElapsedCallback+0x6ac>
 800e9ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e9f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9f4:	f140 80fc 	bpl.w	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
			Target_velocity += a;
 800e9f8:	4b51      	ldr	r3, [pc, #324]	; (800eb40 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800e9fa:	ed93 7a00 	vldr	s14, [r3]
 800e9fe:	4b53      	ldr	r3, [pc, #332]	; (800eb4c <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 800ea00:	edd3 7a00 	vldr	s15, [r3]
 800ea04:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ea08:	4b4d      	ldr	r3, [pc, #308]	; (800eb40 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800ea0a:	edc3 7a00 	vstr	s15, [r3]
 800ea0e:	e0ef      	b.n	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
	    else if( mode.accel == 3 ){
 800ea10:	4b43      	ldr	r3, [pc, #268]	; (800eb20 <HAL_TIM_PeriodElapsedCallback+0x688>)
 800ea12:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800ea16:	2b03      	cmp	r3, #3
 800ea18:	d116      	bne.n	800ea48 <HAL_TIM_PeriodElapsedCallback+0x5b0>
		  if(Target_velocity > 2){
 800ea1a:	4b49      	ldr	r3, [pc, #292]	; (800eb40 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800ea1c:	edd3 7a00 	vldr	s15, [r3]
 800ea20:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800ea24:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ea28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea2c:	f340 80e0 	ble.w	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
			Target_velocity -= a;
 800ea30:	4b43      	ldr	r3, [pc, #268]	; (800eb40 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800ea32:	ed93 7a00 	vldr	s14, [r3]
 800ea36:	4b45      	ldr	r3, [pc, #276]	; (800eb4c <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 800ea38:	edd3 7a00 	vldr	s15, [r3]
 800ea3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ea40:	4b3f      	ldr	r3, [pc, #252]	; (800eb40 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800ea42:	edc3 7a00 	vstr	s15, [r3]
 800ea46:	e0d3      	b.n	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
	    else if( mode.accel == 4 ){ //????
 800ea48:	4b35      	ldr	r3, [pc, #212]	; (800eb20 <HAL_TIM_PeriodElapsedCallback+0x688>)
 800ea4a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800ea4e:	2b04      	cmp	r3, #4
 800ea50:	d124      	bne.n	800ea9c <HAL_TIM_PeriodElapsedCallback+0x604>
	      if(Target_R_velo < SEARCH_SPEED * 124.6/90){
 800ea52:	4b37      	ldr	r3, [pc, #220]	; (800eb30 <HAL_TIM_PeriodElapsedCallback+0x698>)
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	4618      	mov	r0, r3
 800ea58:	f7f9 fcae 	bl	80083b8 <__aeabi_f2d>
 800ea5c:	a328      	add	r3, pc, #160	; (adr r3, 800eb00 <HAL_TIM_PeriodElapsedCallback+0x668>)
 800ea5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea62:	f7f9 ff73 	bl	800894c <__aeabi_dcmplt>
 800ea66:	4603      	mov	r3, r0
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	f000 80c1 	beq.w	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
	    	Target_R_velo += a_curve;
 800ea6e:	4b30      	ldr	r3, [pc, #192]	; (800eb30 <HAL_TIM_PeriodElapsedCallback+0x698>)
 800ea70:	ed93 7a00 	vldr	s14, [r3]
 800ea74:	4b36      	ldr	r3, [pc, #216]	; (800eb50 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 800ea76:	edd3 7a00 	vldr	s15, [r3]
 800ea7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ea7e:	4b2c      	ldr	r3, [pc, #176]	; (800eb30 <HAL_TIM_PeriodElapsedCallback+0x698>)
 800ea80:	edc3 7a00 	vstr	s15, [r3]
	    	Target_L_velo -= a_curve;
 800ea84:	4b2c      	ldr	r3, [pc, #176]	; (800eb38 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 800ea86:	ed93 7a00 	vldr	s14, [r3]
 800ea8a:	4b31      	ldr	r3, [pc, #196]	; (800eb50 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 800ea8c:	edd3 7a00 	vldr	s15, [r3]
 800ea90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ea94:	4b28      	ldr	r3, [pc, #160]	; (800eb38 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 800ea96:	edc3 7a00 	vstr	s15, [r3]
 800ea9a:	e0a9      	b.n	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
	    else if( mode.accel == 5 ){//??
 800ea9c:	4b20      	ldr	r3, [pc, #128]	; (800eb20 <HAL_TIM_PeriodElapsedCallback+0x688>)
 800ea9e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800eaa2:	2b05      	cmp	r3, #5
 800eaa4:	d156      	bne.n	800eb54 <HAL_TIM_PeriodElapsedCallback+0x6bc>
		      if(Target_R_velo > SEARCH_SPEED){
 800eaa6:	4b22      	ldr	r3, [pc, #136]	; (800eb30 <HAL_TIM_PeriodElapsedCallback+0x698>)
 800eaa8:	edd3 7a00 	vldr	s15, [r3]
 800eaac:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800eb44 <HAL_TIM_PeriodElapsedCallback+0x6ac>
 800eab0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eab8:	f340 809a 	ble.w	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
		    	Target_R_velo -= a_curve;
 800eabc:	4b1c      	ldr	r3, [pc, #112]	; (800eb30 <HAL_TIM_PeriodElapsedCallback+0x698>)
 800eabe:	ed93 7a00 	vldr	s14, [r3]
 800eac2:	4b23      	ldr	r3, [pc, #140]	; (800eb50 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 800eac4:	edd3 7a00 	vldr	s15, [r3]
 800eac8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eacc:	4b18      	ldr	r3, [pc, #96]	; (800eb30 <HAL_TIM_PeriodElapsedCallback+0x698>)
 800eace:	edc3 7a00 	vstr	s15, [r3]
		    	Target_L_velo += a_curve;
 800ead2:	4b19      	ldr	r3, [pc, #100]	; (800eb38 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 800ead4:	ed93 7a00 	vldr	s14, [r3]
 800ead8:	4b1d      	ldr	r3, [pc, #116]	; (800eb50 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 800eada:	edd3 7a00 	vldr	s15, [r3]
 800eade:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eae2:	4b15      	ldr	r3, [pc, #84]	; (800eb38 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 800eae4:	edc3 7a00 	vstr	s15, [r3]
 800eae8:	e082      	b.n	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
 800eaea:	bf00      	nop
 800eaec:	f3af 8000 	nop.w
 800eaf0:	d2f1a9fc 	.word	0xd2f1a9fc
 800eaf4:	3f50624d 	.word	0x3f50624d
	...
 800eb00:	55555555 	.word	0x55555555
 800eb04:	4079f555 	.word	0x4079f555
 800eb08:	20000014 	.word	0x20000014
 800eb0c:	20018ef8 	.word	0x20018ef8
 800eb10:	20000020 	.word	0x20000020
 800eb14:	3851b717 	.word	0x3851b717
 800eb18:	2000002c 	.word	0x2000002c
 800eb1c:	3a83126f 	.word	0x3a83126f
 800eb20:	20000068 	.word	0x20000068
 800eb24:	200142ac 	.word	0x200142ac
 800eb28:	200142c0 	.word	0x200142c0
 800eb2c:	20000038 	.word	0x20000038
 800eb30:	20018374 	.word	0x20018374
 800eb34:	2001839c 	.word	0x2001839c
 800eb38:	20018398 	.word	0x20018398
 800eb3c:	20018390 	.word	0x20018390
 800eb40:	200142a8 	.word	0x200142a8
 800eb44:	43960000 	.word	0x43960000
 800eb48:	20000008 	.word	0x20000008
 800eb4c:	2000000c 	.word	0x2000000c
 800eb50:	20000010 	.word	0x20000010
	    else if( mode.accel == 6 ){//????
 800eb54:	4b80      	ldr	r3, [pc, #512]	; (800ed58 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 800eb56:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800eb5a:	2b06      	cmp	r3, #6
 800eb5c:	d123      	bne.n	800eba6 <HAL_TIM_PeriodElapsedCallback+0x70e>
	      if(Target_L_velo < SEARCH_SPEED * 124.6/90){
 800eb5e:	4b7f      	ldr	r3, [pc, #508]	; (800ed5c <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	4618      	mov	r0, r3
 800eb64:	f7f9 fc28 	bl	80083b8 <__aeabi_f2d>
 800eb68:	a379      	add	r3, pc, #484	; (adr r3, 800ed50 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 800eb6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb6e:	f7f9 feed 	bl	800894c <__aeabi_dcmplt>
 800eb72:	4603      	mov	r3, r0
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d03b      	beq.n	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
	    	Target_R_velo -= a_curve;
 800eb78:	4b79      	ldr	r3, [pc, #484]	; (800ed60 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 800eb7a:	ed93 7a00 	vldr	s14, [r3]
 800eb7e:	4b79      	ldr	r3, [pc, #484]	; (800ed64 <HAL_TIM_PeriodElapsedCallback+0x8cc>)
 800eb80:	edd3 7a00 	vldr	s15, [r3]
 800eb84:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eb88:	4b75      	ldr	r3, [pc, #468]	; (800ed60 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 800eb8a:	edc3 7a00 	vstr	s15, [r3]
	    	Target_L_velo += a_curve;
 800eb8e:	4b73      	ldr	r3, [pc, #460]	; (800ed5c <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 800eb90:	ed93 7a00 	vldr	s14, [r3]
 800eb94:	4b73      	ldr	r3, [pc, #460]	; (800ed64 <HAL_TIM_PeriodElapsedCallback+0x8cc>)
 800eb96:	edd3 7a00 	vldr	s15, [r3]
 800eb9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eb9e:	4b6f      	ldr	r3, [pc, #444]	; (800ed5c <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 800eba0:	edc3 7a00 	vstr	s15, [r3]
 800eba4:	e024      	b.n	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
	    else if( mode.accel == 7 ){//??
 800eba6:	4b6c      	ldr	r3, [pc, #432]	; (800ed58 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 800eba8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800ebac:	2b07      	cmp	r3, #7
 800ebae:	d11f      	bne.n	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
	      if(Target_L_velo > SEARCH_SPEED){
 800ebb0:	4b6a      	ldr	r3, [pc, #424]	; (800ed5c <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 800ebb2:	edd3 7a00 	vldr	s15, [r3]
 800ebb6:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 800ed68 <HAL_TIM_PeriodElapsedCallback+0x8d0>
 800ebba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ebbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebc2:	dd15      	ble.n	800ebf0 <HAL_TIM_PeriodElapsedCallback+0x758>
	    	Target_R_velo += a_curve;
 800ebc4:	4b66      	ldr	r3, [pc, #408]	; (800ed60 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 800ebc6:	ed93 7a00 	vldr	s14, [r3]
 800ebca:	4b66      	ldr	r3, [pc, #408]	; (800ed64 <HAL_TIM_PeriodElapsedCallback+0x8cc>)
 800ebcc:	edd3 7a00 	vldr	s15, [r3]
 800ebd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ebd4:	4b62      	ldr	r3, [pc, #392]	; (800ed60 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 800ebd6:	edc3 7a00 	vstr	s15, [r3]
	    	Target_L_velo -= a_curve;
 800ebda:	4b60      	ldr	r3, [pc, #384]	; (800ed5c <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 800ebdc:	ed93 7a00 	vldr	s14, [r3]
 800ebe0:	4b60      	ldr	r3, [pc, #384]	; (800ed64 <HAL_TIM_PeriodElapsedCallback+0x8cc>)
 800ebe2:	edd3 7a00 	vldr	s15, [r3]
 800ebe6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ebea:	4b5c      	ldr	r3, [pc, #368]	; (800ed5c <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 800ebec:	edc3 7a00 	vstr	s15, [r3]
	    Velocity_Control(Target_velocity, Body_velocity, T1,velocity.KP ,velocity.KI, velocity.KD);
 800ebf0:	4b5e      	ldr	r3, [pc, #376]	; (800ed6c <HAL_TIM_PeriodElapsedCallback+0x8d4>)
 800ebf2:	edd3 7a00 	vldr	s15, [r3]
 800ebf6:	4b5e      	ldr	r3, [pc, #376]	; (800ed70 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 800ebf8:	ed93 7a00 	vldr	s14, [r3]
 800ebfc:	4b5d      	ldr	r3, [pc, #372]	; (800ed74 <HAL_TIM_PeriodElapsedCallback+0x8dc>)
 800ebfe:	edd3 6a00 	vldr	s13, [r3]
 800ec02:	4b5c      	ldr	r3, [pc, #368]	; (800ed74 <HAL_TIM_PeriodElapsedCallback+0x8dc>)
 800ec04:	ed93 6a01 	vldr	s12, [r3, #4]
 800ec08:	4b5a      	ldr	r3, [pc, #360]	; (800ed74 <HAL_TIM_PeriodElapsedCallback+0x8dc>)
 800ec0a:	edd3 5a02 	vldr	s11, [r3, #8]
 800ec0e:	eef0 2a65 	vmov.f32	s5, s11
 800ec12:	eeb0 2a46 	vmov.f32	s4, s12
 800ec16:	eef0 1a66 	vmov.f32	s3, s13
 800ec1a:	ed9f 1a57 	vldr	s2, [pc, #348]	; 800ed78 <HAL_TIM_PeriodElapsedCallback+0x8e0>
 800ec1e:	eef0 0a47 	vmov.f32	s1, s14
 800ec22:	eeb0 0a67 	vmov.f32	s0, s15
 800ec26:	f7fa fae5 	bl	80091f4 <Velocity_Control>
		L_motor = L_v_control + L_wall + L_leftwall + L_rightwall + L_rotate + L_angular_velocity + L_env_control + L_velo_control;
 800ec2a:	4b54      	ldr	r3, [pc, #336]	; (800ed7c <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 800ec2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec30:	b29a      	uxth	r2, r3
 800ec32:	4b53      	ldr	r3, [pc, #332]	; (800ed80 <HAL_TIM_PeriodElapsedCallback+0x8e8>)
 800ec34:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec38:	b29b      	uxth	r3, r3
 800ec3a:	4413      	add	r3, r2
 800ec3c:	b29a      	uxth	r2, r3
 800ec3e:	4b51      	ldr	r3, [pc, #324]	; (800ed84 <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 800ec40:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec44:	b29b      	uxth	r3, r3
 800ec46:	4413      	add	r3, r2
 800ec48:	b29a      	uxth	r2, r3
 800ec4a:	4b4f      	ldr	r3, [pc, #316]	; (800ed88 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 800ec4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec50:	b29b      	uxth	r3, r3
 800ec52:	4413      	add	r3, r2
 800ec54:	b29a      	uxth	r2, r3
 800ec56:	4b4d      	ldr	r3, [pc, #308]	; (800ed8c <HAL_TIM_PeriodElapsedCallback+0x8f4>)
 800ec58:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec5c:	b29b      	uxth	r3, r3
 800ec5e:	4413      	add	r3, r2
 800ec60:	b29a      	uxth	r2, r3
 800ec62:	4b4b      	ldr	r3, [pc, #300]	; (800ed90 <HAL_TIM_PeriodElapsedCallback+0x8f8>)
 800ec64:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec68:	b29b      	uxth	r3, r3
 800ec6a:	4413      	add	r3, r2
 800ec6c:	b29a      	uxth	r2, r3
 800ec6e:	4b49      	ldr	r3, [pc, #292]	; (800ed94 <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 800ec70:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec74:	b29b      	uxth	r3, r3
 800ec76:	4413      	add	r3, r2
 800ec78:	b29a      	uxth	r2, r3
 800ec7a:	4b47      	ldr	r3, [pc, #284]	; (800ed98 <HAL_TIM_PeriodElapsedCallback+0x900>)
 800ec7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec80:	b29b      	uxth	r3, r3
 800ec82:	4413      	add	r3, r2
 800ec84:	b29b      	uxth	r3, r3
 800ec86:	b21a      	sxth	r2, r3
 800ec88:	4b44      	ldr	r3, [pc, #272]	; (800ed9c <HAL_TIM_PeriodElapsedCallback+0x904>)
 800ec8a:	801a      	strh	r2, [r3, #0]
		R_motor = R_v_control + R_wall + R_leftwall + R_rightwall + R_rotate + R_angular_velocity + R_env_control + R_velo_control;
 800ec8c:	4b44      	ldr	r3, [pc, #272]	; (800eda0 <HAL_TIM_PeriodElapsedCallback+0x908>)
 800ec8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec92:	b29a      	uxth	r2, r3
 800ec94:	4b43      	ldr	r3, [pc, #268]	; (800eda4 <HAL_TIM_PeriodElapsedCallback+0x90c>)
 800ec96:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ec9a:	b29b      	uxth	r3, r3
 800ec9c:	4413      	add	r3, r2
 800ec9e:	b29a      	uxth	r2, r3
 800eca0:	4b41      	ldr	r3, [pc, #260]	; (800eda8 <HAL_TIM_PeriodElapsedCallback+0x910>)
 800eca2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800eca6:	b29b      	uxth	r3, r3
 800eca8:	4413      	add	r3, r2
 800ecaa:	b29a      	uxth	r2, r3
 800ecac:	4b3f      	ldr	r3, [pc, #252]	; (800edac <HAL_TIM_PeriodElapsedCallback+0x914>)
 800ecae:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ecb2:	b29b      	uxth	r3, r3
 800ecb4:	4413      	add	r3, r2
 800ecb6:	b29a      	uxth	r2, r3
 800ecb8:	4b3d      	ldr	r3, [pc, #244]	; (800edb0 <HAL_TIM_PeriodElapsedCallback+0x918>)
 800ecba:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ecbe:	b29b      	uxth	r3, r3
 800ecc0:	4413      	add	r3, r2
 800ecc2:	b29a      	uxth	r2, r3
 800ecc4:	4b3b      	ldr	r3, [pc, #236]	; (800edb4 <HAL_TIM_PeriodElapsedCallback+0x91c>)
 800ecc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ecca:	b29b      	uxth	r3, r3
 800eccc:	4413      	add	r3, r2
 800ecce:	b29a      	uxth	r2, r3
 800ecd0:	4b39      	ldr	r3, [pc, #228]	; (800edb8 <HAL_TIM_PeriodElapsedCallback+0x920>)
 800ecd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ecd6:	b29b      	uxth	r3, r3
 800ecd8:	4413      	add	r3, r2
 800ecda:	b29a      	uxth	r2, r3
 800ecdc:	4b37      	ldr	r3, [pc, #220]	; (800edbc <HAL_TIM_PeriodElapsedCallback+0x924>)
 800ecde:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ece2:	b29b      	uxth	r3, r3
 800ece4:	4413      	add	r3, r2
 800ece6:	b29b      	uxth	r3, r3
 800ece8:	b21a      	sxth	r2, r3
 800ecea:	4b35      	ldr	r3, [pc, #212]	; (800edc0 <HAL_TIM_PeriodElapsedCallback+0x928>)
 800ecec:	801a      	strh	r2, [r3, #0]
		if(timer <= 2000){
 800ecee:	4b35      	ldr	r3, [pc, #212]	; (800edc4 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 800ecf0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ecf4:	f04f 0200 	mov.w	r2, #0
 800ecf8:	4b33      	ldr	r3, [pc, #204]	; (800edc8 <HAL_TIM_PeriodElapsedCallback+0x930>)
 800ecfa:	f7f9 fe31 	bl	8008960 <__aeabi_dcmple>
 800ecfe:	4603      	mov	r3, r0
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d018      	beq.n	800ed36 <HAL_TIM_PeriodElapsedCallback+0x89e>
			if((int)timer % 5== 0){
 800ed04:	4b2f      	ldr	r3, [pc, #188]	; (800edc4 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 800ed06:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	4621      	mov	r1, r4
 800ed0e:	f7f9 fe5b 	bl	80089c8 <__aeabi_d2iz>
 800ed12:	4601      	mov	r1, r0
 800ed14:	4b2d      	ldr	r3, [pc, #180]	; (800edcc <HAL_TIM_PeriodElapsedCallback+0x934>)
 800ed16:	fb83 2301 	smull	r2, r3, r3, r1
 800ed1a:	105a      	asrs	r2, r3, #1
 800ed1c:	17cb      	asrs	r3, r1, #31
 800ed1e:	1ad2      	subs	r2, r2, r3
 800ed20:	4613      	mov	r3, r2
 800ed22:	009b      	lsls	r3, r3, #2
 800ed24:	4413      	add	r3, r2
 800ed26:	1aca      	subs	r2, r1, r3
 800ed28:	2a00      	cmp	r2, #0
 800ed2a:	d104      	bne.n	800ed36 <HAL_TIM_PeriodElapsedCallback+0x89e>
		     k++;
 800ed2c:	4b28      	ldr	r3, [pc, #160]	; (800edd0 <HAL_TIM_PeriodElapsedCallback+0x938>)
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	3301      	adds	r3, #1
 800ed32:	4a27      	ldr	r2, [pc, #156]	; (800edd0 <HAL_TIM_PeriodElapsedCallback+0x938>)
 800ed34:	6013      	str	r3, [r2, #0]
		Motor_Switch(L_motor,R_motor);
 800ed36:	4b19      	ldr	r3, [pc, #100]	; (800ed9c <HAL_TIM_PeriodElapsedCallback+0x904>)
 800ed38:	f9b3 2000 	ldrsh.w	r2, [r3]
 800ed3c:	4b20      	ldr	r3, [pc, #128]	; (800edc0 <HAL_TIM_PeriodElapsedCallback+0x928>)
 800ed3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ed42:	4619      	mov	r1, r3
 800ed44:	4610      	mov	r0, r2
 800ed46:	f7fb fc9d 	bl	800a684 <Motor_Switch>
		break;
 800ed4a:	e0d1      	b.n	800eef0 <HAL_TIM_PeriodElapsedCallback+0xa58>
 800ed4c:	f3af 8000 	nop.w
 800ed50:	55555555 	.word	0x55555555
 800ed54:	4079f555 	.word	0x4079f555
 800ed58:	20000068 	.word	0x20000068
 800ed5c:	20018398 	.word	0x20018398
 800ed60:	20018374 	.word	0x20018374
 800ed64:	20000010 	.word	0x20000010
 800ed68:	43960000 	.word	0x43960000
 800ed6c:	200142a8 	.word	0x200142a8
 800ed70:	200183f8 	.word	0x200183f8
 800ed74:	2000002c 	.word	0x2000002c
 800ed78:	3a83126f 	.word	0x3a83126f
 800ed7c:	20018378 	.word	0x20018378
 800ed80:	20018394 	.word	0x20018394
 800ed84:	2001837a 	.word	0x2001837a
 800ed88:	2001836c 	.word	0x2001836c
 800ed8c:	2001838c 	.word	0x2001838c
 800ed90:	20018386 	.word	0x20018386
 800ed94:	2001836e 	.word	0x2001836e
 800ed98:	20018396 	.word	0x20018396
 800ed9c:	20018fe0 	.word	0x20018fe0
 800eda0:	20018384 	.word	0x20018384
 800eda4:	2001837e 	.word	0x2001837e
 800eda8:	200183a0 	.word	0x200183a0
 800edac:	20018388 	.word	0x20018388
 800edb0:	2001838e 	.word	0x2001838e
 800edb4:	2001838a 	.word	0x2001838a
 800edb8:	2001837c 	.word	0x2001837c
 800edbc:	20018370 	.word	0x20018370
 800edc0:	2001848c 	.word	0x2001848c
 800edc4:	200142d8 	.word	0x200142d8
 800edc8:	409f4000 	.word	0x409f4000
 800edcc:	66666667 	.word	0x66666667
 800edd0:	2001835c 	.word	0x2001835c
			Tim_Count();
 800edd4:	f7fa fe88 	bl	8009ae8 <Tim_Count>
	      	EN3_L.count = TIM3 -> CNT;
 800edd8:	4b4f      	ldr	r3, [pc, #316]	; (800ef18 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 800edda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eddc:	461a      	mov	r2, r3
 800edde:	4b4f      	ldr	r3, [pc, #316]	; (800ef1c <HAL_TIM_PeriodElapsedCallback+0xa84>)
 800ede0:	601a      	str	r2, [r3, #0]
		    EN4_R.count = TIM4 -> CNT;
 800ede2:	4b4f      	ldr	r3, [pc, #316]	; (800ef20 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 800ede4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ede6:	461a      	mov	r2, r3
 800ede8:	4b4e      	ldr	r3, [pc, #312]	; (800ef24 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 800edea:	601a      	str	r2, [r3, #0]
		    EN3_L.count = -(EN3_L.count - (30000-1));
 800edec:	4b4b      	ldr	r3, [pc, #300]	; (800ef1c <HAL_TIM_PeriodElapsedCallback+0xa84>)
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800edf4:	332f      	adds	r3, #47	; 0x2f
 800edf6:	4a49      	ldr	r2, [pc, #292]	; (800ef1c <HAL_TIM_PeriodElapsedCallback+0xa84>)
 800edf8:	6013      	str	r3, [r2, #0]
		    EN4_R.count = -(EN4_R.count - (30000-1));
 800edfa:	4b4a      	ldr	r3, [pc, #296]	; (800ef24 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800ee02:	332f      	adds	r3, #47	; 0x2f
 800ee04:	4a47      	ldr	r2, [pc, #284]	; (800ef24 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 800ee06:	6013      	str	r3, [r2, #0]
		    mode.enc = Encoder_Count(mode.enc);
 800ee08:	4b47      	ldr	r3, [pc, #284]	; (800ef28 <HAL_TIM_PeriodElapsedCallback+0xa90>)
 800ee0a:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800ee0e:	b21b      	sxth	r3, r3
 800ee10:	4618      	mov	r0, r3
 800ee12:	f7fb fdf1 	bl	800a9f8 <Encoder_Count>
 800ee16:	4603      	mov	r3, r0
 800ee18:	b25a      	sxtb	r2, r3
 800ee1a:	4b43      	ldr	r3, [pc, #268]	; (800ef28 <HAL_TIM_PeriodElapsedCallback+0xa90>)
 800ee1c:	70da      	strb	r2, [r3, #3]
		    All_Pulse_anytime += EN4_R.count + EN3_L.count;
 800ee1e:	4b41      	ldr	r3, [pc, #260]	; (800ef24 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 800ee20:	681a      	ldr	r2, [r3, #0]
 800ee22:	4b3e      	ldr	r3, [pc, #248]	; (800ef1c <HAL_TIM_PeriodElapsedCallback+0xa84>)
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	441a      	add	r2, r3
 800ee28:	4b40      	ldr	r3, [pc, #256]	; (800ef2c <HAL_TIM_PeriodElapsedCallback+0xa94>)
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	4413      	add	r3, r2
 800ee2e:	4a3f      	ldr	r2, [pc, #252]	; (800ef2c <HAL_TIM_PeriodElapsedCallback+0xa94>)
 800ee30:	6013      	str	r3, [r2, #0]
		    Encoder_Reset();
 800ee32:	f7fb fdcd 	bl	800a9d0 <Encoder_Reset>
		    L_velocity = Velocity_Get( (float)EN3_L.count , T1 );
 800ee36:	4b39      	ldr	r3, [pc, #228]	; (800ef1c <HAL_TIM_PeriodElapsedCallback+0xa84>)
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	ee07 3a90 	vmov	s15, r3
 800ee3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ee42:	eddf 0a3b 	vldr	s1, [pc, #236]	; 800ef30 <HAL_TIM_PeriodElapsedCallback+0xa98>
 800ee46:	eeb0 0a67 	vmov.f32	s0, s15
 800ee4a:	f7fb fd99 	bl	800a980 <Velocity_Get>
 800ee4e:	eef0 7a40 	vmov.f32	s15, s0
 800ee52:	4b38      	ldr	r3, [pc, #224]	; (800ef34 <HAL_TIM_PeriodElapsedCallback+0xa9c>)
 800ee54:	edc3 7a00 	vstr	s15, [r3]
			R_velocity = Velocity_Get( (float)EN4_R.count , T1 );
 800ee58:	4b32      	ldr	r3, [pc, #200]	; (800ef24 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	ee07 3a90 	vmov	s15, r3
 800ee60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ee64:	eddf 0a32 	vldr	s1, [pc, #200]	; 800ef30 <HAL_TIM_PeriodElapsedCallback+0xa98>
 800ee68:	eeb0 0a67 	vmov.f32	s0, s15
 800ee6c:	f7fb fd88 	bl	800a980 <Velocity_Get>
 800ee70:	eef0 7a40 	vmov.f32	s15, s0
 800ee74:	4b30      	ldr	r3, [pc, #192]	; (800ef38 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 800ee76:	edc3 7a00 	vstr	s15, [r3]
			imu_data = IMU_Get_Data();
 800ee7a:	f7fb f90d 	bl	800a098 <IMU_Get_Data>
 800ee7e:	eeb0 7a40 	vmov.f32	s14, s0
 800ee82:	eef0 7a60 	vmov.f32	s15, s1
 800ee86:	4b2d      	ldr	r3, [pc, #180]	; (800ef3c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 800ee88:	ed83 7b00 	vstr	d7, [r3]
			if(timer <= 48000){
 800ee8c:	4b2c      	ldr	r3, [pc, #176]	; (800ef40 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 800ee8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ee92:	a31f      	add	r3, pc, #124	; (adr r3, 800ef10 <HAL_TIM_PeriodElapsedCallback+0xa78>)
 800ee94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee98:	f7f9 fd62 	bl	8008960 <__aeabi_dcmple>
 800ee9c:	4603      	mov	r3, r0
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d01a      	beq.n	800eed8 <HAL_TIM_PeriodElapsedCallback+0xa40>
				if((int)timer % 60 == 0){
 800eea2:	4b27      	ldr	r3, [pc, #156]	; (800ef40 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 800eea4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800eea8:	4618      	mov	r0, r3
 800eeaa:	4621      	mov	r1, r4
 800eeac:	f7f9 fd8c 	bl	80089c8 <__aeabi_d2iz>
 800eeb0:	4601      	mov	r1, r0
 800eeb2:	4b24      	ldr	r3, [pc, #144]	; (800ef44 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 800eeb4:	fb83 2301 	smull	r2, r3, r3, r1
 800eeb8:	440b      	add	r3, r1
 800eeba:	115a      	asrs	r2, r3, #5
 800eebc:	17cb      	asrs	r3, r1, #31
 800eebe:	1ad2      	subs	r2, r2, r3
 800eec0:	4613      	mov	r3, r2
 800eec2:	011b      	lsls	r3, r3, #4
 800eec4:	1a9b      	subs	r3, r3, r2
 800eec6:	009b      	lsls	r3, r3, #2
 800eec8:	1aca      	subs	r2, r1, r3
 800eeca:	2a00      	cmp	r2, #0
 800eecc:	d104      	bne.n	800eed8 <HAL_TIM_PeriodElapsedCallback+0xa40>
			     k++;
 800eece:	4b1e      	ldr	r3, [pc, #120]	; (800ef48 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	3301      	adds	r3, #1
 800eed4:	4a1c      	ldr	r2, [pc, #112]	; (800ef48 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 800eed6:	6013      	str	r3, [r2, #0]
			Motor_Switch(L_motor,R_motor);
 800eed8:	4b1c      	ldr	r3, [pc, #112]	; (800ef4c <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800eeda:	f9b3 2000 	ldrsh.w	r2, [r3]
 800eede:	4b1c      	ldr	r3, [pc, #112]	; (800ef50 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800eee0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800eee4:	4619      	mov	r1, r3
 800eee6:	4610      	mov	r0, r2
 800eee8:	f7fb fbcc 	bl	800a684 <Motor_Switch>
			break;
 800eeec:	e000      	b.n	800eef0 <HAL_TIM_PeriodElapsedCallback+0xa58>
	  }

  }
 800eeee:	bf00      	nop

  if(htim == &htim8){
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	4a18      	ldr	r2, [pc, #96]	; (800ef54 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 800eef4:	4293      	cmp	r3, r2
 800eef6:	d101      	bne.n	800eefc <HAL_TIM_PeriodElapsedCallback+0xa64>


	  ADC_Get_Data();
 800eef8:	f7fb fc0e 	bl	800a718 <ADC_Get_Data>


  }
}
 800eefc:	bf00      	nop
 800eefe:	3708      	adds	r7, #8
 800ef00:	46bd      	mov	sp, r7
 800ef02:	ecbd 8b02 	vpop	{d8}
 800ef06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ef0a:	bf00      	nop
 800ef0c:	f3af 8000 	nop.w
 800ef10:	00000000 	.word	0x00000000
 800ef14:	40e77000 	.word	0x40e77000
 800ef18:	40000400 	.word	0x40000400
 800ef1c:	20000044 	.word	0x20000044
 800ef20:	40000800 	.word	0x40000800
 800ef24:	20000050 	.word	0x20000050
 800ef28:	20000068 	.word	0x20000068
 800ef2c:	200142ec 	.word	0x200142ec
 800ef30:	3a83126f 	.word	0x3a83126f
 800ef34:	20018390 	.word	0x20018390
 800ef38:	2001839c 	.word	0x2001839c
 800ef3c:	200142c0 	.word	0x200142c0
 800ef40:	200142d8 	.word	0x200142d8
 800ef44:	88888889 	.word	0x88888889
 800ef48:	2001835c 	.word	0x2001835c
 800ef4c:	20018fe0 	.word	0x20018fe0
 800ef50:	2001848c 	.word	0x2001848c
 800ef54:	200183b8 	.word	0x200183b8

0800ef58 <Exe_num0>:


/*---- DEFINING FUNCTION ----*/

//??
void Exe_num0(){
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	af00      	add	r7, sp, #0
//	mode.control = 0;
//	Target_velocity=SEARCH_SPEED;
//
//	Target_Rad_velo=0;

	Adachi_search();
 800ef5c:	f7fe fca4 	bl	800d8a8 <Adachi_search>

}
 800ef60:	bf00      	nop
 800ef62:	bd80      	pop	{r7, pc}

0800ef64 <Exe_num1>:
void Exe_num1(){
 800ef64:	b580      	push	{r7, lr}
 800ef66:	af00      	add	r7, sp, #0
	Adachi_search2();
 800ef68:	f7fe fdd6 	bl	800db18 <Adachi_search2>

}
 800ef6c:	bf00      	nop
 800ef6e:	bd80      	pop	{r7, pc}

0800ef70 <Exe_num2>:
void Exe_num2(){
 800ef70:	b580      	push	{r7, lr}
 800ef72:	af00      	add	r7, sp, #0
//        	  if(timer == 10)
//        		  printf("? : %lf \r\n",timer);
//        	  if(self_timer == 10000)
//        		  printf("? : %lf \r\n",self_timer/1000);

	Shortest_Run();
 800ef74:	f7ff fa00 	bl	800e378 <Shortest_Run>
        	  //start_calib();

}
 800ef78:	bf00      	nop
 800ef7a:	bd80      	pop	{r7, pc}

0800ef7c <Exe_num3>:
void Exe_num3(){
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	af00      	add	r7, sp, #0

          	  mapprint();
          	  while(1);
#else

          	Target_velocity = 0;
 800ef80:	4b0b      	ldr	r3, [pc, #44]	; (800efb0 <Exe_num3+0x34>)
 800ef82:	f04f 0200 	mov.w	r2, #0
 800ef86:	601a      	str	r2, [r3, #0]
          	mode.control = 3;
 800ef88:	4b0a      	ldr	r3, [pc, #40]	; (800efb4 <Exe_num3+0x38>)
 800ef8a:	2203      	movs	r2, #3
 800ef8c:	715a      	strb	r2, [r3, #5]

          	while(elapsed_time < 120.0);
 800ef8e:	bf00      	nop
 800ef90:	4b09      	ldr	r3, [pc, #36]	; (800efb8 <Exe_num3+0x3c>)
 800ef92:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ef96:	f04f 0200 	mov.w	r2, #0
 800ef9a:	4b08      	ldr	r3, [pc, #32]	; (800efbc <Exe_num3+0x40>)
 800ef9c:	f7f9 fcd6 	bl	800894c <__aeabi_dcmplt>
 800efa0:	4603      	mov	r3, r0
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d1f4      	bne.n	800ef90 <Exe_num3+0x14>

          	Target_velocity = 0;
 800efa6:	4b02      	ldr	r3, [pc, #8]	; (800efb0 <Exe_num3+0x34>)
 800efa8:	f04f 0200 	mov.w	r2, #0
 800efac:	601a      	str	r2, [r3, #0]
          	while(1);
 800efae:	e7fe      	b.n	800efae <Exe_num3+0x32>
 800efb0:	200142a8 	.word	0x200142a8
 800efb4:	20000068 	.word	0x20000068
 800efb8:	200142e0 	.word	0x200142e0
 800efbc:	405e0000 	.word	0x405e0000

0800efc0 <Exe_num4>:
			  //printf("%d\r\n",zg);
//        		  printf("%f\r\n",Body_angle);
//        		  HAL_Delay(1);

}
void Exe_num4(){
 800efc0:	b580      	push	{r7, lr}
 800efc2:	af00      	add	r7, sp, #0
	turn_right();
 800efc4:	f7fc f8aa 	bl	800b11c <turn_right>
//       	  mode.enc = 1;
//        	  printf(" : %d \r\n",EN3_L.integrate);
//        	  printf(" : %d \r\n",EN4_R.integrate);
//        	  printf("\r\n");

}
 800efc8:	bf00      	nop
 800efca:	bd80      	pop	{r7, pc}

0800efcc <Exe_num5>:
void Exe_num5(){
 800efcc:	b480      	push	{r7}
 800efce:	af00      	add	r7, sp, #0


	Target_velocity = 0;
 800efd0:	4b10      	ldr	r3, [pc, #64]	; (800f014 <Exe_num5+0x48>)
 800efd2:	f04f 0200 	mov.w	r2, #0
 800efd6:	601a      	str	r2, [r3, #0]
	mode.control = 3;
 800efd8:	4b0f      	ldr	r3, [pc, #60]	; (800f018 <Exe_num5+0x4c>)
 800efda:	2203      	movs	r2, #3
 800efdc:	715a      	strb	r2, [r3, #5]

	while(All_Pulse_anytime < Target_pulse*20)
 800efde:	e002      	b.n	800efe6 <Exe_num5+0x1a>
	{
Target_Rad_velo = -5;
 800efe0:	4b0e      	ldr	r3, [pc, #56]	; (800f01c <Exe_num5+0x50>)
 800efe2:	4a0f      	ldr	r2, [pc, #60]	; (800f020 <Exe_num5+0x54>)
 800efe4:	601a      	str	r2, [r3, #0]
	while(All_Pulse_anytime < Target_pulse*20)
 800efe6:	4b0f      	ldr	r3, [pc, #60]	; (800f024 <Exe_num5+0x58>)
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	ee07 3a90 	vmov	s15, r3
 800efee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eff2:	4b0d      	ldr	r3, [pc, #52]	; (800f028 <Exe_num5+0x5c>)
 800eff4:	edd3 7a00 	vldr	s15, [r3]
 800eff8:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 800effc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f000:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f008:	d4ea      	bmi.n	800efe0 <Exe_num5+0x14>
	}
Target_velocity = 0;
 800f00a:	4b02      	ldr	r3, [pc, #8]	; (800f014 <Exe_num5+0x48>)
 800f00c:	f04f 0200 	mov.w	r2, #0
 800f010:	601a      	str	r2, [r3, #0]
	while(1);
 800f012:	e7fe      	b.n	800f012 <Exe_num5+0x46>
 800f014:	200142a8 	.word	0x200142a8
 800f018:	20000068 	.word	0x20000068
 800f01c:	200142ac 	.word	0x200142ac
 800f020:	c0a00000 	.word	0xc0a00000
 800f024:	200142ec 	.word	0x200142ec
 800f028:	20000000 	.word	0x20000000

0800f02c <Exe_num6>:
    printf("\r\n");
#endif

#endif
}
void Exe_num6(){
 800f02c:	b480      	push	{r7}
 800f02e:	af00      	add	r7, sp, #0

	Target_velocity = SEARCH_SPEED;
 800f030:	4b0e      	ldr	r3, [pc, #56]	; (800f06c <Exe_num6+0x40>)
 800f032:	4a0f      	ldr	r2, [pc, #60]	; (800f070 <Exe_num6+0x44>)
 800f034:	601a      	str	r2, [r3, #0]
	mode.control = 4;
 800f036:	4b0f      	ldr	r3, [pc, #60]	; (800f074 <Exe_num6+0x48>)
 800f038:	2204      	movs	r2, #4
 800f03a:	715a      	strb	r2, [r3, #5]

	while(All_Pulse_anytime < Target_pulse*20);
 800f03c:	bf00      	nop
 800f03e:	4b0e      	ldr	r3, [pc, #56]	; (800f078 <Exe_num6+0x4c>)
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	ee07 3a90 	vmov	s15, r3
 800f046:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f04a:	4b0c      	ldr	r3, [pc, #48]	; (800f07c <Exe_num6+0x50>)
 800f04c:	edd3 7a00 	vldr	s15, [r3]
 800f050:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 800f054:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f058:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f05c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f060:	d4ed      	bmi.n	800f03e <Exe_num6+0x12>

	Target_velocity = 0;
 800f062:	4b02      	ldr	r3, [pc, #8]	; (800f06c <Exe_num6+0x40>)
 800f064:	f04f 0200 	mov.w	r2, #0
 800f068:	601a      	str	r2, [r3, #0]
	while(1);
 800f06a:	e7fe      	b.n	800f06a <Exe_num6+0x3e>
 800f06c:	200142a8 	.word	0x200142a8
 800f070:	43960000 	.word	0x43960000
 800f074:	20000068 	.word	0x20000068
 800f078:	200142ec 	.word	0x200142ec
 800f07c:	20000000 	.word	0x20000000

0800f080 <Exe_num7>:
#endif


//		Velocity_Control(Target_velocity, Body_velocity, T1,velocity.KP ,velocity.KI*, velocity.KD);
}
void Exe_num7(){
 800f080:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f082:	b085      	sub	sp, #20
 800f084:	af02      	add	r7, sp, #8
	  //mode.control = 5;
	 // mode.control = 3; //1 Left_wall
	FLASH_ReadData(start_adress_sector8, (uint32_t *)data_log, 1024*20);
 800f086:	4b24      	ldr	r3, [pc, #144]	; (800f118 <Exe_num7+0x98>)
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
 800f08e:	4923      	ldr	r1, [pc, #140]	; (800f11c <Exe_num7+0x9c>)
 800f090:	4618      	mov	r0, r3
 800f092:	f7fa fb93 	bl	80097bc <FLASH_ReadData>

	HAL_Delay(1000);
 800f096:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f09a:	f001 fb75 	bl	8010788 <HAL_Delay>

	float timer = 0;
 800f09e:	f04f 0300 	mov.w	r3, #0
 800f0a2:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < 1024*20; i++)
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	603b      	str	r3, [r7, #0]
 800f0a8:	e028      	b.n	800f0fc <Exe_num7+0x7c>
	{
		printf("%f, %f\r\n",timer , data_log[i]);
 800f0aa:	6878      	ldr	r0, [r7, #4]
 800f0ac:	f7f9 f984 	bl	80083b8 <__aeabi_f2d>
 800f0b0:	4605      	mov	r5, r0
 800f0b2:	460e      	mov	r6, r1
 800f0b4:	4a19      	ldr	r2, [pc, #100]	; (800f11c <Exe_num7+0x9c>)
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	009b      	lsls	r3, r3, #2
 800f0ba:	4413      	add	r3, r2
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	4618      	mov	r0, r3
 800f0c0:	f7f9 f97a 	bl	80083b8 <__aeabi_f2d>
 800f0c4:	4603      	mov	r3, r0
 800f0c6:	460c      	mov	r4, r1
 800f0c8:	e9cd 3400 	strd	r3, r4, [sp]
 800f0cc:	462a      	mov	r2, r5
 800f0ce:	4633      	mov	r3, r6
 800f0d0:	4813      	ldr	r0, [pc, #76]	; (800f120 <Exe_num7+0xa0>)
 800f0d2:	f007 f9e3 	bl	801649c <iprintf>
		timer+=0.0100;
 800f0d6:	6878      	ldr	r0, [r7, #4]
 800f0d8:	f7f9 f96e 	bl	80083b8 <__aeabi_f2d>
 800f0dc:	a30c      	add	r3, pc, #48	; (adr r3, 800f110 <Exe_num7+0x90>)
 800f0de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0e2:	f7f9 f80b 	bl	80080fc <__adddf3>
 800f0e6:	4603      	mov	r3, r0
 800f0e8:	460c      	mov	r4, r1
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	4621      	mov	r1, r4
 800f0ee:	f7f9 fc93 	bl	8008a18 <__aeabi_d2f>
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < 1024*20; i++)
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	3301      	adds	r3, #1
 800f0fa:	603b      	str	r3, [r7, #0]
 800f0fc:	683b      	ldr	r3, [r7, #0]
 800f0fe:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800f102:	dbd2      	blt.n	800f0aa <Exe_num7+0x2a>
	}
		printf("\r\n");
 800f104:	4807      	ldr	r0, [pc, #28]	; (800f124 <Exe_num7+0xa4>)
 800f106:	f007 fa3d 	bl	8016584 <puts>
	while(1)
 800f10a:	e7fe      	b.n	800f10a <Exe_num7+0x8a>
 800f10c:	f3af 8000 	nop.w
 800f110:	47ae147b 	.word	0x47ae147b
 800f114:	3f847ae1 	.word	0x3f847ae1
 800f118:	0801845c 	.word	0x0801845c
 800f11c:	200002a8 	.word	0x200002a8
 800f120:	08018448 	.word	0x08018448
 800f124:	08018454 	.word	0x08018454

0800f128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800f12c:	f001 faba 	bl	80106a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800f130:	f000 f890 	bl	800f254 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800f134:	f000 fcda 	bl	800faec <MX_GPIO_Init>
  MX_DMA_Init();
 800f138:	f000 fcb0 	bl	800fa9c <MX_DMA_Init>
  MX_ADC1_Init();
 800f13c:	f000 f8f4 	bl	800f328 <MX_ADC1_Init>
  MX_ADC2_Init();
 800f140:	f000 f960 	bl	800f404 <MX_ADC2_Init>
  MX_TIM3_Init();
 800f144:	f000 faba 	bl	800f6bc <MX_TIM3_Init>
  MX_TIM2_Init();
 800f148:	f000 fa42 	bl	800f5d0 <MX_TIM2_Init>
  MX_SPI3_Init();
 800f14c:	f000 f9ba 	bl	800f4c4 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800f150:	f000 fc7a 	bl	800fa48 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800f154:	f000 fb5a 	bl	800f80c <MX_TIM5_Init>
  MX_TIM4_Init();
 800f158:	f000 fb04 	bl	800f764 <MX_TIM4_Init>
  MX_TIM8_Init();
 800f15c:	f000 fbcc 	bl	800f8f8 <MX_TIM8_Init>
  MX_TIM1_Init();
 800f160:	f000 f9e6 	bl	800f530 <MX_TIM1_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  FLASH_Erease8();
 800f164:	f7fa fae0 	bl	8009728 <FLASH_Erease8>
  run_log_address = start_adress_sector8;
 800f168:	4b31      	ldr	r3, [pc, #196]	; (800f230 <main+0x108>)
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	4a31      	ldr	r2, [pc, #196]	; (800f234 <main+0x10c>)
 800f16e:	6013      	str	r3, [r2, #0]

  Encoder_Start();
 800f170:	f7fa ff00 	bl	8009f74 <Encoder_Start>
  Encoder_Reset();
 800f174:	f7fb fc2c 	bl	800a9d0 <Encoder_Reset>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET); //LED
 800f178:	2201      	movs	r2, #1
 800f17a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f17e:	482e      	ldr	r0, [pc, #184]	; (800f238 <main+0x110>)
 800f180:	f003 fad8 	bl	8012734 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800f184:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f188:	f001 fafe 	bl	8010788 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET); //LED
 800f18c:	2200      	movs	r2, #0
 800f18e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f192:	4829      	ldr	r0, [pc, #164]	; (800f238 <main+0x110>)
 800f194:	f003 face 	bl	8012734 <HAL_GPIO_WritePin>

  while (1)
  {
	  Execution_Select();
 800f198:	f7fc fd1c 	bl	800bbd4 <Execution_Select>

//      printf("EN3_L.integrate : %d \r\n", EN3_L.integrate);
//      printf("EN4_R.integrate : %d \r\n", EN4_R.integrate);
//      printf("EN_Body.integrate : %d \r\n", EN_Body.integrate);
	  //???
	  IMU_init();
 800f19c:	f7fa fb76 	bl	800988c <IMU_init>
	  IMU_Calib();
 800f1a0:	f7fb f934 	bl	800a40c <IMU_Calib>

	  distance_wall_right = fr_average;
 800f1a4:	4b25      	ldr	r3, [pc, #148]	; (800f23c <main+0x114>)
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	4a25      	ldr	r2, [pc, #148]	; (800f240 <main+0x118>)
 800f1aa:	6013      	str	r3, [r2, #0]
	  distance_wall_left = fl_average;
 800f1ac:	4b25      	ldr	r3, [pc, #148]	; (800f244 <main+0x11c>)
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	4a25      	ldr	r2, [pc, #148]	; (800f248 <main+0x120>)
 800f1b2:	6013      	str	r3, [r2, #0]
	  wall_target_error =  fl_average - fr_average;
 800f1b4:	4b23      	ldr	r3, [pc, #140]	; (800f244 <main+0x11c>)
 800f1b6:	ed93 7a00 	vldr	s14, [r3]
 800f1ba:	4b20      	ldr	r3, [pc, #128]	; (800f23c <main+0x114>)
 800f1bc:	edd3 7a00 	vldr	s15, [r3]
 800f1c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f1c4:	4b21      	ldr	r3, [pc, #132]	; (800f24c <main+0x124>)
 800f1c6:	edc3 7a00 	vstr	s15, [r3]

	  while(1){


switch(mode.execution){
 800f1ca:	4b21      	ldr	r3, [pc, #132]	; (800f250 <main+0x128>)
 800f1cc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800f1d0:	2b07      	cmp	r3, #7
 800f1d2:	d82b      	bhi.n	800f22c <main+0x104>
 800f1d4:	a201      	add	r2, pc, #4	; (adr r2, 800f1dc <main+0xb4>)
 800f1d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1da:	bf00      	nop
 800f1dc:	0800f1fd 	.word	0x0800f1fd
 800f1e0:	0800f203 	.word	0x0800f203
 800f1e4:	0800f209 	.word	0x0800f209
 800f1e8:	0800f20f 	.word	0x0800f20f
 800f1ec:	0800f215 	.word	0x0800f215
 800f1f0:	0800f21b 	.word	0x0800f21b
 800f1f4:	0800f221 	.word	0x0800f221
 800f1f8:	0800f227 	.word	0x0800f227
          case 0:
        	  Exe_num0();
 800f1fc:	f7ff feac 	bl	800ef58 <Exe_num0>
        	  break;
 800f200:	e015      	b.n	800f22e <main+0x106>
	  /*------------------------------------------*/
          case 1:
        	  Exe_num1();
 800f202:	f7ff feaf 	bl	800ef64 <Exe_num1>
              break;
 800f206:	e012      	b.n	800f22e <main+0x106>
	  /*------------------------------------------*/
          case 2:
        	  Exe_num2();
 800f208:	f7ff feb2 	bl	800ef70 <Exe_num2>
	          break;
 800f20c:	e00f      	b.n	800f22e <main+0x106>
	  /*------------------------------------------*/
          case 3:
        	  Exe_num3();
 800f20e:	f7ff feb5 	bl	800ef7c <Exe_num3>
              break;
 800f212:	e00c      	b.n	800f22e <main+0x106>
	  /*------------------------------------------*/
          case 4:
        	  Exe_num4();
 800f214:	f7ff fed4 	bl	800efc0 <Exe_num4>
        	  break;
 800f218:	e009      	b.n	800f22e <main+0x106>
	  /*------------------------------------------*/
          case 5:
        	  Exe_num5();
 800f21a:	f7ff fed7 	bl	800efcc <Exe_num5>
	          break;
 800f21e:	e006      	b.n	800f22e <main+0x106>
	  /*------------------------------------------*/
          case 6:
        	  Exe_num6();
 800f220:	f7ff ff04 	bl	800f02c <Exe_num6>
		    break;
 800f224:	e003      	b.n	800f22e <main+0x106>
	  /*------------------------------------------*/
          case 7:
        	  Exe_num7();
 800f226:	f7ff ff2b 	bl	800f080 <Exe_num7>
	  	      break;
 800f22a:	e000      	b.n	800f22e <main+0x106>
          default:
        	  break;
 800f22c:	bf00      	nop
switch(mode.execution){
 800f22e:	e7cc      	b.n	800f1ca <main+0xa2>
 800f230:	0801845c 	.word	0x0801845c
 800f234:	20018578 	.word	0x20018578
 800f238:	40020800 	.word	0x40020800
 800f23c:	20018ef8 	.word	0x20018ef8
 800f240:	20000014 	.word	0x20000014
 800f244:	200183b4 	.word	0x200183b4
 800f248:	20000018 	.word	0x20000018
 800f24c:	20018380 	.word	0x20018380
 800f250:	20000068 	.word	0x20000068

0800f254 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800f254:	b580      	push	{r7, lr}
 800f256:	b094      	sub	sp, #80	; 0x50
 800f258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800f25a:	f107 0320 	add.w	r3, r7, #32
 800f25e:	2230      	movs	r2, #48	; 0x30
 800f260:	2100      	movs	r1, #0
 800f262:	4618      	mov	r0, r3
 800f264:	f006 fcb5 	bl	8015bd2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800f268:	f107 030c 	add.w	r3, r7, #12
 800f26c:	2200      	movs	r2, #0
 800f26e:	601a      	str	r2, [r3, #0]
 800f270:	605a      	str	r2, [r3, #4]
 800f272:	609a      	str	r2, [r3, #8]
 800f274:	60da      	str	r2, [r3, #12]
 800f276:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800f278:	2300      	movs	r3, #0
 800f27a:	60bb      	str	r3, [r7, #8]
 800f27c:	4b28      	ldr	r3, [pc, #160]	; (800f320 <SystemClock_Config+0xcc>)
 800f27e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f280:	4a27      	ldr	r2, [pc, #156]	; (800f320 <SystemClock_Config+0xcc>)
 800f282:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f286:	6413      	str	r3, [r2, #64]	; 0x40
 800f288:	4b25      	ldr	r3, [pc, #148]	; (800f320 <SystemClock_Config+0xcc>)
 800f28a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f28c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f290:	60bb      	str	r3, [r7, #8]
 800f292:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800f294:	2300      	movs	r3, #0
 800f296:	607b      	str	r3, [r7, #4]
 800f298:	4b22      	ldr	r3, [pc, #136]	; (800f324 <SystemClock_Config+0xd0>)
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	4a21      	ldr	r2, [pc, #132]	; (800f324 <SystemClock_Config+0xd0>)
 800f29e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f2a2:	6013      	str	r3, [r2, #0]
 800f2a4:	4b1f      	ldr	r3, [pc, #124]	; (800f324 <SystemClock_Config+0xd0>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f2ac:	607b      	str	r3, [r7, #4]
 800f2ae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800f2b0:	2301      	movs	r3, #1
 800f2b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800f2b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800f2b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800f2ba:	2302      	movs	r3, #2
 800f2bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800f2be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f2c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800f2c4:	2304      	movs	r3, #4
 800f2c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800f2c8:	23a8      	movs	r3, #168	; 0xa8
 800f2ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800f2cc:	2302      	movs	r3, #2
 800f2ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800f2d0:	2304      	movs	r3, #4
 800f2d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800f2d4:	f107 0320 	add.w	r3, r7, #32
 800f2d8:	4618      	mov	r0, r3
 800f2da:	f003 fa45 	bl	8012768 <HAL_RCC_OscConfig>
 800f2de:	4603      	mov	r3, r0
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d001      	beq.n	800f2e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800f2e4:	f000 fccc 	bl	800fc80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800f2e8:	230f      	movs	r3, #15
 800f2ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800f2ec:	2302      	movs	r3, #2
 800f2ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800f2f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800f2f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800f2fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f2fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800f300:	f107 030c 	add.w	r3, r7, #12
 800f304:	2105      	movs	r1, #5
 800f306:	4618      	mov	r0, r3
 800f308:	f003 fc9e 	bl	8012c48 <HAL_RCC_ClockConfig>
 800f30c:	4603      	mov	r3, r0
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d001      	beq.n	800f316 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800f312:	f000 fcb5 	bl	800fc80 <Error_Handler>
  }
}
 800f316:	bf00      	nop
 800f318:	3750      	adds	r7, #80	; 0x50
 800f31a:	46bd      	mov	sp, r7
 800f31c:	bd80      	pop	{r7, pc}
 800f31e:	bf00      	nop
 800f320:	40023800 	.word	0x40023800
 800f324:	40007000 	.word	0x40007000

0800f328 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800f328:	b580      	push	{r7, lr}
 800f32a:	b084      	sub	sp, #16
 800f32c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800f32e:	463b      	mov	r3, r7
 800f330:	2200      	movs	r2, #0
 800f332:	601a      	str	r2, [r3, #0]
 800f334:	605a      	str	r2, [r3, #4]
 800f336:	609a      	str	r2, [r3, #8]
 800f338:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800f33a:	4b2f      	ldr	r3, [pc, #188]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f33c:	4a2f      	ldr	r2, [pc, #188]	; (800f3fc <MX_ADC1_Init+0xd4>)
 800f33e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800f340:	4b2d      	ldr	r3, [pc, #180]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f342:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800f346:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800f348:	4b2b      	ldr	r3, [pc, #172]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f34a:	2200      	movs	r2, #0
 800f34c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800f34e:	4b2a      	ldr	r3, [pc, #168]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f350:	2201      	movs	r2, #1
 800f352:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800f354:	4b28      	ldr	r3, [pc, #160]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f356:	2201      	movs	r2, #1
 800f358:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800f35a:	4b27      	ldr	r3, [pc, #156]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f35c:	2200      	movs	r2, #0
 800f35e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800f362:	4b25      	ldr	r3, [pc, #148]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f364:	2200      	movs	r2, #0
 800f366:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800f368:	4b23      	ldr	r3, [pc, #140]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f36a:	4a25      	ldr	r2, [pc, #148]	; (800f400 <MX_ADC1_Init+0xd8>)
 800f36c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800f36e:	4b22      	ldr	r3, [pc, #136]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f370:	2200      	movs	r2, #0
 800f372:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800f374:	4b20      	ldr	r3, [pc, #128]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f376:	2203      	movs	r2, #3
 800f378:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800f37a:	4b1f      	ldr	r3, [pc, #124]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f37c:	2201      	movs	r2, #1
 800f37e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800f382:	4b1d      	ldr	r3, [pc, #116]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f384:	2201      	movs	r2, #1
 800f386:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800f388:	481b      	ldr	r0, [pc, #108]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f38a:	f001 fa1f 	bl	80107cc <HAL_ADC_Init>
 800f38e:	4603      	mov	r3, r0
 800f390:	2b00      	cmp	r3, #0
 800f392:	d001      	beq.n	800f398 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800f394:	f000 fc74 	bl	800fc80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800f398:	230a      	movs	r3, #10
 800f39a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800f39c:	2301      	movs	r3, #1
 800f39e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800f3a0:	2303      	movs	r3, #3
 800f3a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f3a4:	463b      	mov	r3, r7
 800f3a6:	4619      	mov	r1, r3
 800f3a8:	4813      	ldr	r0, [pc, #76]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f3aa:	f001 fced 	bl	8010d88 <HAL_ADC_ConfigChannel>
 800f3ae:	4603      	mov	r3, r0
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d001      	beq.n	800f3b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800f3b4:	f000 fc64 	bl	800fc80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800f3b8:	230e      	movs	r3, #14
 800f3ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800f3bc:	2302      	movs	r3, #2
 800f3be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f3c0:	463b      	mov	r3, r7
 800f3c2:	4619      	mov	r1, r3
 800f3c4:	480c      	ldr	r0, [pc, #48]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f3c6:	f001 fcdf 	bl	8010d88 <HAL_ADC_ConfigChannel>
 800f3ca:	4603      	mov	r3, r0
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d001      	beq.n	800f3d4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800f3d0:	f000 fc56 	bl	800fc80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800f3d4:	2309      	movs	r3, #9
 800f3d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800f3d8:	2303      	movs	r3, #3
 800f3da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f3dc:	463b      	mov	r3, r7
 800f3de:	4619      	mov	r1, r3
 800f3e0:	4805      	ldr	r0, [pc, #20]	; (800f3f8 <MX_ADC1_Init+0xd0>)
 800f3e2:	f001 fcd1 	bl	8010d88 <HAL_ADC_ConfigChannel>
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d001      	beq.n	800f3f0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800f3ec:	f000 fc48 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800f3f0:	bf00      	nop
 800f3f2:	3710      	adds	r7, #16
 800f3f4:	46bd      	mov	sp, r7
 800f3f6:	bd80      	pop	{r7, pc}
 800f3f8:	2001857c 	.word	0x2001857c
 800f3fc:	40012000 	.word	0x40012000
 800f400:	0f000001 	.word	0x0f000001

0800f404 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b084      	sub	sp, #16
 800f408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800f40a:	463b      	mov	r3, r7
 800f40c:	2200      	movs	r2, #0
 800f40e:	601a      	str	r2, [r3, #0]
 800f410:	605a      	str	r2, [r3, #4]
 800f412:	609a      	str	r2, [r3, #8]
 800f414:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800f416:	4b28      	ldr	r3, [pc, #160]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f418:	4a28      	ldr	r2, [pc, #160]	; (800f4bc <MX_ADC2_Init+0xb8>)
 800f41a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800f41c:	4b26      	ldr	r3, [pc, #152]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f41e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800f422:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800f424:	4b24      	ldr	r3, [pc, #144]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f426:	2200      	movs	r2, #0
 800f428:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800f42a:	4b23      	ldr	r3, [pc, #140]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f42c:	2201      	movs	r2, #1
 800f42e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800f430:	4b21      	ldr	r3, [pc, #132]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f432:	2201      	movs	r2, #1
 800f434:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800f436:	4b20      	ldr	r3, [pc, #128]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f438:	2200      	movs	r2, #0
 800f43a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800f43e:	4b1e      	ldr	r3, [pc, #120]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f440:	2200      	movs	r2, #0
 800f442:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800f444:	4b1c      	ldr	r3, [pc, #112]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f446:	4a1e      	ldr	r2, [pc, #120]	; (800f4c0 <MX_ADC2_Init+0xbc>)
 800f448:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800f44a:	4b1b      	ldr	r3, [pc, #108]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f44c:	2200      	movs	r2, #0
 800f44e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800f450:	4b19      	ldr	r3, [pc, #100]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f452:	2202      	movs	r2, #2
 800f454:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800f456:	4b18      	ldr	r3, [pc, #96]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f458:	2201      	movs	r2, #1
 800f45a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800f45e:	4b16      	ldr	r3, [pc, #88]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f460:	2201      	movs	r2, #1
 800f462:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800f464:	4814      	ldr	r0, [pc, #80]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f466:	f001 f9b1 	bl	80107cc <HAL_ADC_Init>
 800f46a:	4603      	mov	r3, r0
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d001      	beq.n	800f474 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800f470:	f000 fc06 	bl	800fc80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800f474:	230b      	movs	r3, #11
 800f476:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800f478:	2301      	movs	r3, #1
 800f47a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800f47c:	2303      	movs	r3, #3
 800f47e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800f480:	463b      	mov	r3, r7
 800f482:	4619      	mov	r1, r3
 800f484:	480c      	ldr	r0, [pc, #48]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f486:	f001 fc7f 	bl	8010d88 <HAL_ADC_ConfigChannel>
 800f48a:	4603      	mov	r3, r0
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d001      	beq.n	800f494 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800f490:	f000 fbf6 	bl	800fc80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800f494:	230f      	movs	r3, #15
 800f496:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800f498:	2302      	movs	r3, #2
 800f49a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800f49c:	463b      	mov	r3, r7
 800f49e:	4619      	mov	r1, r3
 800f4a0:	4805      	ldr	r0, [pc, #20]	; (800f4b8 <MX_ADC2_Init+0xb4>)
 800f4a2:	f001 fc71 	bl	8010d88 <HAL_ADC_ConfigChannel>
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d001      	beq.n	800f4b0 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800f4ac:	f000 fbe8 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800f4b0:	bf00      	nop
 800f4b2:	3710      	adds	r7, #16
 800f4b4:	46bd      	mov	sp, r7
 800f4b6:	bd80      	pop	{r7, pc}
 800f4b8:	2001843c 	.word	0x2001843c
 800f4bc:	40012100 	.word	0x40012100
 800f4c0:	0f000001 	.word	0x0f000001

0800f4c4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800f4c4:	b580      	push	{r7, lr}
 800f4c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800f4c8:	4b17      	ldr	r3, [pc, #92]	; (800f528 <MX_SPI3_Init+0x64>)
 800f4ca:	4a18      	ldr	r2, [pc, #96]	; (800f52c <MX_SPI3_Init+0x68>)
 800f4cc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800f4ce:	4b16      	ldr	r3, [pc, #88]	; (800f528 <MX_SPI3_Init+0x64>)
 800f4d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 800f4d4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800f4d6:	4b14      	ldr	r3, [pc, #80]	; (800f528 <MX_SPI3_Init+0x64>)
 800f4d8:	2200      	movs	r2, #0
 800f4da:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800f4dc:	4b12      	ldr	r3, [pc, #72]	; (800f528 <MX_SPI3_Init+0x64>)
 800f4de:	2200      	movs	r2, #0
 800f4e0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800f4e2:	4b11      	ldr	r3, [pc, #68]	; (800f528 <MX_SPI3_Init+0x64>)
 800f4e4:	2202      	movs	r2, #2
 800f4e6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800f4e8:	4b0f      	ldr	r3, [pc, #60]	; (800f528 <MX_SPI3_Init+0x64>)
 800f4ea:	2201      	movs	r2, #1
 800f4ec:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800f4ee:	4b0e      	ldr	r3, [pc, #56]	; (800f528 <MX_SPI3_Init+0x64>)
 800f4f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f4f4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800f4f6:	4b0c      	ldr	r3, [pc, #48]	; (800f528 <MX_SPI3_Init+0x64>)
 800f4f8:	2228      	movs	r2, #40	; 0x28
 800f4fa:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800f4fc:	4b0a      	ldr	r3, [pc, #40]	; (800f528 <MX_SPI3_Init+0x64>)
 800f4fe:	2200      	movs	r2, #0
 800f500:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800f502:	4b09      	ldr	r3, [pc, #36]	; (800f528 <MX_SPI3_Init+0x64>)
 800f504:	2200      	movs	r2, #0
 800f506:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f508:	4b07      	ldr	r3, [pc, #28]	; (800f528 <MX_SPI3_Init+0x64>)
 800f50a:	2200      	movs	r2, #0
 800f50c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800f50e:	4b06      	ldr	r3, [pc, #24]	; (800f528 <MX_SPI3_Init+0x64>)
 800f510:	220a      	movs	r2, #10
 800f512:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800f514:	4804      	ldr	r0, [pc, #16]	; (800f528 <MX_SPI3_Init+0x64>)
 800f516:	f003 fd89 	bl	801302c <HAL_SPI_Init>
 800f51a:	4603      	mov	r3, r0
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d001      	beq.n	800f524 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800f520:	f000 fbae 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800f524:	bf00      	nop
 800f526:	bd80      	pop	{r7, pc}
 800f528:	2001851c 	.word	0x2001851c
 800f52c:	40003c00 	.word	0x40003c00

0800f530 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800f530:	b580      	push	{r7, lr}
 800f532:	b086      	sub	sp, #24
 800f534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800f536:	f107 0308 	add.w	r3, r7, #8
 800f53a:	2200      	movs	r2, #0
 800f53c:	601a      	str	r2, [r3, #0]
 800f53e:	605a      	str	r2, [r3, #4]
 800f540:	609a      	str	r2, [r3, #8]
 800f542:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800f544:	463b      	mov	r3, r7
 800f546:	2200      	movs	r2, #0
 800f548:	601a      	str	r2, [r3, #0]
 800f54a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800f54c:	4b1e      	ldr	r3, [pc, #120]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f54e:	4a1f      	ldr	r2, [pc, #124]	; (800f5cc <MX_TIM1_Init+0x9c>)
 800f550:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800f552:	4b1d      	ldr	r3, [pc, #116]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f554:	22a7      	movs	r2, #167	; 0xa7
 800f556:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f558:	4b1b      	ldr	r3, [pc, #108]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f55a:	2200      	movs	r2, #0
 800f55c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800f55e:	4b1a      	ldr	r3, [pc, #104]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f560:	f240 32e7 	movw	r2, #999	; 0x3e7
 800f564:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f566:	4b18      	ldr	r3, [pc, #96]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f568:	2200      	movs	r2, #0
 800f56a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800f56c:	4b16      	ldr	r3, [pc, #88]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f56e:	2200      	movs	r2, #0
 800f570:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f572:	4b15      	ldr	r3, [pc, #84]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f574:	2200      	movs	r2, #0
 800f576:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800f578:	4813      	ldr	r0, [pc, #76]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f57a:	f004 faab 	bl	8013ad4 <HAL_TIM_Base_Init>
 800f57e:	4603      	mov	r3, r0
 800f580:	2b00      	cmp	r3, #0
 800f582:	d001      	beq.n	800f588 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800f584:	f000 fb7c 	bl	800fc80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f588:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f58c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800f58e:	f107 0308 	add.w	r3, r7, #8
 800f592:	4619      	mov	r1, r3
 800f594:	480c      	ldr	r0, [pc, #48]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f596:	f005 f82f 	bl	80145f8 <HAL_TIM_ConfigClockSource>
 800f59a:	4603      	mov	r3, r0
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d001      	beq.n	800f5a4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800f5a0:	f000 fb6e 	bl	800fc80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800f5ac:	463b      	mov	r3, r7
 800f5ae:	4619      	mov	r1, r3
 800f5b0:	4805      	ldr	r0, [pc, #20]	; (800f5c8 <MX_TIM1_Init+0x98>)
 800f5b2:	f005 fcdb 	bl	8014f6c <HAL_TIMEx_MasterConfigSynchronization>
 800f5b6:	4603      	mov	r3, r0
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d001      	beq.n	800f5c0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800f5bc:	f000 fb60 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800f5c0:	bf00      	nop
 800f5c2:	3718      	adds	r7, #24
 800f5c4:	46bd      	mov	sp, r7
 800f5c6:	bd80      	pop	{r7, pc}
 800f5c8:	20018ad0 	.word	0x20018ad0
 800f5cc:	40010000 	.word	0x40010000

0800f5d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800f5d0:	b580      	push	{r7, lr}
 800f5d2:	b08e      	sub	sp, #56	; 0x38
 800f5d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800f5d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f5da:	2200      	movs	r2, #0
 800f5dc:	601a      	str	r2, [r3, #0]
 800f5de:	605a      	str	r2, [r3, #4]
 800f5e0:	609a      	str	r2, [r3, #8]
 800f5e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800f5e4:	f107 0320 	add.w	r3, r7, #32
 800f5e8:	2200      	movs	r2, #0
 800f5ea:	601a      	str	r2, [r3, #0]
 800f5ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800f5ee:	1d3b      	adds	r3, r7, #4
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	601a      	str	r2, [r3, #0]
 800f5f4:	605a      	str	r2, [r3, #4]
 800f5f6:	609a      	str	r2, [r3, #8]
 800f5f8:	60da      	str	r2, [r3, #12]
 800f5fa:	611a      	str	r2, [r3, #16]
 800f5fc:	615a      	str	r2, [r3, #20]
 800f5fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800f600:	4b2d      	ldr	r3, [pc, #180]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f602:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f606:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800f608:	4b2b      	ldr	r3, [pc, #172]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f60a:	2200      	movs	r2, #0
 800f60c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f60e:	4b2a      	ldr	r3, [pc, #168]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f610:	2200      	movs	r2, #0
 800f612:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800f614:	4b28      	ldr	r3, [pc, #160]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f616:	f241 0267 	movw	r2, #4199	; 0x1067
 800f61a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f61c:	4b26      	ldr	r3, [pc, #152]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f61e:	2200      	movs	r2, #0
 800f620:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f622:	4b25      	ldr	r3, [pc, #148]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f624:	2200      	movs	r2, #0
 800f626:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800f628:	4823      	ldr	r0, [pc, #140]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f62a:	f004 fa53 	bl	8013ad4 <HAL_TIM_Base_Init>
 800f62e:	4603      	mov	r3, r0
 800f630:	2b00      	cmp	r3, #0
 800f632:	d001      	beq.n	800f638 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800f634:	f000 fb24 	bl	800fc80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f638:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f63c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800f63e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f642:	4619      	mov	r1, r3
 800f644:	481c      	ldr	r0, [pc, #112]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f646:	f004 ffd7 	bl	80145f8 <HAL_TIM_ConfigClockSource>
 800f64a:	4603      	mov	r3, r0
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d001      	beq.n	800f654 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800f650:	f000 fb16 	bl	800fc80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800f654:	4818      	ldr	r0, [pc, #96]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f656:	f004 fc0b 	bl	8013e70 <HAL_TIM_PWM_Init>
 800f65a:	4603      	mov	r3, r0
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d001      	beq.n	800f664 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800f660:	f000 fb0e 	bl	800fc80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f664:	2300      	movs	r3, #0
 800f666:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f668:	2300      	movs	r3, #0
 800f66a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800f66c:	f107 0320 	add.w	r3, r7, #32
 800f670:	4619      	mov	r1, r3
 800f672:	4811      	ldr	r0, [pc, #68]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f674:	f005 fc7a 	bl	8014f6c <HAL_TIMEx_MasterConfigSynchronization>
 800f678:	4603      	mov	r3, r0
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d001      	beq.n	800f682 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800f67e:	f000 faff 	bl	800fc80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800f682:	2360      	movs	r3, #96	; 0x60
 800f684:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800f686:	2300      	movs	r3, #0
 800f688:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800f68a:	2300      	movs	r3, #0
 800f68c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800f68e:	2300      	movs	r3, #0
 800f690:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800f692:	1d3b      	adds	r3, r7, #4
 800f694:	220c      	movs	r2, #12
 800f696:	4619      	mov	r1, r3
 800f698:	4807      	ldr	r0, [pc, #28]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f69a:	f004 fee7 	bl	801446c <HAL_TIM_PWM_ConfigChannel>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d001      	beq.n	800f6a8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800f6a4:	f000 faec 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800f6a8:	4803      	ldr	r0, [pc, #12]	; (800f6b8 <MX_TIM2_Init+0xe8>)
 800f6aa:	f000 fd89 	bl	80101c0 <HAL_TIM_MspPostInit>

}
 800f6ae:	bf00      	nop
 800f6b0:	3738      	adds	r7, #56	; 0x38
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	bd80      	pop	{r7, pc}
 800f6b6:	bf00      	nop
 800f6b8:	20018fa0 	.word	0x20018fa0

0800f6bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b08c      	sub	sp, #48	; 0x30
 800f6c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800f6c2:	f107 030c 	add.w	r3, r7, #12
 800f6c6:	2224      	movs	r2, #36	; 0x24
 800f6c8:	2100      	movs	r1, #0
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	f006 fa81 	bl	8015bd2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800f6d0:	1d3b      	adds	r3, r7, #4
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	601a      	str	r2, [r3, #0]
 800f6d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800f6d8:	4b20      	ldr	r3, [pc, #128]	; (800f75c <MX_TIM3_Init+0xa0>)
 800f6da:	4a21      	ldr	r2, [pc, #132]	; (800f760 <MX_TIM3_Init+0xa4>)
 800f6dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800f6de:	4b1f      	ldr	r3, [pc, #124]	; (800f75c <MX_TIM3_Init+0xa0>)
 800f6e0:	2200      	movs	r2, #0
 800f6e2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f6e4:	4b1d      	ldr	r3, [pc, #116]	; (800f75c <MX_TIM3_Init+0xa0>)
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800f6ea:	4b1c      	ldr	r3, [pc, #112]	; (800f75c <MX_TIM3_Init+0xa0>)
 800f6ec:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800f6f0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f6f2:	4b1a      	ldr	r3, [pc, #104]	; (800f75c <MX_TIM3_Init+0xa0>)
 800f6f4:	2200      	movs	r2, #0
 800f6f6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f6f8:	4b18      	ldr	r3, [pc, #96]	; (800f75c <MX_TIM3_Init+0xa0>)
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800f6fe:	2301      	movs	r3, #1
 800f700:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800f702:	2300      	movs	r3, #0
 800f704:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800f706:	2301      	movs	r3, #1
 800f708:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800f70a:	2300      	movs	r3, #0
 800f70c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800f70e:	2300      	movs	r3, #0
 800f710:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800f712:	2300      	movs	r3, #0
 800f714:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800f716:	2301      	movs	r3, #1
 800f718:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800f71a:	2300      	movs	r3, #0
 800f71c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800f71e:	2300      	movs	r3, #0
 800f720:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800f722:	f107 030c 	add.w	r3, r7, #12
 800f726:	4619      	mov	r1, r3
 800f728:	480c      	ldr	r0, [pc, #48]	; (800f75c <MX_TIM3_Init+0xa0>)
 800f72a:	f004 fc6d 	bl	8014008 <HAL_TIM_Encoder_Init>
 800f72e:	4603      	mov	r3, r0
 800f730:	2b00      	cmp	r3, #0
 800f732:	d001      	beq.n	800f738 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800f734:	f000 faa4 	bl	800fc80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f738:	2300      	movs	r3, #0
 800f73a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f73c:	2300      	movs	r3, #0
 800f73e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800f740:	1d3b      	adds	r3, r7, #4
 800f742:	4619      	mov	r1, r3
 800f744:	4805      	ldr	r0, [pc, #20]	; (800f75c <MX_TIM3_Init+0xa0>)
 800f746:	f005 fc11 	bl	8014f6c <HAL_TIMEx_MasterConfigSynchronization>
 800f74a:	4603      	mov	r3, r0
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d001      	beq.n	800f754 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800f750:	f000 fa96 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800f754:	bf00      	nop
 800f756:	3730      	adds	r7, #48	; 0x30
 800f758:	46bd      	mov	sp, r7
 800f75a:	bd80      	pop	{r7, pc}
 800f75c:	200184d8 	.word	0x200184d8
 800f760:	40000400 	.word	0x40000400

0800f764 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b08c      	sub	sp, #48	; 0x30
 800f768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800f76a:	f107 030c 	add.w	r3, r7, #12
 800f76e:	2224      	movs	r2, #36	; 0x24
 800f770:	2100      	movs	r1, #0
 800f772:	4618      	mov	r0, r3
 800f774:	f006 fa2d 	bl	8015bd2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800f778:	1d3b      	adds	r3, r7, #4
 800f77a:	2200      	movs	r2, #0
 800f77c:	601a      	str	r2, [r3, #0]
 800f77e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800f780:	4b20      	ldr	r3, [pc, #128]	; (800f804 <MX_TIM4_Init+0xa0>)
 800f782:	4a21      	ldr	r2, [pc, #132]	; (800f808 <MX_TIM4_Init+0xa4>)
 800f784:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800f786:	4b1f      	ldr	r3, [pc, #124]	; (800f804 <MX_TIM4_Init+0xa0>)
 800f788:	2200      	movs	r2, #0
 800f78a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f78c:	4b1d      	ldr	r3, [pc, #116]	; (800f804 <MX_TIM4_Init+0xa0>)
 800f78e:	2200      	movs	r2, #0
 800f790:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800f792:	4b1c      	ldr	r3, [pc, #112]	; (800f804 <MX_TIM4_Init+0xa0>)
 800f794:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800f798:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f79a:	4b1a      	ldr	r3, [pc, #104]	; (800f804 <MX_TIM4_Init+0xa0>)
 800f79c:	2200      	movs	r2, #0
 800f79e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f7a0:	4b18      	ldr	r3, [pc, #96]	; (800f804 <MX_TIM4_Init+0xa0>)
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800f7a6:	2301      	movs	r3, #1
 800f7a8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800f7ae:	2301      	movs	r3, #1
 800f7b0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800f7be:	2301      	movs	r3, #1
 800f7c0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800f7c2:	2300      	movs	r3, #0
 800f7c4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800f7ca:	f107 030c 	add.w	r3, r7, #12
 800f7ce:	4619      	mov	r1, r3
 800f7d0:	480c      	ldr	r0, [pc, #48]	; (800f804 <MX_TIM4_Init+0xa0>)
 800f7d2:	f004 fc19 	bl	8014008 <HAL_TIM_Encoder_Init>
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d001      	beq.n	800f7e0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800f7dc:	f000 fa50 	bl	800fc80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800f7e8:	1d3b      	adds	r3, r7, #4
 800f7ea:	4619      	mov	r1, r3
 800f7ec:	4805      	ldr	r0, [pc, #20]	; (800f804 <MX_TIM4_Init+0xa0>)
 800f7ee:	f005 fbbd 	bl	8014f6c <HAL_TIMEx_MasterConfigSynchronization>
 800f7f2:	4603      	mov	r3, r0
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d001      	beq.n	800f7fc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800f7f8:	f000 fa42 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800f7fc:	bf00      	nop
 800f7fe:	3730      	adds	r7, #48	; 0x30
 800f800:	46bd      	mov	sp, r7
 800f802:	bd80      	pop	{r7, pc}
 800f804:	200183fc 	.word	0x200183fc
 800f808:	40000800 	.word	0x40000800

0800f80c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800f80c:	b580      	push	{r7, lr}
 800f80e:	b08e      	sub	sp, #56	; 0x38
 800f810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800f812:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f816:	2200      	movs	r2, #0
 800f818:	601a      	str	r2, [r3, #0]
 800f81a:	605a      	str	r2, [r3, #4]
 800f81c:	609a      	str	r2, [r3, #8]
 800f81e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800f820:	f107 0320 	add.w	r3, r7, #32
 800f824:	2200      	movs	r2, #0
 800f826:	601a      	str	r2, [r3, #0]
 800f828:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800f82a:	1d3b      	adds	r3, r7, #4
 800f82c:	2200      	movs	r2, #0
 800f82e:	601a      	str	r2, [r3, #0]
 800f830:	605a      	str	r2, [r3, #4]
 800f832:	609a      	str	r2, [r3, #8]
 800f834:	60da      	str	r2, [r3, #12]
 800f836:	611a      	str	r2, [r3, #16]
 800f838:	615a      	str	r2, [r3, #20]
 800f83a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800f83c:	4b2c      	ldr	r3, [pc, #176]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f83e:	4a2d      	ldr	r2, [pc, #180]	; (800f8f4 <MX_TIM5_Init+0xe8>)
 800f840:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800f842:	4b2b      	ldr	r3, [pc, #172]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f844:	2200      	movs	r2, #0
 800f846:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f848:	4b29      	ldr	r3, [pc, #164]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f84a:	2200      	movs	r2, #0
 800f84c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800f84e:	4b28      	ldr	r3, [pc, #160]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f850:	f241 0267 	movw	r2, #4199	; 0x1067
 800f854:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f856:	4b26      	ldr	r3, [pc, #152]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f858:	2200      	movs	r2, #0
 800f85a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f85c:	4b24      	ldr	r3, [pc, #144]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f85e:	2200      	movs	r2, #0
 800f860:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800f862:	4823      	ldr	r0, [pc, #140]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f864:	f004 f936 	bl	8013ad4 <HAL_TIM_Base_Init>
 800f868:	4603      	mov	r3, r0
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d001      	beq.n	800f872 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800f86e:	f000 fa07 	bl	800fc80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f872:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f876:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800f878:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f87c:	4619      	mov	r1, r3
 800f87e:	481c      	ldr	r0, [pc, #112]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f880:	f004 feba 	bl	80145f8 <HAL_TIM_ConfigClockSource>
 800f884:	4603      	mov	r3, r0
 800f886:	2b00      	cmp	r3, #0
 800f888:	d001      	beq.n	800f88e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800f88a:	f000 f9f9 	bl	800fc80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800f88e:	4818      	ldr	r0, [pc, #96]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f890:	f004 faee 	bl	8013e70 <HAL_TIM_PWM_Init>
 800f894:	4603      	mov	r3, r0
 800f896:	2b00      	cmp	r3, #0
 800f898:	d001      	beq.n	800f89e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800f89a:	f000 f9f1 	bl	800fc80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f89e:	2300      	movs	r3, #0
 800f8a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800f8a6:	f107 0320 	add.w	r3, r7, #32
 800f8aa:	4619      	mov	r1, r3
 800f8ac:	4810      	ldr	r0, [pc, #64]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f8ae:	f005 fb5d 	bl	8014f6c <HAL_TIMEx_MasterConfigSynchronization>
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d001      	beq.n	800f8bc <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800f8b8:	f000 f9e2 	bl	800fc80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800f8bc:	2360      	movs	r3, #96	; 0x60
 800f8be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800f8c0:	2300      	movs	r3, #0
 800f8c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800f8cc:	1d3b      	adds	r3, r7, #4
 800f8ce:	2204      	movs	r2, #4
 800f8d0:	4619      	mov	r1, r3
 800f8d2:	4807      	ldr	r0, [pc, #28]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f8d4:	f004 fdca 	bl	801446c <HAL_TIM_PWM_ConfigChannel>
 800f8d8:	4603      	mov	r3, r0
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d001      	beq.n	800f8e2 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800f8de:	f000 f9cf 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800f8e2:	4803      	ldr	r0, [pc, #12]	; (800f8f0 <MX_TIM5_Init+0xe4>)
 800f8e4:	f000 fc6c 	bl	80101c0 <HAL_TIM_MspPostInit>

}
 800f8e8:	bf00      	nop
 800f8ea:	3738      	adds	r7, #56	; 0x38
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}
 800f8f0:	20018494 	.word	0x20018494
 800f8f4:	40000c00 	.word	0x40000c00

0800f8f8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b096      	sub	sp, #88	; 0x58
 800f8fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800f8fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800f902:	2200      	movs	r2, #0
 800f904:	601a      	str	r2, [r3, #0]
 800f906:	605a      	str	r2, [r3, #4]
 800f908:	609a      	str	r2, [r3, #8]
 800f90a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800f90c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800f910:	2200      	movs	r2, #0
 800f912:	601a      	str	r2, [r3, #0]
 800f914:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800f916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f91a:	2200      	movs	r2, #0
 800f91c:	601a      	str	r2, [r3, #0]
 800f91e:	605a      	str	r2, [r3, #4]
 800f920:	609a      	str	r2, [r3, #8]
 800f922:	60da      	str	r2, [r3, #12]
 800f924:	611a      	str	r2, [r3, #16]
 800f926:	615a      	str	r2, [r3, #20]
 800f928:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800f92a:	1d3b      	adds	r3, r7, #4
 800f92c:	2220      	movs	r2, #32
 800f92e:	2100      	movs	r1, #0
 800f930:	4618      	mov	r0, r3
 800f932:	f006 f94e 	bl	8015bd2 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800f936:	4b42      	ldr	r3, [pc, #264]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f938:	4a42      	ldr	r2, [pc, #264]	; (800fa44 <MX_TIM8_Init+0x14c>)
 800f93a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800f93c:	4b40      	ldr	r3, [pc, #256]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f93e:	22a7      	movs	r2, #167	; 0xa7
 800f940:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f942:	4b3f      	ldr	r3, [pc, #252]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f944:	2200      	movs	r2, #0
 800f946:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800f948:	4b3d      	ldr	r3, [pc, #244]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f94a:	2231      	movs	r2, #49	; 0x31
 800f94c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f94e:	4b3c      	ldr	r3, [pc, #240]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f950:	2200      	movs	r2, #0
 800f952:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800f954:	4b3a      	ldr	r3, [pc, #232]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f956:	2200      	movs	r2, #0
 800f958:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800f95a:	4b39      	ldr	r3, [pc, #228]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f95c:	2280      	movs	r2, #128	; 0x80
 800f95e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800f960:	4837      	ldr	r0, [pc, #220]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f962:	f004 f8b7 	bl	8013ad4 <HAL_TIM_Base_Init>
 800f966:	4603      	mov	r3, r0
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d001      	beq.n	800f970 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800f96c:	f000 f988 	bl	800fc80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f970:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f974:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800f976:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800f97a:	4619      	mov	r1, r3
 800f97c:	4830      	ldr	r0, [pc, #192]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f97e:	f004 fe3b 	bl	80145f8 <HAL_TIM_ConfigClockSource>
 800f982:	4603      	mov	r3, r0
 800f984:	2b00      	cmp	r3, #0
 800f986:	d001      	beq.n	800f98c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800f988:	f000 f97a 	bl	800fc80 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800f98c:	482c      	ldr	r0, [pc, #176]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f98e:	f004 f91b 	bl	8013bc8 <HAL_TIM_OC_Init>
 800f992:	4603      	mov	r3, r0
 800f994:	2b00      	cmp	r3, #0
 800f996:	d001      	beq.n	800f99c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800f998:	f000 f972 	bl	800fc80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f99c:	2300      	movs	r3, #0
 800f99e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800f9a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800f9a8:	4619      	mov	r1, r3
 800f9aa:	4825      	ldr	r0, [pc, #148]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f9ac:	f005 fade 	bl	8014f6c <HAL_TIMEx_MasterConfigSynchronization>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d001      	beq.n	800f9ba <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800f9b6:	f000 f963 	bl	800fc80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800f9ba:	2330      	movs	r3, #48	; 0x30
 800f9bc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800f9be:	2318      	movs	r3, #24
 800f9c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800f9d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f9da:	2200      	movs	r2, #0
 800f9dc:	4619      	mov	r1, r3
 800f9de:	4818      	ldr	r0, [pc, #96]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f9e0:	f004 fce4 	bl	80143ac <HAL_TIM_OC_ConfigChannel>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d001      	beq.n	800f9ee <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800f9ea:	f000 f949 	bl	800fc80 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800f9ee:	4b14      	ldr	r3, [pc, #80]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	699a      	ldr	r2, [r3, #24]
 800f9f4:	4b12      	ldr	r3, [pc, #72]	; (800fa40 <MX_TIM8_Init+0x148>)
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	f042 0208 	orr.w	r2, r2, #8
 800f9fc:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800f9fe:	2300      	movs	r3, #0
 800fa00:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800fa02:	2300      	movs	r3, #0
 800fa04:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800fa06:	2300      	movs	r3, #0
 800fa08:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800fa0e:	2300      	movs	r3, #0
 800fa10:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800fa12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fa16:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800fa18:	2300      	movs	r3, #0
 800fa1a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800fa1c:	1d3b      	adds	r3, r7, #4
 800fa1e:	4619      	mov	r1, r3
 800fa20:	4807      	ldr	r0, [pc, #28]	; (800fa40 <MX_TIM8_Init+0x148>)
 800fa22:	f005 fb1f 	bl	8015064 <HAL_TIMEx_ConfigBreakDeadTime>
 800fa26:	4603      	mov	r3, r0
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d001      	beq.n	800fa30 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800fa2c:	f000 f928 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800fa30:	4803      	ldr	r0, [pc, #12]	; (800fa40 <MX_TIM8_Init+0x148>)
 800fa32:	f000 fbc5 	bl	80101c0 <HAL_TIM_MspPostInit>

}
 800fa36:	bf00      	nop
 800fa38:	3758      	adds	r7, #88	; 0x58
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	bd80      	pop	{r7, pc}
 800fa3e:	bf00      	nop
 800fa40:	200183b8 	.word	0x200183b8
 800fa44:	40010400 	.word	0x40010400

0800fa48 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800fa48:	b580      	push	{r7, lr}
 800fa4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800fa4c:	4b11      	ldr	r3, [pc, #68]	; (800fa94 <MX_USART1_UART_Init+0x4c>)
 800fa4e:	4a12      	ldr	r2, [pc, #72]	; (800fa98 <MX_USART1_UART_Init+0x50>)
 800fa50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800fa52:	4b10      	ldr	r3, [pc, #64]	; (800fa94 <MX_USART1_UART_Init+0x4c>)
 800fa54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800fa58:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800fa5a:	4b0e      	ldr	r3, [pc, #56]	; (800fa94 <MX_USART1_UART_Init+0x4c>)
 800fa5c:	2200      	movs	r2, #0
 800fa5e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800fa60:	4b0c      	ldr	r3, [pc, #48]	; (800fa94 <MX_USART1_UART_Init+0x4c>)
 800fa62:	2200      	movs	r2, #0
 800fa64:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800fa66:	4b0b      	ldr	r3, [pc, #44]	; (800fa94 <MX_USART1_UART_Init+0x4c>)
 800fa68:	2200      	movs	r2, #0
 800fa6a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800fa6c:	4b09      	ldr	r3, [pc, #36]	; (800fa94 <MX_USART1_UART_Init+0x4c>)
 800fa6e:	220c      	movs	r2, #12
 800fa70:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800fa72:	4b08      	ldr	r3, [pc, #32]	; (800fa94 <MX_USART1_UART_Init+0x4c>)
 800fa74:	2200      	movs	r2, #0
 800fa76:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800fa78:	4b06      	ldr	r3, [pc, #24]	; (800fa94 <MX_USART1_UART_Init+0x4c>)
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800fa7e:	4805      	ldr	r0, [pc, #20]	; (800fa94 <MX_USART1_UART_Init+0x4c>)
 800fa80:	f005 fb7b 	bl	801517a <HAL_UART_Init>
 800fa84:	4603      	mov	r3, r0
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d001      	beq.n	800fa8e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800fa8a:	f000 f8f9 	bl	800fc80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800fa8e:	bf00      	nop
 800fa90:	bd80      	pop	{r7, pc}
 800fa92:	bf00      	nop
 800fa94:	200185c8 	.word	0x200185c8
 800fa98:	40011000 	.word	0x40011000

0800fa9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b082      	sub	sp, #8
 800faa0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800faa2:	2300      	movs	r3, #0
 800faa4:	607b      	str	r3, [r7, #4]
 800faa6:	4b10      	ldr	r3, [pc, #64]	; (800fae8 <MX_DMA_Init+0x4c>)
 800faa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800faaa:	4a0f      	ldr	r2, [pc, #60]	; (800fae8 <MX_DMA_Init+0x4c>)
 800faac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800fab0:	6313      	str	r3, [r2, #48]	; 0x30
 800fab2:	4b0d      	ldr	r3, [pc, #52]	; (800fae8 <MX_DMA_Init+0x4c>)
 800fab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fab6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800faba:	607b      	str	r3, [r7, #4]
 800fabc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800fabe:	2200      	movs	r2, #0
 800fac0:	2100      	movs	r1, #0
 800fac2:	2038      	movs	r0, #56	; 0x38
 800fac4:	f001 fce5 	bl	8011492 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800fac8:	2038      	movs	r0, #56	; 0x38
 800faca:	f001 fcfe 	bl	80114ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800face:	2200      	movs	r2, #0
 800fad0:	2100      	movs	r1, #0
 800fad2:	203a      	movs	r0, #58	; 0x3a
 800fad4:	f001 fcdd 	bl	8011492 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800fad8:	203a      	movs	r0, #58	; 0x3a
 800fada:	f001 fcf6 	bl	80114ca <HAL_NVIC_EnableIRQ>

}
 800fade:	bf00      	nop
 800fae0:	3708      	adds	r7, #8
 800fae2:	46bd      	mov	sp, r7
 800fae4:	bd80      	pop	{r7, pc}
 800fae6:	bf00      	nop
 800fae8:	40023800 	.word	0x40023800

0800faec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b08a      	sub	sp, #40	; 0x28
 800faf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800faf2:	f107 0314 	add.w	r3, r7, #20
 800faf6:	2200      	movs	r2, #0
 800faf8:	601a      	str	r2, [r3, #0]
 800fafa:	605a      	str	r2, [r3, #4]
 800fafc:	609a      	str	r2, [r3, #8]
 800fafe:	60da      	str	r2, [r3, #12]
 800fb00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800fb02:	2300      	movs	r3, #0
 800fb04:	613b      	str	r3, [r7, #16]
 800fb06:	4b59      	ldr	r3, [pc, #356]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb0a:	4a58      	ldr	r2, [pc, #352]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb10:	6313      	str	r3, [r2, #48]	; 0x30
 800fb12:	4b56      	ldr	r3, [pc, #344]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fb1a:	613b      	str	r3, [r7, #16]
 800fb1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800fb1e:	2300      	movs	r3, #0
 800fb20:	60fb      	str	r3, [r7, #12]
 800fb22:	4b52      	ldr	r3, [pc, #328]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb26:	4a51      	ldr	r2, [pc, #324]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb28:	f043 0304 	orr.w	r3, r3, #4
 800fb2c:	6313      	str	r3, [r2, #48]	; 0x30
 800fb2e:	4b4f      	ldr	r3, [pc, #316]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb32:	f003 0304 	and.w	r3, r3, #4
 800fb36:	60fb      	str	r3, [r7, #12]
 800fb38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	60bb      	str	r3, [r7, #8]
 800fb3e:	4b4b      	ldr	r3, [pc, #300]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb42:	4a4a      	ldr	r2, [pc, #296]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb44:	f043 0301 	orr.w	r3, r3, #1
 800fb48:	6313      	str	r3, [r2, #48]	; 0x30
 800fb4a:	4b48      	ldr	r3, [pc, #288]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb4e:	f003 0301 	and.w	r3, r3, #1
 800fb52:	60bb      	str	r3, [r7, #8]
 800fb54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800fb56:	2300      	movs	r3, #0
 800fb58:	607b      	str	r3, [r7, #4]
 800fb5a:	4b44      	ldr	r3, [pc, #272]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb5e:	4a43      	ldr	r2, [pc, #268]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb60:	f043 0302 	orr.w	r3, r3, #2
 800fb64:	6313      	str	r3, [r2, #48]	; 0x30
 800fb66:	4b41      	ldr	r3, [pc, #260]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb6a:	f003 0302 	and.w	r3, r3, #2
 800fb6e:	607b      	str	r3, [r7, #4]
 800fb70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800fb72:	2300      	movs	r3, #0
 800fb74:	603b      	str	r3, [r7, #0]
 800fb76:	4b3d      	ldr	r3, [pc, #244]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb7a:	4a3c      	ldr	r2, [pc, #240]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb7c:	f043 0308 	orr.w	r3, r3, #8
 800fb80:	6313      	str	r3, [r2, #48]	; 0x30
 800fb82:	4b3a      	ldr	r3, [pc, #232]	; (800fc6c <MX_GPIO_Init+0x180>)
 800fb84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb86:	f003 0308 	and.w	r3, r3, #8
 800fb8a:	603b      	str	r3, [r7, #0]
 800fb8c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800fb8e:	2200      	movs	r2, #0
 800fb90:	f44f 7141 	mov.w	r1, #772	; 0x304
 800fb94:	4836      	ldr	r0, [pc, #216]	; (800fc70 <MX_GPIO_Init+0x184>)
 800fb96:	f002 fdcd 	bl	8012734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	2105      	movs	r1, #5
 800fb9e:	4835      	ldr	r0, [pc, #212]	; (800fc74 <MX_GPIO_Init+0x188>)
 800fba0:	f002 fdc8 	bl	8012734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800fba4:	2200      	movs	r2, #0
 800fba6:	2104      	movs	r1, #4
 800fba8:	4833      	ldr	r0, [pc, #204]	; (800fc78 <MX_GPIO_Init+0x18c>)
 800fbaa:	f002 fdc3 	bl	8012734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800fbae:	2200      	movs	r2, #0
 800fbb0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800fbb4:	4831      	ldr	r0, [pc, #196]	; (800fc7c <MX_GPIO_Init+0x190>)
 800fbb6:	f002 fdbd 	bl	8012734 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9;
 800fbba:	f44f 7341 	mov.w	r3, #772	; 0x304
 800fbbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fbc0:	2301      	movs	r3, #1
 800fbc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fbc8:	2300      	movs	r3, #0
 800fbca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fbcc:	f107 0314 	add.w	r3, r7, #20
 800fbd0:	4619      	mov	r1, r3
 800fbd2:	4827      	ldr	r0, [pc, #156]	; (800fc70 <MX_GPIO_Init+0x184>)
 800fbd4:	f002 fbfc 	bl	80123d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800fbd8:	2305      	movs	r3, #5
 800fbda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fbdc:	2301      	movs	r3, #1
 800fbde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fbe8:	f107 0314 	add.w	r3, r7, #20
 800fbec:	4619      	mov	r1, r3
 800fbee:	4821      	ldr	r0, [pc, #132]	; (800fc74 <MX_GPIO_Init+0x188>)
 800fbf0:	f002 fbee 	bl	80123d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800fbf4:	f241 0304 	movw	r3, #4100	; 0x1004
 800fbf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fbfe:	2300      	movs	r3, #0
 800fc00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800fc02:	f107 0314 	add.w	r3, r7, #20
 800fc06:	4619      	mov	r1, r3
 800fc08:	481c      	ldr	r0, [pc, #112]	; (800fc7c <MX_GPIO_Init+0x190>)
 800fc0a:	f002 fbe1 	bl	80123d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800fc0e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800fc12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800fc14:	2300      	movs	r3, #0
 800fc16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc18:	2300      	movs	r3, #0
 800fc1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fc1c:	f107 0314 	add.w	r3, r7, #20
 800fc20:	4619      	mov	r1, r3
 800fc22:	4814      	ldr	r0, [pc, #80]	; (800fc74 <MX_GPIO_Init+0x188>)
 800fc24:	f002 fbd4 	bl	80123d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800fc28:	2304      	movs	r3, #4
 800fc2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fc2c:	2301      	movs	r3, #1
 800fc2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc30:	2300      	movs	r3, #0
 800fc32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fc34:	2300      	movs	r3, #0
 800fc36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800fc38:	f107 0314 	add.w	r3, r7, #20
 800fc3c:	4619      	mov	r1, r3
 800fc3e:	480e      	ldr	r0, [pc, #56]	; (800fc78 <MX_GPIO_Init+0x18c>)
 800fc40:	f002 fbc6 	bl	80123d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800fc44:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fc48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fc4a:	2301      	movs	r3, #1
 800fc4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc4e:	2300      	movs	r3, #0
 800fc50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fc52:	2300      	movs	r3, #0
 800fc54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800fc56:	f107 0314 	add.w	r3, r7, #20
 800fc5a:	4619      	mov	r1, r3
 800fc5c:	4807      	ldr	r0, [pc, #28]	; (800fc7c <MX_GPIO_Init+0x190>)
 800fc5e:	f002 fbb7 	bl	80123d0 <HAL_GPIO_Init>

}
 800fc62:	bf00      	nop
 800fc64:	3728      	adds	r7, #40	; 0x28
 800fc66:	46bd      	mov	sp, r7
 800fc68:	bd80      	pop	{r7, pc}
 800fc6a:	bf00      	nop
 800fc6c:	40023800 	.word	0x40023800
 800fc70:	40020800 	.word	0x40020800
 800fc74:	40020000 	.word	0x40020000
 800fc78:	40020c00 	.word	0x40020c00
 800fc7c:	40020400 	.word	0x40020400

0800fc80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800fc80:	b480      	push	{r7}
 800fc82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800fc84:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800fc86:	e7fe      	b.n	800fc86 <Error_Handler+0x6>

0800fc88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	b082      	sub	sp, #8
 800fc8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800fc8e:	2300      	movs	r3, #0
 800fc90:	607b      	str	r3, [r7, #4]
 800fc92:	4b13      	ldr	r3, [pc, #76]	; (800fce0 <HAL_MspInit+0x58>)
 800fc94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fc96:	4a12      	ldr	r2, [pc, #72]	; (800fce0 <HAL_MspInit+0x58>)
 800fc98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800fc9c:	6453      	str	r3, [r2, #68]	; 0x44
 800fc9e:	4b10      	ldr	r3, [pc, #64]	; (800fce0 <HAL_MspInit+0x58>)
 800fca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fca2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fca6:	607b      	str	r3, [r7, #4]
 800fca8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800fcaa:	2300      	movs	r3, #0
 800fcac:	603b      	str	r3, [r7, #0]
 800fcae:	4b0c      	ldr	r3, [pc, #48]	; (800fce0 <HAL_MspInit+0x58>)
 800fcb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fcb2:	4a0b      	ldr	r2, [pc, #44]	; (800fce0 <HAL_MspInit+0x58>)
 800fcb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fcb8:	6413      	str	r3, [r2, #64]	; 0x40
 800fcba:	4b09      	ldr	r3, [pc, #36]	; (800fce0 <HAL_MspInit+0x58>)
 800fcbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fcbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800fcc2:	603b      	str	r3, [r7, #0]
 800fcc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800fcc6:	2200      	movs	r2, #0
 800fcc8:	2100      	movs	r1, #0
 800fcca:	2004      	movs	r0, #4
 800fccc:	f001 fbe1 	bl	8011492 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800fcd0:	2004      	movs	r0, #4
 800fcd2:	f001 fbfa 	bl	80114ca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800fcd6:	bf00      	nop
 800fcd8:	3708      	adds	r7, #8
 800fcda:	46bd      	mov	sp, r7
 800fcdc:	bd80      	pop	{r7, pc}
 800fcde:	bf00      	nop
 800fce0:	40023800 	.word	0x40023800

0800fce4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b08c      	sub	sp, #48	; 0x30
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fcec:	f107 031c 	add.w	r3, r7, #28
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	601a      	str	r2, [r3, #0]
 800fcf4:	605a      	str	r2, [r3, #4]
 800fcf6:	609a      	str	r2, [r3, #8]
 800fcf8:	60da      	str	r2, [r3, #12]
 800fcfa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	4a73      	ldr	r2, [pc, #460]	; (800fed0 <HAL_ADC_MspInit+0x1ec>)
 800fd02:	4293      	cmp	r3, r2
 800fd04:	d17a      	bne.n	800fdfc <HAL_ADC_MspInit+0x118>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800fd06:	2300      	movs	r3, #0
 800fd08:	61bb      	str	r3, [r7, #24]
 800fd0a:	4b72      	ldr	r3, [pc, #456]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fd0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fd0e:	4a71      	ldr	r2, [pc, #452]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fd10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fd14:	6453      	str	r3, [r2, #68]	; 0x44
 800fd16:	4b6f      	ldr	r3, [pc, #444]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fd18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fd1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fd1e:	61bb      	str	r3, [r7, #24]
 800fd20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800fd22:	2300      	movs	r3, #0
 800fd24:	617b      	str	r3, [r7, #20]
 800fd26:	4b6b      	ldr	r3, [pc, #428]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fd28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd2a:	4a6a      	ldr	r2, [pc, #424]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fd2c:	f043 0304 	orr.w	r3, r3, #4
 800fd30:	6313      	str	r3, [r2, #48]	; 0x30
 800fd32:	4b68      	ldr	r3, [pc, #416]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fd34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd36:	f003 0304 	and.w	r3, r3, #4
 800fd3a:	617b      	str	r3, [r7, #20]
 800fd3c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800fd3e:	2300      	movs	r3, #0
 800fd40:	613b      	str	r3, [r7, #16]
 800fd42:	4b64      	ldr	r3, [pc, #400]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fd44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd46:	4a63      	ldr	r2, [pc, #396]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fd48:	f043 0302 	orr.w	r3, r3, #2
 800fd4c:	6313      	str	r3, [r2, #48]	; 0x30
 800fd4e:	4b61      	ldr	r3, [pc, #388]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fd50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd52:	f003 0302 	and.w	r3, r3, #2
 800fd56:	613b      	str	r3, [r7, #16]
 800fd58:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800fd5a:	2311      	movs	r3, #17
 800fd5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fd5e:	2303      	movs	r3, #3
 800fd60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fd62:	2300      	movs	r3, #0
 800fd64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fd66:	f107 031c 	add.w	r3, r7, #28
 800fd6a:	4619      	mov	r1, r3
 800fd6c:	485a      	ldr	r0, [pc, #360]	; (800fed8 <HAL_ADC_MspInit+0x1f4>)
 800fd6e:	f002 fb2f 	bl	80123d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800fd72:	2302      	movs	r3, #2
 800fd74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fd76:	2303      	movs	r3, #3
 800fd78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fd7a:	2300      	movs	r3, #0
 800fd7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800fd7e:	f107 031c 	add.w	r3, r7, #28
 800fd82:	4619      	mov	r1, r3
 800fd84:	4855      	ldr	r0, [pc, #340]	; (800fedc <HAL_ADC_MspInit+0x1f8>)
 800fd86:	f002 fb23 	bl	80123d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800fd8a:	4b55      	ldr	r3, [pc, #340]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fd8c:	4a55      	ldr	r2, [pc, #340]	; (800fee4 <HAL_ADC_MspInit+0x200>)
 800fd8e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800fd90:	4b53      	ldr	r3, [pc, #332]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fd92:	2200      	movs	r2, #0
 800fd94:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fd96:	4b52      	ldr	r3, [pc, #328]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fd98:	2200      	movs	r2, #0
 800fd9a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800fd9c:	4b50      	ldr	r3, [pc, #320]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fd9e:	2200      	movs	r2, #0
 800fda0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800fda2:	4b4f      	ldr	r3, [pc, #316]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fda4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fda8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800fdaa:	4b4d      	ldr	r3, [pc, #308]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fdac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fdb0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800fdb2:	4b4b      	ldr	r3, [pc, #300]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fdb4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fdb8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800fdba:	4b49      	ldr	r3, [pc, #292]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fdbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fdc0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800fdc2:	4b47      	ldr	r3, [pc, #284]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800fdc8:	4b45      	ldr	r3, [pc, #276]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fdca:	2200      	movs	r2, #0
 800fdcc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800fdce:	4844      	ldr	r0, [pc, #272]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fdd0:	f001 fb96 	bl	8011500 <HAL_DMA_Init>
 800fdd4:	4603      	mov	r3, r0
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d001      	beq.n	800fdde <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800fdda:	f7ff ff51 	bl	800fc80 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	4a3f      	ldr	r2, [pc, #252]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fde2:	639a      	str	r2, [r3, #56]	; 0x38
 800fde4:	4a3e      	ldr	r2, [pc, #248]	; (800fee0 <HAL_ADC_MspInit+0x1fc>)
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800fdea:	2200      	movs	r2, #0
 800fdec:	2100      	movs	r1, #0
 800fdee:	2012      	movs	r0, #18
 800fdf0:	f001 fb4f 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800fdf4:	2012      	movs	r0, #18
 800fdf6:	f001 fb68 	bl	80114ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800fdfa:	e065      	b.n	800fec8 <HAL_ADC_MspInit+0x1e4>
  else if(hadc->Instance==ADC2)
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	4a39      	ldr	r2, [pc, #228]	; (800fee8 <HAL_ADC_MspInit+0x204>)
 800fe02:	4293      	cmp	r3, r2
 800fe04:	d160      	bne.n	800fec8 <HAL_ADC_MspInit+0x1e4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800fe06:	2300      	movs	r3, #0
 800fe08:	60fb      	str	r3, [r7, #12]
 800fe0a:	4b32      	ldr	r3, [pc, #200]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fe0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe0e:	4a31      	ldr	r2, [pc, #196]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fe10:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fe14:	6453      	str	r3, [r2, #68]	; 0x44
 800fe16:	4b2f      	ldr	r3, [pc, #188]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fe18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800fe1e:	60fb      	str	r3, [r7, #12]
 800fe20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800fe22:	2300      	movs	r3, #0
 800fe24:	60bb      	str	r3, [r7, #8]
 800fe26:	4b2b      	ldr	r3, [pc, #172]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fe28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe2a:	4a2a      	ldr	r2, [pc, #168]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fe2c:	f043 0304 	orr.w	r3, r3, #4
 800fe30:	6313      	str	r3, [r2, #48]	; 0x30
 800fe32:	4b28      	ldr	r3, [pc, #160]	; (800fed4 <HAL_ADC_MspInit+0x1f0>)
 800fe34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe36:	f003 0304 	and.w	r3, r3, #4
 800fe3a:	60bb      	str	r3, [r7, #8]
 800fe3c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800fe3e:	2322      	movs	r3, #34	; 0x22
 800fe40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fe42:	2303      	movs	r3, #3
 800fe44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fe46:	2300      	movs	r3, #0
 800fe48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fe4a:	f107 031c 	add.w	r3, r7, #28
 800fe4e:	4619      	mov	r1, r3
 800fe50:	4821      	ldr	r0, [pc, #132]	; (800fed8 <HAL_ADC_MspInit+0x1f4>)
 800fe52:	f002 fabd 	bl	80123d0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800fe56:	4b25      	ldr	r3, [pc, #148]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe58:	4a25      	ldr	r2, [pc, #148]	; (800fef0 <HAL_ADC_MspInit+0x20c>)
 800fe5a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800fe5c:	4b23      	ldr	r3, [pc, #140]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800fe62:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fe64:	4b21      	ldr	r3, [pc, #132]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe66:	2200      	movs	r2, #0
 800fe68:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800fe6a:	4b20      	ldr	r3, [pc, #128]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800fe70:	4b1e      	ldr	r3, [pc, #120]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fe76:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800fe78:	4b1c      	ldr	r3, [pc, #112]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fe7e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800fe80:	4b1a      	ldr	r3, [pc, #104]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fe86:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800fe88:	4b18      	ldr	r3, [pc, #96]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fe8e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800fe90:	4b16      	ldr	r3, [pc, #88]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe92:	2200      	movs	r2, #0
 800fe94:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800fe96:	4b15      	ldr	r3, [pc, #84]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe98:	2200      	movs	r2, #0
 800fe9a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800fe9c:	4813      	ldr	r0, [pc, #76]	; (800feec <HAL_ADC_MspInit+0x208>)
 800fe9e:	f001 fb2f 	bl	8011500 <HAL_DMA_Init>
 800fea2:	4603      	mov	r3, r0
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d001      	beq.n	800feac <HAL_ADC_MspInit+0x1c8>
      Error_Handler();
 800fea8:	f7ff feea 	bl	800fc80 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	4a0f      	ldr	r2, [pc, #60]	; (800feec <HAL_ADC_MspInit+0x208>)
 800feb0:	639a      	str	r2, [r3, #56]	; 0x38
 800feb2:	4a0e      	ldr	r2, [pc, #56]	; (800feec <HAL_ADC_MspInit+0x208>)
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800feb8:	2200      	movs	r2, #0
 800feba:	2100      	movs	r1, #0
 800febc:	2012      	movs	r0, #18
 800febe:	f001 fae8 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800fec2:	2012      	movs	r0, #18
 800fec4:	f001 fb01 	bl	80114ca <HAL_NVIC_EnableIRQ>
}
 800fec8:	bf00      	nop
 800feca:	3730      	adds	r7, #48	; 0x30
 800fecc:	46bd      	mov	sp, r7
 800fece:	bd80      	pop	{r7, pc}
 800fed0:	40012000 	.word	0x40012000
 800fed4:	40023800 	.word	0x40023800
 800fed8:	40020800 	.word	0x40020800
 800fedc:	40020400 	.word	0x40020400
 800fee0:	200189f4 	.word	0x200189f4
 800fee4:	40026410 	.word	0x40026410
 800fee8:	40012100 	.word	0x40012100
 800feec:	20018fe4 	.word	0x20018fe4
 800fef0:	40026440 	.word	0x40026440

0800fef4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b08a      	sub	sp, #40	; 0x28
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fefc:	f107 0314 	add.w	r3, r7, #20
 800ff00:	2200      	movs	r2, #0
 800ff02:	601a      	str	r2, [r3, #0]
 800ff04:	605a      	str	r2, [r3, #4]
 800ff06:	609a      	str	r2, [r3, #8]
 800ff08:	60da      	str	r2, [r3, #12]
 800ff0a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	4a19      	ldr	r2, [pc, #100]	; (800ff78 <HAL_SPI_MspInit+0x84>)
 800ff12:	4293      	cmp	r3, r2
 800ff14:	d12c      	bne.n	800ff70 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800ff16:	2300      	movs	r3, #0
 800ff18:	613b      	str	r3, [r7, #16]
 800ff1a:	4b18      	ldr	r3, [pc, #96]	; (800ff7c <HAL_SPI_MspInit+0x88>)
 800ff1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff1e:	4a17      	ldr	r2, [pc, #92]	; (800ff7c <HAL_SPI_MspInit+0x88>)
 800ff20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ff24:	6413      	str	r3, [r2, #64]	; 0x40
 800ff26:	4b15      	ldr	r3, [pc, #84]	; (800ff7c <HAL_SPI_MspInit+0x88>)
 800ff28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ff2e:	613b      	str	r3, [r7, #16]
 800ff30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ff32:	2300      	movs	r3, #0
 800ff34:	60fb      	str	r3, [r7, #12]
 800ff36:	4b11      	ldr	r3, [pc, #68]	; (800ff7c <HAL_SPI_MspInit+0x88>)
 800ff38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ff3a:	4a10      	ldr	r2, [pc, #64]	; (800ff7c <HAL_SPI_MspInit+0x88>)
 800ff3c:	f043 0304 	orr.w	r3, r3, #4
 800ff40:	6313      	str	r3, [r2, #48]	; 0x30
 800ff42:	4b0e      	ldr	r3, [pc, #56]	; (800ff7c <HAL_SPI_MspInit+0x88>)
 800ff44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ff46:	f003 0304 	and.w	r3, r3, #4
 800ff4a:	60fb      	str	r3, [r7, #12]
 800ff4c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800ff4e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800ff52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ff54:	2302      	movs	r3, #2
 800ff56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff58:	2300      	movs	r3, #0
 800ff5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ff5c:	2303      	movs	r3, #3
 800ff5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800ff60:	2306      	movs	r3, #6
 800ff62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ff64:	f107 0314 	add.w	r3, r7, #20
 800ff68:	4619      	mov	r1, r3
 800ff6a:	4805      	ldr	r0, [pc, #20]	; (800ff80 <HAL_SPI_MspInit+0x8c>)
 800ff6c:	f002 fa30 	bl	80123d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800ff70:	bf00      	nop
 800ff72:	3728      	adds	r7, #40	; 0x28
 800ff74:	46bd      	mov	sp, r7
 800ff76:	bd80      	pop	{r7, pc}
 800ff78:	40003c00 	.word	0x40003c00
 800ff7c:	40023800 	.word	0x40023800
 800ff80:	40020800 	.word	0x40020800

0800ff84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ff84:	b580      	push	{r7, lr}
 800ff86:	b086      	sub	sp, #24
 800ff88:	af00      	add	r7, sp, #0
 800ff8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	4a40      	ldr	r2, [pc, #256]	; (8010094 <HAL_TIM_Base_MspInit+0x110>)
 800ff92:	4293      	cmp	r3, r2
 800ff94:	d116      	bne.n	800ffc4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ff96:	2300      	movs	r3, #0
 800ff98:	617b      	str	r3, [r7, #20]
 800ff9a:	4b3f      	ldr	r3, [pc, #252]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 800ff9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ff9e:	4a3e      	ldr	r2, [pc, #248]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 800ffa0:	f043 0301 	orr.w	r3, r3, #1
 800ffa4:	6453      	str	r3, [r2, #68]	; 0x44
 800ffa6:	4b3c      	ldr	r3, [pc, #240]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 800ffa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ffaa:	f003 0301 	and.w	r3, r3, #1
 800ffae:	617b      	str	r3, [r7, #20]
 800ffb0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	2101      	movs	r1, #1
 800ffb6:	2019      	movs	r0, #25
 800ffb8:	f001 fa6b 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800ffbc:	2019      	movs	r0, #25
 800ffbe:	f001 fa84 	bl	80114ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800ffc2:	e062      	b.n	801008a <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM2)
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ffcc:	d116      	bne.n	800fffc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ffce:	2300      	movs	r3, #0
 800ffd0:	613b      	str	r3, [r7, #16]
 800ffd2:	4b31      	ldr	r3, [pc, #196]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 800ffd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffd6:	4a30      	ldr	r2, [pc, #192]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 800ffd8:	f043 0301 	orr.w	r3, r3, #1
 800ffdc:	6413      	str	r3, [r2, #64]	; 0x40
 800ffde:	4b2e      	ldr	r3, [pc, #184]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 800ffe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffe2:	f003 0301 	and.w	r3, r3, #1
 800ffe6:	613b      	str	r3, [r7, #16]
 800ffe8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800ffea:	2200      	movs	r2, #0
 800ffec:	2100      	movs	r1, #0
 800ffee:	201c      	movs	r0, #28
 800fff0:	f001 fa4f 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800fff4:	201c      	movs	r0, #28
 800fff6:	f001 fa68 	bl	80114ca <HAL_NVIC_EnableIRQ>
}
 800fffa:	e046      	b.n	801008a <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM5)
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	4a26      	ldr	r2, [pc, #152]	; (801009c <HAL_TIM_Base_MspInit+0x118>)
 8010002:	4293      	cmp	r3, r2
 8010004:	d116      	bne.n	8010034 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8010006:	2300      	movs	r3, #0
 8010008:	60fb      	str	r3, [r7, #12]
 801000a:	4b23      	ldr	r3, [pc, #140]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 801000c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801000e:	4a22      	ldr	r2, [pc, #136]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 8010010:	f043 0308 	orr.w	r3, r3, #8
 8010014:	6413      	str	r3, [r2, #64]	; 0x40
 8010016:	4b20      	ldr	r3, [pc, #128]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 8010018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801001a:	f003 0308 	and.w	r3, r3, #8
 801001e:	60fb      	str	r3, [r7, #12]
 8010020:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8010022:	2200      	movs	r2, #0
 8010024:	2100      	movs	r1, #0
 8010026:	2032      	movs	r0, #50	; 0x32
 8010028:	f001 fa33 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 801002c:	2032      	movs	r0, #50	; 0x32
 801002e:	f001 fa4c 	bl	80114ca <HAL_NVIC_EnableIRQ>
}
 8010032:	e02a      	b.n	801008a <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM8)
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	4a19      	ldr	r2, [pc, #100]	; (80100a0 <HAL_TIM_Base_MspInit+0x11c>)
 801003a:	4293      	cmp	r3, r2
 801003c:	d125      	bne.n	801008a <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM8_CLK_ENABLE();
 801003e:	2300      	movs	r3, #0
 8010040:	60bb      	str	r3, [r7, #8]
 8010042:	4b15      	ldr	r3, [pc, #84]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 8010044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010046:	4a14      	ldr	r2, [pc, #80]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 8010048:	f043 0302 	orr.w	r3, r3, #2
 801004c:	6453      	str	r3, [r2, #68]	; 0x44
 801004e:	4b12      	ldr	r3, [pc, #72]	; (8010098 <HAL_TIM_Base_MspInit+0x114>)
 8010050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010052:	f003 0302 	and.w	r3, r3, #2
 8010056:	60bb      	str	r3, [r7, #8]
 8010058:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 801005a:	2200      	movs	r2, #0
 801005c:	2102      	movs	r1, #2
 801005e:	202c      	movs	r0, #44	; 0x2c
 8010060:	f001 fa17 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8010064:	202c      	movs	r0, #44	; 0x2c
 8010066:	f001 fa30 	bl	80114ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 801006a:	2200      	movs	r2, #0
 801006c:	2100      	movs	r1, #0
 801006e:	202d      	movs	r0, #45	; 0x2d
 8010070:	f001 fa0f 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8010074:	202d      	movs	r0, #45	; 0x2d
 8010076:	f001 fa28 	bl	80114ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 801007a:	2200      	movs	r2, #0
 801007c:	2100      	movs	r1, #0
 801007e:	202e      	movs	r0, #46	; 0x2e
 8010080:	f001 fa07 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8010084:	202e      	movs	r0, #46	; 0x2e
 8010086:	f001 fa20 	bl	80114ca <HAL_NVIC_EnableIRQ>
}
 801008a:	bf00      	nop
 801008c:	3718      	adds	r7, #24
 801008e:	46bd      	mov	sp, r7
 8010090:	bd80      	pop	{r7, pc}
 8010092:	bf00      	nop
 8010094:	40010000 	.word	0x40010000
 8010098:	40023800 	.word	0x40023800
 801009c:	40000c00 	.word	0x40000c00
 80100a0:	40010400 	.word	0x40010400

080100a4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b08c      	sub	sp, #48	; 0x30
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80100ac:	f107 031c 	add.w	r3, r7, #28
 80100b0:	2200      	movs	r2, #0
 80100b2:	601a      	str	r2, [r3, #0]
 80100b4:	605a      	str	r2, [r3, #4]
 80100b6:	609a      	str	r2, [r3, #8]
 80100b8:	60da      	str	r2, [r3, #12]
 80100ba:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	4a3a      	ldr	r2, [pc, #232]	; (80101ac <HAL_TIM_Encoder_MspInit+0x108>)
 80100c2:	4293      	cmp	r3, r2
 80100c4:	d134      	bne.n	8010130 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80100c6:	2300      	movs	r3, #0
 80100c8:	61bb      	str	r3, [r7, #24]
 80100ca:	4b39      	ldr	r3, [pc, #228]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 80100cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100ce:	4a38      	ldr	r2, [pc, #224]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 80100d0:	f043 0302 	orr.w	r3, r3, #2
 80100d4:	6413      	str	r3, [r2, #64]	; 0x40
 80100d6:	4b36      	ldr	r3, [pc, #216]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 80100d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100da:	f003 0302 	and.w	r3, r3, #2
 80100de:	61bb      	str	r3, [r7, #24]
 80100e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80100e2:	2300      	movs	r3, #0
 80100e4:	617b      	str	r3, [r7, #20]
 80100e6:	4b32      	ldr	r3, [pc, #200]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 80100e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100ea:	4a31      	ldr	r2, [pc, #196]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 80100ec:	f043 0301 	orr.w	r3, r3, #1
 80100f0:	6313      	str	r3, [r2, #48]	; 0x30
 80100f2:	4b2f      	ldr	r3, [pc, #188]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 80100f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100f6:	f003 0301 	and.w	r3, r3, #1
 80100fa:	617b      	str	r3, [r7, #20]
 80100fc:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80100fe:	23c0      	movs	r3, #192	; 0xc0
 8010100:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010102:	2302      	movs	r3, #2
 8010104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010106:	2300      	movs	r3, #0
 8010108:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801010a:	2300      	movs	r3, #0
 801010c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 801010e:	2302      	movs	r3, #2
 8010110:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010112:	f107 031c 	add.w	r3, r7, #28
 8010116:	4619      	mov	r1, r3
 8010118:	4826      	ldr	r0, [pc, #152]	; (80101b4 <HAL_TIM_Encoder_MspInit+0x110>)
 801011a:	f002 f959 	bl	80123d0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 801011e:	2200      	movs	r2, #0
 8010120:	2100      	movs	r1, #0
 8010122:	201d      	movs	r0, #29
 8010124:	f001 f9b5 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8010128:	201d      	movs	r0, #29
 801012a:	f001 f9ce 	bl	80114ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 801012e:	e038      	b.n	80101a2 <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	4a20      	ldr	r2, [pc, #128]	; (80101b8 <HAL_TIM_Encoder_MspInit+0x114>)
 8010136:	4293      	cmp	r3, r2
 8010138:	d133      	bne.n	80101a2 <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 801013a:	2300      	movs	r3, #0
 801013c:	613b      	str	r3, [r7, #16]
 801013e:	4b1c      	ldr	r3, [pc, #112]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 8010140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010142:	4a1b      	ldr	r2, [pc, #108]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 8010144:	f043 0304 	orr.w	r3, r3, #4
 8010148:	6413      	str	r3, [r2, #64]	; 0x40
 801014a:	4b19      	ldr	r3, [pc, #100]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 801014c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801014e:	f003 0304 	and.w	r3, r3, #4
 8010152:	613b      	str	r3, [r7, #16]
 8010154:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010156:	2300      	movs	r3, #0
 8010158:	60fb      	str	r3, [r7, #12]
 801015a:	4b15      	ldr	r3, [pc, #84]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 801015c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801015e:	4a14      	ldr	r2, [pc, #80]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 8010160:	f043 0302 	orr.w	r3, r3, #2
 8010164:	6313      	str	r3, [r2, #48]	; 0x30
 8010166:	4b12      	ldr	r3, [pc, #72]	; (80101b0 <HAL_TIM_Encoder_MspInit+0x10c>)
 8010168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801016a:	f003 0302 	and.w	r3, r3, #2
 801016e:	60fb      	str	r3, [r7, #12]
 8010170:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8010172:	23c0      	movs	r3, #192	; 0xc0
 8010174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010176:	2302      	movs	r3, #2
 8010178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801017a:	2300      	movs	r3, #0
 801017c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801017e:	2300      	movs	r3, #0
 8010180:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8010182:	2302      	movs	r3, #2
 8010184:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010186:	f107 031c 	add.w	r3, r7, #28
 801018a:	4619      	mov	r1, r3
 801018c:	480b      	ldr	r0, [pc, #44]	; (80101bc <HAL_TIM_Encoder_MspInit+0x118>)
 801018e:	f002 f91f 	bl	80123d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8010192:	2200      	movs	r2, #0
 8010194:	2100      	movs	r1, #0
 8010196:	201e      	movs	r0, #30
 8010198:	f001 f97b 	bl	8011492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 801019c:	201e      	movs	r0, #30
 801019e:	f001 f994 	bl	80114ca <HAL_NVIC_EnableIRQ>
}
 80101a2:	bf00      	nop
 80101a4:	3730      	adds	r7, #48	; 0x30
 80101a6:	46bd      	mov	sp, r7
 80101a8:	bd80      	pop	{r7, pc}
 80101aa:	bf00      	nop
 80101ac:	40000400 	.word	0x40000400
 80101b0:	40023800 	.word	0x40023800
 80101b4:	40020000 	.word	0x40020000
 80101b8:	40000800 	.word	0x40000800
 80101bc:	40020400 	.word	0x40020400

080101c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b08c      	sub	sp, #48	; 0x30
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80101c8:	f107 031c 	add.w	r3, r7, #28
 80101cc:	2200      	movs	r2, #0
 80101ce:	601a      	str	r2, [r3, #0]
 80101d0:	605a      	str	r2, [r3, #4]
 80101d2:	609a      	str	r2, [r3, #8]
 80101d4:	60da      	str	r2, [r3, #12]
 80101d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80101e0:	d11e      	bne.n	8010220 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80101e2:	2300      	movs	r3, #0
 80101e4:	61bb      	str	r3, [r7, #24]
 80101e6:	4b43      	ldr	r3, [pc, #268]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 80101e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80101ea:	4a42      	ldr	r2, [pc, #264]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 80101ec:	f043 0301 	orr.w	r3, r3, #1
 80101f0:	6313      	str	r3, [r2, #48]	; 0x30
 80101f2:	4b40      	ldr	r3, [pc, #256]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 80101f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80101f6:	f003 0301 	and.w	r3, r3, #1
 80101fa:	61bb      	str	r3, [r7, #24]
 80101fc:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80101fe:	2308      	movs	r3, #8
 8010200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010202:	2302      	movs	r3, #2
 8010204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010206:	2300      	movs	r3, #0
 8010208:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801020a:	2303      	movs	r3, #3
 801020c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 801020e:	2301      	movs	r3, #1
 8010210:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010212:	f107 031c 	add.w	r3, r7, #28
 8010216:	4619      	mov	r1, r3
 8010218:	4837      	ldr	r0, [pc, #220]	; (80102f8 <HAL_TIM_MspPostInit+0x138>)
 801021a:	f002 f8d9 	bl	80123d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 801021e:	e064      	b.n	80102ea <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	4a35      	ldr	r2, [pc, #212]	; (80102fc <HAL_TIM_MspPostInit+0x13c>)
 8010226:	4293      	cmp	r3, r2
 8010228:	d11e      	bne.n	8010268 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801022a:	2300      	movs	r3, #0
 801022c:	617b      	str	r3, [r7, #20]
 801022e:	4b31      	ldr	r3, [pc, #196]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 8010230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010232:	4a30      	ldr	r2, [pc, #192]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 8010234:	f043 0301 	orr.w	r3, r3, #1
 8010238:	6313      	str	r3, [r2, #48]	; 0x30
 801023a:	4b2e      	ldr	r3, [pc, #184]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 801023c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801023e:	f003 0301 	and.w	r3, r3, #1
 8010242:	617b      	str	r3, [r7, #20]
 8010244:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8010246:	2302      	movs	r3, #2
 8010248:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801024a:	2302      	movs	r3, #2
 801024c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801024e:	2300      	movs	r3, #0
 8010250:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010252:	2300      	movs	r3, #0
 8010254:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8010256:	2302      	movs	r3, #2
 8010258:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801025a:	f107 031c 	add.w	r3, r7, #28
 801025e:	4619      	mov	r1, r3
 8010260:	4825      	ldr	r0, [pc, #148]	; (80102f8 <HAL_TIM_MspPostInit+0x138>)
 8010262:	f002 f8b5 	bl	80123d0 <HAL_GPIO_Init>
}
 8010266:	e040      	b.n	80102ea <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	4a24      	ldr	r2, [pc, #144]	; (8010300 <HAL_TIM_MspPostInit+0x140>)
 801026e:	4293      	cmp	r3, r2
 8010270:	d13b      	bne.n	80102ea <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010272:	2300      	movs	r3, #0
 8010274:	613b      	str	r3, [r7, #16]
 8010276:	4b1f      	ldr	r3, [pc, #124]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 8010278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801027a:	4a1e      	ldr	r2, [pc, #120]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 801027c:	f043 0301 	orr.w	r3, r3, #1
 8010280:	6313      	str	r3, [r2, #48]	; 0x30
 8010282:	4b1c      	ldr	r3, [pc, #112]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 8010284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010286:	f003 0301 	and.w	r3, r3, #1
 801028a:	613b      	str	r3, [r7, #16]
 801028c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801028e:	2300      	movs	r3, #0
 8010290:	60fb      	str	r3, [r7, #12]
 8010292:	4b18      	ldr	r3, [pc, #96]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 8010294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010296:	4a17      	ldr	r2, [pc, #92]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 8010298:	f043 0304 	orr.w	r3, r3, #4
 801029c:	6313      	str	r3, [r2, #48]	; 0x30
 801029e:	4b15      	ldr	r3, [pc, #84]	; (80102f4 <HAL_TIM_MspPostInit+0x134>)
 80102a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80102a2:	f003 0304 	and.w	r3, r3, #4
 80102a6:	60fb      	str	r3, [r7, #12]
 80102a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80102aa:	2320      	movs	r3, #32
 80102ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80102ae:	2302      	movs	r3, #2
 80102b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80102b2:	2300      	movs	r3, #0
 80102b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80102b6:	2300      	movs	r3, #0
 80102b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80102ba:	2303      	movs	r3, #3
 80102bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80102be:	f107 031c 	add.w	r3, r7, #28
 80102c2:	4619      	mov	r1, r3
 80102c4:	480c      	ldr	r0, [pc, #48]	; (80102f8 <HAL_TIM_MspPostInit+0x138>)
 80102c6:	f002 f883 	bl	80123d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80102ca:	2340      	movs	r3, #64	; 0x40
 80102cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80102ce:	2302      	movs	r3, #2
 80102d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80102d2:	2300      	movs	r3, #0
 80102d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80102d6:	2300      	movs	r3, #0
 80102d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80102da:	2303      	movs	r3, #3
 80102dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80102de:	f107 031c 	add.w	r3, r7, #28
 80102e2:	4619      	mov	r1, r3
 80102e4:	4807      	ldr	r0, [pc, #28]	; (8010304 <HAL_TIM_MspPostInit+0x144>)
 80102e6:	f002 f873 	bl	80123d0 <HAL_GPIO_Init>
}
 80102ea:	bf00      	nop
 80102ec:	3730      	adds	r7, #48	; 0x30
 80102ee:	46bd      	mov	sp, r7
 80102f0:	bd80      	pop	{r7, pc}
 80102f2:	bf00      	nop
 80102f4:	40023800 	.word	0x40023800
 80102f8:	40020000 	.word	0x40020000
 80102fc:	40000c00 	.word	0x40000c00
 8010300:	40010400 	.word	0x40010400
 8010304:	40020800 	.word	0x40020800

08010308 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8010308:	b580      	push	{r7, lr}
 801030a:	b08a      	sub	sp, #40	; 0x28
 801030c:	af00      	add	r7, sp, #0
 801030e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010310:	f107 0314 	add.w	r3, r7, #20
 8010314:	2200      	movs	r2, #0
 8010316:	601a      	str	r2, [r3, #0]
 8010318:	605a      	str	r2, [r3, #4]
 801031a:	609a      	str	r2, [r3, #8]
 801031c:	60da      	str	r2, [r3, #12]
 801031e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	4a19      	ldr	r2, [pc, #100]	; (801038c <HAL_UART_MspInit+0x84>)
 8010326:	4293      	cmp	r3, r2
 8010328:	d12c      	bne.n	8010384 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 801032a:	2300      	movs	r3, #0
 801032c:	613b      	str	r3, [r7, #16]
 801032e:	4b18      	ldr	r3, [pc, #96]	; (8010390 <HAL_UART_MspInit+0x88>)
 8010330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010332:	4a17      	ldr	r2, [pc, #92]	; (8010390 <HAL_UART_MspInit+0x88>)
 8010334:	f043 0310 	orr.w	r3, r3, #16
 8010338:	6453      	str	r3, [r2, #68]	; 0x44
 801033a:	4b15      	ldr	r3, [pc, #84]	; (8010390 <HAL_UART_MspInit+0x88>)
 801033c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801033e:	f003 0310 	and.w	r3, r3, #16
 8010342:	613b      	str	r3, [r7, #16]
 8010344:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010346:	2300      	movs	r3, #0
 8010348:	60fb      	str	r3, [r7, #12]
 801034a:	4b11      	ldr	r3, [pc, #68]	; (8010390 <HAL_UART_MspInit+0x88>)
 801034c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801034e:	4a10      	ldr	r2, [pc, #64]	; (8010390 <HAL_UART_MspInit+0x88>)
 8010350:	f043 0301 	orr.w	r3, r3, #1
 8010354:	6313      	str	r3, [r2, #48]	; 0x30
 8010356:	4b0e      	ldr	r3, [pc, #56]	; (8010390 <HAL_UART_MspInit+0x88>)
 8010358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801035a:	f003 0301 	and.w	r3, r3, #1
 801035e:	60fb      	str	r3, [r7, #12]
 8010360:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8010362:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8010366:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010368:	2302      	movs	r3, #2
 801036a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801036c:	2300      	movs	r3, #0
 801036e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010370:	2303      	movs	r3, #3
 8010372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8010374:	2307      	movs	r3, #7
 8010376:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010378:	f107 0314 	add.w	r3, r7, #20
 801037c:	4619      	mov	r1, r3
 801037e:	4805      	ldr	r0, [pc, #20]	; (8010394 <HAL_UART_MspInit+0x8c>)
 8010380:	f002 f826 	bl	80123d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8010384:	bf00      	nop
 8010386:	3728      	adds	r7, #40	; 0x28
 8010388:	46bd      	mov	sp, r7
 801038a:	bd80      	pop	{r7, pc}
 801038c:	40011000 	.word	0x40011000
 8010390:	40023800 	.word	0x40023800
 8010394:	40020000 	.word	0x40020000

08010398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8010398:	b480      	push	{r7}
 801039a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 801039c:	e7fe      	b.n	801039c <NMI_Handler+0x4>

0801039e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801039e:	b480      	push	{r7}
 80103a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80103a2:	e7fe      	b.n	80103a2 <HardFault_Handler+0x4>

080103a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80103a4:	b480      	push	{r7}
 80103a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80103a8:	e7fe      	b.n	80103a8 <MemManage_Handler+0x4>

080103aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80103aa:	b480      	push	{r7}
 80103ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80103ae:	e7fe      	b.n	80103ae <BusFault_Handler+0x4>

080103b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80103b0:	b480      	push	{r7}
 80103b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80103b4:	e7fe      	b.n	80103b4 <UsageFault_Handler+0x4>

080103b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80103b6:	b480      	push	{r7}
 80103b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80103ba:	bf00      	nop
 80103bc:	46bd      	mov	sp, r7
 80103be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c2:	4770      	bx	lr

080103c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80103c4:	b480      	push	{r7}
 80103c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80103c8:	bf00      	nop
 80103ca:	46bd      	mov	sp, r7
 80103cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d0:	4770      	bx	lr

080103d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80103d2:	b480      	push	{r7}
 80103d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80103d6:	bf00      	nop
 80103d8:	46bd      	mov	sp, r7
 80103da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103de:	4770      	bx	lr

080103e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80103e0:	b580      	push	{r7, lr}
 80103e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80103e4:	f000 f9b0 	bl	8010748 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80103e8:	bf00      	nop
 80103ea:	bd80      	pop	{r7, pc}

080103ec <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80103ec:	b580      	push	{r7, lr}
 80103ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80103f0:	f001 fcb8 	bl	8011d64 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80103f4:	bf00      	nop
 80103f6:	bd80      	pop	{r7, pc}

080103f8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80103fc:	4803      	ldr	r0, [pc, #12]	; (801040c <ADC_IRQHandler+0x14>)
 80103fe:	f000 fa28 	bl	8010852 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8010402:	4803      	ldr	r0, [pc, #12]	; (8010410 <ADC_IRQHandler+0x18>)
 8010404:	f000 fa25 	bl	8010852 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8010408:	bf00      	nop
 801040a:	bd80      	pop	{r7, pc}
 801040c:	2001857c 	.word	0x2001857c
 8010410:	2001843c 	.word	0x2001843c

08010414 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8010414:	b580      	push	{r7, lr}
 8010416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8010418:	4802      	ldr	r0, [pc, #8]	; (8010424 <TIM1_UP_TIM10_IRQHandler+0x10>)
 801041a:	f003 febe 	bl	801419a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 801041e:	bf00      	nop
 8010420:	bd80      	pop	{r7, pc}
 8010422:	bf00      	nop
 8010424:	20018ad0 	.word	0x20018ad0

08010428 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8010428:	b580      	push	{r7, lr}
 801042a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 801042c:	4802      	ldr	r0, [pc, #8]	; (8010438 <TIM2_IRQHandler+0x10>)
 801042e:	f003 feb4 	bl	801419a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8010432:	bf00      	nop
 8010434:	bd80      	pop	{r7, pc}
 8010436:	bf00      	nop
 8010438:	20018fa0 	.word	0x20018fa0

0801043c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 801043c:	b580      	push	{r7, lr}
 801043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8010440:	4802      	ldr	r0, [pc, #8]	; (801044c <TIM3_IRQHandler+0x10>)
 8010442:	f003 feaa 	bl	801419a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8010446:	bf00      	nop
 8010448:	bd80      	pop	{r7, pc}
 801044a:	bf00      	nop
 801044c:	200184d8 	.word	0x200184d8

08010450 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8010450:	b580      	push	{r7, lr}
 8010452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8010454:	4802      	ldr	r0, [pc, #8]	; (8010460 <TIM4_IRQHandler+0x10>)
 8010456:	f003 fea0 	bl	801419a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 801045a:	bf00      	nop
 801045c:	bd80      	pop	{r7, pc}
 801045e:	bf00      	nop
 8010460:	200183fc 	.word	0x200183fc

08010464 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8010468:	4802      	ldr	r0, [pc, #8]	; (8010474 <TIM8_UP_TIM13_IRQHandler+0x10>)
 801046a:	f003 fe96 	bl	801419a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 801046e:	bf00      	nop
 8010470:	bd80      	pop	{r7, pc}
 8010472:	bf00      	nop
 8010474:	200183b8 	.word	0x200183b8

08010478 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8010478:	b580      	push	{r7, lr}
 801047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 801047c:	4802      	ldr	r0, [pc, #8]	; (8010488 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 801047e:	f003 fe8c 	bl	801419a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8010482:	bf00      	nop
 8010484:	bd80      	pop	{r7, pc}
 8010486:	bf00      	nop
 8010488:	200183b8 	.word	0x200183b8

0801048c <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 801048c:	b580      	push	{r7, lr}
 801048e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8010490:	4802      	ldr	r0, [pc, #8]	; (801049c <TIM8_CC_IRQHandler+0x10>)
 8010492:	f003 fe82 	bl	801419a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8010496:	bf00      	nop
 8010498:	bd80      	pop	{r7, pc}
 801049a:	bf00      	nop
 801049c:	200183b8 	.word	0x200183b8

080104a0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80104a4:	4802      	ldr	r0, [pc, #8]	; (80104b0 <TIM5_IRQHandler+0x10>)
 80104a6:	f003 fe78 	bl	801419a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80104aa:	bf00      	nop
 80104ac:	bd80      	pop	{r7, pc}
 80104ae:	bf00      	nop
 80104b0:	20018494 	.word	0x20018494

080104b4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80104b4:	b580      	push	{r7, lr}
 80104b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80104b8:	4802      	ldr	r0, [pc, #8]	; (80104c4 <DMA2_Stream0_IRQHandler+0x10>)
 80104ba:	f001 f997 	bl	80117ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80104be:	bf00      	nop
 80104c0:	bd80      	pop	{r7, pc}
 80104c2:	bf00      	nop
 80104c4:	200189f4 	.word	0x200189f4

080104c8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80104c8:	b580      	push	{r7, lr}
 80104ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80104cc:	4802      	ldr	r0, [pc, #8]	; (80104d8 <DMA2_Stream2_IRQHandler+0x10>)
 80104ce:	f001 f98d 	bl	80117ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80104d2:	bf00      	nop
 80104d4:	bd80      	pop	{r7, pc}
 80104d6:	bf00      	nop
 80104d8:	20018fe4 	.word	0x20018fe4

080104dc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80104dc:	b580      	push	{r7, lr}
 80104de:	b086      	sub	sp, #24
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	60f8      	str	r0, [r7, #12]
 80104e4:	60b9      	str	r1, [r7, #8]
 80104e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80104e8:	2300      	movs	r3, #0
 80104ea:	617b      	str	r3, [r7, #20]
 80104ec:	e00a      	b.n	8010504 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80104ee:	f3af 8000 	nop.w
 80104f2:	4601      	mov	r1, r0
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	1c5a      	adds	r2, r3, #1
 80104f8:	60ba      	str	r2, [r7, #8]
 80104fa:	b2ca      	uxtb	r2, r1
 80104fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80104fe:	697b      	ldr	r3, [r7, #20]
 8010500:	3301      	adds	r3, #1
 8010502:	617b      	str	r3, [r7, #20]
 8010504:	697a      	ldr	r2, [r7, #20]
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	429a      	cmp	r2, r3
 801050a:	dbf0      	blt.n	80104ee <_read+0x12>
	}

return len;
 801050c:	687b      	ldr	r3, [r7, #4]
}
 801050e:	4618      	mov	r0, r3
 8010510:	3718      	adds	r7, #24
 8010512:	46bd      	mov	sp, r7
 8010514:	bd80      	pop	{r7, pc}

08010516 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8010516:	b580      	push	{r7, lr}
 8010518:	b086      	sub	sp, #24
 801051a:	af00      	add	r7, sp, #0
 801051c:	60f8      	str	r0, [r7, #12]
 801051e:	60b9      	str	r1, [r7, #8]
 8010520:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010522:	2300      	movs	r3, #0
 8010524:	617b      	str	r3, [r7, #20]
 8010526:	e009      	b.n	801053c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8010528:	68bb      	ldr	r3, [r7, #8]
 801052a:	1c5a      	adds	r2, r3, #1
 801052c:	60ba      	str	r2, [r7, #8]
 801052e:	781b      	ldrb	r3, [r3, #0]
 8010530:	4618      	mov	r0, r3
 8010532:	f7f9 fa45 	bl	80099c0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010536:	697b      	ldr	r3, [r7, #20]
 8010538:	3301      	adds	r3, #1
 801053a:	617b      	str	r3, [r7, #20]
 801053c:	697a      	ldr	r2, [r7, #20]
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	429a      	cmp	r2, r3
 8010542:	dbf1      	blt.n	8010528 <_write+0x12>
	}
	return len;
 8010544:	687b      	ldr	r3, [r7, #4]
}
 8010546:	4618      	mov	r0, r3
 8010548:	3718      	adds	r7, #24
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}

0801054e <_close>:

int _close(int file)
{
 801054e:	b480      	push	{r7}
 8010550:	b083      	sub	sp, #12
 8010552:	af00      	add	r7, sp, #0
 8010554:	6078      	str	r0, [r7, #4]
	return -1;
 8010556:	f04f 33ff 	mov.w	r3, #4294967295
}
 801055a:	4618      	mov	r0, r3
 801055c:	370c      	adds	r7, #12
 801055e:	46bd      	mov	sp, r7
 8010560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010564:	4770      	bx	lr

08010566 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8010566:	b480      	push	{r7}
 8010568:	b083      	sub	sp, #12
 801056a:	af00      	add	r7, sp, #0
 801056c:	6078      	str	r0, [r7, #4]
 801056e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8010570:	683b      	ldr	r3, [r7, #0]
 8010572:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8010576:	605a      	str	r2, [r3, #4]
	return 0;
 8010578:	2300      	movs	r3, #0
}
 801057a:	4618      	mov	r0, r3
 801057c:	370c      	adds	r7, #12
 801057e:	46bd      	mov	sp, r7
 8010580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010584:	4770      	bx	lr

08010586 <_isatty>:

int _isatty(int file)
{
 8010586:	b480      	push	{r7}
 8010588:	b083      	sub	sp, #12
 801058a:	af00      	add	r7, sp, #0
 801058c:	6078      	str	r0, [r7, #4]
	return 1;
 801058e:	2301      	movs	r3, #1
}
 8010590:	4618      	mov	r0, r3
 8010592:	370c      	adds	r7, #12
 8010594:	46bd      	mov	sp, r7
 8010596:	f85d 7b04 	ldr.w	r7, [sp], #4
 801059a:	4770      	bx	lr

0801059c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 801059c:	b480      	push	{r7}
 801059e:	b085      	sub	sp, #20
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	60f8      	str	r0, [r7, #12]
 80105a4:	60b9      	str	r1, [r7, #8]
 80105a6:	607a      	str	r2, [r7, #4]
	return 0;
 80105a8:	2300      	movs	r3, #0
}
 80105aa:	4618      	mov	r0, r3
 80105ac:	3714      	adds	r7, #20
 80105ae:	46bd      	mov	sp, r7
 80105b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b4:	4770      	bx	lr
	...

080105b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b086      	sub	sp, #24
 80105bc:	af00      	add	r7, sp, #0
 80105be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80105c0:	4a14      	ldr	r2, [pc, #80]	; (8010614 <_sbrk+0x5c>)
 80105c2:	4b15      	ldr	r3, [pc, #84]	; (8010618 <_sbrk+0x60>)
 80105c4:	1ad3      	subs	r3, r2, r3
 80105c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80105c8:	697b      	ldr	r3, [r7, #20]
 80105ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80105cc:	4b13      	ldr	r3, [pc, #76]	; (801061c <_sbrk+0x64>)
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d102      	bne.n	80105da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80105d4:	4b11      	ldr	r3, [pc, #68]	; (801061c <_sbrk+0x64>)
 80105d6:	4a12      	ldr	r2, [pc, #72]	; (8010620 <_sbrk+0x68>)
 80105d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80105da:	4b10      	ldr	r3, [pc, #64]	; (801061c <_sbrk+0x64>)
 80105dc:	681a      	ldr	r2, [r3, #0]
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	4413      	add	r3, r2
 80105e2:	693a      	ldr	r2, [r7, #16]
 80105e4:	429a      	cmp	r2, r3
 80105e6:	d207      	bcs.n	80105f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80105e8:	f005 fabe 	bl	8015b68 <__errno>
 80105ec:	4602      	mov	r2, r0
 80105ee:	230c      	movs	r3, #12
 80105f0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80105f2:	f04f 33ff 	mov.w	r3, #4294967295
 80105f6:	e009      	b.n	801060c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80105f8:	4b08      	ldr	r3, [pc, #32]	; (801061c <_sbrk+0x64>)
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80105fe:	4b07      	ldr	r3, [pc, #28]	; (801061c <_sbrk+0x64>)
 8010600:	681a      	ldr	r2, [r3, #0]
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	4413      	add	r3, r2
 8010606:	4a05      	ldr	r2, [pc, #20]	; (801061c <_sbrk+0x64>)
 8010608:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 801060a:	68fb      	ldr	r3, [r7, #12]
}
 801060c:	4618      	mov	r0, r3
 801060e:	3718      	adds	r7, #24
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}
 8010614:	20020000 	.word	0x20020000
 8010618:	00000400 	.word	0x00000400
 801061c:	20018360 	.word	0x20018360
 8010620:	20019078 	.word	0x20019078

08010624 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8010624:	b480      	push	{r7}
 8010626:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8010628:	4b08      	ldr	r3, [pc, #32]	; (801064c <SystemInit+0x28>)
 801062a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801062e:	4a07      	ldr	r2, [pc, #28]	; (801064c <SystemInit+0x28>)
 8010630:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010634:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8010638:	4b04      	ldr	r3, [pc, #16]	; (801064c <SystemInit+0x28>)
 801063a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801063e:	609a      	str	r2, [r3, #8]
#endif
}
 8010640:	bf00      	nop
 8010642:	46bd      	mov	sp, r7
 8010644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010648:	4770      	bx	lr
 801064a:	bf00      	nop
 801064c:	e000ed00 	.word	0xe000ed00

08010650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8010650:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010688 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8010654:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8010656:	e003      	b.n	8010660 <LoopCopyDataInit>

08010658 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8010658:	4b0c      	ldr	r3, [pc, #48]	; (801068c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 801065a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 801065c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 801065e:	3104      	adds	r1, #4

08010660 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8010660:	480b      	ldr	r0, [pc, #44]	; (8010690 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8010662:	4b0c      	ldr	r3, [pc, #48]	; (8010694 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8010664:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8010666:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8010668:	d3f6      	bcc.n	8010658 <CopyDataInit>
  ldr  r2, =_sbss
 801066a:	4a0b      	ldr	r2, [pc, #44]	; (8010698 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 801066c:	e002      	b.n	8010674 <LoopFillZerobss>

0801066e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801066e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8010670:	f842 3b04 	str.w	r3, [r2], #4

08010674 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8010674:	4b09      	ldr	r3, [pc, #36]	; (801069c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8010676:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8010678:	d3f9      	bcc.n	801066e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801067a:	f7ff ffd3 	bl	8010624 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801067e:	f005 fa79 	bl	8015b74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010682:	f7fe fd51 	bl	800f128 <main>
  bx  lr    
 8010686:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8010688:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 801068c:	08018750 	.word	0x08018750
  ldr  r0, =_sdata
 8010690:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8010694:	20000250 	.word	0x20000250
  ldr  r2, =_sbss
 8010698:	20000250 	.word	0x20000250
  ldr  r3, = _ebss
 801069c:	20019074 	.word	0x20019074

080106a0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80106a0:	e7fe      	b.n	80106a0 <CAN1_RX0_IRQHandler>
	...

080106a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80106a4:	b580      	push	{r7, lr}
 80106a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80106a8:	4b0e      	ldr	r3, [pc, #56]	; (80106e4 <HAL_Init+0x40>)
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	4a0d      	ldr	r2, [pc, #52]	; (80106e4 <HAL_Init+0x40>)
 80106ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80106b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80106b4:	4b0b      	ldr	r3, [pc, #44]	; (80106e4 <HAL_Init+0x40>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	4a0a      	ldr	r2, [pc, #40]	; (80106e4 <HAL_Init+0x40>)
 80106ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80106be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80106c0:	4b08      	ldr	r3, [pc, #32]	; (80106e4 <HAL_Init+0x40>)
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	4a07      	ldr	r2, [pc, #28]	; (80106e4 <HAL_Init+0x40>)
 80106c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80106ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80106cc:	2003      	movs	r0, #3
 80106ce:	f000 fed5 	bl	801147c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80106d2:	2000      	movs	r0, #0
 80106d4:	f000 f808 	bl	80106e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80106d8:	f7ff fad6 	bl	800fc88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80106dc:	2300      	movs	r3, #0
}
 80106de:	4618      	mov	r0, r3
 80106e0:	bd80      	pop	{r7, pc}
 80106e2:	bf00      	nop
 80106e4:	40023c00 	.word	0x40023c00

080106e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b082      	sub	sp, #8
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80106f0:	4b12      	ldr	r3, [pc, #72]	; (801073c <HAL_InitTick+0x54>)
 80106f2:	681a      	ldr	r2, [r3, #0]
 80106f4:	4b12      	ldr	r3, [pc, #72]	; (8010740 <HAL_InitTick+0x58>)
 80106f6:	781b      	ldrb	r3, [r3, #0]
 80106f8:	4619      	mov	r1, r3
 80106fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80106fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8010702:	fbb2 f3f3 	udiv	r3, r2, r3
 8010706:	4618      	mov	r0, r3
 8010708:	f000 feed 	bl	80114e6 <HAL_SYSTICK_Config>
 801070c:	4603      	mov	r3, r0
 801070e:	2b00      	cmp	r3, #0
 8010710:	d001      	beq.n	8010716 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8010712:	2301      	movs	r3, #1
 8010714:	e00e      	b.n	8010734 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2b0f      	cmp	r3, #15
 801071a:	d80a      	bhi.n	8010732 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 801071c:	2200      	movs	r2, #0
 801071e:	6879      	ldr	r1, [r7, #4]
 8010720:	f04f 30ff 	mov.w	r0, #4294967295
 8010724:	f000 feb5 	bl	8011492 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8010728:	4a06      	ldr	r2, [pc, #24]	; (8010744 <HAL_InitTick+0x5c>)
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 801072e:	2300      	movs	r3, #0
 8010730:	e000      	b.n	8010734 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8010732:	2301      	movs	r3, #1
}
 8010734:	4618      	mov	r0, r3
 8010736:	3708      	adds	r7, #8
 8010738:	46bd      	mov	sp, r7
 801073a:	bd80      	pop	{r7, pc}
 801073c:	20000074 	.word	0x20000074
 8010740:	2000007c 	.word	0x2000007c
 8010744:	20000078 	.word	0x20000078

08010748 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010748:	b480      	push	{r7}
 801074a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 801074c:	4b06      	ldr	r3, [pc, #24]	; (8010768 <HAL_IncTick+0x20>)
 801074e:	781b      	ldrb	r3, [r3, #0]
 8010750:	461a      	mov	r2, r3
 8010752:	4b06      	ldr	r3, [pc, #24]	; (801076c <HAL_IncTick+0x24>)
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	4413      	add	r3, r2
 8010758:	4a04      	ldr	r2, [pc, #16]	; (801076c <HAL_IncTick+0x24>)
 801075a:	6013      	str	r3, [r2, #0]
}
 801075c:	bf00      	nop
 801075e:	46bd      	mov	sp, r7
 8010760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010764:	4770      	bx	lr
 8010766:	bf00      	nop
 8010768:	2000007c 	.word	0x2000007c
 801076c:	2001904c 	.word	0x2001904c

08010770 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010770:	b480      	push	{r7}
 8010772:	af00      	add	r7, sp, #0
  return uwTick;
 8010774:	4b03      	ldr	r3, [pc, #12]	; (8010784 <HAL_GetTick+0x14>)
 8010776:	681b      	ldr	r3, [r3, #0]
}
 8010778:	4618      	mov	r0, r3
 801077a:	46bd      	mov	sp, r7
 801077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010780:	4770      	bx	lr
 8010782:	bf00      	nop
 8010784:	2001904c 	.word	0x2001904c

08010788 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010788:	b580      	push	{r7, lr}
 801078a:	b084      	sub	sp, #16
 801078c:	af00      	add	r7, sp, #0
 801078e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010790:	f7ff ffee 	bl	8010770 <HAL_GetTick>
 8010794:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107a0:	d005      	beq.n	80107ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80107a2:	4b09      	ldr	r3, [pc, #36]	; (80107c8 <HAL_Delay+0x40>)
 80107a4:	781b      	ldrb	r3, [r3, #0]
 80107a6:	461a      	mov	r2, r3
 80107a8:	68fb      	ldr	r3, [r7, #12]
 80107aa:	4413      	add	r3, r2
 80107ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80107ae:	bf00      	nop
 80107b0:	f7ff ffde 	bl	8010770 <HAL_GetTick>
 80107b4:	4602      	mov	r2, r0
 80107b6:	68bb      	ldr	r3, [r7, #8]
 80107b8:	1ad3      	subs	r3, r2, r3
 80107ba:	68fa      	ldr	r2, [r7, #12]
 80107bc:	429a      	cmp	r2, r3
 80107be:	d8f7      	bhi.n	80107b0 <HAL_Delay+0x28>
  {
  }
}
 80107c0:	bf00      	nop
 80107c2:	3710      	adds	r7, #16
 80107c4:	46bd      	mov	sp, r7
 80107c6:	bd80      	pop	{r7, pc}
 80107c8:	2000007c 	.word	0x2000007c

080107cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80107cc:	b580      	push	{r7, lr}
 80107ce:	b084      	sub	sp, #16
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80107d4:	2300      	movs	r3, #0
 80107d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d101      	bne.n	80107e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80107de:	2301      	movs	r3, #1
 80107e0:	e033      	b.n	801084a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d109      	bne.n	80107fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80107ea:	6878      	ldr	r0, [r7, #4]
 80107ec:	f7ff fa7a 	bl	800fce4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	2200      	movs	r2, #0
 80107f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	2200      	movs	r2, #0
 80107fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010802:	f003 0310 	and.w	r3, r3, #16
 8010806:	2b00      	cmp	r3, #0
 8010808:	d118      	bne.n	801083c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801080e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8010812:	f023 0302 	bic.w	r3, r3, #2
 8010816:	f043 0202 	orr.w	r2, r3, #2
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 801081e:	6878      	ldr	r0, [r7, #4]
 8010820:	f000 fbd4 	bl	8010fcc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	2200      	movs	r2, #0
 8010828:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801082e:	f023 0303 	bic.w	r3, r3, #3
 8010832:	f043 0201 	orr.w	r2, r3, #1
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	641a      	str	r2, [r3, #64]	; 0x40
 801083a:	e001      	b.n	8010840 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 801083c:	2301      	movs	r3, #1
 801083e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	2200      	movs	r2, #0
 8010844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8010848:	7bfb      	ldrb	r3, [r7, #15]
}
 801084a:	4618      	mov	r0, r3
 801084c:	3710      	adds	r7, #16
 801084e:	46bd      	mov	sp, r7
 8010850:	bd80      	pop	{r7, pc}

08010852 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8010852:	b580      	push	{r7, lr}
 8010854:	b084      	sub	sp, #16
 8010856:	af00      	add	r7, sp, #0
 8010858:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 801085a:	2300      	movs	r3, #0
 801085c:	60fb      	str	r3, [r7, #12]
 801085e:	2300      	movs	r3, #0
 8010860:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	f003 0302 	and.w	r3, r3, #2
 801086c:	2b02      	cmp	r3, #2
 801086e:	bf0c      	ite	eq
 8010870:	2301      	moveq	r3, #1
 8010872:	2300      	movne	r3, #0
 8010874:	b2db      	uxtb	r3, r3
 8010876:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	685b      	ldr	r3, [r3, #4]
 801087e:	f003 0320 	and.w	r3, r3, #32
 8010882:	2b20      	cmp	r3, #32
 8010884:	bf0c      	ite	eq
 8010886:	2301      	moveq	r3, #1
 8010888:	2300      	movne	r3, #0
 801088a:	b2db      	uxtb	r3, r3
 801088c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	2b00      	cmp	r3, #0
 8010892:	d049      	beq.n	8010928 <HAL_ADC_IRQHandler+0xd6>
 8010894:	68bb      	ldr	r3, [r7, #8]
 8010896:	2b00      	cmp	r3, #0
 8010898:	d046      	beq.n	8010928 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801089e:	f003 0310 	and.w	r3, r3, #16
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d105      	bne.n	80108b2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108aa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	689b      	ldr	r3, [r3, #8]
 80108b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d12b      	bne.n	8010918 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d127      	bne.n	8010918 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108ce:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d006      	beq.n	80108e4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	689b      	ldr	r3, [r3, #8]
 80108dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d119      	bne.n	8010918 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	685a      	ldr	r2, [r3, #4]
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	f022 0220 	bic.w	r2, r2, #32
 80108f2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010904:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8010908:	2b00      	cmp	r3, #0
 801090a:	d105      	bne.n	8010918 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010910:	f043 0201 	orr.w	r2, r3, #1
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f7fd fdb1 	bl	800e480 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	f06f 0212 	mvn.w	r2, #18
 8010926:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	f003 0304 	and.w	r3, r3, #4
 8010932:	2b04      	cmp	r3, #4
 8010934:	bf0c      	ite	eq
 8010936:	2301      	moveq	r3, #1
 8010938:	2300      	movne	r3, #0
 801093a:	b2db      	uxtb	r3, r3
 801093c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	685b      	ldr	r3, [r3, #4]
 8010944:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010948:	2b80      	cmp	r3, #128	; 0x80
 801094a:	bf0c      	ite	eq
 801094c:	2301      	moveq	r3, #1
 801094e:	2300      	movne	r3, #0
 8010950:	b2db      	uxtb	r3, r3
 8010952:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d057      	beq.n	8010a0a <HAL_ADC_IRQHandler+0x1b8>
 801095a:	68bb      	ldr	r3, [r7, #8]
 801095c:	2b00      	cmp	r3, #0
 801095e:	d054      	beq.n	8010a0a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010964:	f003 0310 	and.w	r3, r3, #16
 8010968:	2b00      	cmp	r3, #0
 801096a:	d105      	bne.n	8010978 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010970:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	689b      	ldr	r3, [r3, #8]
 801097e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8010982:	2b00      	cmp	r3, #0
 8010984:	d139      	bne.n	80109fa <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801098c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8010990:	2b00      	cmp	r3, #0
 8010992:	d006      	beq.n	80109a2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	689b      	ldr	r3, [r3, #8]
 801099a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d12b      	bne.n	80109fa <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	685b      	ldr	r3, [r3, #4]
 80109a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d124      	bne.n	80109fa <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	689b      	ldr	r3, [r3, #8]
 80109b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d11d      	bne.n	80109fa <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d119      	bne.n	80109fa <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	685a      	ldr	r2, [r3, #4]
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80109d4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d105      	bne.n	80109fa <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109f2:	f043 0201 	orr.w	r2, r3, #1
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80109fa:	6878      	ldr	r0, [r7, #4]
 80109fc:	f000 fc64 	bl	80112c8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	f06f 020c 	mvn.w	r2, #12
 8010a08:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	f003 0301 	and.w	r3, r3, #1
 8010a14:	2b01      	cmp	r3, #1
 8010a16:	bf0c      	ite	eq
 8010a18:	2301      	moveq	r3, #1
 8010a1a:	2300      	movne	r3, #0
 8010a1c:	b2db      	uxtb	r3, r3
 8010a1e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	685b      	ldr	r3, [r3, #4]
 8010a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010a2a:	2b40      	cmp	r3, #64	; 0x40
 8010a2c:	bf0c      	ite	eq
 8010a2e:	2301      	moveq	r3, #1
 8010a30:	2300      	movne	r3, #0
 8010a32:	b2db      	uxtb	r3, r3
 8010a34:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d017      	beq.n	8010a6c <HAL_ADC_IRQHandler+0x21a>
 8010a3c:	68bb      	ldr	r3, [r7, #8]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d014      	beq.n	8010a6c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	f003 0301 	and.w	r3, r3, #1
 8010a4c:	2b01      	cmp	r3, #1
 8010a4e:	d10d      	bne.n	8010a6c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a54:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8010a5c:	6878      	ldr	r0, [r7, #4]
 8010a5e:	f000 f97f 	bl	8010d60 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	f06f 0201 	mvn.w	r2, #1
 8010a6a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	f003 0320 	and.w	r3, r3, #32
 8010a76:	2b20      	cmp	r3, #32
 8010a78:	bf0c      	ite	eq
 8010a7a:	2301      	moveq	r3, #1
 8010a7c:	2300      	movne	r3, #0
 8010a7e:	b2db      	uxtb	r3, r3
 8010a80:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	685b      	ldr	r3, [r3, #4]
 8010a88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010a8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8010a90:	bf0c      	ite	eq
 8010a92:	2301      	moveq	r3, #1
 8010a94:	2300      	movne	r3, #0
 8010a96:	b2db      	uxtb	r3, r3
 8010a98:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d015      	beq.n	8010acc <HAL_ADC_IRQHandler+0x27a>
 8010aa0:	68bb      	ldr	r3, [r7, #8]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d012      	beq.n	8010acc <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010aaa:	f043 0202 	orr.w	r2, r3, #2
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	f06f 0220 	mvn.w	r2, #32
 8010aba:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8010abc:	6878      	ldr	r0, [r7, #4]
 8010abe:	f000 f959 	bl	8010d74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	f06f 0220 	mvn.w	r2, #32
 8010aca:	601a      	str	r2, [r3, #0]
  }
}
 8010acc:	bf00      	nop
 8010ace:	3710      	adds	r7, #16
 8010ad0:	46bd      	mov	sp, r7
 8010ad2:	bd80      	pop	{r7, pc}

08010ad4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b086      	sub	sp, #24
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	60f8      	str	r0, [r7, #12]
 8010adc:	60b9      	str	r1, [r7, #8]
 8010ade:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010aea:	2b01      	cmp	r3, #1
 8010aec:	d101      	bne.n	8010af2 <HAL_ADC_Start_DMA+0x1e>
 8010aee:	2302      	movs	r3, #2
 8010af0:	e0cc      	b.n	8010c8c <HAL_ADC_Start_DMA+0x1b8>
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	2201      	movs	r2, #1
 8010af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	689b      	ldr	r3, [r3, #8]
 8010b00:	f003 0301 	and.w	r3, r3, #1
 8010b04:	2b01      	cmp	r3, #1
 8010b06:	d018      	beq.n	8010b3a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	689a      	ldr	r2, [r3, #8]
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	f042 0201 	orr.w	r2, r2, #1
 8010b16:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8010b18:	4b5e      	ldr	r3, [pc, #376]	; (8010c94 <HAL_ADC_Start_DMA+0x1c0>)
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	4a5e      	ldr	r2, [pc, #376]	; (8010c98 <HAL_ADC_Start_DMA+0x1c4>)
 8010b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8010b22:	0c9a      	lsrs	r2, r3, #18
 8010b24:	4613      	mov	r3, r2
 8010b26:	005b      	lsls	r3, r3, #1
 8010b28:	4413      	add	r3, r2
 8010b2a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8010b2c:	e002      	b.n	8010b34 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8010b2e:	693b      	ldr	r3, [r7, #16]
 8010b30:	3b01      	subs	r3, #1
 8010b32:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8010b34:	693b      	ldr	r3, [r7, #16]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d1f9      	bne.n	8010b2e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	689b      	ldr	r3, [r3, #8]
 8010b40:	f003 0301 	and.w	r3, r3, #1
 8010b44:	2b01      	cmp	r3, #1
 8010b46:	f040 80a0 	bne.w	8010c8a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b4e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8010b52:	f023 0301 	bic.w	r3, r3, #1
 8010b56:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	685b      	ldr	r3, [r3, #4]
 8010b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d007      	beq.n	8010b7c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b70:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8010b74:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8010b84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010b88:	d106      	bne.n	8010b98 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b8e:	f023 0206 	bic.w	r2, r3, #6
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	645a      	str	r2, [r3, #68]	; 0x44
 8010b96:	e002      	b.n	8010b9e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	2200      	movs	r2, #0
 8010ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010ba6:	4b3d      	ldr	r3, [pc, #244]	; (8010c9c <HAL_ADC_Start_DMA+0x1c8>)
 8010ba8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bae:	4a3c      	ldr	r2, [pc, #240]	; (8010ca0 <HAL_ADC_Start_DMA+0x1cc>)
 8010bb0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bb6:	4a3b      	ldr	r2, [pc, #236]	; (8010ca4 <HAL_ADC_Start_DMA+0x1d0>)
 8010bb8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bbe:	4a3a      	ldr	r2, [pc, #232]	; (8010ca8 <HAL_ADC_Start_DMA+0x1d4>)
 8010bc0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8010bca:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	685a      	ldr	r2, [r3, #4]
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8010bda:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	689a      	ldr	r2, [r3, #8]
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010bea:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	334c      	adds	r3, #76	; 0x4c
 8010bf6:	4619      	mov	r1, r3
 8010bf8:	68ba      	ldr	r2, [r7, #8]
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	f000 fd2e 	bl	801165c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8010c00:	697b      	ldr	r3, [r7, #20]
 8010c02:	685b      	ldr	r3, [r3, #4]
 8010c04:	f003 031f 	and.w	r3, r3, #31
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d12a      	bne.n	8010c62 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	4a26      	ldr	r2, [pc, #152]	; (8010cac <HAL_ADC_Start_DMA+0x1d8>)
 8010c12:	4293      	cmp	r3, r2
 8010c14:	d015      	beq.n	8010c42 <HAL_ADC_Start_DMA+0x16e>
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	4a25      	ldr	r2, [pc, #148]	; (8010cb0 <HAL_ADC_Start_DMA+0x1dc>)
 8010c1c:	4293      	cmp	r3, r2
 8010c1e:	d105      	bne.n	8010c2c <HAL_ADC_Start_DMA+0x158>
 8010c20:	4b1e      	ldr	r3, [pc, #120]	; (8010c9c <HAL_ADC_Start_DMA+0x1c8>)
 8010c22:	685b      	ldr	r3, [r3, #4]
 8010c24:	f003 031f 	and.w	r3, r3, #31
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d00a      	beq.n	8010c42 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	4a20      	ldr	r2, [pc, #128]	; (8010cb4 <HAL_ADC_Start_DMA+0x1e0>)
 8010c32:	4293      	cmp	r3, r2
 8010c34:	d129      	bne.n	8010c8a <HAL_ADC_Start_DMA+0x1b6>
 8010c36:	4b19      	ldr	r3, [pc, #100]	; (8010c9c <HAL_ADC_Start_DMA+0x1c8>)
 8010c38:	685b      	ldr	r3, [r3, #4]
 8010c3a:	f003 031f 	and.w	r3, r3, #31
 8010c3e:	2b0f      	cmp	r3, #15
 8010c40:	d823      	bhi.n	8010c8a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	689b      	ldr	r3, [r3, #8]
 8010c48:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d11c      	bne.n	8010c8a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	689a      	ldr	r2, [r3, #8]
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8010c5e:	609a      	str	r2, [r3, #8]
 8010c60:	e013      	b.n	8010c8a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	4a11      	ldr	r2, [pc, #68]	; (8010cac <HAL_ADC_Start_DMA+0x1d8>)
 8010c68:	4293      	cmp	r3, r2
 8010c6a:	d10e      	bne.n	8010c8a <HAL_ADC_Start_DMA+0x1b6>
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	689b      	ldr	r3, [r3, #8]
 8010c72:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d107      	bne.n	8010c8a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	689a      	ldr	r2, [r3, #8]
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8010c88:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8010c8a:	2300      	movs	r3, #0
}
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	3718      	adds	r7, #24
 8010c90:	46bd      	mov	sp, r7
 8010c92:	bd80      	pop	{r7, pc}
 8010c94:	20000074 	.word	0x20000074
 8010c98:	431bde83 	.word	0x431bde83
 8010c9c:	40012300 	.word	0x40012300
 8010ca0:	080111c5 	.word	0x080111c5
 8010ca4:	0801127f 	.word	0x0801127f
 8010ca8:	0801129b 	.word	0x0801129b
 8010cac:	40012000 	.word	0x40012000
 8010cb0:	40012100 	.word	0x40012100
 8010cb4:	40012200 	.word	0x40012200

08010cb8 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8010cb8:	b580      	push	{r7, lr}
 8010cba:	b084      	sub	sp, #16
 8010cbc:	af00      	add	r7, sp, #0
 8010cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010cca:	2b01      	cmp	r3, #1
 8010ccc:	d101      	bne.n	8010cd2 <HAL_ADC_Stop_DMA+0x1a>
 8010cce:	2302      	movs	r3, #2
 8010cd0:	e038      	b.n	8010d44 <HAL_ADC_Stop_DMA+0x8c>
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2201      	movs	r2, #1
 8010cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	689a      	ldr	r2, [r3, #8]
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	f022 0201 	bic.w	r2, r2, #1
 8010ce8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	689b      	ldr	r3, [r3, #8]
 8010cf0:	f003 0301 	and.w	r3, r3, #1
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d120      	bne.n	8010d3a <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	689a      	ldr	r2, [r3, #8]
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010d06:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010d0c:	4618      	mov	r0, r3
 8010d0e:	f000 fcfd 	bl	801170c <HAL_DMA_Abort>
 8010d12:	4603      	mov	r3, r0
 8010d14:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	685a      	ldr	r2, [r3, #4]
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8010d24:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d2a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8010d2e:	f023 0301 	bic.w	r3, r3, #1
 8010d32:	f043 0201 	orr.w	r2, r3, #1
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	2200      	movs	r2, #0
 8010d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8010d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d44:	4618      	mov	r0, r3
 8010d46:	3710      	adds	r7, #16
 8010d48:	46bd      	mov	sp, r7
 8010d4a:	bd80      	pop	{r7, pc}

08010d4c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8010d4c:	b480      	push	{r7}
 8010d4e:	b083      	sub	sp, #12
 8010d50:	af00      	add	r7, sp, #0
 8010d52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8010d54:	bf00      	nop
 8010d56:	370c      	adds	r7, #12
 8010d58:	46bd      	mov	sp, r7
 8010d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d5e:	4770      	bx	lr

08010d60 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8010d60:	b480      	push	{r7}
 8010d62:	b083      	sub	sp, #12
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8010d68:	bf00      	nop
 8010d6a:	370c      	adds	r7, #12
 8010d6c:	46bd      	mov	sp, r7
 8010d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d72:	4770      	bx	lr

08010d74 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8010d74:	b480      	push	{r7}
 8010d76:	b083      	sub	sp, #12
 8010d78:	af00      	add	r7, sp, #0
 8010d7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8010d7c:	bf00      	nop
 8010d7e:	370c      	adds	r7, #12
 8010d80:	46bd      	mov	sp, r7
 8010d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d86:	4770      	bx	lr

08010d88 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8010d88:	b480      	push	{r7}
 8010d8a:	b085      	sub	sp, #20
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	6078      	str	r0, [r7, #4]
 8010d90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8010d92:	2300      	movs	r3, #0
 8010d94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010d9c:	2b01      	cmp	r3, #1
 8010d9e:	d101      	bne.n	8010da4 <HAL_ADC_ConfigChannel+0x1c>
 8010da0:	2302      	movs	r3, #2
 8010da2:	e105      	b.n	8010fb0 <HAL_ADC_ConfigChannel+0x228>
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	2201      	movs	r2, #1
 8010da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8010dac:	683b      	ldr	r3, [r7, #0]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	2b09      	cmp	r3, #9
 8010db2:	d925      	bls.n	8010e00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	68d9      	ldr	r1, [r3, #12]
 8010dba:	683b      	ldr	r3, [r7, #0]
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	b29b      	uxth	r3, r3
 8010dc0:	461a      	mov	r2, r3
 8010dc2:	4613      	mov	r3, r2
 8010dc4:	005b      	lsls	r3, r3, #1
 8010dc6:	4413      	add	r3, r2
 8010dc8:	3b1e      	subs	r3, #30
 8010dca:	2207      	movs	r2, #7
 8010dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8010dd0:	43da      	mvns	r2, r3
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	400a      	ands	r2, r1
 8010dd8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	68d9      	ldr	r1, [r3, #12]
 8010de0:	683b      	ldr	r3, [r7, #0]
 8010de2:	689a      	ldr	r2, [r3, #8]
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	b29b      	uxth	r3, r3
 8010dea:	4618      	mov	r0, r3
 8010dec:	4603      	mov	r3, r0
 8010dee:	005b      	lsls	r3, r3, #1
 8010df0:	4403      	add	r3, r0
 8010df2:	3b1e      	subs	r3, #30
 8010df4:	409a      	lsls	r2, r3
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	430a      	orrs	r2, r1
 8010dfc:	60da      	str	r2, [r3, #12]
 8010dfe:	e022      	b.n	8010e46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	6919      	ldr	r1, [r3, #16]
 8010e06:	683b      	ldr	r3, [r7, #0]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	b29b      	uxth	r3, r3
 8010e0c:	461a      	mov	r2, r3
 8010e0e:	4613      	mov	r3, r2
 8010e10:	005b      	lsls	r3, r3, #1
 8010e12:	4413      	add	r3, r2
 8010e14:	2207      	movs	r2, #7
 8010e16:	fa02 f303 	lsl.w	r3, r2, r3
 8010e1a:	43da      	mvns	r2, r3
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	400a      	ands	r2, r1
 8010e22:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	6919      	ldr	r1, [r3, #16]
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	689a      	ldr	r2, [r3, #8]
 8010e2e:	683b      	ldr	r3, [r7, #0]
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	b29b      	uxth	r3, r3
 8010e34:	4618      	mov	r0, r3
 8010e36:	4603      	mov	r3, r0
 8010e38:	005b      	lsls	r3, r3, #1
 8010e3a:	4403      	add	r3, r0
 8010e3c:	409a      	lsls	r2, r3
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	430a      	orrs	r2, r1
 8010e44:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8010e46:	683b      	ldr	r3, [r7, #0]
 8010e48:	685b      	ldr	r3, [r3, #4]
 8010e4a:	2b06      	cmp	r3, #6
 8010e4c:	d824      	bhi.n	8010e98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8010e54:	683b      	ldr	r3, [r7, #0]
 8010e56:	685a      	ldr	r2, [r3, #4]
 8010e58:	4613      	mov	r3, r2
 8010e5a:	009b      	lsls	r3, r3, #2
 8010e5c:	4413      	add	r3, r2
 8010e5e:	3b05      	subs	r3, #5
 8010e60:	221f      	movs	r2, #31
 8010e62:	fa02 f303 	lsl.w	r3, r2, r3
 8010e66:	43da      	mvns	r2, r3
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	400a      	ands	r2, r1
 8010e6e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8010e76:	683b      	ldr	r3, [r7, #0]
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	b29b      	uxth	r3, r3
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	683b      	ldr	r3, [r7, #0]
 8010e80:	685a      	ldr	r2, [r3, #4]
 8010e82:	4613      	mov	r3, r2
 8010e84:	009b      	lsls	r3, r3, #2
 8010e86:	4413      	add	r3, r2
 8010e88:	3b05      	subs	r3, #5
 8010e8a:	fa00 f203 	lsl.w	r2, r0, r3
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	430a      	orrs	r2, r1
 8010e94:	635a      	str	r2, [r3, #52]	; 0x34
 8010e96:	e04c      	b.n	8010f32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8010e98:	683b      	ldr	r3, [r7, #0]
 8010e9a:	685b      	ldr	r3, [r3, #4]
 8010e9c:	2b0c      	cmp	r3, #12
 8010e9e:	d824      	bhi.n	8010eea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010ea6:	683b      	ldr	r3, [r7, #0]
 8010ea8:	685a      	ldr	r2, [r3, #4]
 8010eaa:	4613      	mov	r3, r2
 8010eac:	009b      	lsls	r3, r3, #2
 8010eae:	4413      	add	r3, r2
 8010eb0:	3b23      	subs	r3, #35	; 0x23
 8010eb2:	221f      	movs	r2, #31
 8010eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8010eb8:	43da      	mvns	r2, r3
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	400a      	ands	r2, r1
 8010ec0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010ec8:	683b      	ldr	r3, [r7, #0]
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	b29b      	uxth	r3, r3
 8010ece:	4618      	mov	r0, r3
 8010ed0:	683b      	ldr	r3, [r7, #0]
 8010ed2:	685a      	ldr	r2, [r3, #4]
 8010ed4:	4613      	mov	r3, r2
 8010ed6:	009b      	lsls	r3, r3, #2
 8010ed8:	4413      	add	r3, r2
 8010eda:	3b23      	subs	r3, #35	; 0x23
 8010edc:	fa00 f203 	lsl.w	r2, r0, r3
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	430a      	orrs	r2, r1
 8010ee6:	631a      	str	r2, [r3, #48]	; 0x30
 8010ee8:	e023      	b.n	8010f32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010ef0:	683b      	ldr	r3, [r7, #0]
 8010ef2:	685a      	ldr	r2, [r3, #4]
 8010ef4:	4613      	mov	r3, r2
 8010ef6:	009b      	lsls	r3, r3, #2
 8010ef8:	4413      	add	r3, r2
 8010efa:	3b41      	subs	r3, #65	; 0x41
 8010efc:	221f      	movs	r2, #31
 8010efe:	fa02 f303 	lsl.w	r3, r2, r3
 8010f02:	43da      	mvns	r2, r3
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	400a      	ands	r2, r1
 8010f0a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010f12:	683b      	ldr	r3, [r7, #0]
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	b29b      	uxth	r3, r3
 8010f18:	4618      	mov	r0, r3
 8010f1a:	683b      	ldr	r3, [r7, #0]
 8010f1c:	685a      	ldr	r2, [r3, #4]
 8010f1e:	4613      	mov	r3, r2
 8010f20:	009b      	lsls	r3, r3, #2
 8010f22:	4413      	add	r3, r2
 8010f24:	3b41      	subs	r3, #65	; 0x41
 8010f26:	fa00 f203 	lsl.w	r2, r0, r3
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	430a      	orrs	r2, r1
 8010f30:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010f32:	4b22      	ldr	r3, [pc, #136]	; (8010fbc <HAL_ADC_ConfigChannel+0x234>)
 8010f34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	4a21      	ldr	r2, [pc, #132]	; (8010fc0 <HAL_ADC_ConfigChannel+0x238>)
 8010f3c:	4293      	cmp	r3, r2
 8010f3e:	d109      	bne.n	8010f54 <HAL_ADC_ConfigChannel+0x1cc>
 8010f40:	683b      	ldr	r3, [r7, #0]
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	2b12      	cmp	r3, #18
 8010f46:	d105      	bne.n	8010f54 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	685b      	ldr	r3, [r3, #4]
 8010f4c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	4a19      	ldr	r2, [pc, #100]	; (8010fc0 <HAL_ADC_ConfigChannel+0x238>)
 8010f5a:	4293      	cmp	r3, r2
 8010f5c:	d123      	bne.n	8010fa6 <HAL_ADC_ConfigChannel+0x21e>
 8010f5e:	683b      	ldr	r3, [r7, #0]
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	2b10      	cmp	r3, #16
 8010f64:	d003      	beq.n	8010f6e <HAL_ADC_ConfigChannel+0x1e6>
 8010f66:	683b      	ldr	r3, [r7, #0]
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	2b11      	cmp	r3, #17
 8010f6c:	d11b      	bne.n	8010fa6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	685b      	ldr	r3, [r3, #4]
 8010f72:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8010f7a:	683b      	ldr	r3, [r7, #0]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	2b10      	cmp	r3, #16
 8010f80:	d111      	bne.n	8010fa6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8010f82:	4b10      	ldr	r3, [pc, #64]	; (8010fc4 <HAL_ADC_ConfigChannel+0x23c>)
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	4a10      	ldr	r2, [pc, #64]	; (8010fc8 <HAL_ADC_ConfigChannel+0x240>)
 8010f88:	fba2 2303 	umull	r2, r3, r2, r3
 8010f8c:	0c9a      	lsrs	r2, r3, #18
 8010f8e:	4613      	mov	r3, r2
 8010f90:	009b      	lsls	r3, r3, #2
 8010f92:	4413      	add	r3, r2
 8010f94:	005b      	lsls	r3, r3, #1
 8010f96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8010f98:	e002      	b.n	8010fa0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8010f9a:	68bb      	ldr	r3, [r7, #8]
 8010f9c:	3b01      	subs	r3, #1
 8010f9e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8010fa0:	68bb      	ldr	r3, [r7, #8]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d1f9      	bne.n	8010f9a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	2200      	movs	r2, #0
 8010faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8010fae:	2300      	movs	r3, #0
}
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	3714      	adds	r7, #20
 8010fb4:	46bd      	mov	sp, r7
 8010fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fba:	4770      	bx	lr
 8010fbc:	40012300 	.word	0x40012300
 8010fc0:	40012000 	.word	0x40012000
 8010fc4:	20000074 	.word	0x20000074
 8010fc8:	431bde83 	.word	0x431bde83

08010fcc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8010fcc:	b480      	push	{r7}
 8010fce:	b085      	sub	sp, #20
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010fd4:	4b79      	ldr	r3, [pc, #484]	; (80111bc <ADC_Init+0x1f0>)
 8010fd6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	685b      	ldr	r3, [r3, #4]
 8010fdc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	685a      	ldr	r2, [r3, #4]
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	685b      	ldr	r3, [r3, #4]
 8010fec:	431a      	orrs	r2, r3
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	685a      	ldr	r2, [r3, #4]
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8011000:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	6859      	ldr	r1, [r3, #4]
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	691b      	ldr	r3, [r3, #16]
 801100c:	021a      	lsls	r2, r3, #8
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	430a      	orrs	r2, r1
 8011014:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	685a      	ldr	r2, [r3, #4]
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8011024:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	6859      	ldr	r1, [r3, #4]
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	689a      	ldr	r2, [r3, #8]
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	430a      	orrs	r2, r1
 8011036:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	689a      	ldr	r2, [r3, #8]
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011046:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	6899      	ldr	r1, [r3, #8]
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	68da      	ldr	r2, [r3, #12]
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	430a      	orrs	r2, r1
 8011058:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801105e:	4a58      	ldr	r2, [pc, #352]	; (80111c0 <ADC_Init+0x1f4>)
 8011060:	4293      	cmp	r3, r2
 8011062:	d022      	beq.n	80110aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	689a      	ldr	r2, [r3, #8]
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8011072:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	6899      	ldr	r1, [r3, #8]
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	430a      	orrs	r2, r1
 8011084:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	689a      	ldr	r2, [r3, #8]
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8011094:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	6899      	ldr	r1, [r3, #8]
 801109c:	687b      	ldr	r3, [r7, #4]
 801109e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	430a      	orrs	r2, r1
 80110a6:	609a      	str	r2, [r3, #8]
 80110a8:	e00f      	b.n	80110ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	689a      	ldr	r2, [r3, #8]
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80110b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	689a      	ldr	r2, [r3, #8]
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80110c8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	689a      	ldr	r2, [r3, #8]
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	f022 0202 	bic.w	r2, r2, #2
 80110d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	6899      	ldr	r1, [r3, #8]
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	7e1b      	ldrb	r3, [r3, #24]
 80110e4:	005a      	lsls	r2, r3, #1
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	430a      	orrs	r2, r1
 80110ec:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d01b      	beq.n	8011130 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	685a      	ldr	r2, [r3, #4]
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8011106:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	685a      	ldr	r2, [r3, #4]
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8011116:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	6859      	ldr	r1, [r3, #4]
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011122:	3b01      	subs	r3, #1
 8011124:	035a      	lsls	r2, r3, #13
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	430a      	orrs	r2, r1
 801112c:	605a      	str	r2, [r3, #4]
 801112e:	e007      	b.n	8011140 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	685a      	ldr	r2, [r3, #4]
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801113e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 801114e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	681b      	ldr	r3, [r3, #0]
 8011154:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	69db      	ldr	r3, [r3, #28]
 801115a:	3b01      	subs	r3, #1
 801115c:	051a      	lsls	r2, r3, #20
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	430a      	orrs	r2, r1
 8011164:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	689a      	ldr	r2, [r3, #8]
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8011174:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	6899      	ldr	r1, [r3, #8]
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011182:	025a      	lsls	r2, r3, #9
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	430a      	orrs	r2, r1
 801118a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	689a      	ldr	r2, [r3, #8]
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801119a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	6899      	ldr	r1, [r3, #8]
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	695b      	ldr	r3, [r3, #20]
 80111a6:	029a      	lsls	r2, r3, #10
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	430a      	orrs	r2, r1
 80111ae:	609a      	str	r2, [r3, #8]
}
 80111b0:	bf00      	nop
 80111b2:	3714      	adds	r7, #20
 80111b4:	46bd      	mov	sp, r7
 80111b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ba:	4770      	bx	lr
 80111bc:	40012300 	.word	0x40012300
 80111c0:	0f000001 	.word	0x0f000001

080111c4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b084      	sub	sp, #16
 80111c8:	af00      	add	r7, sp, #0
 80111ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80111d0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80111d6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d13c      	bne.n	8011258 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80111e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	689b      	ldr	r3, [r3, #8]
 80111f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d12b      	bne.n	8011250 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d127      	bne.n	8011250 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011206:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801120a:	2b00      	cmp	r3, #0
 801120c:	d006      	beq.n	801121c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 801120e:	68fb      	ldr	r3, [r7, #12]
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	689b      	ldr	r3, [r3, #8]
 8011214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8011218:	2b00      	cmp	r3, #0
 801121a:	d119      	bne.n	8011250 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	685a      	ldr	r2, [r3, #4]
 8011222:	68fb      	ldr	r3, [r7, #12]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	f022 0220 	bic.w	r2, r2, #32
 801122a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 801122c:	68fb      	ldr	r3, [r7, #12]
 801122e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011230:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801123c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8011240:	2b00      	cmp	r3, #0
 8011242:	d105      	bne.n	8011250 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011248:	f043 0201 	orr.w	r2, r3, #1
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8011250:	68f8      	ldr	r0, [r7, #12]
 8011252:	f7fd f915 	bl	800e480 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8011256:	e00e      	b.n	8011276 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801125c:	f003 0310 	and.w	r3, r3, #16
 8011260:	2b00      	cmp	r3, #0
 8011262:	d003      	beq.n	801126c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8011264:	68f8      	ldr	r0, [r7, #12]
 8011266:	f7ff fd85 	bl	8010d74 <HAL_ADC_ErrorCallback>
}
 801126a:	e004      	b.n	8011276 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011272:	6878      	ldr	r0, [r7, #4]
 8011274:	4798      	blx	r3
}
 8011276:	bf00      	nop
 8011278:	3710      	adds	r7, #16
 801127a:	46bd      	mov	sp, r7
 801127c:	bd80      	pop	{r7, pc}

0801127e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 801127e:	b580      	push	{r7, lr}
 8011280:	b084      	sub	sp, #16
 8011282:	af00      	add	r7, sp, #0
 8011284:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801128a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 801128c:	68f8      	ldr	r0, [r7, #12]
 801128e:	f7ff fd5d 	bl	8010d4c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8011292:	bf00      	nop
 8011294:	3710      	adds	r7, #16
 8011296:	46bd      	mov	sp, r7
 8011298:	bd80      	pop	{r7, pc}

0801129a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 801129a:	b580      	push	{r7, lr}
 801129c:	b084      	sub	sp, #16
 801129e:	af00      	add	r7, sp, #0
 80112a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80112a6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	2240      	movs	r2, #64	; 0x40
 80112ac:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80112b2:	f043 0204 	orr.w	r2, r3, #4
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80112ba:	68f8      	ldr	r0, [r7, #12]
 80112bc:	f7ff fd5a 	bl	8010d74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80112c0:	bf00      	nop
 80112c2:	3710      	adds	r7, #16
 80112c4:	46bd      	mov	sp, r7
 80112c6:	bd80      	pop	{r7, pc}

080112c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80112c8:	b480      	push	{r7}
 80112ca:	b083      	sub	sp, #12
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80112d0:	bf00      	nop
 80112d2:	370c      	adds	r7, #12
 80112d4:	46bd      	mov	sp, r7
 80112d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112da:	4770      	bx	lr

080112dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80112dc:	b480      	push	{r7}
 80112de:	b085      	sub	sp, #20
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	f003 0307 	and.w	r3, r3, #7
 80112ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80112ec:	4b0c      	ldr	r3, [pc, #48]	; (8011320 <__NVIC_SetPriorityGrouping+0x44>)
 80112ee:	68db      	ldr	r3, [r3, #12]
 80112f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80112f2:	68ba      	ldr	r2, [r7, #8]
 80112f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80112f8:	4013      	ands	r3, r2
 80112fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8011300:	68bb      	ldr	r3, [r7, #8]
 8011302:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8011304:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8011308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801130c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801130e:	4a04      	ldr	r2, [pc, #16]	; (8011320 <__NVIC_SetPriorityGrouping+0x44>)
 8011310:	68bb      	ldr	r3, [r7, #8]
 8011312:	60d3      	str	r3, [r2, #12]
}
 8011314:	bf00      	nop
 8011316:	3714      	adds	r7, #20
 8011318:	46bd      	mov	sp, r7
 801131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801131e:	4770      	bx	lr
 8011320:	e000ed00 	.word	0xe000ed00

08011324 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8011324:	b480      	push	{r7}
 8011326:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8011328:	4b04      	ldr	r3, [pc, #16]	; (801133c <__NVIC_GetPriorityGrouping+0x18>)
 801132a:	68db      	ldr	r3, [r3, #12]
 801132c:	0a1b      	lsrs	r3, r3, #8
 801132e:	f003 0307 	and.w	r3, r3, #7
}
 8011332:	4618      	mov	r0, r3
 8011334:	46bd      	mov	sp, r7
 8011336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133a:	4770      	bx	lr
 801133c:	e000ed00 	.word	0xe000ed00

08011340 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8011340:	b480      	push	{r7}
 8011342:	b083      	sub	sp, #12
 8011344:	af00      	add	r7, sp, #0
 8011346:	4603      	mov	r3, r0
 8011348:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801134a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801134e:	2b00      	cmp	r3, #0
 8011350:	db0b      	blt.n	801136a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8011352:	79fb      	ldrb	r3, [r7, #7]
 8011354:	f003 021f 	and.w	r2, r3, #31
 8011358:	4907      	ldr	r1, [pc, #28]	; (8011378 <__NVIC_EnableIRQ+0x38>)
 801135a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801135e:	095b      	lsrs	r3, r3, #5
 8011360:	2001      	movs	r0, #1
 8011362:	fa00 f202 	lsl.w	r2, r0, r2
 8011366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 801136a:	bf00      	nop
 801136c:	370c      	adds	r7, #12
 801136e:	46bd      	mov	sp, r7
 8011370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011374:	4770      	bx	lr
 8011376:	bf00      	nop
 8011378:	e000e100 	.word	0xe000e100

0801137c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801137c:	b480      	push	{r7}
 801137e:	b083      	sub	sp, #12
 8011380:	af00      	add	r7, sp, #0
 8011382:	4603      	mov	r3, r0
 8011384:	6039      	str	r1, [r7, #0]
 8011386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8011388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801138c:	2b00      	cmp	r3, #0
 801138e:	db0a      	blt.n	80113a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011390:	683b      	ldr	r3, [r7, #0]
 8011392:	b2da      	uxtb	r2, r3
 8011394:	490c      	ldr	r1, [pc, #48]	; (80113c8 <__NVIC_SetPriority+0x4c>)
 8011396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801139a:	0112      	lsls	r2, r2, #4
 801139c:	b2d2      	uxtb	r2, r2
 801139e:	440b      	add	r3, r1
 80113a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80113a4:	e00a      	b.n	80113bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80113a6:	683b      	ldr	r3, [r7, #0]
 80113a8:	b2da      	uxtb	r2, r3
 80113aa:	4908      	ldr	r1, [pc, #32]	; (80113cc <__NVIC_SetPriority+0x50>)
 80113ac:	79fb      	ldrb	r3, [r7, #7]
 80113ae:	f003 030f 	and.w	r3, r3, #15
 80113b2:	3b04      	subs	r3, #4
 80113b4:	0112      	lsls	r2, r2, #4
 80113b6:	b2d2      	uxtb	r2, r2
 80113b8:	440b      	add	r3, r1
 80113ba:	761a      	strb	r2, [r3, #24]
}
 80113bc:	bf00      	nop
 80113be:	370c      	adds	r7, #12
 80113c0:	46bd      	mov	sp, r7
 80113c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c6:	4770      	bx	lr
 80113c8:	e000e100 	.word	0xe000e100
 80113cc:	e000ed00 	.word	0xe000ed00

080113d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80113d0:	b480      	push	{r7}
 80113d2:	b089      	sub	sp, #36	; 0x24
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	60f8      	str	r0, [r7, #12]
 80113d8:	60b9      	str	r1, [r7, #8]
 80113da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	f003 0307 	and.w	r3, r3, #7
 80113e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80113e4:	69fb      	ldr	r3, [r7, #28]
 80113e6:	f1c3 0307 	rsb	r3, r3, #7
 80113ea:	2b04      	cmp	r3, #4
 80113ec:	bf28      	it	cs
 80113ee:	2304      	movcs	r3, #4
 80113f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80113f2:	69fb      	ldr	r3, [r7, #28]
 80113f4:	3304      	adds	r3, #4
 80113f6:	2b06      	cmp	r3, #6
 80113f8:	d902      	bls.n	8011400 <NVIC_EncodePriority+0x30>
 80113fa:	69fb      	ldr	r3, [r7, #28]
 80113fc:	3b03      	subs	r3, #3
 80113fe:	e000      	b.n	8011402 <NVIC_EncodePriority+0x32>
 8011400:	2300      	movs	r3, #0
 8011402:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8011404:	f04f 32ff 	mov.w	r2, #4294967295
 8011408:	69bb      	ldr	r3, [r7, #24]
 801140a:	fa02 f303 	lsl.w	r3, r2, r3
 801140e:	43da      	mvns	r2, r3
 8011410:	68bb      	ldr	r3, [r7, #8]
 8011412:	401a      	ands	r2, r3
 8011414:	697b      	ldr	r3, [r7, #20]
 8011416:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8011418:	f04f 31ff 	mov.w	r1, #4294967295
 801141c:	697b      	ldr	r3, [r7, #20]
 801141e:	fa01 f303 	lsl.w	r3, r1, r3
 8011422:	43d9      	mvns	r1, r3
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8011428:	4313      	orrs	r3, r2
         );
}
 801142a:	4618      	mov	r0, r3
 801142c:	3724      	adds	r7, #36	; 0x24
 801142e:	46bd      	mov	sp, r7
 8011430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011434:	4770      	bx	lr
	...

08011438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8011438:	b580      	push	{r7, lr}
 801143a:	b082      	sub	sp, #8
 801143c:	af00      	add	r7, sp, #0
 801143e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	3b01      	subs	r3, #1
 8011444:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8011448:	d301      	bcc.n	801144e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 801144a:	2301      	movs	r3, #1
 801144c:	e00f      	b.n	801146e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801144e:	4a0a      	ldr	r2, [pc, #40]	; (8011478 <SysTick_Config+0x40>)
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	3b01      	subs	r3, #1
 8011454:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8011456:	210f      	movs	r1, #15
 8011458:	f04f 30ff 	mov.w	r0, #4294967295
 801145c:	f7ff ff8e 	bl	801137c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8011460:	4b05      	ldr	r3, [pc, #20]	; (8011478 <SysTick_Config+0x40>)
 8011462:	2200      	movs	r2, #0
 8011464:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8011466:	4b04      	ldr	r3, [pc, #16]	; (8011478 <SysTick_Config+0x40>)
 8011468:	2207      	movs	r2, #7
 801146a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801146c:	2300      	movs	r3, #0
}
 801146e:	4618      	mov	r0, r3
 8011470:	3708      	adds	r7, #8
 8011472:	46bd      	mov	sp, r7
 8011474:	bd80      	pop	{r7, pc}
 8011476:	bf00      	nop
 8011478:	e000e010 	.word	0xe000e010

0801147c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801147c:	b580      	push	{r7, lr}
 801147e:	b082      	sub	sp, #8
 8011480:	af00      	add	r7, sp, #0
 8011482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8011484:	6878      	ldr	r0, [r7, #4]
 8011486:	f7ff ff29 	bl	80112dc <__NVIC_SetPriorityGrouping>
}
 801148a:	bf00      	nop
 801148c:	3708      	adds	r7, #8
 801148e:	46bd      	mov	sp, r7
 8011490:	bd80      	pop	{r7, pc}

08011492 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8011492:	b580      	push	{r7, lr}
 8011494:	b086      	sub	sp, #24
 8011496:	af00      	add	r7, sp, #0
 8011498:	4603      	mov	r3, r0
 801149a:	60b9      	str	r1, [r7, #8]
 801149c:	607a      	str	r2, [r7, #4]
 801149e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80114a0:	2300      	movs	r3, #0
 80114a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80114a4:	f7ff ff3e 	bl	8011324 <__NVIC_GetPriorityGrouping>
 80114a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80114aa:	687a      	ldr	r2, [r7, #4]
 80114ac:	68b9      	ldr	r1, [r7, #8]
 80114ae:	6978      	ldr	r0, [r7, #20]
 80114b0:	f7ff ff8e 	bl	80113d0 <NVIC_EncodePriority>
 80114b4:	4602      	mov	r2, r0
 80114b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80114ba:	4611      	mov	r1, r2
 80114bc:	4618      	mov	r0, r3
 80114be:	f7ff ff5d 	bl	801137c <__NVIC_SetPriority>
}
 80114c2:	bf00      	nop
 80114c4:	3718      	adds	r7, #24
 80114c6:	46bd      	mov	sp, r7
 80114c8:	bd80      	pop	{r7, pc}

080114ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80114ca:	b580      	push	{r7, lr}
 80114cc:	b082      	sub	sp, #8
 80114ce:	af00      	add	r7, sp, #0
 80114d0:	4603      	mov	r3, r0
 80114d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80114d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80114d8:	4618      	mov	r0, r3
 80114da:	f7ff ff31 	bl	8011340 <__NVIC_EnableIRQ>
}
 80114de:	bf00      	nop
 80114e0:	3708      	adds	r7, #8
 80114e2:	46bd      	mov	sp, r7
 80114e4:	bd80      	pop	{r7, pc}

080114e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80114e6:	b580      	push	{r7, lr}
 80114e8:	b082      	sub	sp, #8
 80114ea:	af00      	add	r7, sp, #0
 80114ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80114ee:	6878      	ldr	r0, [r7, #4]
 80114f0:	f7ff ffa2 	bl	8011438 <SysTick_Config>
 80114f4:	4603      	mov	r3, r0
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	3708      	adds	r7, #8
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bd80      	pop	{r7, pc}
	...

08011500 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8011500:	b580      	push	{r7, lr}
 8011502:	b086      	sub	sp, #24
 8011504:	af00      	add	r7, sp, #0
 8011506:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8011508:	2300      	movs	r3, #0
 801150a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 801150c:	f7ff f930 	bl	8010770 <HAL_GetTick>
 8011510:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d101      	bne.n	801151c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8011518:	2301      	movs	r3, #1
 801151a:	e099      	b.n	8011650 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2200      	movs	r2, #0
 8011520:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	2202      	movs	r2, #2
 8011528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	681a      	ldr	r2, [r3, #0]
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	f022 0201 	bic.w	r2, r2, #1
 801153a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 801153c:	e00f      	b.n	801155e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 801153e:	f7ff f917 	bl	8010770 <HAL_GetTick>
 8011542:	4602      	mov	r2, r0
 8011544:	693b      	ldr	r3, [r7, #16]
 8011546:	1ad3      	subs	r3, r2, r3
 8011548:	2b05      	cmp	r3, #5
 801154a:	d908      	bls.n	801155e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	2220      	movs	r2, #32
 8011550:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	2203      	movs	r2, #3
 8011556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 801155a:	2303      	movs	r3, #3
 801155c:	e078      	b.n	8011650 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	f003 0301 	and.w	r3, r3, #1
 8011568:	2b00      	cmp	r3, #0
 801156a:	d1e8      	bne.n	801153e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8011574:	697a      	ldr	r2, [r7, #20]
 8011576:	4b38      	ldr	r3, [pc, #224]	; (8011658 <HAL_DMA_Init+0x158>)
 8011578:	4013      	ands	r3, r2
 801157a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	685a      	ldr	r2, [r3, #4]
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	689b      	ldr	r3, [r3, #8]
 8011584:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 801158a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	691b      	ldr	r3, [r3, #16]
 8011590:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8011596:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	699b      	ldr	r3, [r3, #24]
 801159c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80115a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	6a1b      	ldr	r3, [r3, #32]
 80115a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80115aa:	697a      	ldr	r2, [r7, #20]
 80115ac:	4313      	orrs	r3, r2
 80115ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80115b4:	2b04      	cmp	r3, #4
 80115b6:	d107      	bne.n	80115c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80115c0:	4313      	orrs	r3, r2
 80115c2:	697a      	ldr	r2, [r7, #20]
 80115c4:	4313      	orrs	r3, r2
 80115c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	697a      	ldr	r2, [r7, #20]
 80115ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	695b      	ldr	r3, [r3, #20]
 80115d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80115d8:	697b      	ldr	r3, [r7, #20]
 80115da:	f023 0307 	bic.w	r3, r3, #7
 80115de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80115e4:	697a      	ldr	r2, [r7, #20]
 80115e6:	4313      	orrs	r3, r2
 80115e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80115ee:	2b04      	cmp	r3, #4
 80115f0:	d117      	bne.n	8011622 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80115f6:	697a      	ldr	r2, [r7, #20]
 80115f8:	4313      	orrs	r3, r2
 80115fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011600:	2b00      	cmp	r3, #0
 8011602:	d00e      	beq.n	8011622 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8011604:	6878      	ldr	r0, [r7, #4]
 8011606:	f000 fadf 	bl	8011bc8 <DMA_CheckFifoParam>
 801160a:	4603      	mov	r3, r0
 801160c:	2b00      	cmp	r3, #0
 801160e:	d008      	beq.n	8011622 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	2240      	movs	r2, #64	; 0x40
 8011614:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	2201      	movs	r2, #1
 801161a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 801161e:	2301      	movs	r3, #1
 8011620:	e016      	b.n	8011650 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	697a      	ldr	r2, [r7, #20]
 8011628:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 801162a:	6878      	ldr	r0, [r7, #4]
 801162c:	f000 fa96 	bl	8011b5c <DMA_CalcBaseAndBitshift>
 8011630:	4603      	mov	r3, r0
 8011632:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011638:	223f      	movs	r2, #63	; 0x3f
 801163a:	409a      	lsls	r2, r3
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	2200      	movs	r2, #0
 8011644:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	2201      	movs	r2, #1
 801164a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 801164e:	2300      	movs	r3, #0
}
 8011650:	4618      	mov	r0, r3
 8011652:	3718      	adds	r7, #24
 8011654:	46bd      	mov	sp, r7
 8011656:	bd80      	pop	{r7, pc}
 8011658:	f010803f 	.word	0xf010803f

0801165c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 801165c:	b580      	push	{r7, lr}
 801165e:	b086      	sub	sp, #24
 8011660:	af00      	add	r7, sp, #0
 8011662:	60f8      	str	r0, [r7, #12]
 8011664:	60b9      	str	r1, [r7, #8]
 8011666:	607a      	str	r2, [r7, #4]
 8011668:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801166a:	2300      	movs	r3, #0
 801166c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011672:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801167a:	2b01      	cmp	r3, #1
 801167c:	d101      	bne.n	8011682 <HAL_DMA_Start_IT+0x26>
 801167e:	2302      	movs	r3, #2
 8011680:	e040      	b.n	8011704 <HAL_DMA_Start_IT+0xa8>
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	2201      	movs	r2, #1
 8011686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8011690:	b2db      	uxtb	r3, r3
 8011692:	2b01      	cmp	r3, #1
 8011694:	d12f      	bne.n	80116f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	2202      	movs	r2, #2
 801169a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	2200      	movs	r2, #0
 80116a2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80116a4:	683b      	ldr	r3, [r7, #0]
 80116a6:	687a      	ldr	r2, [r7, #4]
 80116a8:	68b9      	ldr	r1, [r7, #8]
 80116aa:	68f8      	ldr	r0, [r7, #12]
 80116ac:	f000 fa28 	bl	8011b00 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80116b4:	223f      	movs	r2, #63	; 0x3f
 80116b6:	409a      	lsls	r2, r3
 80116b8:	693b      	ldr	r3, [r7, #16]
 80116ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	681a      	ldr	r2, [r3, #0]
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	f042 0216 	orr.w	r2, r2, #22
 80116ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d007      	beq.n	80116e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	681a      	ldr	r2, [r3, #0]
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	f042 0208 	orr.w	r2, r2, #8
 80116e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80116e4:	68fb      	ldr	r3, [r7, #12]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	681a      	ldr	r2, [r3, #0]
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	f042 0201 	orr.w	r2, r2, #1
 80116f2:	601a      	str	r2, [r3, #0]
 80116f4:	e005      	b.n	8011702 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	2200      	movs	r2, #0
 80116fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80116fe:	2302      	movs	r3, #2
 8011700:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8011702:	7dfb      	ldrb	r3, [r7, #23]
}
 8011704:	4618      	mov	r0, r3
 8011706:	3718      	adds	r7, #24
 8011708:	46bd      	mov	sp, r7
 801170a:	bd80      	pop	{r7, pc}

0801170c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 801170c:	b580      	push	{r7, lr}
 801170e:	b084      	sub	sp, #16
 8011710:	af00      	add	r7, sp, #0
 8011712:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011718:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 801171a:	f7ff f829 	bl	8010770 <HAL_GetTick>
 801171e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8011726:	b2db      	uxtb	r3, r3
 8011728:	2b02      	cmp	r3, #2
 801172a:	d008      	beq.n	801173e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	2280      	movs	r2, #128	; 0x80
 8011730:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	2200      	movs	r2, #0
 8011736:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 801173a:	2301      	movs	r3, #1
 801173c:	e052      	b.n	80117e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	681a      	ldr	r2, [r3, #0]
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	f022 0216 	bic.w	r2, r2, #22
 801174c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	695a      	ldr	r2, [r3, #20]
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801175c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011762:	2b00      	cmp	r3, #0
 8011764:	d103      	bne.n	801176e <HAL_DMA_Abort+0x62>
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801176a:	2b00      	cmp	r3, #0
 801176c:	d007      	beq.n	801177e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	681a      	ldr	r2, [r3, #0]
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	f022 0208 	bic.w	r2, r2, #8
 801177c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	681a      	ldr	r2, [r3, #0]
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	f022 0201 	bic.w	r2, r2, #1
 801178c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 801178e:	e013      	b.n	80117b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8011790:	f7fe ffee 	bl	8010770 <HAL_GetTick>
 8011794:	4602      	mov	r2, r0
 8011796:	68bb      	ldr	r3, [r7, #8]
 8011798:	1ad3      	subs	r3, r2, r3
 801179a:	2b05      	cmp	r3, #5
 801179c:	d90c      	bls.n	80117b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	2220      	movs	r2, #32
 80117a2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	2200      	movs	r2, #0
 80117a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	2203      	movs	r2, #3
 80117b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80117b4:	2303      	movs	r3, #3
 80117b6:	e015      	b.n	80117e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	f003 0301 	and.w	r3, r3, #1
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d1e4      	bne.n	8011790 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80117ca:	223f      	movs	r2, #63	; 0x3f
 80117cc:	409a      	lsls	r2, r3
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	2200      	movs	r2, #0
 80117d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	2201      	movs	r2, #1
 80117de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80117e2:	2300      	movs	r3, #0
}
 80117e4:	4618      	mov	r0, r3
 80117e6:	3710      	adds	r7, #16
 80117e8:	46bd      	mov	sp, r7
 80117ea:	bd80      	pop	{r7, pc}

080117ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80117ec:	b580      	push	{r7, lr}
 80117ee:	b086      	sub	sp, #24
 80117f0:	af00      	add	r7, sp, #0
 80117f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80117f4:	2300      	movs	r3, #0
 80117f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80117f8:	4b92      	ldr	r3, [pc, #584]	; (8011a44 <HAL_DMA_IRQHandler+0x258>)
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	4a92      	ldr	r2, [pc, #584]	; (8011a48 <HAL_DMA_IRQHandler+0x25c>)
 80117fe:	fba2 2303 	umull	r2, r3, r2, r3
 8011802:	0a9b      	lsrs	r3, r3, #10
 8011804:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801180a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 801180c:	693b      	ldr	r3, [r7, #16]
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011816:	2208      	movs	r2, #8
 8011818:	409a      	lsls	r2, r3
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	4013      	ands	r3, r2
 801181e:	2b00      	cmp	r3, #0
 8011820:	d01a      	beq.n	8011858 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	f003 0304 	and.w	r3, r3, #4
 801182c:	2b00      	cmp	r3, #0
 801182e:	d013      	beq.n	8011858 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	681a      	ldr	r2, [r3, #0]
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	f022 0204 	bic.w	r2, r2, #4
 801183e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011844:	2208      	movs	r2, #8
 8011846:	409a      	lsls	r2, r3
 8011848:	693b      	ldr	r3, [r7, #16]
 801184a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011850:	f043 0201 	orr.w	r2, r3, #1
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801185c:	2201      	movs	r2, #1
 801185e:	409a      	lsls	r2, r3
 8011860:	68fb      	ldr	r3, [r7, #12]
 8011862:	4013      	ands	r3, r2
 8011864:	2b00      	cmp	r3, #0
 8011866:	d012      	beq.n	801188e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	695b      	ldr	r3, [r3, #20]
 801186e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011872:	2b00      	cmp	r3, #0
 8011874:	d00b      	beq.n	801188e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801187a:	2201      	movs	r2, #1
 801187c:	409a      	lsls	r2, r3
 801187e:	693b      	ldr	r3, [r7, #16]
 8011880:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011886:	f043 0202 	orr.w	r2, r3, #2
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011892:	2204      	movs	r2, #4
 8011894:	409a      	lsls	r2, r3
 8011896:	68fb      	ldr	r3, [r7, #12]
 8011898:	4013      	ands	r3, r2
 801189a:	2b00      	cmp	r3, #0
 801189c:	d012      	beq.n	80118c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	f003 0302 	and.w	r3, r3, #2
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d00b      	beq.n	80118c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80118b0:	2204      	movs	r2, #4
 80118b2:	409a      	lsls	r2, r3
 80118b4:	693b      	ldr	r3, [r7, #16]
 80118b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80118bc:	f043 0204 	orr.w	r2, r3, #4
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80118c8:	2210      	movs	r2, #16
 80118ca:	409a      	lsls	r2, r3
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	4013      	ands	r3, r2
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d043      	beq.n	801195c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	f003 0308 	and.w	r3, r3, #8
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d03c      	beq.n	801195c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80118e6:	2210      	movs	r2, #16
 80118e8:	409a      	lsls	r2, r3
 80118ea:	693b      	ldr	r3, [r7, #16]
 80118ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d018      	beq.n	801192e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8011906:	2b00      	cmp	r3, #0
 8011908:	d108      	bne.n	801191c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801190e:	2b00      	cmp	r3, #0
 8011910:	d024      	beq.n	801195c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011916:	6878      	ldr	r0, [r7, #4]
 8011918:	4798      	blx	r3
 801191a:	e01f      	b.n	801195c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011920:	2b00      	cmp	r3, #0
 8011922:	d01b      	beq.n	801195c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011928:	6878      	ldr	r0, [r7, #4]
 801192a:	4798      	blx	r3
 801192c:	e016      	b.n	801195c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011938:	2b00      	cmp	r3, #0
 801193a:	d107      	bne.n	801194c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	681a      	ldr	r2, [r3, #0]
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	f022 0208 	bic.w	r2, r2, #8
 801194a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011950:	2b00      	cmp	r3, #0
 8011952:	d003      	beq.n	801195c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011958:	6878      	ldr	r0, [r7, #4]
 801195a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011960:	2220      	movs	r2, #32
 8011962:	409a      	lsls	r2, r3
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	4013      	ands	r3, r2
 8011968:	2b00      	cmp	r3, #0
 801196a:	f000 808e 	beq.w	8011a8a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	f003 0310 	and.w	r3, r3, #16
 8011978:	2b00      	cmp	r3, #0
 801197a:	f000 8086 	beq.w	8011a8a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011982:	2220      	movs	r2, #32
 8011984:	409a      	lsls	r2, r3
 8011986:	693b      	ldr	r3, [r7, #16]
 8011988:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8011990:	b2db      	uxtb	r3, r3
 8011992:	2b05      	cmp	r3, #5
 8011994:	d136      	bne.n	8011a04 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	681a      	ldr	r2, [r3, #0]
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	f022 0216 	bic.w	r2, r2, #22
 80119a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	695a      	ldr	r2, [r3, #20]
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80119b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d103      	bne.n	80119c6 <HAL_DMA_IRQHandler+0x1da>
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d007      	beq.n	80119d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	681a      	ldr	r2, [r3, #0]
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	f022 0208 	bic.w	r2, r2, #8
 80119d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80119da:	223f      	movs	r2, #63	; 0x3f
 80119dc:	409a      	lsls	r2, r3
 80119de:	693b      	ldr	r3, [r7, #16]
 80119e0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	2200      	movs	r2, #0
 80119e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	2201      	movs	r2, #1
 80119ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d07d      	beq.n	8011af6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80119fe:	6878      	ldr	r0, [r7, #4]
 8011a00:	4798      	blx	r3
        }
        return;
 8011a02:	e078      	b.n	8011af6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d01c      	beq.n	8011a4c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d108      	bne.n	8011a32 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d030      	beq.n	8011a8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011a2c:	6878      	ldr	r0, [r7, #4]
 8011a2e:	4798      	blx	r3
 8011a30:	e02b      	b.n	8011a8a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d027      	beq.n	8011a8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a3e:	6878      	ldr	r0, [r7, #4]
 8011a40:	4798      	blx	r3
 8011a42:	e022      	b.n	8011a8a <HAL_DMA_IRQHandler+0x29e>
 8011a44:	20000074 	.word	0x20000074
 8011a48:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d10f      	bne.n	8011a7a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	681a      	ldr	r2, [r3, #0]
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	f022 0210 	bic.w	r2, r2, #16
 8011a68:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	2201      	movs	r2, #1
 8011a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d003      	beq.n	8011a8a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a86:	6878      	ldr	r0, [r7, #4]
 8011a88:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d032      	beq.n	8011af8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a96:	f003 0301 	and.w	r3, r3, #1
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d022      	beq.n	8011ae4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	2205      	movs	r2, #5
 8011aa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	681a      	ldr	r2, [r3, #0]
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	f022 0201 	bic.w	r2, r2, #1
 8011ab4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8011ab6:	68bb      	ldr	r3, [r7, #8]
 8011ab8:	3301      	adds	r3, #1
 8011aba:	60bb      	str	r3, [r7, #8]
 8011abc:	697a      	ldr	r2, [r7, #20]
 8011abe:	429a      	cmp	r2, r3
 8011ac0:	d307      	bcc.n	8011ad2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	f003 0301 	and.w	r3, r3, #1
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d1f2      	bne.n	8011ab6 <HAL_DMA_IRQHandler+0x2ca>
 8011ad0:	e000      	b.n	8011ad4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8011ad2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	2200      	movs	r2, #0
 8011ad8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	2201      	movs	r2, #1
 8011ae0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d005      	beq.n	8011af8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011af0:	6878      	ldr	r0, [r7, #4]
 8011af2:	4798      	blx	r3
 8011af4:	e000      	b.n	8011af8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8011af6:	bf00      	nop
    }
  }
}
 8011af8:	3718      	adds	r7, #24
 8011afa:	46bd      	mov	sp, r7
 8011afc:	bd80      	pop	{r7, pc}
 8011afe:	bf00      	nop

08011b00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8011b00:	b480      	push	{r7}
 8011b02:	b085      	sub	sp, #20
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	60f8      	str	r0, [r7, #12]
 8011b08:	60b9      	str	r1, [r7, #8]
 8011b0a:	607a      	str	r2, [r7, #4]
 8011b0c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	681a      	ldr	r2, [r3, #0]
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8011b1c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	683a      	ldr	r2, [r7, #0]
 8011b24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	689b      	ldr	r3, [r3, #8]
 8011b2a:	2b40      	cmp	r3, #64	; 0x40
 8011b2c:	d108      	bne.n	8011b40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	687a      	ldr	r2, [r7, #4]
 8011b34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	68ba      	ldr	r2, [r7, #8]
 8011b3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8011b3e:	e007      	b.n	8011b50 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	68ba      	ldr	r2, [r7, #8]
 8011b46:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	687a      	ldr	r2, [r7, #4]
 8011b4e:	60da      	str	r2, [r3, #12]
}
 8011b50:	bf00      	nop
 8011b52:	3714      	adds	r7, #20
 8011b54:	46bd      	mov	sp, r7
 8011b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b5a:	4770      	bx	lr

08011b5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8011b5c:	b480      	push	{r7}
 8011b5e:	b085      	sub	sp, #20
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	b2db      	uxtb	r3, r3
 8011b6a:	3b10      	subs	r3, #16
 8011b6c:	4a14      	ldr	r2, [pc, #80]	; (8011bc0 <DMA_CalcBaseAndBitshift+0x64>)
 8011b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8011b72:	091b      	lsrs	r3, r3, #4
 8011b74:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8011b76:	4a13      	ldr	r2, [pc, #76]	; (8011bc4 <DMA_CalcBaseAndBitshift+0x68>)
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	4413      	add	r3, r2
 8011b7c:	781b      	ldrb	r3, [r3, #0]
 8011b7e:	461a      	mov	r2, r3
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	2b03      	cmp	r3, #3
 8011b88:	d909      	bls.n	8011b9e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8011b92:	f023 0303 	bic.w	r3, r3, #3
 8011b96:	1d1a      	adds	r2, r3, #4
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	659a      	str	r2, [r3, #88]	; 0x58
 8011b9c:	e007      	b.n	8011bae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8011ba6:	f023 0303 	bic.w	r3, r3, #3
 8011baa:	687a      	ldr	r2, [r7, #4]
 8011bac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	3714      	adds	r7, #20
 8011bb6:	46bd      	mov	sp, r7
 8011bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bbc:	4770      	bx	lr
 8011bbe:	bf00      	nop
 8011bc0:	aaaaaaab 	.word	0xaaaaaaab
 8011bc4:	08018478 	.word	0x08018478

08011bc8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8011bc8:	b480      	push	{r7}
 8011bca:	b085      	sub	sp, #20
 8011bcc:	af00      	add	r7, sp, #0
 8011bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011bd0:	2300      	movs	r3, #0
 8011bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011bd8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	699b      	ldr	r3, [r3, #24]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d11f      	bne.n	8011c22 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8011be2:	68bb      	ldr	r3, [r7, #8]
 8011be4:	2b03      	cmp	r3, #3
 8011be6:	d855      	bhi.n	8011c94 <DMA_CheckFifoParam+0xcc>
 8011be8:	a201      	add	r2, pc, #4	; (adr r2, 8011bf0 <DMA_CheckFifoParam+0x28>)
 8011bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bee:	bf00      	nop
 8011bf0:	08011c01 	.word	0x08011c01
 8011bf4:	08011c13 	.word	0x08011c13
 8011bf8:	08011c01 	.word	0x08011c01
 8011bfc:	08011c95 	.word	0x08011c95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d045      	beq.n	8011c98 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8011c0c:	2301      	movs	r3, #1
 8011c0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011c10:	e042      	b.n	8011c98 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c16:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8011c1a:	d13f      	bne.n	8011c9c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8011c1c:	2301      	movs	r3, #1
 8011c1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011c20:	e03c      	b.n	8011c9c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	699b      	ldr	r3, [r3, #24]
 8011c26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011c2a:	d121      	bne.n	8011c70 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8011c2c:	68bb      	ldr	r3, [r7, #8]
 8011c2e:	2b03      	cmp	r3, #3
 8011c30:	d836      	bhi.n	8011ca0 <DMA_CheckFifoParam+0xd8>
 8011c32:	a201      	add	r2, pc, #4	; (adr r2, 8011c38 <DMA_CheckFifoParam+0x70>)
 8011c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c38:	08011c49 	.word	0x08011c49
 8011c3c:	08011c4f 	.word	0x08011c4f
 8011c40:	08011c49 	.word	0x08011c49
 8011c44:	08011c61 	.word	0x08011c61
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8011c48:	2301      	movs	r3, #1
 8011c4a:	73fb      	strb	r3, [r7, #15]
      break;
 8011c4c:	e02f      	b.n	8011cae <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d024      	beq.n	8011ca4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8011c5a:	2301      	movs	r3, #1
 8011c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011c5e:	e021      	b.n	8011ca4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c64:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8011c68:	d11e      	bne.n	8011ca8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8011c6a:	2301      	movs	r3, #1
 8011c6c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8011c6e:	e01b      	b.n	8011ca8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8011c70:	68bb      	ldr	r3, [r7, #8]
 8011c72:	2b02      	cmp	r3, #2
 8011c74:	d902      	bls.n	8011c7c <DMA_CheckFifoParam+0xb4>
 8011c76:	2b03      	cmp	r3, #3
 8011c78:	d003      	beq.n	8011c82 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8011c7a:	e018      	b.n	8011cae <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8011c7c:	2301      	movs	r3, #1
 8011c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8011c80:	e015      	b.n	8011cae <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d00e      	beq.n	8011cac <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8011c8e:	2301      	movs	r3, #1
 8011c90:	73fb      	strb	r3, [r7, #15]
      break;
 8011c92:	e00b      	b.n	8011cac <DMA_CheckFifoParam+0xe4>
      break;
 8011c94:	bf00      	nop
 8011c96:	e00a      	b.n	8011cae <DMA_CheckFifoParam+0xe6>
      break;
 8011c98:	bf00      	nop
 8011c9a:	e008      	b.n	8011cae <DMA_CheckFifoParam+0xe6>
      break;
 8011c9c:	bf00      	nop
 8011c9e:	e006      	b.n	8011cae <DMA_CheckFifoParam+0xe6>
      break;
 8011ca0:	bf00      	nop
 8011ca2:	e004      	b.n	8011cae <DMA_CheckFifoParam+0xe6>
      break;
 8011ca4:	bf00      	nop
 8011ca6:	e002      	b.n	8011cae <DMA_CheckFifoParam+0xe6>
      break;   
 8011ca8:	bf00      	nop
 8011caa:	e000      	b.n	8011cae <DMA_CheckFifoParam+0xe6>
      break;
 8011cac:	bf00      	nop
    }
  } 
  
  return status; 
 8011cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8011cb0:	4618      	mov	r0, r3
 8011cb2:	3714      	adds	r7, #20
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cba:	4770      	bx	lr

08011cbc <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8011cbc:	b580      	push	{r7, lr}
 8011cbe:	b086      	sub	sp, #24
 8011cc0:	af00      	add	r7, sp, #0
 8011cc2:	60f8      	str	r0, [r7, #12]
 8011cc4:	60b9      	str	r1, [r7, #8]
 8011cc6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8011cca:	2301      	movs	r3, #1
 8011ccc:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8011cce:	4b23      	ldr	r3, [pc, #140]	; (8011d5c <HAL_FLASH_Program+0xa0>)
 8011cd0:	7e1b      	ldrb	r3, [r3, #24]
 8011cd2:	2b01      	cmp	r3, #1
 8011cd4:	d101      	bne.n	8011cda <HAL_FLASH_Program+0x1e>
 8011cd6:	2302      	movs	r3, #2
 8011cd8:	e03b      	b.n	8011d52 <HAL_FLASH_Program+0x96>
 8011cda:	4b20      	ldr	r3, [pc, #128]	; (8011d5c <HAL_FLASH_Program+0xa0>)
 8011cdc:	2201      	movs	r2, #1
 8011cde:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011ce0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011ce4:	f000 f924 	bl	8011f30 <FLASH_WaitForLastOperation>
 8011ce8:	4603      	mov	r3, r0
 8011cea:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8011cec:	7dfb      	ldrb	r3, [r7, #23]
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d12b      	bne.n	8011d4a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d105      	bne.n	8011d04 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8011cf8:	783b      	ldrb	r3, [r7, #0]
 8011cfa:	4619      	mov	r1, r3
 8011cfc:	68b8      	ldr	r0, [r7, #8]
 8011cfe:	f000 f9cd 	bl	801209c <FLASH_Program_Byte>
 8011d02:	e016      	b.n	8011d32 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	2b01      	cmp	r3, #1
 8011d08:	d105      	bne.n	8011d16 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8011d0a:	883b      	ldrh	r3, [r7, #0]
 8011d0c:	4619      	mov	r1, r3
 8011d0e:	68b8      	ldr	r0, [r7, #8]
 8011d10:	f000 f9a0 	bl	8012054 <FLASH_Program_HalfWord>
 8011d14:	e00d      	b.n	8011d32 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	2b02      	cmp	r3, #2
 8011d1a:	d105      	bne.n	8011d28 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8011d1c:	683b      	ldr	r3, [r7, #0]
 8011d1e:	4619      	mov	r1, r3
 8011d20:	68b8      	ldr	r0, [r7, #8]
 8011d22:	f000 f975 	bl	8012010 <FLASH_Program_Word>
 8011d26:	e004      	b.n	8011d32 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8011d28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011d2c:	68b8      	ldr	r0, [r7, #8]
 8011d2e:	f000 f93f 	bl	8011fb0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011d32:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011d36:	f000 f8fb 	bl	8011f30 <FLASH_WaitForLastOperation>
 8011d3a:	4603      	mov	r3, r0
 8011d3c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8011d3e:	4b08      	ldr	r3, [pc, #32]	; (8011d60 <HAL_FLASH_Program+0xa4>)
 8011d40:	691b      	ldr	r3, [r3, #16]
 8011d42:	4a07      	ldr	r2, [pc, #28]	; (8011d60 <HAL_FLASH_Program+0xa4>)
 8011d44:	f023 0301 	bic.w	r3, r3, #1
 8011d48:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8011d4a:	4b04      	ldr	r3, [pc, #16]	; (8011d5c <HAL_FLASH_Program+0xa0>)
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8011d50:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d52:	4618      	mov	r0, r3
 8011d54:	3718      	adds	r7, #24
 8011d56:	46bd      	mov	sp, r7
 8011d58:	bd80      	pop	{r7, pc}
 8011d5a:	bf00      	nop
 8011d5c:	20019050 	.word	0x20019050
 8011d60:	40023c00 	.word	0x40023c00

08011d64 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8011d64:	b580      	push	{r7, lr}
 8011d66:	b082      	sub	sp, #8
 8011d68:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8011d6a:	2300      	movs	r3, #0
 8011d6c:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8011d6e:	4b4b      	ldr	r3, [pc, #300]	; (8011e9c <HAL_FLASH_IRQHandler+0x138>)
 8011d70:	68db      	ldr	r3, [r3, #12]
 8011d72:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d020      	beq.n	8011dbc <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8011d7a:	4b49      	ldr	r3, [pc, #292]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011d7c:	781b      	ldrb	r3, [r3, #0]
 8011d7e:	b2db      	uxtb	r3, r3
 8011d80:	2b01      	cmp	r3, #1
 8011d82:	d107      	bne.n	8011d94 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8011d84:	4b46      	ldr	r3, [pc, #280]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011d86:	68db      	ldr	r3, [r3, #12]
 8011d88:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8011d8a:	4b45      	ldr	r3, [pc, #276]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8011d90:	60da      	str	r2, [r3, #12]
 8011d92:	e00b      	b.n	8011dac <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8011d94:	4b42      	ldr	r3, [pc, #264]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011d96:	781b      	ldrb	r3, [r3, #0]
 8011d98:	b2db      	uxtb	r3, r3
 8011d9a:	2b02      	cmp	r3, #2
 8011d9c:	d103      	bne.n	8011da6 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8011d9e:	4b40      	ldr	r3, [pc, #256]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011da0:	691b      	ldr	r3, [r3, #16]
 8011da2:	607b      	str	r3, [r7, #4]
 8011da4:	e002      	b.n	8011dac <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8011da6:	4b3e      	ldr	r3, [pc, #248]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011da8:	695b      	ldr	r3, [r3, #20]
 8011daa:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8011dac:	f000 f998 	bl	80120e0 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8011db0:	6878      	ldr	r0, [r7, #4]
 8011db2:	f000 f881 	bl	8011eb8 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8011db6:	4b3a      	ldr	r3, [pc, #232]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011db8:	2200      	movs	r2, #0
 8011dba:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8011dbc:	4b37      	ldr	r3, [pc, #220]	; (8011e9c <HAL_FLASH_IRQHandler+0x138>)
 8011dbe:	68db      	ldr	r3, [r3, #12]
 8011dc0:	f003 0301 	and.w	r3, r3, #1
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d04a      	beq.n	8011e5e <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8011dc8:	4b34      	ldr	r3, [pc, #208]	; (8011e9c <HAL_FLASH_IRQHandler+0x138>)
 8011dca:	2201      	movs	r2, #1
 8011dcc:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8011dce:	4b34      	ldr	r3, [pc, #208]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011dd0:	781b      	ldrb	r3, [r3, #0]
 8011dd2:	b2db      	uxtb	r3, r3
 8011dd4:	2b01      	cmp	r3, #1
 8011dd6:	d12d      	bne.n	8011e34 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8011dd8:	4b31      	ldr	r3, [pc, #196]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011dda:	685b      	ldr	r3, [r3, #4]
 8011ddc:	3b01      	subs	r3, #1
 8011dde:	4a30      	ldr	r2, [pc, #192]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011de0:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 8011de2:	4b2f      	ldr	r3, [pc, #188]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011de4:	685b      	ldr	r3, [r3, #4]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d015      	beq.n	8011e16 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8011dea:	4b2d      	ldr	r3, [pc, #180]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011dec:	68db      	ldr	r3, [r3, #12]
 8011dee:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8011df0:	6878      	ldr	r0, [r7, #4]
 8011df2:	f000 f857 	bl	8011ea4 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 8011df6:	4b2a      	ldr	r3, [pc, #168]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011df8:	68db      	ldr	r3, [r3, #12]
 8011dfa:	3301      	adds	r3, #1
 8011dfc:	4a28      	ldr	r2, [pc, #160]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011dfe:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8011e00:	4b27      	ldr	r3, [pc, #156]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e02:	68db      	ldr	r3, [r3, #12]
 8011e04:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8011e06:	4b26      	ldr	r3, [pc, #152]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e08:	7a1b      	ldrb	r3, [r3, #8]
 8011e0a:	b2db      	uxtb	r3, r3
 8011e0c:	4619      	mov	r1, r3
 8011e0e:	6878      	ldr	r0, [r7, #4]
 8011e10:	f000 fa50 	bl	80122b4 <FLASH_Erase_Sector>
 8011e14:	e023      	b.n	8011e5e <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8011e16:	f04f 33ff 	mov.w	r3, #4294967295
 8011e1a:	607b      	str	r3, [r7, #4]
 8011e1c:	4a20      	ldr	r2, [pc, #128]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8011e22:	4b1f      	ldr	r3, [pc, #124]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e24:	2200      	movs	r2, #0
 8011e26:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8011e28:	f000 fa8c 	bl	8012344 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8011e2c:	6878      	ldr	r0, [r7, #4]
 8011e2e:	f000 f839 	bl	8011ea4 <HAL_FLASH_EndOfOperationCallback>
 8011e32:	e014      	b.n	8011e5e <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 8011e34:	4b1a      	ldr	r3, [pc, #104]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e36:	781b      	ldrb	r3, [r3, #0]
 8011e38:	b2db      	uxtb	r3, r3
 8011e3a:	2b02      	cmp	r3, #2
 8011e3c:	d107      	bne.n	8011e4e <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8011e3e:	f000 fa81 	bl	8012344 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8011e42:	4b17      	ldr	r3, [pc, #92]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e44:	691b      	ldr	r3, [r3, #16]
 8011e46:	4618      	mov	r0, r3
 8011e48:	f000 f82c 	bl	8011ea4 <HAL_FLASH_EndOfOperationCallback>
 8011e4c:	e004      	b.n	8011e58 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8011e4e:	4b14      	ldr	r3, [pc, #80]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e50:	695b      	ldr	r3, [r3, #20]
 8011e52:	4618      	mov	r0, r3
 8011e54:	f000 f826 	bl	8011ea4 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8011e58:	4b11      	ldr	r3, [pc, #68]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e5a:	2200      	movs	r2, #0
 8011e5c:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8011e5e:	4b10      	ldr	r3, [pc, #64]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e60:	781b      	ldrb	r3, [r3, #0]
 8011e62:	b2db      	uxtb	r3, r3
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d114      	bne.n	8011e92 <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8011e68:	4b0c      	ldr	r3, [pc, #48]	; (8011e9c <HAL_FLASH_IRQHandler+0x138>)
 8011e6a:	691b      	ldr	r3, [r3, #16]
 8011e6c:	4a0b      	ldr	r2, [pc, #44]	; (8011e9c <HAL_FLASH_IRQHandler+0x138>)
 8011e6e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8011e72:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8011e74:	4b09      	ldr	r3, [pc, #36]	; (8011e9c <HAL_FLASH_IRQHandler+0x138>)
 8011e76:	691b      	ldr	r3, [r3, #16]
 8011e78:	4a08      	ldr	r2, [pc, #32]	; (8011e9c <HAL_FLASH_IRQHandler+0x138>)
 8011e7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8011e7e:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8011e80:	4b06      	ldr	r3, [pc, #24]	; (8011e9c <HAL_FLASH_IRQHandler+0x138>)
 8011e82:	691b      	ldr	r3, [r3, #16]
 8011e84:	4a05      	ldr	r2, [pc, #20]	; (8011e9c <HAL_FLASH_IRQHandler+0x138>)
 8011e86:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8011e8a:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8011e8c:	4b04      	ldr	r3, [pc, #16]	; (8011ea0 <HAL_FLASH_IRQHandler+0x13c>)
 8011e8e:	2200      	movs	r2, #0
 8011e90:	761a      	strb	r2, [r3, #24]
  }
}
 8011e92:	bf00      	nop
 8011e94:	3708      	adds	r7, #8
 8011e96:	46bd      	mov	sp, r7
 8011e98:	bd80      	pop	{r7, pc}
 8011e9a:	bf00      	nop
 8011e9c:	40023c00 	.word	0x40023c00
 8011ea0:	20019050 	.word	0x20019050

08011ea4 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8011ea4:	b480      	push	{r7}
 8011ea6:	b083      	sub	sp, #12
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8011eac:	bf00      	nop
 8011eae:	370c      	adds	r7, #12
 8011eb0:	46bd      	mov	sp, r7
 8011eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb6:	4770      	bx	lr

08011eb8 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8011eb8:	b480      	push	{r7}
 8011eba:	b083      	sub	sp, #12
 8011ebc:	af00      	add	r7, sp, #0
 8011ebe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8011ec0:	bf00      	nop
 8011ec2:	370c      	adds	r7, #12
 8011ec4:	46bd      	mov	sp, r7
 8011ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eca:	4770      	bx	lr

08011ecc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8011ecc:	b480      	push	{r7}
 8011ece:	b083      	sub	sp, #12
 8011ed0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8011ed2:	2300      	movs	r3, #0
 8011ed4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8011ed6:	4b0b      	ldr	r3, [pc, #44]	; (8011f04 <HAL_FLASH_Unlock+0x38>)
 8011ed8:	691b      	ldr	r3, [r3, #16]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	da0b      	bge.n	8011ef6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8011ede:	4b09      	ldr	r3, [pc, #36]	; (8011f04 <HAL_FLASH_Unlock+0x38>)
 8011ee0:	4a09      	ldr	r2, [pc, #36]	; (8011f08 <HAL_FLASH_Unlock+0x3c>)
 8011ee2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8011ee4:	4b07      	ldr	r3, [pc, #28]	; (8011f04 <HAL_FLASH_Unlock+0x38>)
 8011ee6:	4a09      	ldr	r2, [pc, #36]	; (8011f0c <HAL_FLASH_Unlock+0x40>)
 8011ee8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8011eea:	4b06      	ldr	r3, [pc, #24]	; (8011f04 <HAL_FLASH_Unlock+0x38>)
 8011eec:	691b      	ldr	r3, [r3, #16]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	da01      	bge.n	8011ef6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8011ef2:	2301      	movs	r3, #1
 8011ef4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8011ef6:	79fb      	ldrb	r3, [r7, #7]
}
 8011ef8:	4618      	mov	r0, r3
 8011efa:	370c      	adds	r7, #12
 8011efc:	46bd      	mov	sp, r7
 8011efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f02:	4770      	bx	lr
 8011f04:	40023c00 	.word	0x40023c00
 8011f08:	45670123 	.word	0x45670123
 8011f0c:	cdef89ab 	.word	0xcdef89ab

08011f10 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8011f10:	b480      	push	{r7}
 8011f12:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8011f14:	4b05      	ldr	r3, [pc, #20]	; (8011f2c <HAL_FLASH_Lock+0x1c>)
 8011f16:	691b      	ldr	r3, [r3, #16]
 8011f18:	4a04      	ldr	r2, [pc, #16]	; (8011f2c <HAL_FLASH_Lock+0x1c>)
 8011f1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011f1e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8011f20:	2300      	movs	r3, #0
}
 8011f22:	4618      	mov	r0, r3
 8011f24:	46bd      	mov	sp, r7
 8011f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f2a:	4770      	bx	lr
 8011f2c:	40023c00 	.word	0x40023c00

08011f30 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8011f30:	b580      	push	{r7, lr}
 8011f32:	b084      	sub	sp, #16
 8011f34:	af00      	add	r7, sp, #0
 8011f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8011f38:	2300      	movs	r3, #0
 8011f3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8011f3c:	4b1a      	ldr	r3, [pc, #104]	; (8011fa8 <FLASH_WaitForLastOperation+0x78>)
 8011f3e:	2200      	movs	r2, #0
 8011f40:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8011f42:	f7fe fc15 	bl	8010770 <HAL_GetTick>
 8011f46:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011f48:	e010      	b.n	8011f6c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f50:	d00c      	beq.n	8011f6c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d007      	beq.n	8011f68 <FLASH_WaitForLastOperation+0x38>
 8011f58:	f7fe fc0a 	bl	8010770 <HAL_GetTick>
 8011f5c:	4602      	mov	r2, r0
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	1ad3      	subs	r3, r2, r3
 8011f62:	687a      	ldr	r2, [r7, #4]
 8011f64:	429a      	cmp	r2, r3
 8011f66:	d201      	bcs.n	8011f6c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8011f68:	2303      	movs	r3, #3
 8011f6a:	e019      	b.n	8011fa0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011f6c:	4b0f      	ldr	r3, [pc, #60]	; (8011fac <FLASH_WaitForLastOperation+0x7c>)
 8011f6e:	68db      	ldr	r3, [r3, #12]
 8011f70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d1e8      	bne.n	8011f4a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8011f78:	4b0c      	ldr	r3, [pc, #48]	; (8011fac <FLASH_WaitForLastOperation+0x7c>)
 8011f7a:	68db      	ldr	r3, [r3, #12]
 8011f7c:	f003 0301 	and.w	r3, r3, #1
 8011f80:	2b00      	cmp	r3, #0
 8011f82:	d002      	beq.n	8011f8a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8011f84:	4b09      	ldr	r3, [pc, #36]	; (8011fac <FLASH_WaitForLastOperation+0x7c>)
 8011f86:	2201      	movs	r2, #1
 8011f88:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8011f8a:	4b08      	ldr	r3, [pc, #32]	; (8011fac <FLASH_WaitForLastOperation+0x7c>)
 8011f8c:	68db      	ldr	r3, [r3, #12]
 8011f8e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d003      	beq.n	8011f9e <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8011f96:	f000 f8a3 	bl	80120e0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8011f9a:	2301      	movs	r3, #1
 8011f9c:	e000      	b.n	8011fa0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8011f9e:	2300      	movs	r3, #0
  
}  
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	3710      	adds	r7, #16
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd80      	pop	{r7, pc}
 8011fa8:	20019050 	.word	0x20019050
 8011fac:	40023c00 	.word	0x40023c00

08011fb0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8011fb0:	b490      	push	{r4, r7}
 8011fb2:	b084      	sub	sp, #16
 8011fb4:	af00      	add	r7, sp, #0
 8011fb6:	60f8      	str	r0, [r7, #12]
 8011fb8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011fbc:	4b13      	ldr	r3, [pc, #76]	; (801200c <FLASH_Program_DoubleWord+0x5c>)
 8011fbe:	691b      	ldr	r3, [r3, #16]
 8011fc0:	4a12      	ldr	r2, [pc, #72]	; (801200c <FLASH_Program_DoubleWord+0x5c>)
 8011fc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011fc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8011fc8:	4b10      	ldr	r3, [pc, #64]	; (801200c <FLASH_Program_DoubleWord+0x5c>)
 8011fca:	691b      	ldr	r3, [r3, #16]
 8011fcc:	4a0f      	ldr	r2, [pc, #60]	; (801200c <FLASH_Program_DoubleWord+0x5c>)
 8011fce:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8011fd2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8011fd4:	4b0d      	ldr	r3, [pc, #52]	; (801200c <FLASH_Program_DoubleWord+0x5c>)
 8011fd6:	691b      	ldr	r3, [r3, #16]
 8011fd8:	4a0c      	ldr	r2, [pc, #48]	; (801200c <FLASH_Program_DoubleWord+0x5c>)
 8011fda:	f043 0301 	orr.w	r3, r3, #1
 8011fde:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	683a      	ldr	r2, [r7, #0]
 8011fe4:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8011fe6:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8011fea:	e9d7 1200 	ldrd	r1, r2, [r7]
 8011fee:	f04f 0300 	mov.w	r3, #0
 8011ff2:	f04f 0400 	mov.w	r4, #0
 8011ff6:	0013      	movs	r3, r2
 8011ff8:	2400      	movs	r4, #0
 8011ffa:	68fa      	ldr	r2, [r7, #12]
 8011ffc:	3204      	adds	r2, #4
 8011ffe:	6013      	str	r3, [r2, #0]
}
 8012000:	bf00      	nop
 8012002:	3710      	adds	r7, #16
 8012004:	46bd      	mov	sp, r7
 8012006:	bc90      	pop	{r4, r7}
 8012008:	4770      	bx	lr
 801200a:	bf00      	nop
 801200c:	40023c00 	.word	0x40023c00

08012010 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8012010:	b480      	push	{r7}
 8012012:	b083      	sub	sp, #12
 8012014:	af00      	add	r7, sp, #0
 8012016:	6078      	str	r0, [r7, #4]
 8012018:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801201a:	4b0d      	ldr	r3, [pc, #52]	; (8012050 <FLASH_Program_Word+0x40>)
 801201c:	691b      	ldr	r3, [r3, #16]
 801201e:	4a0c      	ldr	r2, [pc, #48]	; (8012050 <FLASH_Program_Word+0x40>)
 8012020:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012024:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8012026:	4b0a      	ldr	r3, [pc, #40]	; (8012050 <FLASH_Program_Word+0x40>)
 8012028:	691b      	ldr	r3, [r3, #16]
 801202a:	4a09      	ldr	r2, [pc, #36]	; (8012050 <FLASH_Program_Word+0x40>)
 801202c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012030:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8012032:	4b07      	ldr	r3, [pc, #28]	; (8012050 <FLASH_Program_Word+0x40>)
 8012034:	691b      	ldr	r3, [r3, #16]
 8012036:	4a06      	ldr	r2, [pc, #24]	; (8012050 <FLASH_Program_Word+0x40>)
 8012038:	f043 0301 	orr.w	r3, r3, #1
 801203c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	683a      	ldr	r2, [r7, #0]
 8012042:	601a      	str	r2, [r3, #0]
}
 8012044:	bf00      	nop
 8012046:	370c      	adds	r7, #12
 8012048:	46bd      	mov	sp, r7
 801204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801204e:	4770      	bx	lr
 8012050:	40023c00 	.word	0x40023c00

08012054 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8012054:	b480      	push	{r7}
 8012056:	b083      	sub	sp, #12
 8012058:	af00      	add	r7, sp, #0
 801205a:	6078      	str	r0, [r7, #4]
 801205c:	460b      	mov	r3, r1
 801205e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8012060:	4b0d      	ldr	r3, [pc, #52]	; (8012098 <FLASH_Program_HalfWord+0x44>)
 8012062:	691b      	ldr	r3, [r3, #16]
 8012064:	4a0c      	ldr	r2, [pc, #48]	; (8012098 <FLASH_Program_HalfWord+0x44>)
 8012066:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801206a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 801206c:	4b0a      	ldr	r3, [pc, #40]	; (8012098 <FLASH_Program_HalfWord+0x44>)
 801206e:	691b      	ldr	r3, [r3, #16]
 8012070:	4a09      	ldr	r2, [pc, #36]	; (8012098 <FLASH_Program_HalfWord+0x44>)
 8012072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012076:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8012078:	4b07      	ldr	r3, [pc, #28]	; (8012098 <FLASH_Program_HalfWord+0x44>)
 801207a:	691b      	ldr	r3, [r3, #16]
 801207c:	4a06      	ldr	r2, [pc, #24]	; (8012098 <FLASH_Program_HalfWord+0x44>)
 801207e:	f043 0301 	orr.w	r3, r3, #1
 8012082:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	887a      	ldrh	r2, [r7, #2]
 8012088:	801a      	strh	r2, [r3, #0]
}
 801208a:	bf00      	nop
 801208c:	370c      	adds	r7, #12
 801208e:	46bd      	mov	sp, r7
 8012090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012094:	4770      	bx	lr
 8012096:	bf00      	nop
 8012098:	40023c00 	.word	0x40023c00

0801209c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 801209c:	b480      	push	{r7}
 801209e:	b083      	sub	sp, #12
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	6078      	str	r0, [r7, #4]
 80120a4:	460b      	mov	r3, r1
 80120a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80120a8:	4b0c      	ldr	r3, [pc, #48]	; (80120dc <FLASH_Program_Byte+0x40>)
 80120aa:	691b      	ldr	r3, [r3, #16]
 80120ac:	4a0b      	ldr	r2, [pc, #44]	; (80120dc <FLASH_Program_Byte+0x40>)
 80120ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80120b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80120b4:	4b09      	ldr	r3, [pc, #36]	; (80120dc <FLASH_Program_Byte+0x40>)
 80120b6:	4a09      	ldr	r2, [pc, #36]	; (80120dc <FLASH_Program_Byte+0x40>)
 80120b8:	691b      	ldr	r3, [r3, #16]
 80120ba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80120bc:	4b07      	ldr	r3, [pc, #28]	; (80120dc <FLASH_Program_Byte+0x40>)
 80120be:	691b      	ldr	r3, [r3, #16]
 80120c0:	4a06      	ldr	r2, [pc, #24]	; (80120dc <FLASH_Program_Byte+0x40>)
 80120c2:	f043 0301 	orr.w	r3, r3, #1
 80120c6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	78fa      	ldrb	r2, [r7, #3]
 80120cc:	701a      	strb	r2, [r3, #0]
}
 80120ce:	bf00      	nop
 80120d0:	370c      	adds	r7, #12
 80120d2:	46bd      	mov	sp, r7
 80120d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120d8:	4770      	bx	lr
 80120da:	bf00      	nop
 80120dc:	40023c00 	.word	0x40023c00

080120e0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80120e0:	b480      	push	{r7}
 80120e2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80120e4:	4b27      	ldr	r3, [pc, #156]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 80120e6:	68db      	ldr	r3, [r3, #12]
 80120e8:	f003 0310 	and.w	r3, r3, #16
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d008      	beq.n	8012102 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80120f0:	4b25      	ldr	r3, [pc, #148]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 80120f2:	69db      	ldr	r3, [r3, #28]
 80120f4:	f043 0310 	orr.w	r3, r3, #16
 80120f8:	4a23      	ldr	r2, [pc, #140]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 80120fa:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80120fc:	4b21      	ldr	r3, [pc, #132]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 80120fe:	2210      	movs	r2, #16
 8012100:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8012102:	4b20      	ldr	r3, [pc, #128]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 8012104:	68db      	ldr	r3, [r3, #12]
 8012106:	f003 0320 	and.w	r3, r3, #32
 801210a:	2b00      	cmp	r3, #0
 801210c:	d008      	beq.n	8012120 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 801210e:	4b1e      	ldr	r3, [pc, #120]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 8012110:	69db      	ldr	r3, [r3, #28]
 8012112:	f043 0308 	orr.w	r3, r3, #8
 8012116:	4a1c      	ldr	r2, [pc, #112]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 8012118:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 801211a:	4b1a      	ldr	r3, [pc, #104]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 801211c:	2220      	movs	r2, #32
 801211e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8012120:	4b18      	ldr	r3, [pc, #96]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 8012122:	68db      	ldr	r3, [r3, #12]
 8012124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012128:	2b00      	cmp	r3, #0
 801212a:	d008      	beq.n	801213e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 801212c:	4b16      	ldr	r3, [pc, #88]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 801212e:	69db      	ldr	r3, [r3, #28]
 8012130:	f043 0304 	orr.w	r3, r3, #4
 8012134:	4a14      	ldr	r2, [pc, #80]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 8012136:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8012138:	4b12      	ldr	r3, [pc, #72]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 801213a:	2240      	movs	r2, #64	; 0x40
 801213c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 801213e:	4b11      	ldr	r3, [pc, #68]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 8012140:	68db      	ldr	r3, [r3, #12]
 8012142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012146:	2b00      	cmp	r3, #0
 8012148:	d008      	beq.n	801215c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 801214a:	4b0f      	ldr	r3, [pc, #60]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 801214c:	69db      	ldr	r3, [r3, #28]
 801214e:	f043 0302 	orr.w	r3, r3, #2
 8012152:	4a0d      	ldr	r2, [pc, #52]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 8012154:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8012156:	4b0b      	ldr	r3, [pc, #44]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 8012158:	2280      	movs	r2, #128	; 0x80
 801215a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 801215c:	4b09      	ldr	r3, [pc, #36]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 801215e:	68db      	ldr	r3, [r3, #12]
 8012160:	f003 0302 	and.w	r3, r3, #2
 8012164:	2b00      	cmp	r3, #0
 8012166:	d008      	beq.n	801217a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8012168:	4b07      	ldr	r3, [pc, #28]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 801216a:	69db      	ldr	r3, [r3, #28]
 801216c:	f043 0320 	orr.w	r3, r3, #32
 8012170:	4a05      	ldr	r2, [pc, #20]	; (8012188 <FLASH_SetErrorCode+0xa8>)
 8012172:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8012174:	4b03      	ldr	r3, [pc, #12]	; (8012184 <FLASH_SetErrorCode+0xa4>)
 8012176:	2202      	movs	r2, #2
 8012178:	60da      	str	r2, [r3, #12]
  }
}
 801217a:	bf00      	nop
 801217c:	46bd      	mov	sp, r7
 801217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012182:	4770      	bx	lr
 8012184:	40023c00 	.word	0x40023c00
 8012188:	20019050 	.word	0x20019050

0801218c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 801218c:	b580      	push	{r7, lr}
 801218e:	b084      	sub	sp, #16
 8012190:	af00      	add	r7, sp, #0
 8012192:	6078      	str	r0, [r7, #4]
 8012194:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8012196:	2301      	movs	r3, #1
 8012198:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 801219a:	2300      	movs	r3, #0
 801219c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801219e:	4b31      	ldr	r3, [pc, #196]	; (8012264 <HAL_FLASHEx_Erase+0xd8>)
 80121a0:	7e1b      	ldrb	r3, [r3, #24]
 80121a2:	2b01      	cmp	r3, #1
 80121a4:	d101      	bne.n	80121aa <HAL_FLASHEx_Erase+0x1e>
 80121a6:	2302      	movs	r3, #2
 80121a8:	e058      	b.n	801225c <HAL_FLASHEx_Erase+0xd0>
 80121aa:	4b2e      	ldr	r3, [pc, #184]	; (8012264 <HAL_FLASHEx_Erase+0xd8>)
 80121ac:	2201      	movs	r2, #1
 80121ae:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80121b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80121b4:	f7ff febc 	bl	8011f30 <FLASH_WaitForLastOperation>
 80121b8:	4603      	mov	r3, r0
 80121ba:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80121bc:	7bfb      	ldrb	r3, [r7, #15]
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d148      	bne.n	8012254 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80121c2:	683b      	ldr	r3, [r7, #0]
 80121c4:	f04f 32ff 	mov.w	r2, #4294967295
 80121c8:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	2b01      	cmp	r3, #1
 80121d0:	d115      	bne.n	80121fe <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	691b      	ldr	r3, [r3, #16]
 80121d6:	b2da      	uxtb	r2, r3
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	685b      	ldr	r3, [r3, #4]
 80121dc:	4619      	mov	r1, r3
 80121de:	4610      	mov	r0, r2
 80121e0:	f000 f844 	bl	801226c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80121e4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80121e8:	f7ff fea2 	bl	8011f30 <FLASH_WaitForLastOperation>
 80121ec:	4603      	mov	r3, r0
 80121ee:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80121f0:	4b1d      	ldr	r3, [pc, #116]	; (8012268 <HAL_FLASHEx_Erase+0xdc>)
 80121f2:	691b      	ldr	r3, [r3, #16]
 80121f4:	4a1c      	ldr	r2, [pc, #112]	; (8012268 <HAL_FLASHEx_Erase+0xdc>)
 80121f6:	f023 0304 	bic.w	r3, r3, #4
 80121fa:	6113      	str	r3, [r2, #16]
 80121fc:	e028      	b.n	8012250 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	689b      	ldr	r3, [r3, #8]
 8012202:	60bb      	str	r3, [r7, #8]
 8012204:	e01c      	b.n	8012240 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	691b      	ldr	r3, [r3, #16]
 801220a:	b2db      	uxtb	r3, r3
 801220c:	4619      	mov	r1, r3
 801220e:	68b8      	ldr	r0, [r7, #8]
 8012210:	f000 f850 	bl	80122b4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8012214:	f24c 3050 	movw	r0, #50000	; 0xc350
 8012218:	f7ff fe8a 	bl	8011f30 <FLASH_WaitForLastOperation>
 801221c:	4603      	mov	r3, r0
 801221e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8012220:	4b11      	ldr	r3, [pc, #68]	; (8012268 <HAL_FLASHEx_Erase+0xdc>)
 8012222:	691b      	ldr	r3, [r3, #16]
 8012224:	4a10      	ldr	r2, [pc, #64]	; (8012268 <HAL_FLASHEx_Erase+0xdc>)
 8012226:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 801222a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 801222c:	7bfb      	ldrb	r3, [r7, #15]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d003      	beq.n	801223a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8012232:	683b      	ldr	r3, [r7, #0]
 8012234:	68ba      	ldr	r2, [r7, #8]
 8012236:	601a      	str	r2, [r3, #0]
          break;
 8012238:	e00a      	b.n	8012250 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801223a:	68bb      	ldr	r3, [r7, #8]
 801223c:	3301      	adds	r3, #1
 801223e:	60bb      	str	r3, [r7, #8]
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	68da      	ldr	r2, [r3, #12]
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	689b      	ldr	r3, [r3, #8]
 8012248:	4413      	add	r3, r2
 801224a:	68ba      	ldr	r2, [r7, #8]
 801224c:	429a      	cmp	r2, r3
 801224e:	d3da      	bcc.n	8012206 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8012250:	f000 f878 	bl	8012344 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8012254:	4b03      	ldr	r3, [pc, #12]	; (8012264 <HAL_FLASHEx_Erase+0xd8>)
 8012256:	2200      	movs	r2, #0
 8012258:	761a      	strb	r2, [r3, #24]

  return status;
 801225a:	7bfb      	ldrb	r3, [r7, #15]
}
 801225c:	4618      	mov	r0, r3
 801225e:	3710      	adds	r7, #16
 8012260:	46bd      	mov	sp, r7
 8012262:	bd80      	pop	{r7, pc}
 8012264:	20019050 	.word	0x20019050
 8012268:	40023c00 	.word	0x40023c00

0801226c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 801226c:	b480      	push	{r7}
 801226e:	b083      	sub	sp, #12
 8012270:	af00      	add	r7, sp, #0
 8012272:	4603      	mov	r3, r0
 8012274:	6039      	str	r1, [r7, #0]
 8012276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8012278:	4b0d      	ldr	r3, [pc, #52]	; (80122b0 <FLASH_MassErase+0x44>)
 801227a:	691b      	ldr	r3, [r3, #16]
 801227c:	4a0c      	ldr	r2, [pc, #48]	; (80122b0 <FLASH_MassErase+0x44>)
 801227e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012282:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8012284:	4b0a      	ldr	r3, [pc, #40]	; (80122b0 <FLASH_MassErase+0x44>)
 8012286:	691b      	ldr	r3, [r3, #16]
 8012288:	4a09      	ldr	r2, [pc, #36]	; (80122b0 <FLASH_MassErase+0x44>)
 801228a:	f043 0304 	orr.w	r3, r3, #4
 801228e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8012290:	4b07      	ldr	r3, [pc, #28]	; (80122b0 <FLASH_MassErase+0x44>)
 8012292:	691a      	ldr	r2, [r3, #16]
 8012294:	79fb      	ldrb	r3, [r7, #7]
 8012296:	021b      	lsls	r3, r3, #8
 8012298:	4313      	orrs	r3, r2
 801229a:	4a05      	ldr	r2, [pc, #20]	; (80122b0 <FLASH_MassErase+0x44>)
 801229c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80122a0:	6113      	str	r3, [r2, #16]
}
 80122a2:	bf00      	nop
 80122a4:	370c      	adds	r7, #12
 80122a6:	46bd      	mov	sp, r7
 80122a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ac:	4770      	bx	lr
 80122ae:	bf00      	nop
 80122b0:	40023c00 	.word	0x40023c00

080122b4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80122b4:	b480      	push	{r7}
 80122b6:	b085      	sub	sp, #20
 80122b8:	af00      	add	r7, sp, #0
 80122ba:	6078      	str	r0, [r7, #4]
 80122bc:	460b      	mov	r3, r1
 80122be:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80122c0:	2300      	movs	r3, #0
 80122c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80122c4:	78fb      	ldrb	r3, [r7, #3]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d102      	bne.n	80122d0 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80122ca:	2300      	movs	r3, #0
 80122cc:	60fb      	str	r3, [r7, #12]
 80122ce:	e010      	b.n	80122f2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80122d0:	78fb      	ldrb	r3, [r7, #3]
 80122d2:	2b01      	cmp	r3, #1
 80122d4:	d103      	bne.n	80122de <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80122d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80122da:	60fb      	str	r3, [r7, #12]
 80122dc:	e009      	b.n	80122f2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80122de:	78fb      	ldrb	r3, [r7, #3]
 80122e0:	2b02      	cmp	r3, #2
 80122e2:	d103      	bne.n	80122ec <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80122e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80122e8:	60fb      	str	r3, [r7, #12]
 80122ea:	e002      	b.n	80122f2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80122ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80122f0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80122f2:	4b13      	ldr	r3, [pc, #76]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 80122f4:	691b      	ldr	r3, [r3, #16]
 80122f6:	4a12      	ldr	r2, [pc, #72]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 80122f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80122fc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80122fe:	4b10      	ldr	r3, [pc, #64]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 8012300:	691a      	ldr	r2, [r3, #16]
 8012302:	490f      	ldr	r1, [pc, #60]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	4313      	orrs	r3, r2
 8012308:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 801230a:	4b0d      	ldr	r3, [pc, #52]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 801230c:	691b      	ldr	r3, [r3, #16]
 801230e:	4a0c      	ldr	r2, [pc, #48]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 8012310:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8012314:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8012316:	4b0a      	ldr	r3, [pc, #40]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 8012318:	691a      	ldr	r2, [r3, #16]
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	00db      	lsls	r3, r3, #3
 801231e:	4313      	orrs	r3, r2
 8012320:	4a07      	ldr	r2, [pc, #28]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 8012322:	f043 0302 	orr.w	r3, r3, #2
 8012326:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8012328:	4b05      	ldr	r3, [pc, #20]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 801232a:	691b      	ldr	r3, [r3, #16]
 801232c:	4a04      	ldr	r2, [pc, #16]	; (8012340 <FLASH_Erase_Sector+0x8c>)
 801232e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012332:	6113      	str	r3, [r2, #16]
}
 8012334:	bf00      	nop
 8012336:	3714      	adds	r7, #20
 8012338:	46bd      	mov	sp, r7
 801233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801233e:	4770      	bx	lr
 8012340:	40023c00 	.word	0x40023c00

08012344 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8012344:	b480      	push	{r7}
 8012346:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8012348:	4b20      	ldr	r3, [pc, #128]	; (80123cc <FLASH_FlushCaches+0x88>)
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012350:	2b00      	cmp	r3, #0
 8012352:	d017      	beq.n	8012384 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8012354:	4b1d      	ldr	r3, [pc, #116]	; (80123cc <FLASH_FlushCaches+0x88>)
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	4a1c      	ldr	r2, [pc, #112]	; (80123cc <FLASH_FlushCaches+0x88>)
 801235a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801235e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8012360:	4b1a      	ldr	r3, [pc, #104]	; (80123cc <FLASH_FlushCaches+0x88>)
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	4a19      	ldr	r2, [pc, #100]	; (80123cc <FLASH_FlushCaches+0x88>)
 8012366:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801236a:	6013      	str	r3, [r2, #0]
 801236c:	4b17      	ldr	r3, [pc, #92]	; (80123cc <FLASH_FlushCaches+0x88>)
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	4a16      	ldr	r2, [pc, #88]	; (80123cc <FLASH_FlushCaches+0x88>)
 8012372:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012376:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8012378:	4b14      	ldr	r3, [pc, #80]	; (80123cc <FLASH_FlushCaches+0x88>)
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	4a13      	ldr	r2, [pc, #76]	; (80123cc <FLASH_FlushCaches+0x88>)
 801237e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012382:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8012384:	4b11      	ldr	r3, [pc, #68]	; (80123cc <FLASH_FlushCaches+0x88>)
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801238c:	2b00      	cmp	r3, #0
 801238e:	d017      	beq.n	80123c0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8012390:	4b0e      	ldr	r3, [pc, #56]	; (80123cc <FLASH_FlushCaches+0x88>)
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	4a0d      	ldr	r2, [pc, #52]	; (80123cc <FLASH_FlushCaches+0x88>)
 8012396:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801239a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 801239c:	4b0b      	ldr	r3, [pc, #44]	; (80123cc <FLASH_FlushCaches+0x88>)
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	4a0a      	ldr	r2, [pc, #40]	; (80123cc <FLASH_FlushCaches+0x88>)
 80123a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80123a6:	6013      	str	r3, [r2, #0]
 80123a8:	4b08      	ldr	r3, [pc, #32]	; (80123cc <FLASH_FlushCaches+0x88>)
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	4a07      	ldr	r2, [pc, #28]	; (80123cc <FLASH_FlushCaches+0x88>)
 80123ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80123b2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80123b4:	4b05      	ldr	r3, [pc, #20]	; (80123cc <FLASH_FlushCaches+0x88>)
 80123b6:	681b      	ldr	r3, [r3, #0]
 80123b8:	4a04      	ldr	r2, [pc, #16]	; (80123cc <FLASH_FlushCaches+0x88>)
 80123ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80123be:	6013      	str	r3, [r2, #0]
  }
}
 80123c0:	bf00      	nop
 80123c2:	46bd      	mov	sp, r7
 80123c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123c8:	4770      	bx	lr
 80123ca:	bf00      	nop
 80123cc:	40023c00 	.word	0x40023c00

080123d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80123d0:	b480      	push	{r7}
 80123d2:	b089      	sub	sp, #36	; 0x24
 80123d4:	af00      	add	r7, sp, #0
 80123d6:	6078      	str	r0, [r7, #4]
 80123d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80123da:	2300      	movs	r3, #0
 80123dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80123de:	2300      	movs	r3, #0
 80123e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80123e2:	2300      	movs	r3, #0
 80123e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80123e6:	2300      	movs	r3, #0
 80123e8:	61fb      	str	r3, [r7, #28]
 80123ea:	e16b      	b.n	80126c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80123ec:	2201      	movs	r2, #1
 80123ee:	69fb      	ldr	r3, [r7, #28]
 80123f0:	fa02 f303 	lsl.w	r3, r2, r3
 80123f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80123f6:	683b      	ldr	r3, [r7, #0]
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	697a      	ldr	r2, [r7, #20]
 80123fc:	4013      	ands	r3, r2
 80123fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8012400:	693a      	ldr	r2, [r7, #16]
 8012402:	697b      	ldr	r3, [r7, #20]
 8012404:	429a      	cmp	r2, r3
 8012406:	f040 815a 	bne.w	80126be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801240a:	683b      	ldr	r3, [r7, #0]
 801240c:	685b      	ldr	r3, [r3, #4]
 801240e:	2b01      	cmp	r3, #1
 8012410:	d00b      	beq.n	801242a <HAL_GPIO_Init+0x5a>
 8012412:	683b      	ldr	r3, [r7, #0]
 8012414:	685b      	ldr	r3, [r3, #4]
 8012416:	2b02      	cmp	r3, #2
 8012418:	d007      	beq.n	801242a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801241a:	683b      	ldr	r3, [r7, #0]
 801241c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801241e:	2b11      	cmp	r3, #17
 8012420:	d003      	beq.n	801242a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8012422:	683b      	ldr	r3, [r7, #0]
 8012424:	685b      	ldr	r3, [r3, #4]
 8012426:	2b12      	cmp	r3, #18
 8012428:	d130      	bne.n	801248c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	689b      	ldr	r3, [r3, #8]
 801242e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8012430:	69fb      	ldr	r3, [r7, #28]
 8012432:	005b      	lsls	r3, r3, #1
 8012434:	2203      	movs	r2, #3
 8012436:	fa02 f303 	lsl.w	r3, r2, r3
 801243a:	43db      	mvns	r3, r3
 801243c:	69ba      	ldr	r2, [r7, #24]
 801243e:	4013      	ands	r3, r2
 8012440:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8012442:	683b      	ldr	r3, [r7, #0]
 8012444:	68da      	ldr	r2, [r3, #12]
 8012446:	69fb      	ldr	r3, [r7, #28]
 8012448:	005b      	lsls	r3, r3, #1
 801244a:	fa02 f303 	lsl.w	r3, r2, r3
 801244e:	69ba      	ldr	r2, [r7, #24]
 8012450:	4313      	orrs	r3, r2
 8012452:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	69ba      	ldr	r2, [r7, #24]
 8012458:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	685b      	ldr	r3, [r3, #4]
 801245e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8012460:	2201      	movs	r2, #1
 8012462:	69fb      	ldr	r3, [r7, #28]
 8012464:	fa02 f303 	lsl.w	r3, r2, r3
 8012468:	43db      	mvns	r3, r3
 801246a:	69ba      	ldr	r2, [r7, #24]
 801246c:	4013      	ands	r3, r2
 801246e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8012470:	683b      	ldr	r3, [r7, #0]
 8012472:	685b      	ldr	r3, [r3, #4]
 8012474:	091b      	lsrs	r3, r3, #4
 8012476:	f003 0201 	and.w	r2, r3, #1
 801247a:	69fb      	ldr	r3, [r7, #28]
 801247c:	fa02 f303 	lsl.w	r3, r2, r3
 8012480:	69ba      	ldr	r2, [r7, #24]
 8012482:	4313      	orrs	r3, r2
 8012484:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	69ba      	ldr	r2, [r7, #24]
 801248a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	68db      	ldr	r3, [r3, #12]
 8012490:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8012492:	69fb      	ldr	r3, [r7, #28]
 8012494:	005b      	lsls	r3, r3, #1
 8012496:	2203      	movs	r2, #3
 8012498:	fa02 f303 	lsl.w	r3, r2, r3
 801249c:	43db      	mvns	r3, r3
 801249e:	69ba      	ldr	r2, [r7, #24]
 80124a0:	4013      	ands	r3, r2
 80124a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80124a4:	683b      	ldr	r3, [r7, #0]
 80124a6:	689a      	ldr	r2, [r3, #8]
 80124a8:	69fb      	ldr	r3, [r7, #28]
 80124aa:	005b      	lsls	r3, r3, #1
 80124ac:	fa02 f303 	lsl.w	r3, r2, r3
 80124b0:	69ba      	ldr	r2, [r7, #24]
 80124b2:	4313      	orrs	r3, r2
 80124b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	69ba      	ldr	r2, [r7, #24]
 80124ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80124bc:	683b      	ldr	r3, [r7, #0]
 80124be:	685b      	ldr	r3, [r3, #4]
 80124c0:	2b02      	cmp	r3, #2
 80124c2:	d003      	beq.n	80124cc <HAL_GPIO_Init+0xfc>
 80124c4:	683b      	ldr	r3, [r7, #0]
 80124c6:	685b      	ldr	r3, [r3, #4]
 80124c8:	2b12      	cmp	r3, #18
 80124ca:	d123      	bne.n	8012514 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80124cc:	69fb      	ldr	r3, [r7, #28]
 80124ce:	08da      	lsrs	r2, r3, #3
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	3208      	adds	r2, #8
 80124d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80124da:	69fb      	ldr	r3, [r7, #28]
 80124dc:	f003 0307 	and.w	r3, r3, #7
 80124e0:	009b      	lsls	r3, r3, #2
 80124e2:	220f      	movs	r2, #15
 80124e4:	fa02 f303 	lsl.w	r3, r2, r3
 80124e8:	43db      	mvns	r3, r3
 80124ea:	69ba      	ldr	r2, [r7, #24]
 80124ec:	4013      	ands	r3, r2
 80124ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80124f0:	683b      	ldr	r3, [r7, #0]
 80124f2:	691a      	ldr	r2, [r3, #16]
 80124f4:	69fb      	ldr	r3, [r7, #28]
 80124f6:	f003 0307 	and.w	r3, r3, #7
 80124fa:	009b      	lsls	r3, r3, #2
 80124fc:	fa02 f303 	lsl.w	r3, r2, r3
 8012500:	69ba      	ldr	r2, [r7, #24]
 8012502:	4313      	orrs	r3, r2
 8012504:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8012506:	69fb      	ldr	r3, [r7, #28]
 8012508:	08da      	lsrs	r2, r3, #3
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	3208      	adds	r2, #8
 801250e:	69b9      	ldr	r1, [r7, #24]
 8012510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 801251a:	69fb      	ldr	r3, [r7, #28]
 801251c:	005b      	lsls	r3, r3, #1
 801251e:	2203      	movs	r2, #3
 8012520:	fa02 f303 	lsl.w	r3, r2, r3
 8012524:	43db      	mvns	r3, r3
 8012526:	69ba      	ldr	r2, [r7, #24]
 8012528:	4013      	ands	r3, r2
 801252a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 801252c:	683b      	ldr	r3, [r7, #0]
 801252e:	685b      	ldr	r3, [r3, #4]
 8012530:	f003 0203 	and.w	r2, r3, #3
 8012534:	69fb      	ldr	r3, [r7, #28]
 8012536:	005b      	lsls	r3, r3, #1
 8012538:	fa02 f303 	lsl.w	r3, r2, r3
 801253c:	69ba      	ldr	r2, [r7, #24]
 801253e:	4313      	orrs	r3, r2
 8012540:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	69ba      	ldr	r2, [r7, #24]
 8012546:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8012548:	683b      	ldr	r3, [r7, #0]
 801254a:	685b      	ldr	r3, [r3, #4]
 801254c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012550:	2b00      	cmp	r3, #0
 8012552:	f000 80b4 	beq.w	80126be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8012556:	2300      	movs	r3, #0
 8012558:	60fb      	str	r3, [r7, #12]
 801255a:	4b5f      	ldr	r3, [pc, #380]	; (80126d8 <HAL_GPIO_Init+0x308>)
 801255c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801255e:	4a5e      	ldr	r2, [pc, #376]	; (80126d8 <HAL_GPIO_Init+0x308>)
 8012560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8012564:	6453      	str	r3, [r2, #68]	; 0x44
 8012566:	4b5c      	ldr	r3, [pc, #368]	; (80126d8 <HAL_GPIO_Init+0x308>)
 8012568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801256a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801256e:	60fb      	str	r3, [r7, #12]
 8012570:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8012572:	4a5a      	ldr	r2, [pc, #360]	; (80126dc <HAL_GPIO_Init+0x30c>)
 8012574:	69fb      	ldr	r3, [r7, #28]
 8012576:	089b      	lsrs	r3, r3, #2
 8012578:	3302      	adds	r3, #2
 801257a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801257e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8012580:	69fb      	ldr	r3, [r7, #28]
 8012582:	f003 0303 	and.w	r3, r3, #3
 8012586:	009b      	lsls	r3, r3, #2
 8012588:	220f      	movs	r2, #15
 801258a:	fa02 f303 	lsl.w	r3, r2, r3
 801258e:	43db      	mvns	r3, r3
 8012590:	69ba      	ldr	r2, [r7, #24]
 8012592:	4013      	ands	r3, r2
 8012594:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	4a51      	ldr	r2, [pc, #324]	; (80126e0 <HAL_GPIO_Init+0x310>)
 801259a:	4293      	cmp	r3, r2
 801259c:	d02b      	beq.n	80125f6 <HAL_GPIO_Init+0x226>
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	4a50      	ldr	r2, [pc, #320]	; (80126e4 <HAL_GPIO_Init+0x314>)
 80125a2:	4293      	cmp	r3, r2
 80125a4:	d025      	beq.n	80125f2 <HAL_GPIO_Init+0x222>
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	4a4f      	ldr	r2, [pc, #316]	; (80126e8 <HAL_GPIO_Init+0x318>)
 80125aa:	4293      	cmp	r3, r2
 80125ac:	d01f      	beq.n	80125ee <HAL_GPIO_Init+0x21e>
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	4a4e      	ldr	r2, [pc, #312]	; (80126ec <HAL_GPIO_Init+0x31c>)
 80125b2:	4293      	cmp	r3, r2
 80125b4:	d019      	beq.n	80125ea <HAL_GPIO_Init+0x21a>
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	4a4d      	ldr	r2, [pc, #308]	; (80126f0 <HAL_GPIO_Init+0x320>)
 80125ba:	4293      	cmp	r3, r2
 80125bc:	d013      	beq.n	80125e6 <HAL_GPIO_Init+0x216>
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	4a4c      	ldr	r2, [pc, #304]	; (80126f4 <HAL_GPIO_Init+0x324>)
 80125c2:	4293      	cmp	r3, r2
 80125c4:	d00d      	beq.n	80125e2 <HAL_GPIO_Init+0x212>
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	4a4b      	ldr	r2, [pc, #300]	; (80126f8 <HAL_GPIO_Init+0x328>)
 80125ca:	4293      	cmp	r3, r2
 80125cc:	d007      	beq.n	80125de <HAL_GPIO_Init+0x20e>
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	4a4a      	ldr	r2, [pc, #296]	; (80126fc <HAL_GPIO_Init+0x32c>)
 80125d2:	4293      	cmp	r3, r2
 80125d4:	d101      	bne.n	80125da <HAL_GPIO_Init+0x20a>
 80125d6:	2307      	movs	r3, #7
 80125d8:	e00e      	b.n	80125f8 <HAL_GPIO_Init+0x228>
 80125da:	2308      	movs	r3, #8
 80125dc:	e00c      	b.n	80125f8 <HAL_GPIO_Init+0x228>
 80125de:	2306      	movs	r3, #6
 80125e0:	e00a      	b.n	80125f8 <HAL_GPIO_Init+0x228>
 80125e2:	2305      	movs	r3, #5
 80125e4:	e008      	b.n	80125f8 <HAL_GPIO_Init+0x228>
 80125e6:	2304      	movs	r3, #4
 80125e8:	e006      	b.n	80125f8 <HAL_GPIO_Init+0x228>
 80125ea:	2303      	movs	r3, #3
 80125ec:	e004      	b.n	80125f8 <HAL_GPIO_Init+0x228>
 80125ee:	2302      	movs	r3, #2
 80125f0:	e002      	b.n	80125f8 <HAL_GPIO_Init+0x228>
 80125f2:	2301      	movs	r3, #1
 80125f4:	e000      	b.n	80125f8 <HAL_GPIO_Init+0x228>
 80125f6:	2300      	movs	r3, #0
 80125f8:	69fa      	ldr	r2, [r7, #28]
 80125fa:	f002 0203 	and.w	r2, r2, #3
 80125fe:	0092      	lsls	r2, r2, #2
 8012600:	4093      	lsls	r3, r2
 8012602:	69ba      	ldr	r2, [r7, #24]
 8012604:	4313      	orrs	r3, r2
 8012606:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8012608:	4934      	ldr	r1, [pc, #208]	; (80126dc <HAL_GPIO_Init+0x30c>)
 801260a:	69fb      	ldr	r3, [r7, #28]
 801260c:	089b      	lsrs	r3, r3, #2
 801260e:	3302      	adds	r3, #2
 8012610:	69ba      	ldr	r2, [r7, #24]
 8012612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8012616:	4b3a      	ldr	r3, [pc, #232]	; (8012700 <HAL_GPIO_Init+0x330>)
 8012618:	681b      	ldr	r3, [r3, #0]
 801261a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801261c:	693b      	ldr	r3, [r7, #16]
 801261e:	43db      	mvns	r3, r3
 8012620:	69ba      	ldr	r2, [r7, #24]
 8012622:	4013      	ands	r3, r2
 8012624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8012626:	683b      	ldr	r3, [r7, #0]
 8012628:	685b      	ldr	r3, [r3, #4]
 801262a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801262e:	2b00      	cmp	r3, #0
 8012630:	d003      	beq.n	801263a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8012632:	69ba      	ldr	r2, [r7, #24]
 8012634:	693b      	ldr	r3, [r7, #16]
 8012636:	4313      	orrs	r3, r2
 8012638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 801263a:	4a31      	ldr	r2, [pc, #196]	; (8012700 <HAL_GPIO_Init+0x330>)
 801263c:	69bb      	ldr	r3, [r7, #24]
 801263e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8012640:	4b2f      	ldr	r3, [pc, #188]	; (8012700 <HAL_GPIO_Init+0x330>)
 8012642:	685b      	ldr	r3, [r3, #4]
 8012644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8012646:	693b      	ldr	r3, [r7, #16]
 8012648:	43db      	mvns	r3, r3
 801264a:	69ba      	ldr	r2, [r7, #24]
 801264c:	4013      	ands	r3, r2
 801264e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8012650:	683b      	ldr	r3, [r7, #0]
 8012652:	685b      	ldr	r3, [r3, #4]
 8012654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012658:	2b00      	cmp	r3, #0
 801265a:	d003      	beq.n	8012664 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 801265c:	69ba      	ldr	r2, [r7, #24]
 801265e:	693b      	ldr	r3, [r7, #16]
 8012660:	4313      	orrs	r3, r2
 8012662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8012664:	4a26      	ldr	r2, [pc, #152]	; (8012700 <HAL_GPIO_Init+0x330>)
 8012666:	69bb      	ldr	r3, [r7, #24]
 8012668:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 801266a:	4b25      	ldr	r3, [pc, #148]	; (8012700 <HAL_GPIO_Init+0x330>)
 801266c:	689b      	ldr	r3, [r3, #8]
 801266e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8012670:	693b      	ldr	r3, [r7, #16]
 8012672:	43db      	mvns	r3, r3
 8012674:	69ba      	ldr	r2, [r7, #24]
 8012676:	4013      	ands	r3, r2
 8012678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 801267a:	683b      	ldr	r3, [r7, #0]
 801267c:	685b      	ldr	r3, [r3, #4]
 801267e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012682:	2b00      	cmp	r3, #0
 8012684:	d003      	beq.n	801268e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8012686:	69ba      	ldr	r2, [r7, #24]
 8012688:	693b      	ldr	r3, [r7, #16]
 801268a:	4313      	orrs	r3, r2
 801268c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 801268e:	4a1c      	ldr	r2, [pc, #112]	; (8012700 <HAL_GPIO_Init+0x330>)
 8012690:	69bb      	ldr	r3, [r7, #24]
 8012692:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8012694:	4b1a      	ldr	r3, [pc, #104]	; (8012700 <HAL_GPIO_Init+0x330>)
 8012696:	68db      	ldr	r3, [r3, #12]
 8012698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801269a:	693b      	ldr	r3, [r7, #16]
 801269c:	43db      	mvns	r3, r3
 801269e:	69ba      	ldr	r2, [r7, #24]
 80126a0:	4013      	ands	r3, r2
 80126a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80126a4:	683b      	ldr	r3, [r7, #0]
 80126a6:	685b      	ldr	r3, [r3, #4]
 80126a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d003      	beq.n	80126b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80126b0:	69ba      	ldr	r2, [r7, #24]
 80126b2:	693b      	ldr	r3, [r7, #16]
 80126b4:	4313      	orrs	r3, r2
 80126b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80126b8:	4a11      	ldr	r2, [pc, #68]	; (8012700 <HAL_GPIO_Init+0x330>)
 80126ba:	69bb      	ldr	r3, [r7, #24]
 80126bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80126be:	69fb      	ldr	r3, [r7, #28]
 80126c0:	3301      	adds	r3, #1
 80126c2:	61fb      	str	r3, [r7, #28]
 80126c4:	69fb      	ldr	r3, [r7, #28]
 80126c6:	2b0f      	cmp	r3, #15
 80126c8:	f67f ae90 	bls.w	80123ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80126cc:	bf00      	nop
 80126ce:	3724      	adds	r7, #36	; 0x24
 80126d0:	46bd      	mov	sp, r7
 80126d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d6:	4770      	bx	lr
 80126d8:	40023800 	.word	0x40023800
 80126dc:	40013800 	.word	0x40013800
 80126e0:	40020000 	.word	0x40020000
 80126e4:	40020400 	.word	0x40020400
 80126e8:	40020800 	.word	0x40020800
 80126ec:	40020c00 	.word	0x40020c00
 80126f0:	40021000 	.word	0x40021000
 80126f4:	40021400 	.word	0x40021400
 80126f8:	40021800 	.word	0x40021800
 80126fc:	40021c00 	.word	0x40021c00
 8012700:	40013c00 	.word	0x40013c00

08012704 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8012704:	b480      	push	{r7}
 8012706:	b085      	sub	sp, #20
 8012708:	af00      	add	r7, sp, #0
 801270a:	6078      	str	r0, [r7, #4]
 801270c:	460b      	mov	r3, r1
 801270e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	691a      	ldr	r2, [r3, #16]
 8012714:	887b      	ldrh	r3, [r7, #2]
 8012716:	4013      	ands	r3, r2
 8012718:	2b00      	cmp	r3, #0
 801271a:	d002      	beq.n	8012722 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 801271c:	2301      	movs	r3, #1
 801271e:	73fb      	strb	r3, [r7, #15]
 8012720:	e001      	b.n	8012726 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8012722:	2300      	movs	r3, #0
 8012724:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8012726:	7bfb      	ldrb	r3, [r7, #15]
}
 8012728:	4618      	mov	r0, r3
 801272a:	3714      	adds	r7, #20
 801272c:	46bd      	mov	sp, r7
 801272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012732:	4770      	bx	lr

08012734 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8012734:	b480      	push	{r7}
 8012736:	b083      	sub	sp, #12
 8012738:	af00      	add	r7, sp, #0
 801273a:	6078      	str	r0, [r7, #4]
 801273c:	460b      	mov	r3, r1
 801273e:	807b      	strh	r3, [r7, #2]
 8012740:	4613      	mov	r3, r2
 8012742:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8012744:	787b      	ldrb	r3, [r7, #1]
 8012746:	2b00      	cmp	r3, #0
 8012748:	d003      	beq.n	8012752 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801274a:	887a      	ldrh	r2, [r7, #2]
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8012750:	e003      	b.n	801275a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8012752:	887b      	ldrh	r3, [r7, #2]
 8012754:	041a      	lsls	r2, r3, #16
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	619a      	str	r2, [r3, #24]
}
 801275a:	bf00      	nop
 801275c:	370c      	adds	r7, #12
 801275e:	46bd      	mov	sp, r7
 8012760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012764:	4770      	bx	lr
	...

08012768 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8012768:	b580      	push	{r7, lr}
 801276a:	b086      	sub	sp, #24
 801276c:	af00      	add	r7, sp, #0
 801276e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d101      	bne.n	801277a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8012776:	2301      	movs	r3, #1
 8012778:	e25b      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	f003 0301 	and.w	r3, r3, #1
 8012782:	2b00      	cmp	r3, #0
 8012784:	d075      	beq.n	8012872 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8012786:	4ba3      	ldr	r3, [pc, #652]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012788:	689b      	ldr	r3, [r3, #8]
 801278a:	f003 030c 	and.w	r3, r3, #12
 801278e:	2b04      	cmp	r3, #4
 8012790:	d00c      	beq.n	80127ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8012792:	4ba0      	ldr	r3, [pc, #640]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012794:	689b      	ldr	r3, [r3, #8]
 8012796:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801279a:	2b08      	cmp	r3, #8
 801279c:	d112      	bne.n	80127c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801279e:	4b9d      	ldr	r3, [pc, #628]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80127a0:	685b      	ldr	r3, [r3, #4]
 80127a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80127a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80127aa:	d10b      	bne.n	80127c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80127ac:	4b99      	ldr	r3, [pc, #612]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d05b      	beq.n	8012870 <HAL_RCC_OscConfig+0x108>
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	685b      	ldr	r3, [r3, #4]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d157      	bne.n	8012870 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80127c0:	2301      	movs	r3, #1
 80127c2:	e236      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	685b      	ldr	r3, [r3, #4]
 80127c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80127cc:	d106      	bne.n	80127dc <HAL_RCC_OscConfig+0x74>
 80127ce:	4b91      	ldr	r3, [pc, #580]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	4a90      	ldr	r2, [pc, #576]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80127d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80127d8:	6013      	str	r3, [r2, #0]
 80127da:	e01d      	b.n	8012818 <HAL_RCC_OscConfig+0xb0>
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	685b      	ldr	r3, [r3, #4]
 80127e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80127e4:	d10c      	bne.n	8012800 <HAL_RCC_OscConfig+0x98>
 80127e6:	4b8b      	ldr	r3, [pc, #556]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	4a8a      	ldr	r2, [pc, #552]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80127ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80127f0:	6013      	str	r3, [r2, #0]
 80127f2:	4b88      	ldr	r3, [pc, #544]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	4a87      	ldr	r2, [pc, #540]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80127f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80127fc:	6013      	str	r3, [r2, #0]
 80127fe:	e00b      	b.n	8012818 <HAL_RCC_OscConfig+0xb0>
 8012800:	4b84      	ldr	r3, [pc, #528]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	4a83      	ldr	r2, [pc, #524]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012806:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801280a:	6013      	str	r3, [r2, #0]
 801280c:	4b81      	ldr	r3, [pc, #516]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	4a80      	ldr	r2, [pc, #512]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012812:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8012816:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	685b      	ldr	r3, [r3, #4]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d013      	beq.n	8012848 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012820:	f7fd ffa6 	bl	8010770 <HAL_GetTick>
 8012824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8012826:	e008      	b.n	801283a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8012828:	f7fd ffa2 	bl	8010770 <HAL_GetTick>
 801282c:	4602      	mov	r2, r0
 801282e:	693b      	ldr	r3, [r7, #16]
 8012830:	1ad3      	subs	r3, r2, r3
 8012832:	2b64      	cmp	r3, #100	; 0x64
 8012834:	d901      	bls.n	801283a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8012836:	2303      	movs	r3, #3
 8012838:	e1fb      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801283a:	4b76      	ldr	r3, [pc, #472]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012842:	2b00      	cmp	r3, #0
 8012844:	d0f0      	beq.n	8012828 <HAL_RCC_OscConfig+0xc0>
 8012846:	e014      	b.n	8012872 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012848:	f7fd ff92 	bl	8010770 <HAL_GetTick>
 801284c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801284e:	e008      	b.n	8012862 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8012850:	f7fd ff8e 	bl	8010770 <HAL_GetTick>
 8012854:	4602      	mov	r2, r0
 8012856:	693b      	ldr	r3, [r7, #16]
 8012858:	1ad3      	subs	r3, r2, r3
 801285a:	2b64      	cmp	r3, #100	; 0x64
 801285c:	d901      	bls.n	8012862 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 801285e:	2303      	movs	r3, #3
 8012860:	e1e7      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8012862:	4b6c      	ldr	r3, [pc, #432]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801286a:	2b00      	cmp	r3, #0
 801286c:	d1f0      	bne.n	8012850 <HAL_RCC_OscConfig+0xe8>
 801286e:	e000      	b.n	8012872 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012870:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	681b      	ldr	r3, [r3, #0]
 8012876:	f003 0302 	and.w	r3, r3, #2
 801287a:	2b00      	cmp	r3, #0
 801287c:	d063      	beq.n	8012946 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801287e:	4b65      	ldr	r3, [pc, #404]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012880:	689b      	ldr	r3, [r3, #8]
 8012882:	f003 030c 	and.w	r3, r3, #12
 8012886:	2b00      	cmp	r3, #0
 8012888:	d00b      	beq.n	80128a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801288a:	4b62      	ldr	r3, [pc, #392]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 801288c:	689b      	ldr	r3, [r3, #8]
 801288e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8012892:	2b08      	cmp	r3, #8
 8012894:	d11c      	bne.n	80128d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8012896:	4b5f      	ldr	r3, [pc, #380]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012898:	685b      	ldr	r3, [r3, #4]
 801289a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d116      	bne.n	80128d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80128a2:	4b5c      	ldr	r3, [pc, #368]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80128a4:	681b      	ldr	r3, [r3, #0]
 80128a6:	f003 0302 	and.w	r3, r3, #2
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d005      	beq.n	80128ba <HAL_RCC_OscConfig+0x152>
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	68db      	ldr	r3, [r3, #12]
 80128b2:	2b01      	cmp	r3, #1
 80128b4:	d001      	beq.n	80128ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80128b6:	2301      	movs	r3, #1
 80128b8:	e1bb      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80128ba:	4b56      	ldr	r3, [pc, #344]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	691b      	ldr	r3, [r3, #16]
 80128c6:	00db      	lsls	r3, r3, #3
 80128c8:	4952      	ldr	r1, [pc, #328]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80128ca:	4313      	orrs	r3, r2
 80128cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80128ce:	e03a      	b.n	8012946 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	68db      	ldr	r3, [r3, #12]
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d020      	beq.n	801291a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80128d8:	4b4f      	ldr	r3, [pc, #316]	; (8012a18 <HAL_RCC_OscConfig+0x2b0>)
 80128da:	2201      	movs	r2, #1
 80128dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80128de:	f7fd ff47 	bl	8010770 <HAL_GetTick>
 80128e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80128e4:	e008      	b.n	80128f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80128e6:	f7fd ff43 	bl	8010770 <HAL_GetTick>
 80128ea:	4602      	mov	r2, r0
 80128ec:	693b      	ldr	r3, [r7, #16]
 80128ee:	1ad3      	subs	r3, r2, r3
 80128f0:	2b02      	cmp	r3, #2
 80128f2:	d901      	bls.n	80128f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80128f4:	2303      	movs	r3, #3
 80128f6:	e19c      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80128f8:	4b46      	ldr	r3, [pc, #280]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80128fa:	681b      	ldr	r3, [r3, #0]
 80128fc:	f003 0302 	and.w	r3, r3, #2
 8012900:	2b00      	cmp	r3, #0
 8012902:	d0f0      	beq.n	80128e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012904:	4b43      	ldr	r3, [pc, #268]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	691b      	ldr	r3, [r3, #16]
 8012910:	00db      	lsls	r3, r3, #3
 8012912:	4940      	ldr	r1, [pc, #256]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 8012914:	4313      	orrs	r3, r2
 8012916:	600b      	str	r3, [r1, #0]
 8012918:	e015      	b.n	8012946 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801291a:	4b3f      	ldr	r3, [pc, #252]	; (8012a18 <HAL_RCC_OscConfig+0x2b0>)
 801291c:	2200      	movs	r2, #0
 801291e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012920:	f7fd ff26 	bl	8010770 <HAL_GetTick>
 8012924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8012926:	e008      	b.n	801293a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8012928:	f7fd ff22 	bl	8010770 <HAL_GetTick>
 801292c:	4602      	mov	r2, r0
 801292e:	693b      	ldr	r3, [r7, #16]
 8012930:	1ad3      	subs	r3, r2, r3
 8012932:	2b02      	cmp	r3, #2
 8012934:	d901      	bls.n	801293a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8012936:	2303      	movs	r3, #3
 8012938:	e17b      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801293a:	4b36      	ldr	r3, [pc, #216]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 801293c:	681b      	ldr	r3, [r3, #0]
 801293e:	f003 0302 	and.w	r3, r3, #2
 8012942:	2b00      	cmp	r3, #0
 8012944:	d1f0      	bne.n	8012928 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	f003 0308 	and.w	r3, r3, #8
 801294e:	2b00      	cmp	r3, #0
 8012950:	d030      	beq.n	80129b4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	695b      	ldr	r3, [r3, #20]
 8012956:	2b00      	cmp	r3, #0
 8012958:	d016      	beq.n	8012988 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801295a:	4b30      	ldr	r3, [pc, #192]	; (8012a1c <HAL_RCC_OscConfig+0x2b4>)
 801295c:	2201      	movs	r2, #1
 801295e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012960:	f7fd ff06 	bl	8010770 <HAL_GetTick>
 8012964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8012966:	e008      	b.n	801297a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8012968:	f7fd ff02 	bl	8010770 <HAL_GetTick>
 801296c:	4602      	mov	r2, r0
 801296e:	693b      	ldr	r3, [r7, #16]
 8012970:	1ad3      	subs	r3, r2, r3
 8012972:	2b02      	cmp	r3, #2
 8012974:	d901      	bls.n	801297a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8012976:	2303      	movs	r3, #3
 8012978:	e15b      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801297a:	4b26      	ldr	r3, [pc, #152]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 801297c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801297e:	f003 0302 	and.w	r3, r3, #2
 8012982:	2b00      	cmp	r3, #0
 8012984:	d0f0      	beq.n	8012968 <HAL_RCC_OscConfig+0x200>
 8012986:	e015      	b.n	80129b4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8012988:	4b24      	ldr	r3, [pc, #144]	; (8012a1c <HAL_RCC_OscConfig+0x2b4>)
 801298a:	2200      	movs	r2, #0
 801298c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801298e:	f7fd feef 	bl	8010770 <HAL_GetTick>
 8012992:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012994:	e008      	b.n	80129a8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8012996:	f7fd feeb 	bl	8010770 <HAL_GetTick>
 801299a:	4602      	mov	r2, r0
 801299c:	693b      	ldr	r3, [r7, #16]
 801299e:	1ad3      	subs	r3, r2, r3
 80129a0:	2b02      	cmp	r3, #2
 80129a2:	d901      	bls.n	80129a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80129a4:	2303      	movs	r3, #3
 80129a6:	e144      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80129a8:	4b1a      	ldr	r3, [pc, #104]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80129aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80129ac:	f003 0302 	and.w	r3, r3, #2
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d1f0      	bne.n	8012996 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	f003 0304 	and.w	r3, r3, #4
 80129bc:	2b00      	cmp	r3, #0
 80129be:	f000 80a0 	beq.w	8012b02 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80129c2:	2300      	movs	r3, #0
 80129c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80129c6:	4b13      	ldr	r3, [pc, #76]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80129c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80129ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	d10f      	bne.n	80129f2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80129d2:	2300      	movs	r3, #0
 80129d4:	60bb      	str	r3, [r7, #8]
 80129d6:	4b0f      	ldr	r3, [pc, #60]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80129d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80129da:	4a0e      	ldr	r2, [pc, #56]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80129dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80129e0:	6413      	str	r3, [r2, #64]	; 0x40
 80129e2:	4b0c      	ldr	r3, [pc, #48]	; (8012a14 <HAL_RCC_OscConfig+0x2ac>)
 80129e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80129e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80129ea:	60bb      	str	r3, [r7, #8]
 80129ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80129ee:	2301      	movs	r3, #1
 80129f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80129f2:	4b0b      	ldr	r3, [pc, #44]	; (8012a20 <HAL_RCC_OscConfig+0x2b8>)
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d121      	bne.n	8012a42 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80129fe:	4b08      	ldr	r3, [pc, #32]	; (8012a20 <HAL_RCC_OscConfig+0x2b8>)
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	4a07      	ldr	r2, [pc, #28]	; (8012a20 <HAL_RCC_OscConfig+0x2b8>)
 8012a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8012a0a:	f7fd feb1 	bl	8010770 <HAL_GetTick>
 8012a0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012a10:	e011      	b.n	8012a36 <HAL_RCC_OscConfig+0x2ce>
 8012a12:	bf00      	nop
 8012a14:	40023800 	.word	0x40023800
 8012a18:	42470000 	.word	0x42470000
 8012a1c:	42470e80 	.word	0x42470e80
 8012a20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012a24:	f7fd fea4 	bl	8010770 <HAL_GetTick>
 8012a28:	4602      	mov	r2, r0
 8012a2a:	693b      	ldr	r3, [r7, #16]
 8012a2c:	1ad3      	subs	r3, r2, r3
 8012a2e:	2b02      	cmp	r3, #2
 8012a30:	d901      	bls.n	8012a36 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8012a32:	2303      	movs	r3, #3
 8012a34:	e0fd      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012a36:	4b81      	ldr	r3, [pc, #516]	; (8012c3c <HAL_RCC_OscConfig+0x4d4>)
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d0f0      	beq.n	8012a24 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	689b      	ldr	r3, [r3, #8]
 8012a46:	2b01      	cmp	r3, #1
 8012a48:	d106      	bne.n	8012a58 <HAL_RCC_OscConfig+0x2f0>
 8012a4a:	4b7d      	ldr	r3, [pc, #500]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a4e:	4a7c      	ldr	r2, [pc, #496]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a50:	f043 0301 	orr.w	r3, r3, #1
 8012a54:	6713      	str	r3, [r2, #112]	; 0x70
 8012a56:	e01c      	b.n	8012a92 <HAL_RCC_OscConfig+0x32a>
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	689b      	ldr	r3, [r3, #8]
 8012a5c:	2b05      	cmp	r3, #5
 8012a5e:	d10c      	bne.n	8012a7a <HAL_RCC_OscConfig+0x312>
 8012a60:	4b77      	ldr	r3, [pc, #476]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a64:	4a76      	ldr	r2, [pc, #472]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a66:	f043 0304 	orr.w	r3, r3, #4
 8012a6a:	6713      	str	r3, [r2, #112]	; 0x70
 8012a6c:	4b74      	ldr	r3, [pc, #464]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a70:	4a73      	ldr	r2, [pc, #460]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a72:	f043 0301 	orr.w	r3, r3, #1
 8012a76:	6713      	str	r3, [r2, #112]	; 0x70
 8012a78:	e00b      	b.n	8012a92 <HAL_RCC_OscConfig+0x32a>
 8012a7a:	4b71      	ldr	r3, [pc, #452]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a7e:	4a70      	ldr	r2, [pc, #448]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a80:	f023 0301 	bic.w	r3, r3, #1
 8012a84:	6713      	str	r3, [r2, #112]	; 0x70
 8012a86:	4b6e      	ldr	r3, [pc, #440]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a8a:	4a6d      	ldr	r2, [pc, #436]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012a8c:	f023 0304 	bic.w	r3, r3, #4
 8012a90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	689b      	ldr	r3, [r3, #8]
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d015      	beq.n	8012ac6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012a9a:	f7fd fe69 	bl	8010770 <HAL_GetTick>
 8012a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012aa0:	e00a      	b.n	8012ab8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8012aa2:	f7fd fe65 	bl	8010770 <HAL_GetTick>
 8012aa6:	4602      	mov	r2, r0
 8012aa8:	693b      	ldr	r3, [r7, #16]
 8012aaa:	1ad3      	subs	r3, r2, r3
 8012aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8012ab0:	4293      	cmp	r3, r2
 8012ab2:	d901      	bls.n	8012ab8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8012ab4:	2303      	movs	r3, #3
 8012ab6:	e0bc      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012ab8:	4b61      	ldr	r3, [pc, #388]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012abc:	f003 0302 	and.w	r3, r3, #2
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d0ee      	beq.n	8012aa2 <HAL_RCC_OscConfig+0x33a>
 8012ac4:	e014      	b.n	8012af0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8012ac6:	f7fd fe53 	bl	8010770 <HAL_GetTick>
 8012aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8012acc:	e00a      	b.n	8012ae4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8012ace:	f7fd fe4f 	bl	8010770 <HAL_GetTick>
 8012ad2:	4602      	mov	r2, r0
 8012ad4:	693b      	ldr	r3, [r7, #16]
 8012ad6:	1ad3      	subs	r3, r2, r3
 8012ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8012adc:	4293      	cmp	r3, r2
 8012ade:	d901      	bls.n	8012ae4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8012ae0:	2303      	movs	r3, #3
 8012ae2:	e0a6      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8012ae4:	4b56      	ldr	r3, [pc, #344]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012ae8:	f003 0302 	and.w	r3, r3, #2
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d1ee      	bne.n	8012ace <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8012af0:	7dfb      	ldrb	r3, [r7, #23]
 8012af2:	2b01      	cmp	r3, #1
 8012af4:	d105      	bne.n	8012b02 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8012af6:	4b52      	ldr	r3, [pc, #328]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012afa:	4a51      	ldr	r2, [pc, #324]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012afc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012b00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	699b      	ldr	r3, [r3, #24]
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	f000 8092 	beq.w	8012c30 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8012b0c:	4b4c      	ldr	r3, [pc, #304]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012b0e:	689b      	ldr	r3, [r3, #8]
 8012b10:	f003 030c 	and.w	r3, r3, #12
 8012b14:	2b08      	cmp	r3, #8
 8012b16:	d05c      	beq.n	8012bd2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	699b      	ldr	r3, [r3, #24]
 8012b1c:	2b02      	cmp	r3, #2
 8012b1e:	d141      	bne.n	8012ba4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012b20:	4b48      	ldr	r3, [pc, #288]	; (8012c44 <HAL_RCC_OscConfig+0x4dc>)
 8012b22:	2200      	movs	r2, #0
 8012b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012b26:	f7fd fe23 	bl	8010770 <HAL_GetTick>
 8012b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012b2c:	e008      	b.n	8012b40 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012b2e:	f7fd fe1f 	bl	8010770 <HAL_GetTick>
 8012b32:	4602      	mov	r2, r0
 8012b34:	693b      	ldr	r3, [r7, #16]
 8012b36:	1ad3      	subs	r3, r2, r3
 8012b38:	2b02      	cmp	r3, #2
 8012b3a:	d901      	bls.n	8012b40 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8012b3c:	2303      	movs	r3, #3
 8012b3e:	e078      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012b40:	4b3f      	ldr	r3, [pc, #252]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d1f0      	bne.n	8012b2e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	69da      	ldr	r2, [r3, #28]
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	6a1b      	ldr	r3, [r3, #32]
 8012b54:	431a      	orrs	r2, r3
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012b5a:	019b      	lsls	r3, r3, #6
 8012b5c:	431a      	orrs	r2, r3
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012b62:	085b      	lsrs	r3, r3, #1
 8012b64:	3b01      	subs	r3, #1
 8012b66:	041b      	lsls	r3, r3, #16
 8012b68:	431a      	orrs	r2, r3
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b6e:	061b      	lsls	r3, r3, #24
 8012b70:	4933      	ldr	r1, [pc, #204]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012b72:	4313      	orrs	r3, r2
 8012b74:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8012b76:	4b33      	ldr	r3, [pc, #204]	; (8012c44 <HAL_RCC_OscConfig+0x4dc>)
 8012b78:	2201      	movs	r2, #1
 8012b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012b7c:	f7fd fdf8 	bl	8010770 <HAL_GetTick>
 8012b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012b82:	e008      	b.n	8012b96 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012b84:	f7fd fdf4 	bl	8010770 <HAL_GetTick>
 8012b88:	4602      	mov	r2, r0
 8012b8a:	693b      	ldr	r3, [r7, #16]
 8012b8c:	1ad3      	subs	r3, r2, r3
 8012b8e:	2b02      	cmp	r3, #2
 8012b90:	d901      	bls.n	8012b96 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8012b92:	2303      	movs	r3, #3
 8012b94:	e04d      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012b96:	4b2a      	ldr	r3, [pc, #168]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012b98:	681b      	ldr	r3, [r3, #0]
 8012b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d0f0      	beq.n	8012b84 <HAL_RCC_OscConfig+0x41c>
 8012ba2:	e045      	b.n	8012c30 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012ba4:	4b27      	ldr	r3, [pc, #156]	; (8012c44 <HAL_RCC_OscConfig+0x4dc>)
 8012ba6:	2200      	movs	r2, #0
 8012ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012baa:	f7fd fde1 	bl	8010770 <HAL_GetTick>
 8012bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012bb0:	e008      	b.n	8012bc4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012bb2:	f7fd fddd 	bl	8010770 <HAL_GetTick>
 8012bb6:	4602      	mov	r2, r0
 8012bb8:	693b      	ldr	r3, [r7, #16]
 8012bba:	1ad3      	subs	r3, r2, r3
 8012bbc:	2b02      	cmp	r3, #2
 8012bbe:	d901      	bls.n	8012bc4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8012bc0:	2303      	movs	r3, #3
 8012bc2:	e036      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012bc4:	4b1e      	ldr	r3, [pc, #120]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012bc6:	681b      	ldr	r3, [r3, #0]
 8012bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d1f0      	bne.n	8012bb2 <HAL_RCC_OscConfig+0x44a>
 8012bd0:	e02e      	b.n	8012c30 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	699b      	ldr	r3, [r3, #24]
 8012bd6:	2b01      	cmp	r3, #1
 8012bd8:	d101      	bne.n	8012bde <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8012bda:	2301      	movs	r3, #1
 8012bdc:	e029      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8012bde:	4b18      	ldr	r3, [pc, #96]	; (8012c40 <HAL_RCC_OscConfig+0x4d8>)
 8012be0:	685b      	ldr	r3, [r3, #4]
 8012be2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	69db      	ldr	r3, [r3, #28]
 8012bee:	429a      	cmp	r2, r3
 8012bf0:	d11c      	bne.n	8012c2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8012bf2:	68fb      	ldr	r3, [r7, #12]
 8012bf4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8012bfc:	429a      	cmp	r2, r3
 8012bfe:	d115      	bne.n	8012c2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8012c00:	68fa      	ldr	r2, [r7, #12]
 8012c02:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8012c06:	4013      	ands	r3, r2
 8012c08:	687a      	ldr	r2, [r7, #4]
 8012c0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8012c0c:	4293      	cmp	r3, r2
 8012c0e:	d10d      	bne.n	8012c2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8012c1a:	429a      	cmp	r2, r3
 8012c1c:	d106      	bne.n	8012c2c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8012c28:	429a      	cmp	r2, r3
 8012c2a:	d001      	beq.n	8012c30 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8012c2c:	2301      	movs	r3, #1
 8012c2e:	e000      	b.n	8012c32 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8012c30:	2300      	movs	r3, #0
}
 8012c32:	4618      	mov	r0, r3
 8012c34:	3718      	adds	r7, #24
 8012c36:	46bd      	mov	sp, r7
 8012c38:	bd80      	pop	{r7, pc}
 8012c3a:	bf00      	nop
 8012c3c:	40007000 	.word	0x40007000
 8012c40:	40023800 	.word	0x40023800
 8012c44:	42470060 	.word	0x42470060

08012c48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8012c48:	b580      	push	{r7, lr}
 8012c4a:	b084      	sub	sp, #16
 8012c4c:	af00      	add	r7, sp, #0
 8012c4e:	6078      	str	r0, [r7, #4]
 8012c50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d101      	bne.n	8012c5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8012c58:	2301      	movs	r3, #1
 8012c5a:	e0cc      	b.n	8012df6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8012c5c:	4b68      	ldr	r3, [pc, #416]	; (8012e00 <HAL_RCC_ClockConfig+0x1b8>)
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	f003 030f 	and.w	r3, r3, #15
 8012c64:	683a      	ldr	r2, [r7, #0]
 8012c66:	429a      	cmp	r2, r3
 8012c68:	d90c      	bls.n	8012c84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012c6a:	4b65      	ldr	r3, [pc, #404]	; (8012e00 <HAL_RCC_ClockConfig+0x1b8>)
 8012c6c:	683a      	ldr	r2, [r7, #0]
 8012c6e:	b2d2      	uxtb	r2, r2
 8012c70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012c72:	4b63      	ldr	r3, [pc, #396]	; (8012e00 <HAL_RCC_ClockConfig+0x1b8>)
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	f003 030f 	and.w	r3, r3, #15
 8012c7a:	683a      	ldr	r2, [r7, #0]
 8012c7c:	429a      	cmp	r2, r3
 8012c7e:	d001      	beq.n	8012c84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8012c80:	2301      	movs	r3, #1
 8012c82:	e0b8      	b.n	8012df6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	f003 0302 	and.w	r3, r3, #2
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d020      	beq.n	8012cd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	681b      	ldr	r3, [r3, #0]
 8012c94:	f003 0304 	and.w	r3, r3, #4
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d005      	beq.n	8012ca8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8012c9c:	4b59      	ldr	r3, [pc, #356]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012c9e:	689b      	ldr	r3, [r3, #8]
 8012ca0:	4a58      	ldr	r2, [pc, #352]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012ca2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8012ca6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	f003 0308 	and.w	r3, r3, #8
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	d005      	beq.n	8012cc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8012cb4:	4b53      	ldr	r3, [pc, #332]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012cb6:	689b      	ldr	r3, [r3, #8]
 8012cb8:	4a52      	ldr	r2, [pc, #328]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012cba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8012cbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8012cc0:	4b50      	ldr	r3, [pc, #320]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012cc2:	689b      	ldr	r3, [r3, #8]
 8012cc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	689b      	ldr	r3, [r3, #8]
 8012ccc:	494d      	ldr	r1, [pc, #308]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012cce:	4313      	orrs	r3, r2
 8012cd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	f003 0301 	and.w	r3, r3, #1
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d044      	beq.n	8012d68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	685b      	ldr	r3, [r3, #4]
 8012ce2:	2b01      	cmp	r3, #1
 8012ce4:	d107      	bne.n	8012cf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8012ce6:	4b47      	ldr	r3, [pc, #284]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012ce8:	681b      	ldr	r3, [r3, #0]
 8012cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d119      	bne.n	8012d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012cf2:	2301      	movs	r3, #1
 8012cf4:	e07f      	b.n	8012df6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	685b      	ldr	r3, [r3, #4]
 8012cfa:	2b02      	cmp	r3, #2
 8012cfc:	d003      	beq.n	8012d06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8012d02:	2b03      	cmp	r3, #3
 8012d04:	d107      	bne.n	8012d16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012d06:	4b3f      	ldr	r3, [pc, #252]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	d109      	bne.n	8012d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012d12:	2301      	movs	r3, #1
 8012d14:	e06f      	b.n	8012df6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8012d16:	4b3b      	ldr	r3, [pc, #236]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	f003 0302 	and.w	r3, r3, #2
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d101      	bne.n	8012d26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012d22:	2301      	movs	r3, #1
 8012d24:	e067      	b.n	8012df6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8012d26:	4b37      	ldr	r3, [pc, #220]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012d28:	689b      	ldr	r3, [r3, #8]
 8012d2a:	f023 0203 	bic.w	r2, r3, #3
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	685b      	ldr	r3, [r3, #4]
 8012d32:	4934      	ldr	r1, [pc, #208]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012d34:	4313      	orrs	r3, r2
 8012d36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8012d38:	f7fd fd1a 	bl	8010770 <HAL_GetTick>
 8012d3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012d3e:	e00a      	b.n	8012d56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012d40:	f7fd fd16 	bl	8010770 <HAL_GetTick>
 8012d44:	4602      	mov	r2, r0
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	1ad3      	subs	r3, r2, r3
 8012d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8012d4e:	4293      	cmp	r3, r2
 8012d50:	d901      	bls.n	8012d56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8012d52:	2303      	movs	r3, #3
 8012d54:	e04f      	b.n	8012df6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012d56:	4b2b      	ldr	r3, [pc, #172]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012d58:	689b      	ldr	r3, [r3, #8]
 8012d5a:	f003 020c 	and.w	r2, r3, #12
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	685b      	ldr	r3, [r3, #4]
 8012d62:	009b      	lsls	r3, r3, #2
 8012d64:	429a      	cmp	r2, r3
 8012d66:	d1eb      	bne.n	8012d40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8012d68:	4b25      	ldr	r3, [pc, #148]	; (8012e00 <HAL_RCC_ClockConfig+0x1b8>)
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	f003 030f 	and.w	r3, r3, #15
 8012d70:	683a      	ldr	r2, [r7, #0]
 8012d72:	429a      	cmp	r2, r3
 8012d74:	d20c      	bcs.n	8012d90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012d76:	4b22      	ldr	r3, [pc, #136]	; (8012e00 <HAL_RCC_ClockConfig+0x1b8>)
 8012d78:	683a      	ldr	r2, [r7, #0]
 8012d7a:	b2d2      	uxtb	r2, r2
 8012d7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012d7e:	4b20      	ldr	r3, [pc, #128]	; (8012e00 <HAL_RCC_ClockConfig+0x1b8>)
 8012d80:	681b      	ldr	r3, [r3, #0]
 8012d82:	f003 030f 	and.w	r3, r3, #15
 8012d86:	683a      	ldr	r2, [r7, #0]
 8012d88:	429a      	cmp	r2, r3
 8012d8a:	d001      	beq.n	8012d90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8012d8c:	2301      	movs	r3, #1
 8012d8e:	e032      	b.n	8012df6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	f003 0304 	and.w	r3, r3, #4
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d008      	beq.n	8012dae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8012d9c:	4b19      	ldr	r3, [pc, #100]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012d9e:	689b      	ldr	r3, [r3, #8]
 8012da0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	68db      	ldr	r3, [r3, #12]
 8012da8:	4916      	ldr	r1, [pc, #88]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012daa:	4313      	orrs	r3, r2
 8012dac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	f003 0308 	and.w	r3, r3, #8
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d009      	beq.n	8012dce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8012dba:	4b12      	ldr	r3, [pc, #72]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012dbc:	689b      	ldr	r3, [r3, #8]
 8012dbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	691b      	ldr	r3, [r3, #16]
 8012dc6:	00db      	lsls	r3, r3, #3
 8012dc8:	490e      	ldr	r1, [pc, #56]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012dca:	4313      	orrs	r3, r2
 8012dcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8012dce:	f000 f821 	bl	8012e14 <HAL_RCC_GetSysClockFreq>
 8012dd2:	4601      	mov	r1, r0
 8012dd4:	4b0b      	ldr	r3, [pc, #44]	; (8012e04 <HAL_RCC_ClockConfig+0x1bc>)
 8012dd6:	689b      	ldr	r3, [r3, #8]
 8012dd8:	091b      	lsrs	r3, r3, #4
 8012dda:	f003 030f 	and.w	r3, r3, #15
 8012dde:	4a0a      	ldr	r2, [pc, #40]	; (8012e08 <HAL_RCC_ClockConfig+0x1c0>)
 8012de0:	5cd3      	ldrb	r3, [r2, r3]
 8012de2:	fa21 f303 	lsr.w	r3, r1, r3
 8012de6:	4a09      	ldr	r2, [pc, #36]	; (8012e0c <HAL_RCC_ClockConfig+0x1c4>)
 8012de8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8012dea:	4b09      	ldr	r3, [pc, #36]	; (8012e10 <HAL_RCC_ClockConfig+0x1c8>)
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	4618      	mov	r0, r3
 8012df0:	f7fd fc7a 	bl	80106e8 <HAL_InitTick>

  return HAL_OK;
 8012df4:	2300      	movs	r3, #0
}
 8012df6:	4618      	mov	r0, r3
 8012df8:	3710      	adds	r7, #16
 8012dfa:	46bd      	mov	sp, r7
 8012dfc:	bd80      	pop	{r7, pc}
 8012dfe:	bf00      	nop
 8012e00:	40023c00 	.word	0x40023c00
 8012e04:	40023800 	.word	0x40023800
 8012e08:	08018460 	.word	0x08018460
 8012e0c:	20000074 	.word	0x20000074
 8012e10:	20000078 	.word	0x20000078

08012e14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8012e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012e16:	b085      	sub	sp, #20
 8012e18:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8012e1a:	2300      	movs	r3, #0
 8012e1c:	607b      	str	r3, [r7, #4]
 8012e1e:	2300      	movs	r3, #0
 8012e20:	60fb      	str	r3, [r7, #12]
 8012e22:	2300      	movs	r3, #0
 8012e24:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8012e26:	2300      	movs	r3, #0
 8012e28:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8012e2a:	4b63      	ldr	r3, [pc, #396]	; (8012fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012e2c:	689b      	ldr	r3, [r3, #8]
 8012e2e:	f003 030c 	and.w	r3, r3, #12
 8012e32:	2b04      	cmp	r3, #4
 8012e34:	d007      	beq.n	8012e46 <HAL_RCC_GetSysClockFreq+0x32>
 8012e36:	2b08      	cmp	r3, #8
 8012e38:	d008      	beq.n	8012e4c <HAL_RCC_GetSysClockFreq+0x38>
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	f040 80b4 	bne.w	8012fa8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8012e40:	4b5e      	ldr	r3, [pc, #376]	; (8012fbc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8012e42:	60bb      	str	r3, [r7, #8]
       break;
 8012e44:	e0b3      	b.n	8012fae <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8012e46:	4b5e      	ldr	r3, [pc, #376]	; (8012fc0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8012e48:	60bb      	str	r3, [r7, #8]
      break;
 8012e4a:	e0b0      	b.n	8012fae <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012e4c:	4b5a      	ldr	r3, [pc, #360]	; (8012fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012e4e:	685b      	ldr	r3, [r3, #4]
 8012e50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012e54:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8012e56:	4b58      	ldr	r3, [pc, #352]	; (8012fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012e58:	685b      	ldr	r3, [r3, #4]
 8012e5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d04a      	beq.n	8012ef8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8012e62:	4b55      	ldr	r3, [pc, #340]	; (8012fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012e64:	685b      	ldr	r3, [r3, #4]
 8012e66:	099b      	lsrs	r3, r3, #6
 8012e68:	f04f 0400 	mov.w	r4, #0
 8012e6c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8012e70:	f04f 0200 	mov.w	r2, #0
 8012e74:	ea03 0501 	and.w	r5, r3, r1
 8012e78:	ea04 0602 	and.w	r6, r4, r2
 8012e7c:	4629      	mov	r1, r5
 8012e7e:	4632      	mov	r2, r6
 8012e80:	f04f 0300 	mov.w	r3, #0
 8012e84:	f04f 0400 	mov.w	r4, #0
 8012e88:	0154      	lsls	r4, r2, #5
 8012e8a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8012e8e:	014b      	lsls	r3, r1, #5
 8012e90:	4619      	mov	r1, r3
 8012e92:	4622      	mov	r2, r4
 8012e94:	1b49      	subs	r1, r1, r5
 8012e96:	eb62 0206 	sbc.w	r2, r2, r6
 8012e9a:	f04f 0300 	mov.w	r3, #0
 8012e9e:	f04f 0400 	mov.w	r4, #0
 8012ea2:	0194      	lsls	r4, r2, #6
 8012ea4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8012ea8:	018b      	lsls	r3, r1, #6
 8012eaa:	1a5b      	subs	r3, r3, r1
 8012eac:	eb64 0402 	sbc.w	r4, r4, r2
 8012eb0:	f04f 0100 	mov.w	r1, #0
 8012eb4:	f04f 0200 	mov.w	r2, #0
 8012eb8:	00e2      	lsls	r2, r4, #3
 8012eba:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8012ebe:	00d9      	lsls	r1, r3, #3
 8012ec0:	460b      	mov	r3, r1
 8012ec2:	4614      	mov	r4, r2
 8012ec4:	195b      	adds	r3, r3, r5
 8012ec6:	eb44 0406 	adc.w	r4, r4, r6
 8012eca:	f04f 0100 	mov.w	r1, #0
 8012ece:	f04f 0200 	mov.w	r2, #0
 8012ed2:	0262      	lsls	r2, r4, #9
 8012ed4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8012ed8:	0259      	lsls	r1, r3, #9
 8012eda:	460b      	mov	r3, r1
 8012edc:	4614      	mov	r4, r2
 8012ede:	4618      	mov	r0, r3
 8012ee0:	4621      	mov	r1, r4
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	f04f 0400 	mov.w	r4, #0
 8012ee8:	461a      	mov	r2, r3
 8012eea:	4623      	mov	r3, r4
 8012eec:	f7f5 fde4 	bl	8008ab8 <__aeabi_uldivmod>
 8012ef0:	4603      	mov	r3, r0
 8012ef2:	460c      	mov	r4, r1
 8012ef4:	60fb      	str	r3, [r7, #12]
 8012ef6:	e049      	b.n	8012f8c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8012ef8:	4b2f      	ldr	r3, [pc, #188]	; (8012fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012efa:	685b      	ldr	r3, [r3, #4]
 8012efc:	099b      	lsrs	r3, r3, #6
 8012efe:	f04f 0400 	mov.w	r4, #0
 8012f02:	f240 11ff 	movw	r1, #511	; 0x1ff
 8012f06:	f04f 0200 	mov.w	r2, #0
 8012f0a:	ea03 0501 	and.w	r5, r3, r1
 8012f0e:	ea04 0602 	and.w	r6, r4, r2
 8012f12:	4629      	mov	r1, r5
 8012f14:	4632      	mov	r2, r6
 8012f16:	f04f 0300 	mov.w	r3, #0
 8012f1a:	f04f 0400 	mov.w	r4, #0
 8012f1e:	0154      	lsls	r4, r2, #5
 8012f20:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8012f24:	014b      	lsls	r3, r1, #5
 8012f26:	4619      	mov	r1, r3
 8012f28:	4622      	mov	r2, r4
 8012f2a:	1b49      	subs	r1, r1, r5
 8012f2c:	eb62 0206 	sbc.w	r2, r2, r6
 8012f30:	f04f 0300 	mov.w	r3, #0
 8012f34:	f04f 0400 	mov.w	r4, #0
 8012f38:	0194      	lsls	r4, r2, #6
 8012f3a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8012f3e:	018b      	lsls	r3, r1, #6
 8012f40:	1a5b      	subs	r3, r3, r1
 8012f42:	eb64 0402 	sbc.w	r4, r4, r2
 8012f46:	f04f 0100 	mov.w	r1, #0
 8012f4a:	f04f 0200 	mov.w	r2, #0
 8012f4e:	00e2      	lsls	r2, r4, #3
 8012f50:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8012f54:	00d9      	lsls	r1, r3, #3
 8012f56:	460b      	mov	r3, r1
 8012f58:	4614      	mov	r4, r2
 8012f5a:	195b      	adds	r3, r3, r5
 8012f5c:	eb44 0406 	adc.w	r4, r4, r6
 8012f60:	f04f 0100 	mov.w	r1, #0
 8012f64:	f04f 0200 	mov.w	r2, #0
 8012f68:	02a2      	lsls	r2, r4, #10
 8012f6a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8012f6e:	0299      	lsls	r1, r3, #10
 8012f70:	460b      	mov	r3, r1
 8012f72:	4614      	mov	r4, r2
 8012f74:	4618      	mov	r0, r3
 8012f76:	4621      	mov	r1, r4
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	f04f 0400 	mov.w	r4, #0
 8012f7e:	461a      	mov	r2, r3
 8012f80:	4623      	mov	r3, r4
 8012f82:	f7f5 fd99 	bl	8008ab8 <__aeabi_uldivmod>
 8012f86:	4603      	mov	r3, r0
 8012f88:	460c      	mov	r4, r1
 8012f8a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8012f8c:	4b0a      	ldr	r3, [pc, #40]	; (8012fb8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012f8e:	685b      	ldr	r3, [r3, #4]
 8012f90:	0c1b      	lsrs	r3, r3, #16
 8012f92:	f003 0303 	and.w	r3, r3, #3
 8012f96:	3301      	adds	r3, #1
 8012f98:	005b      	lsls	r3, r3, #1
 8012f9a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8012f9c:	68fa      	ldr	r2, [r7, #12]
 8012f9e:	683b      	ldr	r3, [r7, #0]
 8012fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8012fa4:	60bb      	str	r3, [r7, #8]
      break;
 8012fa6:	e002      	b.n	8012fae <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8012fa8:	4b04      	ldr	r3, [pc, #16]	; (8012fbc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8012faa:	60bb      	str	r3, [r7, #8]
      break;
 8012fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8012fae:	68bb      	ldr	r3, [r7, #8]
}
 8012fb0:	4618      	mov	r0, r3
 8012fb2:	3714      	adds	r7, #20
 8012fb4:	46bd      	mov	sp, r7
 8012fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012fb8:	40023800 	.word	0x40023800
 8012fbc:	00f42400 	.word	0x00f42400
 8012fc0:	007a1200 	.word	0x007a1200

08012fc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8012fc4:	b480      	push	{r7}
 8012fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8012fc8:	4b03      	ldr	r3, [pc, #12]	; (8012fd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8012fca:	681b      	ldr	r3, [r3, #0]
}
 8012fcc:	4618      	mov	r0, r3
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fd4:	4770      	bx	lr
 8012fd6:	bf00      	nop
 8012fd8:	20000074 	.word	0x20000074

08012fdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8012fdc:	b580      	push	{r7, lr}
 8012fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8012fe0:	f7ff fff0 	bl	8012fc4 <HAL_RCC_GetHCLKFreq>
 8012fe4:	4601      	mov	r1, r0
 8012fe6:	4b05      	ldr	r3, [pc, #20]	; (8012ffc <HAL_RCC_GetPCLK1Freq+0x20>)
 8012fe8:	689b      	ldr	r3, [r3, #8]
 8012fea:	0a9b      	lsrs	r3, r3, #10
 8012fec:	f003 0307 	and.w	r3, r3, #7
 8012ff0:	4a03      	ldr	r2, [pc, #12]	; (8013000 <HAL_RCC_GetPCLK1Freq+0x24>)
 8012ff2:	5cd3      	ldrb	r3, [r2, r3]
 8012ff4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	bd80      	pop	{r7, pc}
 8012ffc:	40023800 	.word	0x40023800
 8013000:	08018470 	.word	0x08018470

08013004 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8013004:	b580      	push	{r7, lr}
 8013006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8013008:	f7ff ffdc 	bl	8012fc4 <HAL_RCC_GetHCLKFreq>
 801300c:	4601      	mov	r1, r0
 801300e:	4b05      	ldr	r3, [pc, #20]	; (8013024 <HAL_RCC_GetPCLK2Freq+0x20>)
 8013010:	689b      	ldr	r3, [r3, #8]
 8013012:	0b5b      	lsrs	r3, r3, #13
 8013014:	f003 0307 	and.w	r3, r3, #7
 8013018:	4a03      	ldr	r2, [pc, #12]	; (8013028 <HAL_RCC_GetPCLK2Freq+0x24>)
 801301a:	5cd3      	ldrb	r3, [r2, r3]
 801301c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8013020:	4618      	mov	r0, r3
 8013022:	bd80      	pop	{r7, pc}
 8013024:	40023800 	.word	0x40023800
 8013028:	08018470 	.word	0x08018470

0801302c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801302c:	b580      	push	{r7, lr}
 801302e:	b082      	sub	sp, #8
 8013030:	af00      	add	r7, sp, #0
 8013032:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	2b00      	cmp	r3, #0
 8013038:	d101      	bne.n	801303e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801303a:	2301      	movs	r3, #1
 801303c:	e056      	b.n	80130ec <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	2200      	movs	r2, #0
 8013042:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801304a:	b2db      	uxtb	r3, r3
 801304c:	2b00      	cmp	r3, #0
 801304e:	d106      	bne.n	801305e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	2200      	movs	r2, #0
 8013054:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8013058:	6878      	ldr	r0, [r7, #4]
 801305a:	f7fc ff4b 	bl	800fef4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	2202      	movs	r2, #2
 8013062:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	681b      	ldr	r3, [r3, #0]
 801306a:	681a      	ldr	r2, [r3, #0]
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	681b      	ldr	r3, [r3, #0]
 8013070:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013074:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	685a      	ldr	r2, [r3, #4]
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	689b      	ldr	r3, [r3, #8]
 801307e:	431a      	orrs	r2, r3
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	68db      	ldr	r3, [r3, #12]
 8013084:	431a      	orrs	r2, r3
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	691b      	ldr	r3, [r3, #16]
 801308a:	431a      	orrs	r2, r3
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	695b      	ldr	r3, [r3, #20]
 8013090:	431a      	orrs	r2, r3
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	699b      	ldr	r3, [r3, #24]
 8013096:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801309a:	431a      	orrs	r2, r3
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	69db      	ldr	r3, [r3, #28]
 80130a0:	431a      	orrs	r2, r3
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	6a1b      	ldr	r3, [r3, #32]
 80130a6:	ea42 0103 	orr.w	r1, r2, r3
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	681b      	ldr	r3, [r3, #0]
 80130b2:	430a      	orrs	r2, r1
 80130b4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	699b      	ldr	r3, [r3, #24]
 80130ba:	0c1b      	lsrs	r3, r3, #16
 80130bc:	f003 0104 	and.w	r1, r3, #4
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	430a      	orrs	r2, r1
 80130ca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	69da      	ldr	r2, [r3, #28]
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80130da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	2200      	movs	r2, #0
 80130e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	2201      	movs	r2, #1
 80130e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80130ea:	2300      	movs	r3, #0
}
 80130ec:	4618      	mov	r0, r3
 80130ee:	3708      	adds	r7, #8
 80130f0:	46bd      	mov	sp, r7
 80130f2:	bd80      	pop	{r7, pc}

080130f4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80130f4:	b580      	push	{r7, lr}
 80130f6:	b088      	sub	sp, #32
 80130f8:	af00      	add	r7, sp, #0
 80130fa:	60f8      	str	r0, [r7, #12]
 80130fc:	60b9      	str	r1, [r7, #8]
 80130fe:	603b      	str	r3, [r7, #0]
 8013100:	4613      	mov	r3, r2
 8013102:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013104:	2300      	movs	r3, #0
 8013106:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801310e:	2b01      	cmp	r3, #1
 8013110:	d101      	bne.n	8013116 <HAL_SPI_Transmit+0x22>
 8013112:	2302      	movs	r3, #2
 8013114:	e11e      	b.n	8013354 <HAL_SPI_Transmit+0x260>
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	2201      	movs	r2, #1
 801311a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801311e:	f7fd fb27 	bl	8010770 <HAL_GetTick>
 8013122:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8013124:	88fb      	ldrh	r3, [r7, #6]
 8013126:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801312e:	b2db      	uxtb	r3, r3
 8013130:	2b01      	cmp	r3, #1
 8013132:	d002      	beq.n	801313a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8013134:	2302      	movs	r3, #2
 8013136:	77fb      	strb	r3, [r7, #31]
    goto error;
 8013138:	e103      	b.n	8013342 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 801313a:	68bb      	ldr	r3, [r7, #8]
 801313c:	2b00      	cmp	r3, #0
 801313e:	d002      	beq.n	8013146 <HAL_SPI_Transmit+0x52>
 8013140:	88fb      	ldrh	r3, [r7, #6]
 8013142:	2b00      	cmp	r3, #0
 8013144:	d102      	bne.n	801314c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8013146:	2301      	movs	r3, #1
 8013148:	77fb      	strb	r3, [r7, #31]
    goto error;
 801314a:	e0fa      	b.n	8013342 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	2203      	movs	r2, #3
 8013150:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	2200      	movs	r2, #0
 8013158:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 801315a:	68fb      	ldr	r3, [r7, #12]
 801315c:	68ba      	ldr	r2, [r7, #8]
 801315e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	88fa      	ldrh	r2, [r7, #6]
 8013164:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	88fa      	ldrh	r2, [r7, #6]
 801316a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	2200      	movs	r2, #0
 8013170:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	2200      	movs	r2, #0
 8013176:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	2200      	movs	r2, #0
 801317c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	2200      	movs	r2, #0
 8013182:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	2200      	movs	r2, #0
 8013188:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	689b      	ldr	r3, [r3, #8]
 801318e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013192:	d107      	bne.n	80131a4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	681a      	ldr	r2, [r3, #0]
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80131a2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80131a4:	68fb      	ldr	r3, [r7, #12]
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80131ae:	2b40      	cmp	r3, #64	; 0x40
 80131b0:	d007      	beq.n	80131c2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	681b      	ldr	r3, [r3, #0]
 80131b6:	681a      	ldr	r2, [r3, #0]
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80131c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	68db      	ldr	r3, [r3, #12]
 80131c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80131ca:	d14b      	bne.n	8013264 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	685b      	ldr	r3, [r3, #4]
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d002      	beq.n	80131da <HAL_SPI_Transmit+0xe6>
 80131d4:	8afb      	ldrh	r3, [r7, #22]
 80131d6:	2b01      	cmp	r3, #1
 80131d8:	d13e      	bne.n	8013258 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80131da:	68fb      	ldr	r3, [r7, #12]
 80131dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80131de:	881a      	ldrh	r2, [r3, #0]
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80131ea:	1c9a      	adds	r2, r3, #2
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80131f4:	b29b      	uxth	r3, r3
 80131f6:	3b01      	subs	r3, #1
 80131f8:	b29a      	uxth	r2, r3
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80131fe:	e02b      	b.n	8013258 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	689b      	ldr	r3, [r3, #8]
 8013206:	f003 0302 	and.w	r3, r3, #2
 801320a:	2b02      	cmp	r3, #2
 801320c:	d112      	bne.n	8013234 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013212:	881a      	ldrh	r2, [r3, #0]
 8013214:	68fb      	ldr	r3, [r7, #12]
 8013216:	681b      	ldr	r3, [r3, #0]
 8013218:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801321a:	68fb      	ldr	r3, [r7, #12]
 801321c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801321e:	1c9a      	adds	r2, r3, #2
 8013220:	68fb      	ldr	r3, [r7, #12]
 8013222:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8013224:	68fb      	ldr	r3, [r7, #12]
 8013226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013228:	b29b      	uxth	r3, r3
 801322a:	3b01      	subs	r3, #1
 801322c:	b29a      	uxth	r2, r3
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	86da      	strh	r2, [r3, #54]	; 0x36
 8013232:	e011      	b.n	8013258 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013234:	f7fd fa9c 	bl	8010770 <HAL_GetTick>
 8013238:	4602      	mov	r2, r0
 801323a:	69bb      	ldr	r3, [r7, #24]
 801323c:	1ad3      	subs	r3, r2, r3
 801323e:	683a      	ldr	r2, [r7, #0]
 8013240:	429a      	cmp	r2, r3
 8013242:	d803      	bhi.n	801324c <HAL_SPI_Transmit+0x158>
 8013244:	683b      	ldr	r3, [r7, #0]
 8013246:	f1b3 3fff 	cmp.w	r3, #4294967295
 801324a:	d102      	bne.n	8013252 <HAL_SPI_Transmit+0x15e>
 801324c:	683b      	ldr	r3, [r7, #0]
 801324e:	2b00      	cmp	r3, #0
 8013250:	d102      	bne.n	8013258 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8013252:	2303      	movs	r3, #3
 8013254:	77fb      	strb	r3, [r7, #31]
          goto error;
 8013256:	e074      	b.n	8013342 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801325c:	b29b      	uxth	r3, r3
 801325e:	2b00      	cmp	r3, #0
 8013260:	d1ce      	bne.n	8013200 <HAL_SPI_Transmit+0x10c>
 8013262:	e04c      	b.n	80132fe <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013264:	68fb      	ldr	r3, [r7, #12]
 8013266:	685b      	ldr	r3, [r3, #4]
 8013268:	2b00      	cmp	r3, #0
 801326a:	d002      	beq.n	8013272 <HAL_SPI_Transmit+0x17e>
 801326c:	8afb      	ldrh	r3, [r7, #22]
 801326e:	2b01      	cmp	r3, #1
 8013270:	d140      	bne.n	80132f4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8013272:	68fb      	ldr	r3, [r7, #12]
 8013274:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013276:	68fb      	ldr	r3, [r7, #12]
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	330c      	adds	r3, #12
 801327c:	7812      	ldrb	r2, [r2, #0]
 801327e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013284:	1c5a      	adds	r2, r3, #1
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801328a:	68fb      	ldr	r3, [r7, #12]
 801328c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801328e:	b29b      	uxth	r3, r3
 8013290:	3b01      	subs	r3, #1
 8013292:	b29a      	uxth	r2, r3
 8013294:	68fb      	ldr	r3, [r7, #12]
 8013296:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8013298:	e02c      	b.n	80132f4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 801329a:	68fb      	ldr	r3, [r7, #12]
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	689b      	ldr	r3, [r3, #8]
 80132a0:	f003 0302 	and.w	r3, r3, #2
 80132a4:	2b02      	cmp	r3, #2
 80132a6:	d113      	bne.n	80132d0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80132a8:	68fb      	ldr	r3, [r7, #12]
 80132aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80132ac:	68fb      	ldr	r3, [r7, #12]
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	330c      	adds	r3, #12
 80132b2:	7812      	ldrb	r2, [r2, #0]
 80132b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80132ba:	1c5a      	adds	r2, r3, #1
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80132c0:	68fb      	ldr	r3, [r7, #12]
 80132c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80132c4:	b29b      	uxth	r3, r3
 80132c6:	3b01      	subs	r3, #1
 80132c8:	b29a      	uxth	r2, r3
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	86da      	strh	r2, [r3, #54]	; 0x36
 80132ce:	e011      	b.n	80132f4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80132d0:	f7fd fa4e 	bl	8010770 <HAL_GetTick>
 80132d4:	4602      	mov	r2, r0
 80132d6:	69bb      	ldr	r3, [r7, #24]
 80132d8:	1ad3      	subs	r3, r2, r3
 80132da:	683a      	ldr	r2, [r7, #0]
 80132dc:	429a      	cmp	r2, r3
 80132de:	d803      	bhi.n	80132e8 <HAL_SPI_Transmit+0x1f4>
 80132e0:	683b      	ldr	r3, [r7, #0]
 80132e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80132e6:	d102      	bne.n	80132ee <HAL_SPI_Transmit+0x1fa>
 80132e8:	683b      	ldr	r3, [r7, #0]
 80132ea:	2b00      	cmp	r3, #0
 80132ec:	d102      	bne.n	80132f4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80132ee:	2303      	movs	r3, #3
 80132f0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80132f2:	e026      	b.n	8013342 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80132f4:	68fb      	ldr	r3, [r7, #12]
 80132f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80132f8:	b29b      	uxth	r3, r3
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	d1cd      	bne.n	801329a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80132fe:	69ba      	ldr	r2, [r7, #24]
 8013300:	6839      	ldr	r1, [r7, #0]
 8013302:	68f8      	ldr	r0, [r7, #12]
 8013304:	f000 fba4 	bl	8013a50 <SPI_EndRxTxTransaction>
 8013308:	4603      	mov	r3, r0
 801330a:	2b00      	cmp	r3, #0
 801330c:	d002      	beq.n	8013314 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801330e:	68fb      	ldr	r3, [r7, #12]
 8013310:	2220      	movs	r2, #32
 8013312:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	689b      	ldr	r3, [r3, #8]
 8013318:	2b00      	cmp	r3, #0
 801331a:	d10a      	bne.n	8013332 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801331c:	2300      	movs	r3, #0
 801331e:	613b      	str	r3, [r7, #16]
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	68db      	ldr	r3, [r3, #12]
 8013326:	613b      	str	r3, [r7, #16]
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	689b      	ldr	r3, [r3, #8]
 801332e:	613b      	str	r3, [r7, #16]
 8013330:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013332:	68fb      	ldr	r3, [r7, #12]
 8013334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013336:	2b00      	cmp	r3, #0
 8013338:	d002      	beq.n	8013340 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 801333a:	2301      	movs	r3, #1
 801333c:	77fb      	strb	r3, [r7, #31]
 801333e:	e000      	b.n	8013342 <HAL_SPI_Transmit+0x24e>
  }

error:
 8013340:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	2201      	movs	r2, #1
 8013346:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	2200      	movs	r2, #0
 801334e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8013352:	7ffb      	ldrb	r3, [r7, #31]
}
 8013354:	4618      	mov	r0, r3
 8013356:	3720      	adds	r7, #32
 8013358:	46bd      	mov	sp, r7
 801335a:	bd80      	pop	{r7, pc}

0801335c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801335c:	b580      	push	{r7, lr}
 801335e:	b088      	sub	sp, #32
 8013360:	af02      	add	r7, sp, #8
 8013362:	60f8      	str	r0, [r7, #12]
 8013364:	60b9      	str	r1, [r7, #8]
 8013366:	603b      	str	r3, [r7, #0]
 8013368:	4613      	mov	r3, r2
 801336a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 801336c:	2300      	movs	r3, #0
 801336e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	685b      	ldr	r3, [r3, #4]
 8013374:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013378:	d112      	bne.n	80133a0 <HAL_SPI_Receive+0x44>
 801337a:	68fb      	ldr	r3, [r7, #12]
 801337c:	689b      	ldr	r3, [r3, #8]
 801337e:	2b00      	cmp	r3, #0
 8013380:	d10e      	bne.n	80133a0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8013382:	68fb      	ldr	r3, [r7, #12]
 8013384:	2204      	movs	r2, #4
 8013386:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 801338a:	88fa      	ldrh	r2, [r7, #6]
 801338c:	683b      	ldr	r3, [r7, #0]
 801338e:	9300      	str	r3, [sp, #0]
 8013390:	4613      	mov	r3, r2
 8013392:	68ba      	ldr	r2, [r7, #8]
 8013394:	68b9      	ldr	r1, [r7, #8]
 8013396:	68f8      	ldr	r0, [r7, #12]
 8013398:	f000 f8e9 	bl	801356e <HAL_SPI_TransmitReceive>
 801339c:	4603      	mov	r3, r0
 801339e:	e0e2      	b.n	8013566 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80133a6:	2b01      	cmp	r3, #1
 80133a8:	d101      	bne.n	80133ae <HAL_SPI_Receive+0x52>
 80133aa:	2302      	movs	r3, #2
 80133ac:	e0db      	b.n	8013566 <HAL_SPI_Receive+0x20a>
 80133ae:	68fb      	ldr	r3, [r7, #12]
 80133b0:	2201      	movs	r2, #1
 80133b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80133b6:	f7fd f9db 	bl	8010770 <HAL_GetTick>
 80133ba:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80133bc:	68fb      	ldr	r3, [r7, #12]
 80133be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80133c2:	b2db      	uxtb	r3, r3
 80133c4:	2b01      	cmp	r3, #1
 80133c6:	d002      	beq.n	80133ce <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80133c8:	2302      	movs	r3, #2
 80133ca:	75fb      	strb	r3, [r7, #23]
    goto error;
 80133cc:	e0c2      	b.n	8013554 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80133ce:	68bb      	ldr	r3, [r7, #8]
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	d002      	beq.n	80133da <HAL_SPI_Receive+0x7e>
 80133d4:	88fb      	ldrh	r3, [r7, #6]
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d102      	bne.n	80133e0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80133da:	2301      	movs	r3, #1
 80133dc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80133de:	e0b9      	b.n	8013554 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80133e0:	68fb      	ldr	r3, [r7, #12]
 80133e2:	2204      	movs	r2, #4
 80133e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	2200      	movs	r2, #0
 80133ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80133ee:	68fb      	ldr	r3, [r7, #12]
 80133f0:	68ba      	ldr	r2, [r7, #8]
 80133f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	88fa      	ldrh	r2, [r7, #6]
 80133f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	88fa      	ldrh	r2, [r7, #6]
 80133fe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	2200      	movs	r2, #0
 8013404:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8013406:	68fb      	ldr	r3, [r7, #12]
 8013408:	2200      	movs	r2, #0
 801340a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	2200      	movs	r2, #0
 8013410:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	2200      	movs	r2, #0
 8013416:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	2200      	movs	r2, #0
 801341c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	689b      	ldr	r3, [r3, #8]
 8013422:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013426:	d107      	bne.n	8013438 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8013428:	68fb      	ldr	r3, [r7, #12]
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	681a      	ldr	r2, [r3, #0]
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8013436:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	681b      	ldr	r3, [r3, #0]
 801343c:	681b      	ldr	r3, [r3, #0]
 801343e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013442:	2b40      	cmp	r3, #64	; 0x40
 8013444:	d007      	beq.n	8013456 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	681a      	ldr	r2, [r3, #0]
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013454:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8013456:	68fb      	ldr	r3, [r7, #12]
 8013458:	68db      	ldr	r3, [r3, #12]
 801345a:	2b00      	cmp	r3, #0
 801345c:	d162      	bne.n	8013524 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 801345e:	e02e      	b.n	80134be <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	689b      	ldr	r3, [r3, #8]
 8013466:	f003 0301 	and.w	r3, r3, #1
 801346a:	2b01      	cmp	r3, #1
 801346c:	d115      	bne.n	801349a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	f103 020c 	add.w	r2, r3, #12
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801347a:	7812      	ldrb	r2, [r2, #0]
 801347c:	b2d2      	uxtb	r2, r2
 801347e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013484:	1c5a      	adds	r2, r3, #1
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 801348a:	68fb      	ldr	r3, [r7, #12]
 801348c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801348e:	b29b      	uxth	r3, r3
 8013490:	3b01      	subs	r3, #1
 8013492:	b29a      	uxth	r2, r3
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	87da      	strh	r2, [r3, #62]	; 0x3e
 8013498:	e011      	b.n	80134be <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801349a:	f7fd f969 	bl	8010770 <HAL_GetTick>
 801349e:	4602      	mov	r2, r0
 80134a0:	693b      	ldr	r3, [r7, #16]
 80134a2:	1ad3      	subs	r3, r2, r3
 80134a4:	683a      	ldr	r2, [r7, #0]
 80134a6:	429a      	cmp	r2, r3
 80134a8:	d803      	bhi.n	80134b2 <HAL_SPI_Receive+0x156>
 80134aa:	683b      	ldr	r3, [r7, #0]
 80134ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134b0:	d102      	bne.n	80134b8 <HAL_SPI_Receive+0x15c>
 80134b2:	683b      	ldr	r3, [r7, #0]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d102      	bne.n	80134be <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80134b8:	2303      	movs	r3, #3
 80134ba:	75fb      	strb	r3, [r7, #23]
          goto error;
 80134bc:	e04a      	b.n	8013554 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80134c2:	b29b      	uxth	r3, r3
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d1cb      	bne.n	8013460 <HAL_SPI_Receive+0x104>
 80134c8:	e031      	b.n	801352e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80134ca:	68fb      	ldr	r3, [r7, #12]
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	689b      	ldr	r3, [r3, #8]
 80134d0:	f003 0301 	and.w	r3, r3, #1
 80134d4:	2b01      	cmp	r3, #1
 80134d6:	d113      	bne.n	8013500 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80134d8:	68fb      	ldr	r3, [r7, #12]
 80134da:	681b      	ldr	r3, [r3, #0]
 80134dc:	68da      	ldr	r2, [r3, #12]
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80134e2:	b292      	uxth	r2, r2
 80134e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80134ea:	1c9a      	adds	r2, r3, #2
 80134ec:	68fb      	ldr	r3, [r7, #12]
 80134ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80134f4:	b29b      	uxth	r3, r3
 80134f6:	3b01      	subs	r3, #1
 80134f8:	b29a      	uxth	r2, r3
 80134fa:	68fb      	ldr	r3, [r7, #12]
 80134fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80134fe:	e011      	b.n	8013524 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013500:	f7fd f936 	bl	8010770 <HAL_GetTick>
 8013504:	4602      	mov	r2, r0
 8013506:	693b      	ldr	r3, [r7, #16]
 8013508:	1ad3      	subs	r3, r2, r3
 801350a:	683a      	ldr	r2, [r7, #0]
 801350c:	429a      	cmp	r2, r3
 801350e:	d803      	bhi.n	8013518 <HAL_SPI_Receive+0x1bc>
 8013510:	683b      	ldr	r3, [r7, #0]
 8013512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013516:	d102      	bne.n	801351e <HAL_SPI_Receive+0x1c2>
 8013518:	683b      	ldr	r3, [r7, #0]
 801351a:	2b00      	cmp	r3, #0
 801351c:	d102      	bne.n	8013524 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 801351e:	2303      	movs	r3, #3
 8013520:	75fb      	strb	r3, [r7, #23]
          goto error;
 8013522:	e017      	b.n	8013554 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013528:	b29b      	uxth	r3, r3
 801352a:	2b00      	cmp	r3, #0
 801352c:	d1cd      	bne.n	80134ca <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801352e:	693a      	ldr	r2, [r7, #16]
 8013530:	6839      	ldr	r1, [r7, #0]
 8013532:	68f8      	ldr	r0, [r7, #12]
 8013534:	f000 fa27 	bl	8013986 <SPI_EndRxTransaction>
 8013538:	4603      	mov	r3, r0
 801353a:	2b00      	cmp	r3, #0
 801353c:	d002      	beq.n	8013544 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801353e:	68fb      	ldr	r3, [r7, #12]
 8013540:	2220      	movs	r2, #32
 8013542:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013548:	2b00      	cmp	r3, #0
 801354a:	d002      	beq.n	8013552 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 801354c:	2301      	movs	r3, #1
 801354e:	75fb      	strb	r3, [r7, #23]
 8013550:	e000      	b.n	8013554 <HAL_SPI_Receive+0x1f8>
  }

error :
 8013552:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	2201      	movs	r2, #1
 8013558:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	2200      	movs	r2, #0
 8013560:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8013564:	7dfb      	ldrb	r3, [r7, #23]
}
 8013566:	4618      	mov	r0, r3
 8013568:	3718      	adds	r7, #24
 801356a:	46bd      	mov	sp, r7
 801356c:	bd80      	pop	{r7, pc}

0801356e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 801356e:	b580      	push	{r7, lr}
 8013570:	b08c      	sub	sp, #48	; 0x30
 8013572:	af00      	add	r7, sp, #0
 8013574:	60f8      	str	r0, [r7, #12]
 8013576:	60b9      	str	r1, [r7, #8]
 8013578:	607a      	str	r2, [r7, #4]
 801357a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 801357c:	2301      	movs	r3, #1
 801357e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8013580:	2300      	movs	r3, #0
 8013582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801358c:	2b01      	cmp	r3, #1
 801358e:	d101      	bne.n	8013594 <HAL_SPI_TransmitReceive+0x26>
 8013590:	2302      	movs	r3, #2
 8013592:	e18a      	b.n	80138aa <HAL_SPI_TransmitReceive+0x33c>
 8013594:	68fb      	ldr	r3, [r7, #12]
 8013596:	2201      	movs	r2, #1
 8013598:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801359c:	f7fd f8e8 	bl	8010770 <HAL_GetTick>
 80135a0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80135a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	685b      	ldr	r3, [r3, #4]
 80135b0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80135b2:	887b      	ldrh	r3, [r7, #2]
 80135b4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80135b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80135ba:	2b01      	cmp	r3, #1
 80135bc:	d00f      	beq.n	80135de <HAL_SPI_TransmitReceive+0x70>
 80135be:	69fb      	ldr	r3, [r7, #28]
 80135c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80135c4:	d107      	bne.n	80135d6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	689b      	ldr	r3, [r3, #8]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	d103      	bne.n	80135d6 <HAL_SPI_TransmitReceive+0x68>
 80135ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80135d2:	2b04      	cmp	r3, #4
 80135d4:	d003      	beq.n	80135de <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80135d6:	2302      	movs	r3, #2
 80135d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80135dc:	e15b      	b.n	8013896 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80135de:	68bb      	ldr	r3, [r7, #8]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d005      	beq.n	80135f0 <HAL_SPI_TransmitReceive+0x82>
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d002      	beq.n	80135f0 <HAL_SPI_TransmitReceive+0x82>
 80135ea:	887b      	ldrh	r3, [r7, #2]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d103      	bne.n	80135f8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80135f0:	2301      	movs	r3, #1
 80135f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80135f6:	e14e      	b.n	8013896 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80135fe:	b2db      	uxtb	r3, r3
 8013600:	2b04      	cmp	r3, #4
 8013602:	d003      	beq.n	801360c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	2205      	movs	r2, #5
 8013608:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801360c:	68fb      	ldr	r3, [r7, #12]
 801360e:	2200      	movs	r2, #0
 8013610:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	687a      	ldr	r2, [r7, #4]
 8013616:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8013618:	68fb      	ldr	r3, [r7, #12]
 801361a:	887a      	ldrh	r2, [r7, #2]
 801361c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	887a      	ldrh	r2, [r7, #2]
 8013622:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	68ba      	ldr	r2, [r7, #8]
 8013628:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	887a      	ldrh	r2, [r7, #2]
 801362e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	887a      	ldrh	r2, [r7, #2]
 8013634:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8013636:	68fb      	ldr	r3, [r7, #12]
 8013638:	2200      	movs	r2, #0
 801363a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 801363c:	68fb      	ldr	r3, [r7, #12]
 801363e:	2200      	movs	r2, #0
 8013640:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	681b      	ldr	r3, [r3, #0]
 8013648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801364c:	2b40      	cmp	r3, #64	; 0x40
 801364e:	d007      	beq.n	8013660 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013650:	68fb      	ldr	r3, [r7, #12]
 8013652:	681b      	ldr	r3, [r3, #0]
 8013654:	681a      	ldr	r2, [r3, #0]
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801365e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	68db      	ldr	r3, [r3, #12]
 8013664:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8013668:	d178      	bne.n	801375c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	685b      	ldr	r3, [r3, #4]
 801366e:	2b00      	cmp	r3, #0
 8013670:	d002      	beq.n	8013678 <HAL_SPI_TransmitReceive+0x10a>
 8013672:	8b7b      	ldrh	r3, [r7, #26]
 8013674:	2b01      	cmp	r3, #1
 8013676:	d166      	bne.n	8013746 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801367c:	881a      	ldrh	r2, [r3, #0]
 801367e:	68fb      	ldr	r3, [r7, #12]
 8013680:	681b      	ldr	r3, [r3, #0]
 8013682:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013688:	1c9a      	adds	r2, r3, #2
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013692:	b29b      	uxth	r3, r3
 8013694:	3b01      	subs	r3, #1
 8013696:	b29a      	uxth	r2, r3
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801369c:	e053      	b.n	8013746 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	689b      	ldr	r3, [r3, #8]
 80136a4:	f003 0302 	and.w	r3, r3, #2
 80136a8:	2b02      	cmp	r3, #2
 80136aa:	d11b      	bne.n	80136e4 <HAL_SPI_TransmitReceive+0x176>
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80136b0:	b29b      	uxth	r3, r3
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d016      	beq.n	80136e4 <HAL_SPI_TransmitReceive+0x176>
 80136b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136b8:	2b01      	cmp	r3, #1
 80136ba:	d113      	bne.n	80136e4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80136bc:	68fb      	ldr	r3, [r7, #12]
 80136be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80136c0:	881a      	ldrh	r2, [r3, #0]
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80136c8:	68fb      	ldr	r3, [r7, #12]
 80136ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80136cc:	1c9a      	adds	r2, r3, #2
 80136ce:	68fb      	ldr	r3, [r7, #12]
 80136d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80136d2:	68fb      	ldr	r3, [r7, #12]
 80136d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80136d6:	b29b      	uxth	r3, r3
 80136d8:	3b01      	subs	r3, #1
 80136da:	b29a      	uxth	r2, r3
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80136e0:	2300      	movs	r3, #0
 80136e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	689b      	ldr	r3, [r3, #8]
 80136ea:	f003 0301 	and.w	r3, r3, #1
 80136ee:	2b01      	cmp	r3, #1
 80136f0:	d119      	bne.n	8013726 <HAL_SPI_TransmitReceive+0x1b8>
 80136f2:	68fb      	ldr	r3, [r7, #12]
 80136f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80136f6:	b29b      	uxth	r3, r3
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d014      	beq.n	8013726 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80136fc:	68fb      	ldr	r3, [r7, #12]
 80136fe:	681b      	ldr	r3, [r3, #0]
 8013700:	68da      	ldr	r2, [r3, #12]
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013706:	b292      	uxth	r2, r2
 8013708:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801370a:	68fb      	ldr	r3, [r7, #12]
 801370c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801370e:	1c9a      	adds	r2, r3, #2
 8013710:	68fb      	ldr	r3, [r7, #12]
 8013712:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013718:	b29b      	uxth	r3, r3
 801371a:	3b01      	subs	r3, #1
 801371c:	b29a      	uxth	r2, r3
 801371e:	68fb      	ldr	r3, [r7, #12]
 8013720:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013722:	2301      	movs	r3, #1
 8013724:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8013726:	f7fd f823 	bl	8010770 <HAL_GetTick>
 801372a:	4602      	mov	r2, r0
 801372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801372e:	1ad3      	subs	r3, r2, r3
 8013730:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013732:	429a      	cmp	r2, r3
 8013734:	d807      	bhi.n	8013746 <HAL_SPI_TransmitReceive+0x1d8>
 8013736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013738:	f1b3 3fff 	cmp.w	r3, #4294967295
 801373c:	d003      	beq.n	8013746 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 801373e:	2303      	movs	r3, #3
 8013740:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8013744:	e0a7      	b.n	8013896 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801374a:	b29b      	uxth	r3, r3
 801374c:	2b00      	cmp	r3, #0
 801374e:	d1a6      	bne.n	801369e <HAL_SPI_TransmitReceive+0x130>
 8013750:	68fb      	ldr	r3, [r7, #12]
 8013752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013754:	b29b      	uxth	r3, r3
 8013756:	2b00      	cmp	r3, #0
 8013758:	d1a1      	bne.n	801369e <HAL_SPI_TransmitReceive+0x130>
 801375a:	e07c      	b.n	8013856 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	685b      	ldr	r3, [r3, #4]
 8013760:	2b00      	cmp	r3, #0
 8013762:	d002      	beq.n	801376a <HAL_SPI_TransmitReceive+0x1fc>
 8013764:	8b7b      	ldrh	r3, [r7, #26]
 8013766:	2b01      	cmp	r3, #1
 8013768:	d16b      	bne.n	8013842 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801376e:	68fb      	ldr	r3, [r7, #12]
 8013770:	681b      	ldr	r3, [r3, #0]
 8013772:	330c      	adds	r3, #12
 8013774:	7812      	ldrb	r2, [r2, #0]
 8013776:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801377c:	1c5a      	adds	r2, r3, #1
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8013782:	68fb      	ldr	r3, [r7, #12]
 8013784:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013786:	b29b      	uxth	r3, r3
 8013788:	3b01      	subs	r3, #1
 801378a:	b29a      	uxth	r2, r3
 801378c:	68fb      	ldr	r3, [r7, #12]
 801378e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013790:	e057      	b.n	8013842 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	689b      	ldr	r3, [r3, #8]
 8013798:	f003 0302 	and.w	r3, r3, #2
 801379c:	2b02      	cmp	r3, #2
 801379e:	d11c      	bne.n	80137da <HAL_SPI_TransmitReceive+0x26c>
 80137a0:	68fb      	ldr	r3, [r7, #12]
 80137a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80137a4:	b29b      	uxth	r3, r3
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d017      	beq.n	80137da <HAL_SPI_TransmitReceive+0x26c>
 80137aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137ac:	2b01      	cmp	r3, #1
 80137ae:	d114      	bne.n	80137da <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	330c      	adds	r3, #12
 80137ba:	7812      	ldrb	r2, [r2, #0]
 80137bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80137c2:	1c5a      	adds	r2, r3, #1
 80137c4:	68fb      	ldr	r3, [r7, #12]
 80137c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80137cc:	b29b      	uxth	r3, r3
 80137ce:	3b01      	subs	r3, #1
 80137d0:	b29a      	uxth	r2, r3
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80137d6:	2300      	movs	r3, #0
 80137d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80137da:	68fb      	ldr	r3, [r7, #12]
 80137dc:	681b      	ldr	r3, [r3, #0]
 80137de:	689b      	ldr	r3, [r3, #8]
 80137e0:	f003 0301 	and.w	r3, r3, #1
 80137e4:	2b01      	cmp	r3, #1
 80137e6:	d119      	bne.n	801381c <HAL_SPI_TransmitReceive+0x2ae>
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80137ec:	b29b      	uxth	r3, r3
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d014      	beq.n	801381c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	68da      	ldr	r2, [r3, #12]
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80137fc:	b2d2      	uxtb	r2, r2
 80137fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013804:	1c5a      	adds	r2, r3, #1
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801380e:	b29b      	uxth	r3, r3
 8013810:	3b01      	subs	r3, #1
 8013812:	b29a      	uxth	r2, r3
 8013814:	68fb      	ldr	r3, [r7, #12]
 8013816:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013818:	2301      	movs	r3, #1
 801381a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 801381c:	f7fc ffa8 	bl	8010770 <HAL_GetTick>
 8013820:	4602      	mov	r2, r0
 8013822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013824:	1ad3      	subs	r3, r2, r3
 8013826:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013828:	429a      	cmp	r2, r3
 801382a:	d803      	bhi.n	8013834 <HAL_SPI_TransmitReceive+0x2c6>
 801382c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801382e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013832:	d102      	bne.n	801383a <HAL_SPI_TransmitReceive+0x2cc>
 8013834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013836:	2b00      	cmp	r3, #0
 8013838:	d103      	bne.n	8013842 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 801383a:	2303      	movs	r3, #3
 801383c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8013840:	e029      	b.n	8013896 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013842:	68fb      	ldr	r3, [r7, #12]
 8013844:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013846:	b29b      	uxth	r3, r3
 8013848:	2b00      	cmp	r3, #0
 801384a:	d1a2      	bne.n	8013792 <HAL_SPI_TransmitReceive+0x224>
 801384c:	68fb      	ldr	r3, [r7, #12]
 801384e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013850:	b29b      	uxth	r3, r3
 8013852:	2b00      	cmp	r3, #0
 8013854:	d19d      	bne.n	8013792 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8013856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013858:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801385a:	68f8      	ldr	r0, [r7, #12]
 801385c:	f000 f8f8 	bl	8013a50 <SPI_EndRxTxTransaction>
 8013860:	4603      	mov	r3, r0
 8013862:	2b00      	cmp	r3, #0
 8013864:	d006      	beq.n	8013874 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8013866:	2301      	movs	r3, #1
 8013868:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801386c:	68fb      	ldr	r3, [r7, #12]
 801386e:	2220      	movs	r2, #32
 8013870:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8013872:	e010      	b.n	8013896 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8013874:	68fb      	ldr	r3, [r7, #12]
 8013876:	689b      	ldr	r3, [r3, #8]
 8013878:	2b00      	cmp	r3, #0
 801387a:	d10b      	bne.n	8013894 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801387c:	2300      	movs	r3, #0
 801387e:	617b      	str	r3, [r7, #20]
 8013880:	68fb      	ldr	r3, [r7, #12]
 8013882:	681b      	ldr	r3, [r3, #0]
 8013884:	68db      	ldr	r3, [r3, #12]
 8013886:	617b      	str	r3, [r7, #20]
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	681b      	ldr	r3, [r3, #0]
 801388c:	689b      	ldr	r3, [r3, #8]
 801388e:	617b      	str	r3, [r7, #20]
 8013890:	697b      	ldr	r3, [r7, #20]
 8013892:	e000      	b.n	8013896 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8013894:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	2201      	movs	r2, #1
 801389a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	2200      	movs	r2, #0
 80138a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80138a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80138aa:	4618      	mov	r0, r3
 80138ac:	3730      	adds	r7, #48	; 0x30
 80138ae:	46bd      	mov	sp, r7
 80138b0:	bd80      	pop	{r7, pc}

080138b2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80138b2:	b580      	push	{r7, lr}
 80138b4:	b084      	sub	sp, #16
 80138b6:	af00      	add	r7, sp, #0
 80138b8:	60f8      	str	r0, [r7, #12]
 80138ba:	60b9      	str	r1, [r7, #8]
 80138bc:	603b      	str	r3, [r7, #0]
 80138be:	4613      	mov	r3, r2
 80138c0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80138c2:	e04c      	b.n	801395e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80138c4:	683b      	ldr	r3, [r7, #0]
 80138c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138ca:	d048      	beq.n	801395e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80138cc:	f7fc ff50 	bl	8010770 <HAL_GetTick>
 80138d0:	4602      	mov	r2, r0
 80138d2:	69bb      	ldr	r3, [r7, #24]
 80138d4:	1ad3      	subs	r3, r2, r3
 80138d6:	683a      	ldr	r2, [r7, #0]
 80138d8:	429a      	cmp	r2, r3
 80138da:	d902      	bls.n	80138e2 <SPI_WaitFlagStateUntilTimeout+0x30>
 80138dc:	683b      	ldr	r3, [r7, #0]
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d13d      	bne.n	801395e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	685a      	ldr	r2, [r3, #4]
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80138f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	685b      	ldr	r3, [r3, #4]
 80138f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80138fa:	d111      	bne.n	8013920 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	689b      	ldr	r3, [r3, #8]
 8013900:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013904:	d004      	beq.n	8013910 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	689b      	ldr	r3, [r3, #8]
 801390a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801390e:	d107      	bne.n	8013920 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	681a      	ldr	r2, [r3, #0]
 8013916:	68fb      	ldr	r3, [r7, #12]
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801391e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8013920:	68fb      	ldr	r3, [r7, #12]
 8013922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013924:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013928:	d10f      	bne.n	801394a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	681b      	ldr	r3, [r3, #0]
 801392e:	681a      	ldr	r2, [r3, #0]
 8013930:	68fb      	ldr	r3, [r7, #12]
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013938:	601a      	str	r2, [r3, #0]
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	681a      	ldr	r2, [r3, #0]
 8013940:	68fb      	ldr	r3, [r7, #12]
 8013942:	681b      	ldr	r3, [r3, #0]
 8013944:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8013948:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	2201      	movs	r2, #1
 801394e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	2200      	movs	r2, #0
 8013956:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 801395a:	2303      	movs	r3, #3
 801395c:	e00f      	b.n	801397e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	689a      	ldr	r2, [r3, #8]
 8013964:	68bb      	ldr	r3, [r7, #8]
 8013966:	4013      	ands	r3, r2
 8013968:	68ba      	ldr	r2, [r7, #8]
 801396a:	429a      	cmp	r2, r3
 801396c:	bf0c      	ite	eq
 801396e:	2301      	moveq	r3, #1
 8013970:	2300      	movne	r3, #0
 8013972:	b2db      	uxtb	r3, r3
 8013974:	461a      	mov	r2, r3
 8013976:	79fb      	ldrb	r3, [r7, #7]
 8013978:	429a      	cmp	r2, r3
 801397a:	d1a3      	bne.n	80138c4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 801397c:	2300      	movs	r3, #0
}
 801397e:	4618      	mov	r0, r3
 8013980:	3710      	adds	r7, #16
 8013982:	46bd      	mov	sp, r7
 8013984:	bd80      	pop	{r7, pc}

08013986 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8013986:	b580      	push	{r7, lr}
 8013988:	b086      	sub	sp, #24
 801398a:	af02      	add	r7, sp, #8
 801398c:	60f8      	str	r0, [r7, #12]
 801398e:	60b9      	str	r1, [r7, #8]
 8013990:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	685b      	ldr	r3, [r3, #4]
 8013996:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801399a:	d111      	bne.n	80139c0 <SPI_EndRxTransaction+0x3a>
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	689b      	ldr	r3, [r3, #8]
 80139a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80139a4:	d004      	beq.n	80139b0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	689b      	ldr	r3, [r3, #8]
 80139aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80139ae:	d107      	bne.n	80139c0 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	681a      	ldr	r2, [r3, #0]
 80139b6:	68fb      	ldr	r3, [r7, #12]
 80139b8:	681b      	ldr	r3, [r3, #0]
 80139ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80139be:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80139c0:	68fb      	ldr	r3, [r7, #12]
 80139c2:	685b      	ldr	r3, [r3, #4]
 80139c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80139c8:	d12a      	bne.n	8013a20 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80139ca:	68fb      	ldr	r3, [r7, #12]
 80139cc:	689b      	ldr	r3, [r3, #8]
 80139ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80139d2:	d012      	beq.n	80139fa <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	9300      	str	r3, [sp, #0]
 80139d8:	68bb      	ldr	r3, [r7, #8]
 80139da:	2200      	movs	r2, #0
 80139dc:	2180      	movs	r1, #128	; 0x80
 80139de:	68f8      	ldr	r0, [r7, #12]
 80139e0:	f7ff ff67 	bl	80138b2 <SPI_WaitFlagStateUntilTimeout>
 80139e4:	4603      	mov	r3, r0
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d02d      	beq.n	8013a46 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80139ee:	f043 0220 	orr.w	r2, r3, #32
 80139f2:	68fb      	ldr	r3, [r7, #12]
 80139f4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80139f6:	2303      	movs	r3, #3
 80139f8:	e026      	b.n	8013a48 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	9300      	str	r3, [sp, #0]
 80139fe:	68bb      	ldr	r3, [r7, #8]
 8013a00:	2200      	movs	r2, #0
 8013a02:	2101      	movs	r1, #1
 8013a04:	68f8      	ldr	r0, [r7, #12]
 8013a06:	f7ff ff54 	bl	80138b2 <SPI_WaitFlagStateUntilTimeout>
 8013a0a:	4603      	mov	r3, r0
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d01a      	beq.n	8013a46 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013a14:	f043 0220 	orr.w	r2, r3, #32
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8013a1c:	2303      	movs	r3, #3
 8013a1e:	e013      	b.n	8013a48 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	9300      	str	r3, [sp, #0]
 8013a24:	68bb      	ldr	r3, [r7, #8]
 8013a26:	2200      	movs	r2, #0
 8013a28:	2101      	movs	r1, #1
 8013a2a:	68f8      	ldr	r0, [r7, #12]
 8013a2c:	f7ff ff41 	bl	80138b2 <SPI_WaitFlagStateUntilTimeout>
 8013a30:	4603      	mov	r3, r0
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d007      	beq.n	8013a46 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8013a36:	68fb      	ldr	r3, [r7, #12]
 8013a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013a3a:	f043 0220 	orr.w	r2, r3, #32
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8013a42:	2303      	movs	r3, #3
 8013a44:	e000      	b.n	8013a48 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8013a46:	2300      	movs	r3, #0
}
 8013a48:	4618      	mov	r0, r3
 8013a4a:	3710      	adds	r7, #16
 8013a4c:	46bd      	mov	sp, r7
 8013a4e:	bd80      	pop	{r7, pc}

08013a50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8013a50:	b580      	push	{r7, lr}
 8013a52:	b088      	sub	sp, #32
 8013a54:	af02      	add	r7, sp, #8
 8013a56:	60f8      	str	r0, [r7, #12]
 8013a58:	60b9      	str	r1, [r7, #8]
 8013a5a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8013a5c:	4b1b      	ldr	r3, [pc, #108]	; (8013acc <SPI_EndRxTxTransaction+0x7c>)
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	4a1b      	ldr	r2, [pc, #108]	; (8013ad0 <SPI_EndRxTxTransaction+0x80>)
 8013a62:	fba2 2303 	umull	r2, r3, r2, r3
 8013a66:	0d5b      	lsrs	r3, r3, #21
 8013a68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013a6c:	fb02 f303 	mul.w	r3, r2, r3
 8013a70:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	685b      	ldr	r3, [r3, #4]
 8013a76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013a7a:	d112      	bne.n	8013aa2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	9300      	str	r3, [sp, #0]
 8013a80:	68bb      	ldr	r3, [r7, #8]
 8013a82:	2200      	movs	r2, #0
 8013a84:	2180      	movs	r1, #128	; 0x80
 8013a86:	68f8      	ldr	r0, [r7, #12]
 8013a88:	f7ff ff13 	bl	80138b2 <SPI_WaitFlagStateUntilTimeout>
 8013a8c:	4603      	mov	r3, r0
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d016      	beq.n	8013ac0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8013a92:	68fb      	ldr	r3, [r7, #12]
 8013a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013a96:	f043 0220 	orr.w	r2, r3, #32
 8013a9a:	68fb      	ldr	r3, [r7, #12]
 8013a9c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8013a9e:	2303      	movs	r3, #3
 8013aa0:	e00f      	b.n	8013ac2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8013aa2:	697b      	ldr	r3, [r7, #20]
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	d00a      	beq.n	8013abe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8013aa8:	697b      	ldr	r3, [r7, #20]
 8013aaa:	3b01      	subs	r3, #1
 8013aac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8013aae:	68fb      	ldr	r3, [r7, #12]
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	689b      	ldr	r3, [r3, #8]
 8013ab4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013ab8:	2b80      	cmp	r3, #128	; 0x80
 8013aba:	d0f2      	beq.n	8013aa2 <SPI_EndRxTxTransaction+0x52>
 8013abc:	e000      	b.n	8013ac0 <SPI_EndRxTxTransaction+0x70>
        break;
 8013abe:	bf00      	nop
  }

  return HAL_OK;
 8013ac0:	2300      	movs	r3, #0
}
 8013ac2:	4618      	mov	r0, r3
 8013ac4:	3718      	adds	r7, #24
 8013ac6:	46bd      	mov	sp, r7
 8013ac8:	bd80      	pop	{r7, pc}
 8013aca:	bf00      	nop
 8013acc:	20000074 	.word	0x20000074
 8013ad0:	165e9f81 	.word	0x165e9f81

08013ad4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b082      	sub	sp, #8
 8013ad8:	af00      	add	r7, sp, #0
 8013ada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d101      	bne.n	8013ae6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8013ae2:	2301      	movs	r3, #1
 8013ae4:	e01d      	b.n	8013b22 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013aec:	b2db      	uxtb	r3, r3
 8013aee:	2b00      	cmp	r3, #0
 8013af0:	d106      	bne.n	8013b00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	2200      	movs	r2, #0
 8013af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8013afa:	6878      	ldr	r0, [r7, #4]
 8013afc:	f7fc fa42 	bl	800ff84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	2202      	movs	r2, #2
 8013b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	681a      	ldr	r2, [r3, #0]
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	3304      	adds	r3, #4
 8013b10:	4619      	mov	r1, r3
 8013b12:	4610      	mov	r0, r2
 8013b14:	f000 fe50 	bl	80147b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	2201      	movs	r2, #1
 8013b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013b20:	2300      	movs	r3, #0
}
 8013b22:	4618      	mov	r0, r3
 8013b24:	3708      	adds	r7, #8
 8013b26:	46bd      	mov	sp, r7
 8013b28:	bd80      	pop	{r7, pc}

08013b2a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8013b2a:	b480      	push	{r7}
 8013b2c:	b085      	sub	sp, #20
 8013b2e:	af00      	add	r7, sp, #0
 8013b30:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	681b      	ldr	r3, [r3, #0]
 8013b36:	68da      	ldr	r2, [r3, #12]
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	f042 0201 	orr.w	r2, r2, #1
 8013b40:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	681b      	ldr	r3, [r3, #0]
 8013b46:	689b      	ldr	r3, [r3, #8]
 8013b48:	f003 0307 	and.w	r3, r3, #7
 8013b4c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013b4e:	68fb      	ldr	r3, [r7, #12]
 8013b50:	2b06      	cmp	r3, #6
 8013b52:	d007      	beq.n	8013b64 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	681a      	ldr	r2, [r3, #0]
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	681b      	ldr	r3, [r3, #0]
 8013b5e:	f042 0201 	orr.w	r2, r2, #1
 8013b62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013b64:	2300      	movs	r3, #0
}
 8013b66:	4618      	mov	r0, r3
 8013b68:	3714      	adds	r7, #20
 8013b6a:	46bd      	mov	sp, r7
 8013b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b70:	4770      	bx	lr

08013b72 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8013b72:	b480      	push	{r7}
 8013b74:	b083      	sub	sp, #12
 8013b76:	af00      	add	r7, sp, #0
 8013b78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	681b      	ldr	r3, [r3, #0]
 8013b7e:	68da      	ldr	r2, [r3, #12]
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	681b      	ldr	r3, [r3, #0]
 8013b84:	f022 0201 	bic.w	r2, r2, #1
 8013b88:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	681b      	ldr	r3, [r3, #0]
 8013b8e:	6a1a      	ldr	r2, [r3, #32]
 8013b90:	f241 1311 	movw	r3, #4369	; 0x1111
 8013b94:	4013      	ands	r3, r2
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d10f      	bne.n	8013bba <HAL_TIM_Base_Stop_IT+0x48>
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	6a1a      	ldr	r2, [r3, #32]
 8013ba0:	f240 4344 	movw	r3, #1092	; 0x444
 8013ba4:	4013      	ands	r3, r2
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d107      	bne.n	8013bba <HAL_TIM_Base_Stop_IT+0x48>
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	681b      	ldr	r3, [r3, #0]
 8013bae:	681a      	ldr	r2, [r3, #0]
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	681b      	ldr	r3, [r3, #0]
 8013bb4:	f022 0201 	bic.w	r2, r2, #1
 8013bb8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013bba:	2300      	movs	r3, #0
}
 8013bbc:	4618      	mov	r0, r3
 8013bbe:	370c      	adds	r7, #12
 8013bc0:	46bd      	mov	sp, r7
 8013bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bc6:	4770      	bx	lr

08013bc8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8013bc8:	b580      	push	{r7, lr}
 8013bca:	b082      	sub	sp, #8
 8013bcc:	af00      	add	r7, sp, #0
 8013bce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d101      	bne.n	8013bda <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8013bd6:	2301      	movs	r3, #1
 8013bd8:	e01d      	b.n	8013c16 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013be0:	b2db      	uxtb	r3, r3
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d106      	bne.n	8013bf4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	2200      	movs	r2, #0
 8013bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8013bee:	6878      	ldr	r0, [r7, #4]
 8013bf0:	f000 f815 	bl	8013c1e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	2202      	movs	r2, #2
 8013bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	681a      	ldr	r2, [r3, #0]
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	3304      	adds	r3, #4
 8013c04:	4619      	mov	r1, r3
 8013c06:	4610      	mov	r0, r2
 8013c08:	f000 fdd6 	bl	80147b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	2201      	movs	r2, #1
 8013c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013c14:	2300      	movs	r3, #0
}
 8013c16:	4618      	mov	r0, r3
 8013c18:	3708      	adds	r7, #8
 8013c1a:	46bd      	mov	sp, r7
 8013c1c:	bd80      	pop	{r7, pc}

08013c1e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8013c1e:	b480      	push	{r7}
 8013c20:	b083      	sub	sp, #12
 8013c22:	af00      	add	r7, sp, #0
 8013c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8013c26:	bf00      	nop
 8013c28:	370c      	adds	r7, #12
 8013c2a:	46bd      	mov	sp, r7
 8013c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c30:	4770      	bx	lr
	...

08013c34 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013c34:	b580      	push	{r7, lr}
 8013c36:	b084      	sub	sp, #16
 8013c38:	af00      	add	r7, sp, #0
 8013c3a:	6078      	str	r0, [r7, #4]
 8013c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013c3e:	683b      	ldr	r3, [r7, #0]
 8013c40:	2b0c      	cmp	r3, #12
 8013c42:	d841      	bhi.n	8013cc8 <HAL_TIM_OC_Start_IT+0x94>
 8013c44:	a201      	add	r2, pc, #4	; (adr r2, 8013c4c <HAL_TIM_OC_Start_IT+0x18>)
 8013c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c4a:	bf00      	nop
 8013c4c:	08013c81 	.word	0x08013c81
 8013c50:	08013cc9 	.word	0x08013cc9
 8013c54:	08013cc9 	.word	0x08013cc9
 8013c58:	08013cc9 	.word	0x08013cc9
 8013c5c:	08013c93 	.word	0x08013c93
 8013c60:	08013cc9 	.word	0x08013cc9
 8013c64:	08013cc9 	.word	0x08013cc9
 8013c68:	08013cc9 	.word	0x08013cc9
 8013c6c:	08013ca5 	.word	0x08013ca5
 8013c70:	08013cc9 	.word	0x08013cc9
 8013c74:	08013cc9 	.word	0x08013cc9
 8013c78:	08013cc9 	.word	0x08013cc9
 8013c7c:	08013cb7 	.word	0x08013cb7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	68da      	ldr	r2, [r3, #12]
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	681b      	ldr	r3, [r3, #0]
 8013c8a:	f042 0202 	orr.w	r2, r2, #2
 8013c8e:	60da      	str	r2, [r3, #12]
      break;
 8013c90:	e01b      	b.n	8013cca <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	681b      	ldr	r3, [r3, #0]
 8013c96:	68da      	ldr	r2, [r3, #12]
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	f042 0204 	orr.w	r2, r2, #4
 8013ca0:	60da      	str	r2, [r3, #12]
      break;
 8013ca2:	e012      	b.n	8013cca <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	68da      	ldr	r2, [r3, #12]
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	681b      	ldr	r3, [r3, #0]
 8013cae:	f042 0208 	orr.w	r2, r2, #8
 8013cb2:	60da      	str	r2, [r3, #12]
      break;
 8013cb4:	e009      	b.n	8013cca <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	681b      	ldr	r3, [r3, #0]
 8013cba:	68da      	ldr	r2, [r3, #12]
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	681b      	ldr	r3, [r3, #0]
 8013cc0:	f042 0210 	orr.w	r2, r2, #16
 8013cc4:	60da      	str	r2, [r3, #12]
      break;
 8013cc6:	e000      	b.n	8013cca <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8013cc8:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	681b      	ldr	r3, [r3, #0]
 8013cce:	2201      	movs	r2, #1
 8013cd0:	6839      	ldr	r1, [r7, #0]
 8013cd2:	4618      	mov	r0, r3
 8013cd4:	f001 f85a 	bl	8014d8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	4a15      	ldr	r2, [pc, #84]	; (8013d34 <HAL_TIM_OC_Start_IT+0x100>)
 8013cde:	4293      	cmp	r3, r2
 8013ce0:	d004      	beq.n	8013cec <HAL_TIM_OC_Start_IT+0xb8>
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	681b      	ldr	r3, [r3, #0]
 8013ce6:	4a14      	ldr	r2, [pc, #80]	; (8013d38 <HAL_TIM_OC_Start_IT+0x104>)
 8013ce8:	4293      	cmp	r3, r2
 8013cea:	d101      	bne.n	8013cf0 <HAL_TIM_OC_Start_IT+0xbc>
 8013cec:	2301      	movs	r3, #1
 8013cee:	e000      	b.n	8013cf2 <HAL_TIM_OC_Start_IT+0xbe>
 8013cf0:	2300      	movs	r3, #0
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d007      	beq.n	8013d06 <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8013d04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	681b      	ldr	r3, [r3, #0]
 8013d0a:	689b      	ldr	r3, [r3, #8]
 8013d0c:	f003 0307 	and.w	r3, r3, #7
 8013d10:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013d12:	68fb      	ldr	r3, [r7, #12]
 8013d14:	2b06      	cmp	r3, #6
 8013d16:	d007      	beq.n	8013d28 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	681b      	ldr	r3, [r3, #0]
 8013d1c:	681a      	ldr	r2, [r3, #0]
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	f042 0201 	orr.w	r2, r2, #1
 8013d26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013d28:	2300      	movs	r3, #0
}
 8013d2a:	4618      	mov	r0, r3
 8013d2c:	3710      	adds	r7, #16
 8013d2e:	46bd      	mov	sp, r7
 8013d30:	bd80      	pop	{r7, pc}
 8013d32:	bf00      	nop
 8013d34:	40010000 	.word	0x40010000
 8013d38:	40010400 	.word	0x40010400

08013d3c <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013d3c:	b580      	push	{r7, lr}
 8013d3e:	b082      	sub	sp, #8
 8013d40:	af00      	add	r7, sp, #0
 8013d42:	6078      	str	r0, [r7, #4]
 8013d44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013d46:	683b      	ldr	r3, [r7, #0]
 8013d48:	2b0c      	cmp	r3, #12
 8013d4a:	d841      	bhi.n	8013dd0 <HAL_TIM_OC_Stop_IT+0x94>
 8013d4c:	a201      	add	r2, pc, #4	; (adr r2, 8013d54 <HAL_TIM_OC_Stop_IT+0x18>)
 8013d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d52:	bf00      	nop
 8013d54:	08013d89 	.word	0x08013d89
 8013d58:	08013dd1 	.word	0x08013dd1
 8013d5c:	08013dd1 	.word	0x08013dd1
 8013d60:	08013dd1 	.word	0x08013dd1
 8013d64:	08013d9b 	.word	0x08013d9b
 8013d68:	08013dd1 	.word	0x08013dd1
 8013d6c:	08013dd1 	.word	0x08013dd1
 8013d70:	08013dd1 	.word	0x08013dd1
 8013d74:	08013dad 	.word	0x08013dad
 8013d78:	08013dd1 	.word	0x08013dd1
 8013d7c:	08013dd1 	.word	0x08013dd1
 8013d80:	08013dd1 	.word	0x08013dd1
 8013d84:	08013dbf 	.word	0x08013dbf
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	68da      	ldr	r2, [r3, #12]
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	681b      	ldr	r3, [r3, #0]
 8013d92:	f022 0202 	bic.w	r2, r2, #2
 8013d96:	60da      	str	r2, [r3, #12]
      break;
 8013d98:	e01b      	b.n	8013dd2 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	681b      	ldr	r3, [r3, #0]
 8013d9e:	68da      	ldr	r2, [r3, #12]
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	f022 0204 	bic.w	r2, r2, #4
 8013da8:	60da      	str	r2, [r3, #12]
      break;
 8013daa:	e012      	b.n	8013dd2 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	681b      	ldr	r3, [r3, #0]
 8013db0:	68da      	ldr	r2, [r3, #12]
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	f022 0208 	bic.w	r2, r2, #8
 8013dba:	60da      	str	r2, [r3, #12]
      break;
 8013dbc:	e009      	b.n	8013dd2 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	68da      	ldr	r2, [r3, #12]
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	681b      	ldr	r3, [r3, #0]
 8013dc8:	f022 0210 	bic.w	r2, r2, #16
 8013dcc:	60da      	str	r2, [r3, #12]
      break;
 8013dce:	e000      	b.n	8013dd2 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8013dd0:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	681b      	ldr	r3, [r3, #0]
 8013dd6:	2200      	movs	r2, #0
 8013dd8:	6839      	ldr	r1, [r7, #0]
 8013dda:	4618      	mov	r0, r3
 8013ddc:	f000 ffd6 	bl	8014d8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	4a20      	ldr	r2, [pc, #128]	; (8013e68 <HAL_TIM_OC_Stop_IT+0x12c>)
 8013de6:	4293      	cmp	r3, r2
 8013de8:	d004      	beq.n	8013df4 <HAL_TIM_OC_Stop_IT+0xb8>
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	681b      	ldr	r3, [r3, #0]
 8013dee:	4a1f      	ldr	r2, [pc, #124]	; (8013e6c <HAL_TIM_OC_Stop_IT+0x130>)
 8013df0:	4293      	cmp	r3, r2
 8013df2:	d101      	bne.n	8013df8 <HAL_TIM_OC_Stop_IT+0xbc>
 8013df4:	2301      	movs	r3, #1
 8013df6:	e000      	b.n	8013dfa <HAL_TIM_OC_Stop_IT+0xbe>
 8013df8:	2300      	movs	r3, #0
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d017      	beq.n	8013e2e <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	6a1a      	ldr	r2, [r3, #32]
 8013e04:	f241 1311 	movw	r3, #4369	; 0x1111
 8013e08:	4013      	ands	r3, r2
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d10f      	bne.n	8013e2e <HAL_TIM_OC_Stop_IT+0xf2>
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	681b      	ldr	r3, [r3, #0]
 8013e12:	6a1a      	ldr	r2, [r3, #32]
 8013e14:	f240 4344 	movw	r3, #1092	; 0x444
 8013e18:	4013      	ands	r3, r2
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d107      	bne.n	8013e2e <HAL_TIM_OC_Stop_IT+0xf2>
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	681b      	ldr	r3, [r3, #0]
 8013e28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8013e2c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	681b      	ldr	r3, [r3, #0]
 8013e32:	6a1a      	ldr	r2, [r3, #32]
 8013e34:	f241 1311 	movw	r3, #4369	; 0x1111
 8013e38:	4013      	ands	r3, r2
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d10f      	bne.n	8013e5e <HAL_TIM_OC_Stop_IT+0x122>
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	681b      	ldr	r3, [r3, #0]
 8013e42:	6a1a      	ldr	r2, [r3, #32]
 8013e44:	f240 4344 	movw	r3, #1092	; 0x444
 8013e48:	4013      	ands	r3, r2
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d107      	bne.n	8013e5e <HAL_TIM_OC_Stop_IT+0x122>
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	681b      	ldr	r3, [r3, #0]
 8013e52:	681a      	ldr	r2, [r3, #0]
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	f022 0201 	bic.w	r2, r2, #1
 8013e5c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013e5e:	2300      	movs	r3, #0
}
 8013e60:	4618      	mov	r0, r3
 8013e62:	3708      	adds	r7, #8
 8013e64:	46bd      	mov	sp, r7
 8013e66:	bd80      	pop	{r7, pc}
 8013e68:	40010000 	.word	0x40010000
 8013e6c:	40010400 	.word	0x40010400

08013e70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8013e70:	b580      	push	{r7, lr}
 8013e72:	b082      	sub	sp, #8
 8013e74:	af00      	add	r7, sp, #0
 8013e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d101      	bne.n	8013e82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8013e7e:	2301      	movs	r3, #1
 8013e80:	e01d      	b.n	8013ebe <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013e88:	b2db      	uxtb	r3, r3
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d106      	bne.n	8013e9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	2200      	movs	r2, #0
 8013e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8013e96:	6878      	ldr	r0, [r7, #4]
 8013e98:	f000 f815 	bl	8013ec6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	2202      	movs	r2, #2
 8013ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	681a      	ldr	r2, [r3, #0]
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	3304      	adds	r3, #4
 8013eac:	4619      	mov	r1, r3
 8013eae:	4610      	mov	r0, r2
 8013eb0:	f000 fc82 	bl	80147b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	2201      	movs	r2, #1
 8013eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013ebc:	2300      	movs	r3, #0
}
 8013ebe:	4618      	mov	r0, r3
 8013ec0:	3708      	adds	r7, #8
 8013ec2:	46bd      	mov	sp, r7
 8013ec4:	bd80      	pop	{r7, pc}

08013ec6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8013ec6:	b480      	push	{r7}
 8013ec8:	b083      	sub	sp, #12
 8013eca:	af00      	add	r7, sp, #0
 8013ecc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8013ece:	bf00      	nop
 8013ed0:	370c      	adds	r7, #12
 8013ed2:	46bd      	mov	sp, r7
 8013ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed8:	4770      	bx	lr
	...

08013edc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013edc:	b580      	push	{r7, lr}
 8013ede:	b084      	sub	sp, #16
 8013ee0:	af00      	add	r7, sp, #0
 8013ee2:	6078      	str	r0, [r7, #4]
 8013ee4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	681b      	ldr	r3, [r3, #0]
 8013eea:	2201      	movs	r2, #1
 8013eec:	6839      	ldr	r1, [r7, #0]
 8013eee:	4618      	mov	r0, r3
 8013ef0:	f000 ff4c 	bl	8014d8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	681b      	ldr	r3, [r3, #0]
 8013ef8:	4a15      	ldr	r2, [pc, #84]	; (8013f50 <HAL_TIM_PWM_Start+0x74>)
 8013efa:	4293      	cmp	r3, r2
 8013efc:	d004      	beq.n	8013f08 <HAL_TIM_PWM_Start+0x2c>
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	681b      	ldr	r3, [r3, #0]
 8013f02:	4a14      	ldr	r2, [pc, #80]	; (8013f54 <HAL_TIM_PWM_Start+0x78>)
 8013f04:	4293      	cmp	r3, r2
 8013f06:	d101      	bne.n	8013f0c <HAL_TIM_PWM_Start+0x30>
 8013f08:	2301      	movs	r3, #1
 8013f0a:	e000      	b.n	8013f0e <HAL_TIM_PWM_Start+0x32>
 8013f0c:	2300      	movs	r3, #0
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	d007      	beq.n	8013f22 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	681b      	ldr	r3, [r3, #0]
 8013f16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	681b      	ldr	r3, [r3, #0]
 8013f1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8013f20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	681b      	ldr	r3, [r3, #0]
 8013f26:	689b      	ldr	r3, [r3, #8]
 8013f28:	f003 0307 	and.w	r3, r3, #7
 8013f2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013f2e:	68fb      	ldr	r3, [r7, #12]
 8013f30:	2b06      	cmp	r3, #6
 8013f32:	d007      	beq.n	8013f44 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	681b      	ldr	r3, [r3, #0]
 8013f38:	681a      	ldr	r2, [r3, #0]
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	681b      	ldr	r3, [r3, #0]
 8013f3e:	f042 0201 	orr.w	r2, r2, #1
 8013f42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013f44:	2300      	movs	r3, #0
}
 8013f46:	4618      	mov	r0, r3
 8013f48:	3710      	adds	r7, #16
 8013f4a:	46bd      	mov	sp, r7
 8013f4c:	bd80      	pop	{r7, pc}
 8013f4e:	bf00      	nop
 8013f50:	40010000 	.word	0x40010000
 8013f54:	40010400 	.word	0x40010400

08013f58 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	b082      	sub	sp, #8
 8013f5c:	af00      	add	r7, sp, #0
 8013f5e:	6078      	str	r0, [r7, #4]
 8013f60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	681b      	ldr	r3, [r3, #0]
 8013f66:	2200      	movs	r2, #0
 8013f68:	6839      	ldr	r1, [r7, #0]
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	f000 ff0e 	bl	8014d8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	4a22      	ldr	r2, [pc, #136]	; (8014000 <HAL_TIM_PWM_Stop+0xa8>)
 8013f76:	4293      	cmp	r3, r2
 8013f78:	d004      	beq.n	8013f84 <HAL_TIM_PWM_Stop+0x2c>
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	681b      	ldr	r3, [r3, #0]
 8013f7e:	4a21      	ldr	r2, [pc, #132]	; (8014004 <HAL_TIM_PWM_Stop+0xac>)
 8013f80:	4293      	cmp	r3, r2
 8013f82:	d101      	bne.n	8013f88 <HAL_TIM_PWM_Stop+0x30>
 8013f84:	2301      	movs	r3, #1
 8013f86:	e000      	b.n	8013f8a <HAL_TIM_PWM_Stop+0x32>
 8013f88:	2300      	movs	r3, #0
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d017      	beq.n	8013fbe <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	6a1a      	ldr	r2, [r3, #32]
 8013f94:	f241 1311 	movw	r3, #4369	; 0x1111
 8013f98:	4013      	ands	r3, r2
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d10f      	bne.n	8013fbe <HAL_TIM_PWM_Stop+0x66>
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	6a1a      	ldr	r2, [r3, #32]
 8013fa4:	f240 4344 	movw	r3, #1092	; 0x444
 8013fa8:	4013      	ands	r3, r2
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d107      	bne.n	8013fbe <HAL_TIM_PWM_Stop+0x66>
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	681b      	ldr	r3, [r3, #0]
 8013fb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	681b      	ldr	r3, [r3, #0]
 8013fb8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8013fbc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	6a1a      	ldr	r2, [r3, #32]
 8013fc4:	f241 1311 	movw	r3, #4369	; 0x1111
 8013fc8:	4013      	ands	r3, r2
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d10f      	bne.n	8013fee <HAL_TIM_PWM_Stop+0x96>
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	681b      	ldr	r3, [r3, #0]
 8013fd2:	6a1a      	ldr	r2, [r3, #32]
 8013fd4:	f240 4344 	movw	r3, #1092	; 0x444
 8013fd8:	4013      	ands	r3, r2
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d107      	bne.n	8013fee <HAL_TIM_PWM_Stop+0x96>
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	681a      	ldr	r2, [r3, #0]
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	f022 0201 	bic.w	r2, r2, #1
 8013fec:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	2201      	movs	r2, #1
 8013ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8013ff6:	2300      	movs	r3, #0
}
 8013ff8:	4618      	mov	r0, r3
 8013ffa:	3708      	adds	r7, #8
 8013ffc:	46bd      	mov	sp, r7
 8013ffe:	bd80      	pop	{r7, pc}
 8014000:	40010000 	.word	0x40010000
 8014004:	40010400 	.word	0x40010400

08014008 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8014008:	b580      	push	{r7, lr}
 801400a:	b086      	sub	sp, #24
 801400c:	af00      	add	r7, sp, #0
 801400e:	6078      	str	r0, [r7, #4]
 8014010:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	2b00      	cmp	r3, #0
 8014016:	d101      	bne.n	801401c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8014018:	2301      	movs	r3, #1
 801401a:	e083      	b.n	8014124 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8014022:	b2db      	uxtb	r3, r3
 8014024:	2b00      	cmp	r3, #0
 8014026:	d106      	bne.n	8014036 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	2200      	movs	r2, #0
 801402c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8014030:	6878      	ldr	r0, [r7, #4]
 8014032:	f7fc f837 	bl	80100a4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	2202      	movs	r2, #2
 801403a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	681b      	ldr	r3, [r3, #0]
 8014042:	689b      	ldr	r3, [r3, #8]
 8014044:	687a      	ldr	r2, [r7, #4]
 8014046:	6812      	ldr	r2, [r2, #0]
 8014048:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801404c:	f023 0307 	bic.w	r3, r3, #7
 8014050:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	681a      	ldr	r2, [r3, #0]
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	3304      	adds	r3, #4
 801405a:	4619      	mov	r1, r3
 801405c:	4610      	mov	r0, r2
 801405e:	f000 fbab 	bl	80147b8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	681b      	ldr	r3, [r3, #0]
 8014066:	689b      	ldr	r3, [r3, #8]
 8014068:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	699b      	ldr	r3, [r3, #24]
 8014070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	681b      	ldr	r3, [r3, #0]
 8014076:	6a1b      	ldr	r3, [r3, #32]
 8014078:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 801407a:	683b      	ldr	r3, [r7, #0]
 801407c:	681b      	ldr	r3, [r3, #0]
 801407e:	697a      	ldr	r2, [r7, #20]
 8014080:	4313      	orrs	r3, r2
 8014082:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8014084:	693b      	ldr	r3, [r7, #16]
 8014086:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801408a:	f023 0303 	bic.w	r3, r3, #3
 801408e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8014090:	683b      	ldr	r3, [r7, #0]
 8014092:	689a      	ldr	r2, [r3, #8]
 8014094:	683b      	ldr	r3, [r7, #0]
 8014096:	699b      	ldr	r3, [r3, #24]
 8014098:	021b      	lsls	r3, r3, #8
 801409a:	4313      	orrs	r3, r2
 801409c:	693a      	ldr	r2, [r7, #16]
 801409e:	4313      	orrs	r3, r2
 80140a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80140a2:	693b      	ldr	r3, [r7, #16]
 80140a4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80140a8:	f023 030c 	bic.w	r3, r3, #12
 80140ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80140ae:	693b      	ldr	r3, [r7, #16]
 80140b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80140b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80140b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80140ba:	683b      	ldr	r3, [r7, #0]
 80140bc:	68da      	ldr	r2, [r3, #12]
 80140be:	683b      	ldr	r3, [r7, #0]
 80140c0:	69db      	ldr	r3, [r3, #28]
 80140c2:	021b      	lsls	r3, r3, #8
 80140c4:	4313      	orrs	r3, r2
 80140c6:	693a      	ldr	r2, [r7, #16]
 80140c8:	4313      	orrs	r3, r2
 80140ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80140cc:	683b      	ldr	r3, [r7, #0]
 80140ce:	691b      	ldr	r3, [r3, #16]
 80140d0:	011a      	lsls	r2, r3, #4
 80140d2:	683b      	ldr	r3, [r7, #0]
 80140d4:	6a1b      	ldr	r3, [r3, #32]
 80140d6:	031b      	lsls	r3, r3, #12
 80140d8:	4313      	orrs	r3, r2
 80140da:	693a      	ldr	r2, [r7, #16]
 80140dc:	4313      	orrs	r3, r2
 80140de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80140e6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80140e8:	68fb      	ldr	r3, [r7, #12]
 80140ea:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80140ee:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80140f0:	683b      	ldr	r3, [r7, #0]
 80140f2:	685a      	ldr	r2, [r3, #4]
 80140f4:	683b      	ldr	r3, [r7, #0]
 80140f6:	695b      	ldr	r3, [r3, #20]
 80140f8:	011b      	lsls	r3, r3, #4
 80140fa:	4313      	orrs	r3, r2
 80140fc:	68fa      	ldr	r2, [r7, #12]
 80140fe:	4313      	orrs	r3, r2
 8014100:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	681b      	ldr	r3, [r3, #0]
 8014106:	697a      	ldr	r2, [r7, #20]
 8014108:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	681b      	ldr	r3, [r3, #0]
 801410e:	693a      	ldr	r2, [r7, #16]
 8014110:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	681b      	ldr	r3, [r3, #0]
 8014116:	68fa      	ldr	r2, [r7, #12]
 8014118:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	2201      	movs	r2, #1
 801411e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8014122:	2300      	movs	r3, #0
}
 8014124:	4618      	mov	r0, r3
 8014126:	3718      	adds	r7, #24
 8014128:	46bd      	mov	sp, r7
 801412a:	bd80      	pop	{r7, pc}

0801412c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801412c:	b580      	push	{r7, lr}
 801412e:	b082      	sub	sp, #8
 8014130:	af00      	add	r7, sp, #0
 8014132:	6078      	str	r0, [r7, #4]
 8014134:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8014136:	683b      	ldr	r3, [r7, #0]
 8014138:	2b00      	cmp	r3, #0
 801413a:	d002      	beq.n	8014142 <HAL_TIM_Encoder_Start+0x16>
 801413c:	2b04      	cmp	r3, #4
 801413e:	d008      	beq.n	8014152 <HAL_TIM_Encoder_Start+0x26>
 8014140:	e00f      	b.n	8014162 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8014142:	687b      	ldr	r3, [r7, #4]
 8014144:	681b      	ldr	r3, [r3, #0]
 8014146:	2201      	movs	r2, #1
 8014148:	2100      	movs	r1, #0
 801414a:	4618      	mov	r0, r3
 801414c:	f000 fe1e 	bl	8014d8c <TIM_CCxChannelCmd>
      break;
 8014150:	e016      	b.n	8014180 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	681b      	ldr	r3, [r3, #0]
 8014156:	2201      	movs	r2, #1
 8014158:	2104      	movs	r1, #4
 801415a:	4618      	mov	r0, r3
 801415c:	f000 fe16 	bl	8014d8c <TIM_CCxChannelCmd>
      break;
 8014160:	e00e      	b.n	8014180 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	2201      	movs	r2, #1
 8014168:	2100      	movs	r1, #0
 801416a:	4618      	mov	r0, r3
 801416c:	f000 fe0e 	bl	8014d8c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	681b      	ldr	r3, [r3, #0]
 8014174:	2201      	movs	r2, #1
 8014176:	2104      	movs	r1, #4
 8014178:	4618      	mov	r0, r3
 801417a:	f000 fe07 	bl	8014d8c <TIM_CCxChannelCmd>
      break;
 801417e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	681b      	ldr	r3, [r3, #0]
 8014184:	681a      	ldr	r2, [r3, #0]
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	f042 0201 	orr.w	r2, r2, #1
 801418e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8014190:	2300      	movs	r3, #0
}
 8014192:	4618      	mov	r0, r3
 8014194:	3708      	adds	r7, #8
 8014196:	46bd      	mov	sp, r7
 8014198:	bd80      	pop	{r7, pc}

0801419a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801419a:	b580      	push	{r7, lr}
 801419c:	b082      	sub	sp, #8
 801419e:	af00      	add	r7, sp, #0
 80141a0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	691b      	ldr	r3, [r3, #16]
 80141a8:	f003 0302 	and.w	r3, r3, #2
 80141ac:	2b02      	cmp	r3, #2
 80141ae:	d122      	bne.n	80141f6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	68db      	ldr	r3, [r3, #12]
 80141b6:	f003 0302 	and.w	r3, r3, #2
 80141ba:	2b02      	cmp	r3, #2
 80141bc:	d11b      	bne.n	80141f6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	f06f 0202 	mvn.w	r2, #2
 80141c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	2201      	movs	r2, #1
 80141cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	681b      	ldr	r3, [r3, #0]
 80141d2:	699b      	ldr	r3, [r3, #24]
 80141d4:	f003 0303 	and.w	r3, r3, #3
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d003      	beq.n	80141e4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80141dc:	6878      	ldr	r0, [r7, #4]
 80141de:	f000 facc 	bl	801477a <HAL_TIM_IC_CaptureCallback>
 80141e2:	e005      	b.n	80141f0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80141e4:	6878      	ldr	r0, [r7, #4]
 80141e6:	f000 fabe 	bl	8014766 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80141ea:	6878      	ldr	r0, [r7, #4]
 80141ec:	f000 facf 	bl	801478e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80141f0:	687b      	ldr	r3, [r7, #4]
 80141f2:	2200      	movs	r2, #0
 80141f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	681b      	ldr	r3, [r3, #0]
 80141fa:	691b      	ldr	r3, [r3, #16]
 80141fc:	f003 0304 	and.w	r3, r3, #4
 8014200:	2b04      	cmp	r3, #4
 8014202:	d122      	bne.n	801424a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	681b      	ldr	r3, [r3, #0]
 8014208:	68db      	ldr	r3, [r3, #12]
 801420a:	f003 0304 	and.w	r3, r3, #4
 801420e:	2b04      	cmp	r3, #4
 8014210:	d11b      	bne.n	801424a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	681b      	ldr	r3, [r3, #0]
 8014216:	f06f 0204 	mvn.w	r2, #4
 801421a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	2202      	movs	r2, #2
 8014220:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8014222:	687b      	ldr	r3, [r7, #4]
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	699b      	ldr	r3, [r3, #24]
 8014228:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801422c:	2b00      	cmp	r3, #0
 801422e:	d003      	beq.n	8014238 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8014230:	6878      	ldr	r0, [r7, #4]
 8014232:	f000 faa2 	bl	801477a <HAL_TIM_IC_CaptureCallback>
 8014236:	e005      	b.n	8014244 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8014238:	6878      	ldr	r0, [r7, #4]
 801423a:	f000 fa94 	bl	8014766 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801423e:	6878      	ldr	r0, [r7, #4]
 8014240:	f000 faa5 	bl	801478e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	2200      	movs	r2, #0
 8014248:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	681b      	ldr	r3, [r3, #0]
 801424e:	691b      	ldr	r3, [r3, #16]
 8014250:	f003 0308 	and.w	r3, r3, #8
 8014254:	2b08      	cmp	r3, #8
 8014256:	d122      	bne.n	801429e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	681b      	ldr	r3, [r3, #0]
 801425c:	68db      	ldr	r3, [r3, #12]
 801425e:	f003 0308 	and.w	r3, r3, #8
 8014262:	2b08      	cmp	r3, #8
 8014264:	d11b      	bne.n	801429e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	681b      	ldr	r3, [r3, #0]
 801426a:	f06f 0208 	mvn.w	r2, #8
 801426e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	2204      	movs	r2, #4
 8014274:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8014276:	687b      	ldr	r3, [r7, #4]
 8014278:	681b      	ldr	r3, [r3, #0]
 801427a:	69db      	ldr	r3, [r3, #28]
 801427c:	f003 0303 	and.w	r3, r3, #3
 8014280:	2b00      	cmp	r3, #0
 8014282:	d003      	beq.n	801428c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8014284:	6878      	ldr	r0, [r7, #4]
 8014286:	f000 fa78 	bl	801477a <HAL_TIM_IC_CaptureCallback>
 801428a:	e005      	b.n	8014298 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801428c:	6878      	ldr	r0, [r7, #4]
 801428e:	f000 fa6a 	bl	8014766 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014292:	6878      	ldr	r0, [r7, #4]
 8014294:	f000 fa7b 	bl	801478e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	2200      	movs	r2, #0
 801429c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	681b      	ldr	r3, [r3, #0]
 80142a2:	691b      	ldr	r3, [r3, #16]
 80142a4:	f003 0310 	and.w	r3, r3, #16
 80142a8:	2b10      	cmp	r3, #16
 80142aa:	d122      	bne.n	80142f2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	681b      	ldr	r3, [r3, #0]
 80142b0:	68db      	ldr	r3, [r3, #12]
 80142b2:	f003 0310 	and.w	r3, r3, #16
 80142b6:	2b10      	cmp	r3, #16
 80142b8:	d11b      	bne.n	80142f2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	f06f 0210 	mvn.w	r2, #16
 80142c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	2208      	movs	r2, #8
 80142c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	681b      	ldr	r3, [r3, #0]
 80142ce:	69db      	ldr	r3, [r3, #28]
 80142d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80142d4:	2b00      	cmp	r3, #0
 80142d6:	d003      	beq.n	80142e0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80142d8:	6878      	ldr	r0, [r7, #4]
 80142da:	f000 fa4e 	bl	801477a <HAL_TIM_IC_CaptureCallback>
 80142de:	e005      	b.n	80142ec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80142e0:	6878      	ldr	r0, [r7, #4]
 80142e2:	f000 fa40 	bl	8014766 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80142e6:	6878      	ldr	r0, [r7, #4]
 80142e8:	f000 fa51 	bl	801478e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	2200      	movs	r2, #0
 80142f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	691b      	ldr	r3, [r3, #16]
 80142f8:	f003 0301 	and.w	r3, r3, #1
 80142fc:	2b01      	cmp	r3, #1
 80142fe:	d10e      	bne.n	801431e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	681b      	ldr	r3, [r3, #0]
 8014304:	68db      	ldr	r3, [r3, #12]
 8014306:	f003 0301 	and.w	r3, r3, #1
 801430a:	2b01      	cmp	r3, #1
 801430c:	d107      	bne.n	801431e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	f06f 0201 	mvn.w	r2, #1
 8014316:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8014318:	6878      	ldr	r0, [r7, #4]
 801431a:	f7fa f8bd 	bl	800e498 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	681b      	ldr	r3, [r3, #0]
 8014322:	691b      	ldr	r3, [r3, #16]
 8014324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014328:	2b80      	cmp	r3, #128	; 0x80
 801432a:	d10e      	bne.n	801434a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	681b      	ldr	r3, [r3, #0]
 8014330:	68db      	ldr	r3, [r3, #12]
 8014332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014336:	2b80      	cmp	r3, #128	; 0x80
 8014338:	d107      	bne.n	801434a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	681b      	ldr	r3, [r3, #0]
 801433e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8014342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8014344:	6878      	ldr	r0, [r7, #4]
 8014346:	f000 fee9 	bl	801511c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	681b      	ldr	r3, [r3, #0]
 801434e:	691b      	ldr	r3, [r3, #16]
 8014350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014354:	2b40      	cmp	r3, #64	; 0x40
 8014356:	d10e      	bne.n	8014376 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	681b      	ldr	r3, [r3, #0]
 801435c:	68db      	ldr	r3, [r3, #12]
 801435e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014362:	2b40      	cmp	r3, #64	; 0x40
 8014364:	d107      	bne.n	8014376 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 801436e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8014370:	6878      	ldr	r0, [r7, #4]
 8014372:	f000 fa16 	bl	80147a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	691b      	ldr	r3, [r3, #16]
 801437c:	f003 0320 	and.w	r3, r3, #32
 8014380:	2b20      	cmp	r3, #32
 8014382:	d10e      	bne.n	80143a2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	68db      	ldr	r3, [r3, #12]
 801438a:	f003 0320 	and.w	r3, r3, #32
 801438e:	2b20      	cmp	r3, #32
 8014390:	d107      	bne.n	80143a2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	f06f 0220 	mvn.w	r2, #32
 801439a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801439c:	6878      	ldr	r0, [r7, #4]
 801439e:	f000 feb3 	bl	8015108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80143a2:	bf00      	nop
 80143a4:	3708      	adds	r7, #8
 80143a6:	46bd      	mov	sp, r7
 80143a8:	bd80      	pop	{r7, pc}
	...

080143ac <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80143ac:	b580      	push	{r7, lr}
 80143ae:	b084      	sub	sp, #16
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	60f8      	str	r0, [r7, #12]
 80143b4:	60b9      	str	r1, [r7, #8]
 80143b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80143b8:	68fb      	ldr	r3, [r7, #12]
 80143ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80143be:	2b01      	cmp	r3, #1
 80143c0:	d101      	bne.n	80143c6 <HAL_TIM_OC_ConfigChannel+0x1a>
 80143c2:	2302      	movs	r3, #2
 80143c4:	e04e      	b.n	8014464 <HAL_TIM_OC_ConfigChannel+0xb8>
 80143c6:	68fb      	ldr	r3, [r7, #12]
 80143c8:	2201      	movs	r2, #1
 80143ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	2202      	movs	r2, #2
 80143d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	2b0c      	cmp	r3, #12
 80143da:	d839      	bhi.n	8014450 <HAL_TIM_OC_ConfigChannel+0xa4>
 80143dc:	a201      	add	r2, pc, #4	; (adr r2, 80143e4 <HAL_TIM_OC_ConfigChannel+0x38>)
 80143de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143e2:	bf00      	nop
 80143e4:	08014419 	.word	0x08014419
 80143e8:	08014451 	.word	0x08014451
 80143ec:	08014451 	.word	0x08014451
 80143f0:	08014451 	.word	0x08014451
 80143f4:	08014427 	.word	0x08014427
 80143f8:	08014451 	.word	0x08014451
 80143fc:	08014451 	.word	0x08014451
 8014400:	08014451 	.word	0x08014451
 8014404:	08014435 	.word	0x08014435
 8014408:	08014451 	.word	0x08014451
 801440c:	08014451 	.word	0x08014451
 8014410:	08014451 	.word	0x08014451
 8014414:	08014443 	.word	0x08014443
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8014418:	68fb      	ldr	r3, [r7, #12]
 801441a:	681b      	ldr	r3, [r3, #0]
 801441c:	68b9      	ldr	r1, [r7, #8]
 801441e:	4618      	mov	r0, r3
 8014420:	f000 fa6a 	bl	80148f8 <TIM_OC1_SetConfig>
      break;
 8014424:	e015      	b.n	8014452 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	681b      	ldr	r3, [r3, #0]
 801442a:	68b9      	ldr	r1, [r7, #8]
 801442c:	4618      	mov	r0, r3
 801442e:	f000 fad3 	bl	80149d8 <TIM_OC2_SetConfig>
      break;
 8014432:	e00e      	b.n	8014452 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	681b      	ldr	r3, [r3, #0]
 8014438:	68b9      	ldr	r1, [r7, #8]
 801443a:	4618      	mov	r0, r3
 801443c:	f000 fb42 	bl	8014ac4 <TIM_OC3_SetConfig>
      break;
 8014440:	e007      	b.n	8014452 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8014442:	68fb      	ldr	r3, [r7, #12]
 8014444:	681b      	ldr	r3, [r3, #0]
 8014446:	68b9      	ldr	r1, [r7, #8]
 8014448:	4618      	mov	r0, r3
 801444a:	f000 fbaf 	bl	8014bac <TIM_OC4_SetConfig>
      break;
 801444e:	e000      	b.n	8014452 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8014450:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8014452:	68fb      	ldr	r3, [r7, #12]
 8014454:	2201      	movs	r2, #1
 8014456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	2200      	movs	r2, #0
 801445e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8014462:	2300      	movs	r3, #0
}
 8014464:	4618      	mov	r0, r3
 8014466:	3710      	adds	r7, #16
 8014468:	46bd      	mov	sp, r7
 801446a:	bd80      	pop	{r7, pc}

0801446c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 801446c:	b580      	push	{r7, lr}
 801446e:	b084      	sub	sp, #16
 8014470:	af00      	add	r7, sp, #0
 8014472:	60f8      	str	r0, [r7, #12]
 8014474:	60b9      	str	r1, [r7, #8]
 8014476:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8014478:	68fb      	ldr	r3, [r7, #12]
 801447a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801447e:	2b01      	cmp	r3, #1
 8014480:	d101      	bne.n	8014486 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8014482:	2302      	movs	r3, #2
 8014484:	e0b4      	b.n	80145f0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8014486:	68fb      	ldr	r3, [r7, #12]
 8014488:	2201      	movs	r2, #1
 801448a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801448e:	68fb      	ldr	r3, [r7, #12]
 8014490:	2202      	movs	r2, #2
 8014492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	2b0c      	cmp	r3, #12
 801449a:	f200 809f 	bhi.w	80145dc <HAL_TIM_PWM_ConfigChannel+0x170>
 801449e:	a201      	add	r2, pc, #4	; (adr r2, 80144a4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80144a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144a4:	080144d9 	.word	0x080144d9
 80144a8:	080145dd 	.word	0x080145dd
 80144ac:	080145dd 	.word	0x080145dd
 80144b0:	080145dd 	.word	0x080145dd
 80144b4:	08014519 	.word	0x08014519
 80144b8:	080145dd 	.word	0x080145dd
 80144bc:	080145dd 	.word	0x080145dd
 80144c0:	080145dd 	.word	0x080145dd
 80144c4:	0801455b 	.word	0x0801455b
 80144c8:	080145dd 	.word	0x080145dd
 80144cc:	080145dd 	.word	0x080145dd
 80144d0:	080145dd 	.word	0x080145dd
 80144d4:	0801459b 	.word	0x0801459b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	68b9      	ldr	r1, [r7, #8]
 80144de:	4618      	mov	r0, r3
 80144e0:	f000 fa0a 	bl	80148f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80144e4:	68fb      	ldr	r3, [r7, #12]
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	699a      	ldr	r2, [r3, #24]
 80144ea:	68fb      	ldr	r3, [r7, #12]
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	f042 0208 	orr.w	r2, r2, #8
 80144f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80144f4:	68fb      	ldr	r3, [r7, #12]
 80144f6:	681b      	ldr	r3, [r3, #0]
 80144f8:	699a      	ldr	r2, [r3, #24]
 80144fa:	68fb      	ldr	r3, [r7, #12]
 80144fc:	681b      	ldr	r3, [r3, #0]
 80144fe:	f022 0204 	bic.w	r2, r2, #4
 8014502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	6999      	ldr	r1, [r3, #24]
 801450a:	68bb      	ldr	r3, [r7, #8]
 801450c:	691a      	ldr	r2, [r3, #16]
 801450e:	68fb      	ldr	r3, [r7, #12]
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	430a      	orrs	r2, r1
 8014514:	619a      	str	r2, [r3, #24]
      break;
 8014516:	e062      	b.n	80145de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8014518:	68fb      	ldr	r3, [r7, #12]
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	68b9      	ldr	r1, [r7, #8]
 801451e:	4618      	mov	r0, r3
 8014520:	f000 fa5a 	bl	80149d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	681b      	ldr	r3, [r3, #0]
 8014528:	699a      	ldr	r2, [r3, #24]
 801452a:	68fb      	ldr	r3, [r7, #12]
 801452c:	681b      	ldr	r3, [r3, #0]
 801452e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8014532:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	681b      	ldr	r3, [r3, #0]
 8014538:	699a      	ldr	r2, [r3, #24]
 801453a:	68fb      	ldr	r3, [r7, #12]
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8014542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8014544:	68fb      	ldr	r3, [r7, #12]
 8014546:	681b      	ldr	r3, [r3, #0]
 8014548:	6999      	ldr	r1, [r3, #24]
 801454a:	68bb      	ldr	r3, [r7, #8]
 801454c:	691b      	ldr	r3, [r3, #16]
 801454e:	021a      	lsls	r2, r3, #8
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	681b      	ldr	r3, [r3, #0]
 8014554:	430a      	orrs	r2, r1
 8014556:	619a      	str	r2, [r3, #24]
      break;
 8014558:	e041      	b.n	80145de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801455a:	68fb      	ldr	r3, [r7, #12]
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	68b9      	ldr	r1, [r7, #8]
 8014560:	4618      	mov	r0, r3
 8014562:	f000 faaf 	bl	8014ac4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8014566:	68fb      	ldr	r3, [r7, #12]
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	69da      	ldr	r2, [r3, #28]
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	f042 0208 	orr.w	r2, r2, #8
 8014574:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	681b      	ldr	r3, [r3, #0]
 801457a:	69da      	ldr	r2, [r3, #28]
 801457c:	68fb      	ldr	r3, [r7, #12]
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	f022 0204 	bic.w	r2, r2, #4
 8014584:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8014586:	68fb      	ldr	r3, [r7, #12]
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	69d9      	ldr	r1, [r3, #28]
 801458c:	68bb      	ldr	r3, [r7, #8]
 801458e:	691a      	ldr	r2, [r3, #16]
 8014590:	68fb      	ldr	r3, [r7, #12]
 8014592:	681b      	ldr	r3, [r3, #0]
 8014594:	430a      	orrs	r2, r1
 8014596:	61da      	str	r2, [r3, #28]
      break;
 8014598:	e021      	b.n	80145de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801459a:	68fb      	ldr	r3, [r7, #12]
 801459c:	681b      	ldr	r3, [r3, #0]
 801459e:	68b9      	ldr	r1, [r7, #8]
 80145a0:	4618      	mov	r0, r3
 80145a2:	f000 fb03 	bl	8014bac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80145a6:	68fb      	ldr	r3, [r7, #12]
 80145a8:	681b      	ldr	r3, [r3, #0]
 80145aa:	69da      	ldr	r2, [r3, #28]
 80145ac:	68fb      	ldr	r3, [r7, #12]
 80145ae:	681b      	ldr	r3, [r3, #0]
 80145b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80145b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80145b6:	68fb      	ldr	r3, [r7, #12]
 80145b8:	681b      	ldr	r3, [r3, #0]
 80145ba:	69da      	ldr	r2, [r3, #28]
 80145bc:	68fb      	ldr	r3, [r7, #12]
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80145c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80145c6:	68fb      	ldr	r3, [r7, #12]
 80145c8:	681b      	ldr	r3, [r3, #0]
 80145ca:	69d9      	ldr	r1, [r3, #28]
 80145cc:	68bb      	ldr	r3, [r7, #8]
 80145ce:	691b      	ldr	r3, [r3, #16]
 80145d0:	021a      	lsls	r2, r3, #8
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	681b      	ldr	r3, [r3, #0]
 80145d6:	430a      	orrs	r2, r1
 80145d8:	61da      	str	r2, [r3, #28]
      break;
 80145da:	e000      	b.n	80145de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80145dc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80145de:	68fb      	ldr	r3, [r7, #12]
 80145e0:	2201      	movs	r2, #1
 80145e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	2200      	movs	r2, #0
 80145ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80145ee:	2300      	movs	r3, #0
}
 80145f0:	4618      	mov	r0, r3
 80145f2:	3710      	adds	r7, #16
 80145f4:	46bd      	mov	sp, r7
 80145f6:	bd80      	pop	{r7, pc}

080145f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80145f8:	b580      	push	{r7, lr}
 80145fa:	b084      	sub	sp, #16
 80145fc:	af00      	add	r7, sp, #0
 80145fe:	6078      	str	r0, [r7, #4]
 8014600:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014608:	2b01      	cmp	r3, #1
 801460a:	d101      	bne.n	8014610 <HAL_TIM_ConfigClockSource+0x18>
 801460c:	2302      	movs	r3, #2
 801460e:	e0a6      	b.n	801475e <HAL_TIM_ConfigClockSource+0x166>
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	2201      	movs	r2, #1
 8014614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	2202      	movs	r2, #2
 801461c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8014620:	687b      	ldr	r3, [r7, #4]
 8014622:	681b      	ldr	r3, [r3, #0]
 8014624:	689b      	ldr	r3, [r3, #8]
 8014626:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8014628:	68fb      	ldr	r3, [r7, #12]
 801462a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 801462e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8014636:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	681b      	ldr	r3, [r3, #0]
 801463c:	68fa      	ldr	r2, [r7, #12]
 801463e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8014640:	683b      	ldr	r3, [r7, #0]
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	2b40      	cmp	r3, #64	; 0x40
 8014646:	d067      	beq.n	8014718 <HAL_TIM_ConfigClockSource+0x120>
 8014648:	2b40      	cmp	r3, #64	; 0x40
 801464a:	d80b      	bhi.n	8014664 <HAL_TIM_ConfigClockSource+0x6c>
 801464c:	2b10      	cmp	r3, #16
 801464e:	d073      	beq.n	8014738 <HAL_TIM_ConfigClockSource+0x140>
 8014650:	2b10      	cmp	r3, #16
 8014652:	d802      	bhi.n	801465a <HAL_TIM_ConfigClockSource+0x62>
 8014654:	2b00      	cmp	r3, #0
 8014656:	d06f      	beq.n	8014738 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8014658:	e078      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 801465a:	2b20      	cmp	r3, #32
 801465c:	d06c      	beq.n	8014738 <HAL_TIM_ConfigClockSource+0x140>
 801465e:	2b30      	cmp	r3, #48	; 0x30
 8014660:	d06a      	beq.n	8014738 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8014662:	e073      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8014664:	2b70      	cmp	r3, #112	; 0x70
 8014666:	d00d      	beq.n	8014684 <HAL_TIM_ConfigClockSource+0x8c>
 8014668:	2b70      	cmp	r3, #112	; 0x70
 801466a:	d804      	bhi.n	8014676 <HAL_TIM_ConfigClockSource+0x7e>
 801466c:	2b50      	cmp	r3, #80	; 0x50
 801466e:	d033      	beq.n	80146d8 <HAL_TIM_ConfigClockSource+0xe0>
 8014670:	2b60      	cmp	r3, #96	; 0x60
 8014672:	d041      	beq.n	80146f8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8014674:	e06a      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8014676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801467a:	d066      	beq.n	801474a <HAL_TIM_ConfigClockSource+0x152>
 801467c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8014680:	d017      	beq.n	80146b2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8014682:	e063      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	6818      	ldr	r0, [r3, #0]
 8014688:	683b      	ldr	r3, [r7, #0]
 801468a:	6899      	ldr	r1, [r3, #8]
 801468c:	683b      	ldr	r3, [r7, #0]
 801468e:	685a      	ldr	r2, [r3, #4]
 8014690:	683b      	ldr	r3, [r7, #0]
 8014692:	68db      	ldr	r3, [r3, #12]
 8014694:	f000 fb5a 	bl	8014d4c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	689b      	ldr	r3, [r3, #8]
 801469e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80146a6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	681b      	ldr	r3, [r3, #0]
 80146ac:	68fa      	ldr	r2, [r7, #12]
 80146ae:	609a      	str	r2, [r3, #8]
      break;
 80146b0:	e04c      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	6818      	ldr	r0, [r3, #0]
 80146b6:	683b      	ldr	r3, [r7, #0]
 80146b8:	6899      	ldr	r1, [r3, #8]
 80146ba:	683b      	ldr	r3, [r7, #0]
 80146bc:	685a      	ldr	r2, [r3, #4]
 80146be:	683b      	ldr	r3, [r7, #0]
 80146c0:	68db      	ldr	r3, [r3, #12]
 80146c2:	f000 fb43 	bl	8014d4c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	689a      	ldr	r2, [r3, #8]
 80146cc:	687b      	ldr	r3, [r7, #4]
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80146d4:	609a      	str	r2, [r3, #8]
      break;
 80146d6:	e039      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	6818      	ldr	r0, [r3, #0]
 80146dc:	683b      	ldr	r3, [r7, #0]
 80146de:	6859      	ldr	r1, [r3, #4]
 80146e0:	683b      	ldr	r3, [r7, #0]
 80146e2:	68db      	ldr	r3, [r3, #12]
 80146e4:	461a      	mov	r2, r3
 80146e6:	f000 fab7 	bl	8014c58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	681b      	ldr	r3, [r3, #0]
 80146ee:	2150      	movs	r1, #80	; 0x50
 80146f0:	4618      	mov	r0, r3
 80146f2:	f000 fb10 	bl	8014d16 <TIM_ITRx_SetConfig>
      break;
 80146f6:	e029      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80146f8:	687b      	ldr	r3, [r7, #4]
 80146fa:	6818      	ldr	r0, [r3, #0]
 80146fc:	683b      	ldr	r3, [r7, #0]
 80146fe:	6859      	ldr	r1, [r3, #4]
 8014700:	683b      	ldr	r3, [r7, #0]
 8014702:	68db      	ldr	r3, [r3, #12]
 8014704:	461a      	mov	r2, r3
 8014706:	f000 fad6 	bl	8014cb6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	681b      	ldr	r3, [r3, #0]
 801470e:	2160      	movs	r1, #96	; 0x60
 8014710:	4618      	mov	r0, r3
 8014712:	f000 fb00 	bl	8014d16 <TIM_ITRx_SetConfig>
      break;
 8014716:	e019      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	6818      	ldr	r0, [r3, #0]
 801471c:	683b      	ldr	r3, [r7, #0]
 801471e:	6859      	ldr	r1, [r3, #4]
 8014720:	683b      	ldr	r3, [r7, #0]
 8014722:	68db      	ldr	r3, [r3, #12]
 8014724:	461a      	mov	r2, r3
 8014726:	f000 fa97 	bl	8014c58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801472a:	687b      	ldr	r3, [r7, #4]
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	2140      	movs	r1, #64	; 0x40
 8014730:	4618      	mov	r0, r3
 8014732:	f000 faf0 	bl	8014d16 <TIM_ITRx_SetConfig>
      break;
 8014736:	e009      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	681a      	ldr	r2, [r3, #0]
 801473c:	683b      	ldr	r3, [r7, #0]
 801473e:	681b      	ldr	r3, [r3, #0]
 8014740:	4619      	mov	r1, r3
 8014742:	4610      	mov	r0, r2
 8014744:	f000 fae7 	bl	8014d16 <TIM_ITRx_SetConfig>
      break;
 8014748:	e000      	b.n	801474c <HAL_TIM_ConfigClockSource+0x154>
      break;
 801474a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	2201      	movs	r2, #1
 8014750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	2200      	movs	r2, #0
 8014758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801475c:	2300      	movs	r3, #0
}
 801475e:	4618      	mov	r0, r3
 8014760:	3710      	adds	r7, #16
 8014762:	46bd      	mov	sp, r7
 8014764:	bd80      	pop	{r7, pc}

08014766 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8014766:	b480      	push	{r7}
 8014768:	b083      	sub	sp, #12
 801476a:	af00      	add	r7, sp, #0
 801476c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801476e:	bf00      	nop
 8014770:	370c      	adds	r7, #12
 8014772:	46bd      	mov	sp, r7
 8014774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014778:	4770      	bx	lr

0801477a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801477a:	b480      	push	{r7}
 801477c:	b083      	sub	sp, #12
 801477e:	af00      	add	r7, sp, #0
 8014780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8014782:	bf00      	nop
 8014784:	370c      	adds	r7, #12
 8014786:	46bd      	mov	sp, r7
 8014788:	f85d 7b04 	ldr.w	r7, [sp], #4
 801478c:	4770      	bx	lr

0801478e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801478e:	b480      	push	{r7}
 8014790:	b083      	sub	sp, #12
 8014792:	af00      	add	r7, sp, #0
 8014794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8014796:	bf00      	nop
 8014798:	370c      	adds	r7, #12
 801479a:	46bd      	mov	sp, r7
 801479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a0:	4770      	bx	lr

080147a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80147a2:	b480      	push	{r7}
 80147a4:	b083      	sub	sp, #12
 80147a6:	af00      	add	r7, sp, #0
 80147a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80147aa:	bf00      	nop
 80147ac:	370c      	adds	r7, #12
 80147ae:	46bd      	mov	sp, r7
 80147b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147b4:	4770      	bx	lr
	...

080147b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80147b8:	b480      	push	{r7}
 80147ba:	b085      	sub	sp, #20
 80147bc:	af00      	add	r7, sp, #0
 80147be:	6078      	str	r0, [r7, #4]
 80147c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	681b      	ldr	r3, [r3, #0]
 80147c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	4a40      	ldr	r2, [pc, #256]	; (80148cc <TIM_Base_SetConfig+0x114>)
 80147cc:	4293      	cmp	r3, r2
 80147ce:	d013      	beq.n	80147f8 <TIM_Base_SetConfig+0x40>
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80147d6:	d00f      	beq.n	80147f8 <TIM_Base_SetConfig+0x40>
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	4a3d      	ldr	r2, [pc, #244]	; (80148d0 <TIM_Base_SetConfig+0x118>)
 80147dc:	4293      	cmp	r3, r2
 80147de:	d00b      	beq.n	80147f8 <TIM_Base_SetConfig+0x40>
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	4a3c      	ldr	r2, [pc, #240]	; (80148d4 <TIM_Base_SetConfig+0x11c>)
 80147e4:	4293      	cmp	r3, r2
 80147e6:	d007      	beq.n	80147f8 <TIM_Base_SetConfig+0x40>
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	4a3b      	ldr	r2, [pc, #236]	; (80148d8 <TIM_Base_SetConfig+0x120>)
 80147ec:	4293      	cmp	r3, r2
 80147ee:	d003      	beq.n	80147f8 <TIM_Base_SetConfig+0x40>
 80147f0:	687b      	ldr	r3, [r7, #4]
 80147f2:	4a3a      	ldr	r2, [pc, #232]	; (80148dc <TIM_Base_SetConfig+0x124>)
 80147f4:	4293      	cmp	r3, r2
 80147f6:	d108      	bne.n	801480a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80147f8:	68fb      	ldr	r3, [r7, #12]
 80147fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80147fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8014800:	683b      	ldr	r3, [r7, #0]
 8014802:	685b      	ldr	r3, [r3, #4]
 8014804:	68fa      	ldr	r2, [r7, #12]
 8014806:	4313      	orrs	r3, r2
 8014808:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	4a2f      	ldr	r2, [pc, #188]	; (80148cc <TIM_Base_SetConfig+0x114>)
 801480e:	4293      	cmp	r3, r2
 8014810:	d02b      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014818:	d027      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	4a2c      	ldr	r2, [pc, #176]	; (80148d0 <TIM_Base_SetConfig+0x118>)
 801481e:	4293      	cmp	r3, r2
 8014820:	d023      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	4a2b      	ldr	r2, [pc, #172]	; (80148d4 <TIM_Base_SetConfig+0x11c>)
 8014826:	4293      	cmp	r3, r2
 8014828:	d01f      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	4a2a      	ldr	r2, [pc, #168]	; (80148d8 <TIM_Base_SetConfig+0x120>)
 801482e:	4293      	cmp	r3, r2
 8014830:	d01b      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 8014832:	687b      	ldr	r3, [r7, #4]
 8014834:	4a29      	ldr	r2, [pc, #164]	; (80148dc <TIM_Base_SetConfig+0x124>)
 8014836:	4293      	cmp	r3, r2
 8014838:	d017      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	4a28      	ldr	r2, [pc, #160]	; (80148e0 <TIM_Base_SetConfig+0x128>)
 801483e:	4293      	cmp	r3, r2
 8014840:	d013      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	4a27      	ldr	r2, [pc, #156]	; (80148e4 <TIM_Base_SetConfig+0x12c>)
 8014846:	4293      	cmp	r3, r2
 8014848:	d00f      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 801484a:	687b      	ldr	r3, [r7, #4]
 801484c:	4a26      	ldr	r2, [pc, #152]	; (80148e8 <TIM_Base_SetConfig+0x130>)
 801484e:	4293      	cmp	r3, r2
 8014850:	d00b      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	4a25      	ldr	r2, [pc, #148]	; (80148ec <TIM_Base_SetConfig+0x134>)
 8014856:	4293      	cmp	r3, r2
 8014858:	d007      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	4a24      	ldr	r2, [pc, #144]	; (80148f0 <TIM_Base_SetConfig+0x138>)
 801485e:	4293      	cmp	r3, r2
 8014860:	d003      	beq.n	801486a <TIM_Base_SetConfig+0xb2>
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	4a23      	ldr	r2, [pc, #140]	; (80148f4 <TIM_Base_SetConfig+0x13c>)
 8014866:	4293      	cmp	r3, r2
 8014868:	d108      	bne.n	801487c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801486a:	68fb      	ldr	r3, [r7, #12]
 801486c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8014870:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8014872:	683b      	ldr	r3, [r7, #0]
 8014874:	68db      	ldr	r3, [r3, #12]
 8014876:	68fa      	ldr	r2, [r7, #12]
 8014878:	4313      	orrs	r3, r2
 801487a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801487c:	68fb      	ldr	r3, [r7, #12]
 801487e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8014882:	683b      	ldr	r3, [r7, #0]
 8014884:	695b      	ldr	r3, [r3, #20]
 8014886:	4313      	orrs	r3, r2
 8014888:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801488a:	687b      	ldr	r3, [r7, #4]
 801488c:	68fa      	ldr	r2, [r7, #12]
 801488e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8014890:	683b      	ldr	r3, [r7, #0]
 8014892:	689a      	ldr	r2, [r3, #8]
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8014898:	683b      	ldr	r3, [r7, #0]
 801489a:	681a      	ldr	r2, [r3, #0]
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	4a0a      	ldr	r2, [pc, #40]	; (80148cc <TIM_Base_SetConfig+0x114>)
 80148a4:	4293      	cmp	r3, r2
 80148a6:	d003      	beq.n	80148b0 <TIM_Base_SetConfig+0xf8>
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	4a0c      	ldr	r2, [pc, #48]	; (80148dc <TIM_Base_SetConfig+0x124>)
 80148ac:	4293      	cmp	r3, r2
 80148ae:	d103      	bne.n	80148b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80148b0:	683b      	ldr	r3, [r7, #0]
 80148b2:	691a      	ldr	r2, [r3, #16]
 80148b4:	687b      	ldr	r3, [r7, #4]
 80148b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	2201      	movs	r2, #1
 80148bc:	615a      	str	r2, [r3, #20]
}
 80148be:	bf00      	nop
 80148c0:	3714      	adds	r7, #20
 80148c2:	46bd      	mov	sp, r7
 80148c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148c8:	4770      	bx	lr
 80148ca:	bf00      	nop
 80148cc:	40010000 	.word	0x40010000
 80148d0:	40000400 	.word	0x40000400
 80148d4:	40000800 	.word	0x40000800
 80148d8:	40000c00 	.word	0x40000c00
 80148dc:	40010400 	.word	0x40010400
 80148e0:	40014000 	.word	0x40014000
 80148e4:	40014400 	.word	0x40014400
 80148e8:	40014800 	.word	0x40014800
 80148ec:	40001800 	.word	0x40001800
 80148f0:	40001c00 	.word	0x40001c00
 80148f4:	40002000 	.word	0x40002000

080148f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80148f8:	b480      	push	{r7}
 80148fa:	b087      	sub	sp, #28
 80148fc:	af00      	add	r7, sp, #0
 80148fe:	6078      	str	r0, [r7, #4]
 8014900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	6a1b      	ldr	r3, [r3, #32]
 8014906:	f023 0201 	bic.w	r2, r3, #1
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	6a1b      	ldr	r3, [r3, #32]
 8014912:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	685b      	ldr	r3, [r3, #4]
 8014918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	699b      	ldr	r3, [r3, #24]
 801491e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8014920:	68fb      	ldr	r3, [r7, #12]
 8014922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	f023 0303 	bic.w	r3, r3, #3
 801492e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8014930:	683b      	ldr	r3, [r7, #0]
 8014932:	681b      	ldr	r3, [r3, #0]
 8014934:	68fa      	ldr	r2, [r7, #12]
 8014936:	4313      	orrs	r3, r2
 8014938:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801493a:	697b      	ldr	r3, [r7, #20]
 801493c:	f023 0302 	bic.w	r3, r3, #2
 8014940:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8014942:	683b      	ldr	r3, [r7, #0]
 8014944:	689b      	ldr	r3, [r3, #8]
 8014946:	697a      	ldr	r2, [r7, #20]
 8014948:	4313      	orrs	r3, r2
 801494a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	4a20      	ldr	r2, [pc, #128]	; (80149d0 <TIM_OC1_SetConfig+0xd8>)
 8014950:	4293      	cmp	r3, r2
 8014952:	d003      	beq.n	801495c <TIM_OC1_SetConfig+0x64>
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	4a1f      	ldr	r2, [pc, #124]	; (80149d4 <TIM_OC1_SetConfig+0xdc>)
 8014958:	4293      	cmp	r3, r2
 801495a:	d10c      	bne.n	8014976 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801495c:	697b      	ldr	r3, [r7, #20]
 801495e:	f023 0308 	bic.w	r3, r3, #8
 8014962:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8014964:	683b      	ldr	r3, [r7, #0]
 8014966:	68db      	ldr	r3, [r3, #12]
 8014968:	697a      	ldr	r2, [r7, #20]
 801496a:	4313      	orrs	r3, r2
 801496c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801496e:	697b      	ldr	r3, [r7, #20]
 8014970:	f023 0304 	bic.w	r3, r3, #4
 8014974:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	4a15      	ldr	r2, [pc, #84]	; (80149d0 <TIM_OC1_SetConfig+0xd8>)
 801497a:	4293      	cmp	r3, r2
 801497c:	d003      	beq.n	8014986 <TIM_OC1_SetConfig+0x8e>
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	4a14      	ldr	r2, [pc, #80]	; (80149d4 <TIM_OC1_SetConfig+0xdc>)
 8014982:	4293      	cmp	r3, r2
 8014984:	d111      	bne.n	80149aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8014986:	693b      	ldr	r3, [r7, #16]
 8014988:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801498c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801498e:	693b      	ldr	r3, [r7, #16]
 8014990:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8014994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8014996:	683b      	ldr	r3, [r7, #0]
 8014998:	695b      	ldr	r3, [r3, #20]
 801499a:	693a      	ldr	r2, [r7, #16]
 801499c:	4313      	orrs	r3, r2
 801499e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80149a0:	683b      	ldr	r3, [r7, #0]
 80149a2:	699b      	ldr	r3, [r3, #24]
 80149a4:	693a      	ldr	r2, [r7, #16]
 80149a6:	4313      	orrs	r3, r2
 80149a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80149aa:	687b      	ldr	r3, [r7, #4]
 80149ac:	693a      	ldr	r2, [r7, #16]
 80149ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	68fa      	ldr	r2, [r7, #12]
 80149b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80149b6:	683b      	ldr	r3, [r7, #0]
 80149b8:	685a      	ldr	r2, [r3, #4]
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	697a      	ldr	r2, [r7, #20]
 80149c2:	621a      	str	r2, [r3, #32]
}
 80149c4:	bf00      	nop
 80149c6:	371c      	adds	r7, #28
 80149c8:	46bd      	mov	sp, r7
 80149ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149ce:	4770      	bx	lr
 80149d0:	40010000 	.word	0x40010000
 80149d4:	40010400 	.word	0x40010400

080149d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80149d8:	b480      	push	{r7}
 80149da:	b087      	sub	sp, #28
 80149dc:	af00      	add	r7, sp, #0
 80149de:	6078      	str	r0, [r7, #4]
 80149e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	6a1b      	ldr	r3, [r3, #32]
 80149e6:	f023 0210 	bic.w	r2, r3, #16
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	6a1b      	ldr	r3, [r3, #32]
 80149f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	685b      	ldr	r3, [r3, #4]
 80149f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	699b      	ldr	r3, [r3, #24]
 80149fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8014a00:	68fb      	ldr	r3, [r7, #12]
 8014a02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8014a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8014a0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8014a10:	683b      	ldr	r3, [r7, #0]
 8014a12:	681b      	ldr	r3, [r3, #0]
 8014a14:	021b      	lsls	r3, r3, #8
 8014a16:	68fa      	ldr	r2, [r7, #12]
 8014a18:	4313      	orrs	r3, r2
 8014a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8014a1c:	697b      	ldr	r3, [r7, #20]
 8014a1e:	f023 0320 	bic.w	r3, r3, #32
 8014a22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8014a24:	683b      	ldr	r3, [r7, #0]
 8014a26:	689b      	ldr	r3, [r3, #8]
 8014a28:	011b      	lsls	r3, r3, #4
 8014a2a:	697a      	ldr	r2, [r7, #20]
 8014a2c:	4313      	orrs	r3, r2
 8014a2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	4a22      	ldr	r2, [pc, #136]	; (8014abc <TIM_OC2_SetConfig+0xe4>)
 8014a34:	4293      	cmp	r3, r2
 8014a36:	d003      	beq.n	8014a40 <TIM_OC2_SetConfig+0x68>
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	4a21      	ldr	r2, [pc, #132]	; (8014ac0 <TIM_OC2_SetConfig+0xe8>)
 8014a3c:	4293      	cmp	r3, r2
 8014a3e:	d10d      	bne.n	8014a5c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8014a40:	697b      	ldr	r3, [r7, #20]
 8014a42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8014a48:	683b      	ldr	r3, [r7, #0]
 8014a4a:	68db      	ldr	r3, [r3, #12]
 8014a4c:	011b      	lsls	r3, r3, #4
 8014a4e:	697a      	ldr	r2, [r7, #20]
 8014a50:	4313      	orrs	r3, r2
 8014a52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8014a54:	697b      	ldr	r3, [r7, #20]
 8014a56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014a5a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	4a17      	ldr	r2, [pc, #92]	; (8014abc <TIM_OC2_SetConfig+0xe4>)
 8014a60:	4293      	cmp	r3, r2
 8014a62:	d003      	beq.n	8014a6c <TIM_OC2_SetConfig+0x94>
 8014a64:	687b      	ldr	r3, [r7, #4]
 8014a66:	4a16      	ldr	r2, [pc, #88]	; (8014ac0 <TIM_OC2_SetConfig+0xe8>)
 8014a68:	4293      	cmp	r3, r2
 8014a6a:	d113      	bne.n	8014a94 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8014a6c:	693b      	ldr	r3, [r7, #16]
 8014a6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8014a72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8014a74:	693b      	ldr	r3, [r7, #16]
 8014a76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8014a7c:	683b      	ldr	r3, [r7, #0]
 8014a7e:	695b      	ldr	r3, [r3, #20]
 8014a80:	009b      	lsls	r3, r3, #2
 8014a82:	693a      	ldr	r2, [r7, #16]
 8014a84:	4313      	orrs	r3, r2
 8014a86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8014a88:	683b      	ldr	r3, [r7, #0]
 8014a8a:	699b      	ldr	r3, [r3, #24]
 8014a8c:	009b      	lsls	r3, r3, #2
 8014a8e:	693a      	ldr	r2, [r7, #16]
 8014a90:	4313      	orrs	r3, r2
 8014a92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	693a      	ldr	r2, [r7, #16]
 8014a98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	68fa      	ldr	r2, [r7, #12]
 8014a9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8014aa0:	683b      	ldr	r3, [r7, #0]
 8014aa2:	685a      	ldr	r2, [r3, #4]
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	697a      	ldr	r2, [r7, #20]
 8014aac:	621a      	str	r2, [r3, #32]
}
 8014aae:	bf00      	nop
 8014ab0:	371c      	adds	r7, #28
 8014ab2:	46bd      	mov	sp, r7
 8014ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ab8:	4770      	bx	lr
 8014aba:	bf00      	nop
 8014abc:	40010000 	.word	0x40010000
 8014ac0:	40010400 	.word	0x40010400

08014ac4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8014ac4:	b480      	push	{r7}
 8014ac6:	b087      	sub	sp, #28
 8014ac8:	af00      	add	r7, sp, #0
 8014aca:	6078      	str	r0, [r7, #4]
 8014acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	6a1b      	ldr	r3, [r3, #32]
 8014ad2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	6a1b      	ldr	r3, [r3, #32]
 8014ade:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	685b      	ldr	r3, [r3, #4]
 8014ae4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	69db      	ldr	r3, [r3, #28]
 8014aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014af2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8014af4:	68fb      	ldr	r3, [r7, #12]
 8014af6:	f023 0303 	bic.w	r3, r3, #3
 8014afa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8014afc:	683b      	ldr	r3, [r7, #0]
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	68fa      	ldr	r2, [r7, #12]
 8014b02:	4313      	orrs	r3, r2
 8014b04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8014b06:	697b      	ldr	r3, [r7, #20]
 8014b08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8014b0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8014b0e:	683b      	ldr	r3, [r7, #0]
 8014b10:	689b      	ldr	r3, [r3, #8]
 8014b12:	021b      	lsls	r3, r3, #8
 8014b14:	697a      	ldr	r2, [r7, #20]
 8014b16:	4313      	orrs	r3, r2
 8014b18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	4a21      	ldr	r2, [pc, #132]	; (8014ba4 <TIM_OC3_SetConfig+0xe0>)
 8014b1e:	4293      	cmp	r3, r2
 8014b20:	d003      	beq.n	8014b2a <TIM_OC3_SetConfig+0x66>
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	4a20      	ldr	r2, [pc, #128]	; (8014ba8 <TIM_OC3_SetConfig+0xe4>)
 8014b26:	4293      	cmp	r3, r2
 8014b28:	d10d      	bne.n	8014b46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8014b2a:	697b      	ldr	r3, [r7, #20]
 8014b2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014b30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8014b32:	683b      	ldr	r3, [r7, #0]
 8014b34:	68db      	ldr	r3, [r3, #12]
 8014b36:	021b      	lsls	r3, r3, #8
 8014b38:	697a      	ldr	r2, [r7, #20]
 8014b3a:	4313      	orrs	r3, r2
 8014b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8014b3e:	697b      	ldr	r3, [r7, #20]
 8014b40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8014b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	4a16      	ldr	r2, [pc, #88]	; (8014ba4 <TIM_OC3_SetConfig+0xe0>)
 8014b4a:	4293      	cmp	r3, r2
 8014b4c:	d003      	beq.n	8014b56 <TIM_OC3_SetConfig+0x92>
 8014b4e:	687b      	ldr	r3, [r7, #4]
 8014b50:	4a15      	ldr	r2, [pc, #84]	; (8014ba8 <TIM_OC3_SetConfig+0xe4>)
 8014b52:	4293      	cmp	r3, r2
 8014b54:	d113      	bne.n	8014b7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8014b56:	693b      	ldr	r3, [r7, #16]
 8014b58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8014b5e:	693b      	ldr	r3, [r7, #16]
 8014b60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8014b66:	683b      	ldr	r3, [r7, #0]
 8014b68:	695b      	ldr	r3, [r3, #20]
 8014b6a:	011b      	lsls	r3, r3, #4
 8014b6c:	693a      	ldr	r2, [r7, #16]
 8014b6e:	4313      	orrs	r3, r2
 8014b70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8014b72:	683b      	ldr	r3, [r7, #0]
 8014b74:	699b      	ldr	r3, [r3, #24]
 8014b76:	011b      	lsls	r3, r3, #4
 8014b78:	693a      	ldr	r2, [r7, #16]
 8014b7a:	4313      	orrs	r3, r2
 8014b7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	693a      	ldr	r2, [r7, #16]
 8014b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	68fa      	ldr	r2, [r7, #12]
 8014b88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8014b8a:	683b      	ldr	r3, [r7, #0]
 8014b8c:	685a      	ldr	r2, [r3, #4]
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	697a      	ldr	r2, [r7, #20]
 8014b96:	621a      	str	r2, [r3, #32]
}
 8014b98:	bf00      	nop
 8014b9a:	371c      	adds	r7, #28
 8014b9c:	46bd      	mov	sp, r7
 8014b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ba2:	4770      	bx	lr
 8014ba4:	40010000 	.word	0x40010000
 8014ba8:	40010400 	.word	0x40010400

08014bac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8014bac:	b480      	push	{r7}
 8014bae:	b087      	sub	sp, #28
 8014bb0:	af00      	add	r7, sp, #0
 8014bb2:	6078      	str	r0, [r7, #4]
 8014bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	6a1b      	ldr	r3, [r3, #32]
 8014bba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	6a1b      	ldr	r3, [r3, #32]
 8014bc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	685b      	ldr	r3, [r3, #4]
 8014bcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	69db      	ldr	r3, [r3, #28]
 8014bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8014bd4:	68fb      	ldr	r3, [r7, #12]
 8014bd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8014bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8014bdc:	68fb      	ldr	r3, [r7, #12]
 8014bde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8014be2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8014be4:	683b      	ldr	r3, [r7, #0]
 8014be6:	681b      	ldr	r3, [r3, #0]
 8014be8:	021b      	lsls	r3, r3, #8
 8014bea:	68fa      	ldr	r2, [r7, #12]
 8014bec:	4313      	orrs	r3, r2
 8014bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8014bf0:	693b      	ldr	r3, [r7, #16]
 8014bf2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014bf6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8014bf8:	683b      	ldr	r3, [r7, #0]
 8014bfa:	689b      	ldr	r3, [r3, #8]
 8014bfc:	031b      	lsls	r3, r3, #12
 8014bfe:	693a      	ldr	r2, [r7, #16]
 8014c00:	4313      	orrs	r3, r2
 8014c02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	4a12      	ldr	r2, [pc, #72]	; (8014c50 <TIM_OC4_SetConfig+0xa4>)
 8014c08:	4293      	cmp	r3, r2
 8014c0a:	d003      	beq.n	8014c14 <TIM_OC4_SetConfig+0x68>
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	4a11      	ldr	r2, [pc, #68]	; (8014c54 <TIM_OC4_SetConfig+0xa8>)
 8014c10:	4293      	cmp	r3, r2
 8014c12:	d109      	bne.n	8014c28 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8014c14:	697b      	ldr	r3, [r7, #20]
 8014c16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8014c1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8014c1c:	683b      	ldr	r3, [r7, #0]
 8014c1e:	695b      	ldr	r3, [r3, #20]
 8014c20:	019b      	lsls	r3, r3, #6
 8014c22:	697a      	ldr	r2, [r7, #20]
 8014c24:	4313      	orrs	r3, r2
 8014c26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	697a      	ldr	r2, [r7, #20]
 8014c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	68fa      	ldr	r2, [r7, #12]
 8014c32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8014c34:	683b      	ldr	r3, [r7, #0]
 8014c36:	685a      	ldr	r2, [r3, #4]
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	693a      	ldr	r2, [r7, #16]
 8014c40:	621a      	str	r2, [r3, #32]
}
 8014c42:	bf00      	nop
 8014c44:	371c      	adds	r7, #28
 8014c46:	46bd      	mov	sp, r7
 8014c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c4c:	4770      	bx	lr
 8014c4e:	bf00      	nop
 8014c50:	40010000 	.word	0x40010000
 8014c54:	40010400 	.word	0x40010400

08014c58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8014c58:	b480      	push	{r7}
 8014c5a:	b087      	sub	sp, #28
 8014c5c:	af00      	add	r7, sp, #0
 8014c5e:	60f8      	str	r0, [r7, #12]
 8014c60:	60b9      	str	r1, [r7, #8]
 8014c62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8014c64:	68fb      	ldr	r3, [r7, #12]
 8014c66:	6a1b      	ldr	r3, [r3, #32]
 8014c68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8014c6a:	68fb      	ldr	r3, [r7, #12]
 8014c6c:	6a1b      	ldr	r3, [r3, #32]
 8014c6e:	f023 0201 	bic.w	r2, r3, #1
 8014c72:	68fb      	ldr	r3, [r7, #12]
 8014c74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	699b      	ldr	r3, [r3, #24]
 8014c7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8014c7c:	693b      	ldr	r3, [r7, #16]
 8014c7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8014c82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	011b      	lsls	r3, r3, #4
 8014c88:	693a      	ldr	r2, [r7, #16]
 8014c8a:	4313      	orrs	r3, r2
 8014c8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8014c8e:	697b      	ldr	r3, [r7, #20]
 8014c90:	f023 030a 	bic.w	r3, r3, #10
 8014c94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8014c96:	697a      	ldr	r2, [r7, #20]
 8014c98:	68bb      	ldr	r3, [r7, #8]
 8014c9a:	4313      	orrs	r3, r2
 8014c9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8014c9e:	68fb      	ldr	r3, [r7, #12]
 8014ca0:	693a      	ldr	r2, [r7, #16]
 8014ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014ca4:	68fb      	ldr	r3, [r7, #12]
 8014ca6:	697a      	ldr	r2, [r7, #20]
 8014ca8:	621a      	str	r2, [r3, #32]
}
 8014caa:	bf00      	nop
 8014cac:	371c      	adds	r7, #28
 8014cae:	46bd      	mov	sp, r7
 8014cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cb4:	4770      	bx	lr

08014cb6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8014cb6:	b480      	push	{r7}
 8014cb8:	b087      	sub	sp, #28
 8014cba:	af00      	add	r7, sp, #0
 8014cbc:	60f8      	str	r0, [r7, #12]
 8014cbe:	60b9      	str	r1, [r7, #8]
 8014cc0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8014cc2:	68fb      	ldr	r3, [r7, #12]
 8014cc4:	6a1b      	ldr	r3, [r3, #32]
 8014cc6:	f023 0210 	bic.w	r2, r3, #16
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	699b      	ldr	r3, [r3, #24]
 8014cd2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	6a1b      	ldr	r3, [r3, #32]
 8014cd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8014cda:	697b      	ldr	r3, [r7, #20]
 8014cdc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8014ce0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8014ce2:	687b      	ldr	r3, [r7, #4]
 8014ce4:	031b      	lsls	r3, r3, #12
 8014ce6:	697a      	ldr	r2, [r7, #20]
 8014ce8:	4313      	orrs	r3, r2
 8014cea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8014cec:	693b      	ldr	r3, [r7, #16]
 8014cee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8014cf2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8014cf4:	68bb      	ldr	r3, [r7, #8]
 8014cf6:	011b      	lsls	r3, r3, #4
 8014cf8:	693a      	ldr	r2, [r7, #16]
 8014cfa:	4313      	orrs	r3, r2
 8014cfc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8014cfe:	68fb      	ldr	r3, [r7, #12]
 8014d00:	697a      	ldr	r2, [r7, #20]
 8014d02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014d04:	68fb      	ldr	r3, [r7, #12]
 8014d06:	693a      	ldr	r2, [r7, #16]
 8014d08:	621a      	str	r2, [r3, #32]
}
 8014d0a:	bf00      	nop
 8014d0c:	371c      	adds	r7, #28
 8014d0e:	46bd      	mov	sp, r7
 8014d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d14:	4770      	bx	lr

08014d16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8014d16:	b480      	push	{r7}
 8014d18:	b085      	sub	sp, #20
 8014d1a:	af00      	add	r7, sp, #0
 8014d1c:	6078      	str	r0, [r7, #4]
 8014d1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	689b      	ldr	r3, [r3, #8]
 8014d24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014d2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8014d2e:	683a      	ldr	r2, [r7, #0]
 8014d30:	68fb      	ldr	r3, [r7, #12]
 8014d32:	4313      	orrs	r3, r2
 8014d34:	f043 0307 	orr.w	r3, r3, #7
 8014d38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	68fa      	ldr	r2, [r7, #12]
 8014d3e:	609a      	str	r2, [r3, #8]
}
 8014d40:	bf00      	nop
 8014d42:	3714      	adds	r7, #20
 8014d44:	46bd      	mov	sp, r7
 8014d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d4a:	4770      	bx	lr

08014d4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8014d4c:	b480      	push	{r7}
 8014d4e:	b087      	sub	sp, #28
 8014d50:	af00      	add	r7, sp, #0
 8014d52:	60f8      	str	r0, [r7, #12]
 8014d54:	60b9      	str	r1, [r7, #8]
 8014d56:	607a      	str	r2, [r7, #4]
 8014d58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8014d5a:	68fb      	ldr	r3, [r7, #12]
 8014d5c:	689b      	ldr	r3, [r3, #8]
 8014d5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014d60:	697b      	ldr	r3, [r7, #20]
 8014d62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8014d66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8014d68:	683b      	ldr	r3, [r7, #0]
 8014d6a:	021a      	lsls	r2, r3, #8
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	431a      	orrs	r2, r3
 8014d70:	68bb      	ldr	r3, [r7, #8]
 8014d72:	4313      	orrs	r3, r2
 8014d74:	697a      	ldr	r2, [r7, #20]
 8014d76:	4313      	orrs	r3, r2
 8014d78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014d7a:	68fb      	ldr	r3, [r7, #12]
 8014d7c:	697a      	ldr	r2, [r7, #20]
 8014d7e:	609a      	str	r2, [r3, #8]
}
 8014d80:	bf00      	nop
 8014d82:	371c      	adds	r7, #28
 8014d84:	46bd      	mov	sp, r7
 8014d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d8a:	4770      	bx	lr

08014d8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8014d8c:	b480      	push	{r7}
 8014d8e:	b087      	sub	sp, #28
 8014d90:	af00      	add	r7, sp, #0
 8014d92:	60f8      	str	r0, [r7, #12]
 8014d94:	60b9      	str	r1, [r7, #8]
 8014d96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8014d98:	68bb      	ldr	r3, [r7, #8]
 8014d9a:	f003 031f 	and.w	r3, r3, #31
 8014d9e:	2201      	movs	r2, #1
 8014da0:	fa02 f303 	lsl.w	r3, r2, r3
 8014da4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8014da6:	68fb      	ldr	r3, [r7, #12]
 8014da8:	6a1a      	ldr	r2, [r3, #32]
 8014daa:	697b      	ldr	r3, [r7, #20]
 8014dac:	43db      	mvns	r3, r3
 8014dae:	401a      	ands	r2, r3
 8014db0:	68fb      	ldr	r3, [r7, #12]
 8014db2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8014db4:	68fb      	ldr	r3, [r7, #12]
 8014db6:	6a1a      	ldr	r2, [r3, #32]
 8014db8:	68bb      	ldr	r3, [r7, #8]
 8014dba:	f003 031f 	and.w	r3, r3, #31
 8014dbe:	6879      	ldr	r1, [r7, #4]
 8014dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8014dc4:	431a      	orrs	r2, r3
 8014dc6:	68fb      	ldr	r3, [r7, #12]
 8014dc8:	621a      	str	r2, [r3, #32]
}
 8014dca:	bf00      	nop
 8014dcc:	371c      	adds	r7, #28
 8014dce:	46bd      	mov	sp, r7
 8014dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dd4:	4770      	bx	lr

08014dd6 <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8014dd6:	b580      	push	{r7, lr}
 8014dd8:	b084      	sub	sp, #16
 8014dda:	af00      	add	r7, sp, #0
 8014ddc:	6078      	str	r0, [r7, #4]
 8014dde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8014de0:	683b      	ldr	r3, [r7, #0]
 8014de2:	2b04      	cmp	r3, #4
 8014de4:	d00d      	beq.n	8014e02 <HAL_TIMEx_OCN_Start_IT+0x2c>
 8014de6:	2b08      	cmp	r3, #8
 8014de8:	d014      	beq.n	8014e14 <HAL_TIMEx_OCN_Start_IT+0x3e>
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d000      	beq.n	8014df0 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 8014dee:	e01a      	b.n	8014e26 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	681b      	ldr	r3, [r3, #0]
 8014df4:	68da      	ldr	r2, [r3, #12]
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	681b      	ldr	r3, [r3, #0]
 8014dfa:	f042 0202 	orr.w	r2, r2, #2
 8014dfe:	60da      	str	r2, [r3, #12]
      break;
 8014e00:	e011      	b.n	8014e26 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	68da      	ldr	r2, [r3, #12]
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	681b      	ldr	r3, [r3, #0]
 8014e0c:	f042 0204 	orr.w	r2, r2, #4
 8014e10:	60da      	str	r2, [r3, #12]
      break;
 8014e12:	e008      	b.n	8014e26 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	681b      	ldr	r3, [r3, #0]
 8014e18:	68da      	ldr	r2, [r3, #12]
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	681b      	ldr	r3, [r3, #0]
 8014e1e:	f042 0208 	orr.w	r2, r2, #8
 8014e22:	60da      	str	r2, [r3, #12]
      break;
 8014e24:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	68da      	ldr	r2, [r3, #12]
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8014e34:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	2204      	movs	r2, #4
 8014e3c:	6839      	ldr	r1, [r7, #0]
 8014e3e:	4618      	mov	r0, r3
 8014e40:	f000 f976 	bl	8015130 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	681b      	ldr	r3, [r3, #0]
 8014e48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	681b      	ldr	r3, [r3, #0]
 8014e4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8014e52:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	681b      	ldr	r3, [r3, #0]
 8014e58:	689b      	ldr	r3, [r3, #8]
 8014e5a:	f003 0307 	and.w	r3, r3, #7
 8014e5e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8014e60:	68fb      	ldr	r3, [r7, #12]
 8014e62:	2b06      	cmp	r3, #6
 8014e64:	d007      	beq.n	8014e76 <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	681a      	ldr	r2, [r3, #0]
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	f042 0201 	orr.w	r2, r2, #1
 8014e74:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8014e76:	2300      	movs	r3, #0
}
 8014e78:	4618      	mov	r0, r3
 8014e7a:	3710      	adds	r7, #16
 8014e7c:	46bd      	mov	sp, r7
 8014e7e:	bd80      	pop	{r7, pc}

08014e80 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8014e80:	b580      	push	{r7, lr}
 8014e82:	b084      	sub	sp, #16
 8014e84:	af00      	add	r7, sp, #0
 8014e86:	6078      	str	r0, [r7, #4]
 8014e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8014e8a:	683b      	ldr	r3, [r7, #0]
 8014e8c:	2b04      	cmp	r3, #4
 8014e8e:	d00d      	beq.n	8014eac <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8014e90:	2b08      	cmp	r3, #8
 8014e92:	d014      	beq.n	8014ebe <HAL_TIMEx_OCN_Stop_IT+0x3e>
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d000      	beq.n	8014e9a <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8014e98:	e01a      	b.n	8014ed0 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	681b      	ldr	r3, [r3, #0]
 8014e9e:	68da      	ldr	r2, [r3, #12]
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	681b      	ldr	r3, [r3, #0]
 8014ea4:	f022 0202 	bic.w	r2, r2, #2
 8014ea8:	60da      	str	r2, [r3, #12]
      break;
 8014eaa:	e011      	b.n	8014ed0 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	68da      	ldr	r2, [r3, #12]
 8014eb2:	687b      	ldr	r3, [r7, #4]
 8014eb4:	681b      	ldr	r3, [r3, #0]
 8014eb6:	f022 0204 	bic.w	r2, r2, #4
 8014eba:	60da      	str	r2, [r3, #12]
      break;
 8014ebc:	e008      	b.n	8014ed0 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	681b      	ldr	r3, [r3, #0]
 8014ec2:	68da      	ldr	r2, [r3, #12]
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	681b      	ldr	r3, [r3, #0]
 8014ec8:	f022 0208 	bic.w	r2, r2, #8
 8014ecc:	60da      	str	r2, [r3, #12]
      break;
 8014ece:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	2200      	movs	r2, #0
 8014ed6:	6839      	ldr	r1, [r7, #0]
 8014ed8:	4618      	mov	r0, r3
 8014eda:	f000 f929 	bl	8015130 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	681b      	ldr	r3, [r3, #0]
 8014ee2:	6a1b      	ldr	r3, [r3, #32]
 8014ee4:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8014ee6:	68fa      	ldr	r2, [r7, #12]
 8014ee8:	f240 4344 	movw	r3, #1092	; 0x444
 8014eec:	4013      	ands	r3, r2
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d107      	bne.n	8014f02 <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	681b      	ldr	r3, [r3, #0]
 8014ef6:	68da      	ldr	r2, [r3, #12]
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	681b      	ldr	r3, [r3, #0]
 8014efc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014f00:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	681b      	ldr	r3, [r3, #0]
 8014f06:	6a1a      	ldr	r2, [r3, #32]
 8014f08:	f241 1311 	movw	r3, #4369	; 0x1111
 8014f0c:	4013      	ands	r3, r2
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d10f      	bne.n	8014f32 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	681b      	ldr	r3, [r3, #0]
 8014f16:	6a1a      	ldr	r2, [r3, #32]
 8014f18:	f240 4344 	movw	r3, #1092	; 0x444
 8014f1c:	4013      	ands	r3, r2
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	d107      	bne.n	8014f32 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	681b      	ldr	r3, [r3, #0]
 8014f26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	681b      	ldr	r3, [r3, #0]
 8014f2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8014f30:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	681b      	ldr	r3, [r3, #0]
 8014f36:	6a1a      	ldr	r2, [r3, #32]
 8014f38:	f241 1311 	movw	r3, #4369	; 0x1111
 8014f3c:	4013      	ands	r3, r2
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	d10f      	bne.n	8014f62 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	681b      	ldr	r3, [r3, #0]
 8014f46:	6a1a      	ldr	r2, [r3, #32]
 8014f48:	f240 4344 	movw	r3, #1092	; 0x444
 8014f4c:	4013      	ands	r3, r2
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d107      	bne.n	8014f62 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	681a      	ldr	r2, [r3, #0]
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	681b      	ldr	r3, [r3, #0]
 8014f5c:	f022 0201 	bic.w	r2, r2, #1
 8014f60:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8014f62:	2300      	movs	r3, #0
}
 8014f64:	4618      	mov	r0, r3
 8014f66:	3710      	adds	r7, #16
 8014f68:	46bd      	mov	sp, r7
 8014f6a:	bd80      	pop	{r7, pc}

08014f6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8014f6c:	b480      	push	{r7}
 8014f6e:	b085      	sub	sp, #20
 8014f70:	af00      	add	r7, sp, #0
 8014f72:	6078      	str	r0, [r7, #4]
 8014f74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014f7c:	2b01      	cmp	r3, #1
 8014f7e:	d101      	bne.n	8014f84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8014f80:	2302      	movs	r3, #2
 8014f82:	e05a      	b.n	801503a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	2201      	movs	r2, #1
 8014f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	2202      	movs	r2, #2
 8014f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	681b      	ldr	r3, [r3, #0]
 8014f98:	685b      	ldr	r3, [r3, #4]
 8014f9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	681b      	ldr	r3, [r3, #0]
 8014fa0:	689b      	ldr	r3, [r3, #8]
 8014fa2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014faa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014fac:	683b      	ldr	r3, [r7, #0]
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	68fa      	ldr	r2, [r7, #12]
 8014fb2:	4313      	orrs	r3, r2
 8014fb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	681b      	ldr	r3, [r3, #0]
 8014fba:	68fa      	ldr	r2, [r7, #12]
 8014fbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	4a21      	ldr	r2, [pc, #132]	; (8015048 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8014fc4:	4293      	cmp	r3, r2
 8014fc6:	d022      	beq.n	801500e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	681b      	ldr	r3, [r3, #0]
 8014fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014fd0:	d01d      	beq.n	801500e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	4a1d      	ldr	r2, [pc, #116]	; (801504c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8014fd8:	4293      	cmp	r3, r2
 8014fda:	d018      	beq.n	801500e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	4a1b      	ldr	r2, [pc, #108]	; (8015050 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8014fe2:	4293      	cmp	r3, r2
 8014fe4:	d013      	beq.n	801500e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	681b      	ldr	r3, [r3, #0]
 8014fea:	4a1a      	ldr	r2, [pc, #104]	; (8015054 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8014fec:	4293      	cmp	r3, r2
 8014fee:	d00e      	beq.n	801500e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	681b      	ldr	r3, [r3, #0]
 8014ff4:	4a18      	ldr	r2, [pc, #96]	; (8015058 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8014ff6:	4293      	cmp	r3, r2
 8014ff8:	d009      	beq.n	801500e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	681b      	ldr	r3, [r3, #0]
 8014ffe:	4a17      	ldr	r2, [pc, #92]	; (801505c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8015000:	4293      	cmp	r3, r2
 8015002:	d004      	beq.n	801500e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	681b      	ldr	r3, [r3, #0]
 8015008:	4a15      	ldr	r2, [pc, #84]	; (8015060 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 801500a:	4293      	cmp	r3, r2
 801500c:	d10c      	bne.n	8015028 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801500e:	68bb      	ldr	r3, [r7, #8]
 8015010:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015014:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8015016:	683b      	ldr	r3, [r7, #0]
 8015018:	685b      	ldr	r3, [r3, #4]
 801501a:	68ba      	ldr	r2, [r7, #8]
 801501c:	4313      	orrs	r3, r2
 801501e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	681b      	ldr	r3, [r3, #0]
 8015024:	68ba      	ldr	r2, [r7, #8]
 8015026:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	2201      	movs	r2, #1
 801502c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	2200      	movs	r2, #0
 8015034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8015038:	2300      	movs	r3, #0
}
 801503a:	4618      	mov	r0, r3
 801503c:	3714      	adds	r7, #20
 801503e:	46bd      	mov	sp, r7
 8015040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015044:	4770      	bx	lr
 8015046:	bf00      	nop
 8015048:	40010000 	.word	0x40010000
 801504c:	40000400 	.word	0x40000400
 8015050:	40000800 	.word	0x40000800
 8015054:	40000c00 	.word	0x40000c00
 8015058:	40010400 	.word	0x40010400
 801505c:	40014000 	.word	0x40014000
 8015060:	40001800 	.word	0x40001800

08015064 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8015064:	b480      	push	{r7}
 8015066:	b085      	sub	sp, #20
 8015068:	af00      	add	r7, sp, #0
 801506a:	6078      	str	r0, [r7, #4]
 801506c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801506e:	2300      	movs	r3, #0
 8015070:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015078:	2b01      	cmp	r3, #1
 801507a:	d101      	bne.n	8015080 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 801507c:	2302      	movs	r3, #2
 801507e:	e03d      	b.n	80150fc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	2201      	movs	r2, #1
 8015084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8015088:	68fb      	ldr	r3, [r7, #12]
 801508a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 801508e:	683b      	ldr	r3, [r7, #0]
 8015090:	68db      	ldr	r3, [r3, #12]
 8015092:	4313      	orrs	r3, r2
 8015094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8015096:	68fb      	ldr	r3, [r7, #12]
 8015098:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801509c:	683b      	ldr	r3, [r7, #0]
 801509e:	689b      	ldr	r3, [r3, #8]
 80150a0:	4313      	orrs	r3, r2
 80150a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80150a4:	68fb      	ldr	r3, [r7, #12]
 80150a6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80150aa:	683b      	ldr	r3, [r7, #0]
 80150ac:	685b      	ldr	r3, [r3, #4]
 80150ae:	4313      	orrs	r3, r2
 80150b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80150b2:	68fb      	ldr	r3, [r7, #12]
 80150b4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80150b8:	683b      	ldr	r3, [r7, #0]
 80150ba:	681b      	ldr	r3, [r3, #0]
 80150bc:	4313      	orrs	r3, r2
 80150be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80150c0:	68fb      	ldr	r3, [r7, #12]
 80150c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80150c6:	683b      	ldr	r3, [r7, #0]
 80150c8:	691b      	ldr	r3, [r3, #16]
 80150ca:	4313      	orrs	r3, r2
 80150cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80150ce:	68fb      	ldr	r3, [r7, #12]
 80150d0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80150d4:	683b      	ldr	r3, [r7, #0]
 80150d6:	695b      	ldr	r3, [r3, #20]
 80150d8:	4313      	orrs	r3, r2
 80150da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80150dc:	68fb      	ldr	r3, [r7, #12]
 80150de:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80150e2:	683b      	ldr	r3, [r7, #0]
 80150e4:	69db      	ldr	r3, [r3, #28]
 80150e6:	4313      	orrs	r3, r2
 80150e8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	68fa      	ldr	r2, [r7, #12]
 80150f0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	2200      	movs	r2, #0
 80150f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80150fa:	2300      	movs	r3, #0
}
 80150fc:	4618      	mov	r0, r3
 80150fe:	3714      	adds	r7, #20
 8015100:	46bd      	mov	sp, r7
 8015102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015106:	4770      	bx	lr

08015108 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8015108:	b480      	push	{r7}
 801510a:	b083      	sub	sp, #12
 801510c:	af00      	add	r7, sp, #0
 801510e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8015110:	bf00      	nop
 8015112:	370c      	adds	r7, #12
 8015114:	46bd      	mov	sp, r7
 8015116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801511a:	4770      	bx	lr

0801511c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801511c:	b480      	push	{r7}
 801511e:	b083      	sub	sp, #12
 8015120:	af00      	add	r7, sp, #0
 8015122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8015124:	bf00      	nop
 8015126:	370c      	adds	r7, #12
 8015128:	46bd      	mov	sp, r7
 801512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801512e:	4770      	bx	lr

08015130 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8015130:	b480      	push	{r7}
 8015132:	b087      	sub	sp, #28
 8015134:	af00      	add	r7, sp, #0
 8015136:	60f8      	str	r0, [r7, #12]
 8015138:	60b9      	str	r1, [r7, #8]
 801513a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801513c:	68bb      	ldr	r3, [r7, #8]
 801513e:	f003 031f 	and.w	r3, r3, #31
 8015142:	2204      	movs	r2, #4
 8015144:	fa02 f303 	lsl.w	r3, r2, r3
 8015148:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 801514a:	68fb      	ldr	r3, [r7, #12]
 801514c:	6a1a      	ldr	r2, [r3, #32]
 801514e:	697b      	ldr	r3, [r7, #20]
 8015150:	43db      	mvns	r3, r3
 8015152:	401a      	ands	r2, r3
 8015154:	68fb      	ldr	r3, [r7, #12]
 8015156:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8015158:	68fb      	ldr	r3, [r7, #12]
 801515a:	6a1a      	ldr	r2, [r3, #32]
 801515c:	68bb      	ldr	r3, [r7, #8]
 801515e:	f003 031f 	and.w	r3, r3, #31
 8015162:	6879      	ldr	r1, [r7, #4]
 8015164:	fa01 f303 	lsl.w	r3, r1, r3
 8015168:	431a      	orrs	r2, r3
 801516a:	68fb      	ldr	r3, [r7, #12]
 801516c:	621a      	str	r2, [r3, #32]
}
 801516e:	bf00      	nop
 8015170:	371c      	adds	r7, #28
 8015172:	46bd      	mov	sp, r7
 8015174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015178:	4770      	bx	lr

0801517a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801517a:	b580      	push	{r7, lr}
 801517c:	b082      	sub	sp, #8
 801517e:	af00      	add	r7, sp, #0
 8015180:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015182:	687b      	ldr	r3, [r7, #4]
 8015184:	2b00      	cmp	r3, #0
 8015186:	d101      	bne.n	801518c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8015188:	2301      	movs	r3, #1
 801518a:	e03f      	b.n	801520c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8015192:	b2db      	uxtb	r3, r3
 8015194:	2b00      	cmp	r3, #0
 8015196:	d106      	bne.n	80151a6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8015198:	687b      	ldr	r3, [r7, #4]
 801519a:	2200      	movs	r2, #0
 801519c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80151a0:	6878      	ldr	r0, [r7, #4]
 80151a2:	f7fb f8b1 	bl	8010308 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	2224      	movs	r2, #36	; 0x24
 80151aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	68da      	ldr	r2, [r3, #12]
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	681b      	ldr	r3, [r3, #0]
 80151b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80151bc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80151be:	6878      	ldr	r0, [r7, #4]
 80151c0:	f000 f90c 	bl	80153dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	681b      	ldr	r3, [r3, #0]
 80151c8:	691a      	ldr	r2, [r3, #16]
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	681b      	ldr	r3, [r3, #0]
 80151ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80151d2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	681b      	ldr	r3, [r3, #0]
 80151d8:	695a      	ldr	r2, [r3, #20]
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80151e2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	681b      	ldr	r3, [r3, #0]
 80151e8:	68da      	ldr	r2, [r3, #12]
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80151f2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	2200      	movs	r2, #0
 80151f8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	2220      	movs	r2, #32
 80151fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	2220      	movs	r2, #32
 8015206:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 801520a:	2300      	movs	r3, #0
}
 801520c:	4618      	mov	r0, r3
 801520e:	3708      	adds	r7, #8
 8015210:	46bd      	mov	sp, r7
 8015212:	bd80      	pop	{r7, pc}

08015214 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015214:	b580      	push	{r7, lr}
 8015216:	b088      	sub	sp, #32
 8015218:	af02      	add	r7, sp, #8
 801521a:	60f8      	str	r0, [r7, #12]
 801521c:	60b9      	str	r1, [r7, #8]
 801521e:	603b      	str	r3, [r7, #0]
 8015220:	4613      	mov	r3, r2
 8015222:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8015224:	2300      	movs	r3, #0
 8015226:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8015228:	68fb      	ldr	r3, [r7, #12]
 801522a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801522e:	b2db      	uxtb	r3, r3
 8015230:	2b20      	cmp	r3, #32
 8015232:	f040 8083 	bne.w	801533c <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8015236:	68bb      	ldr	r3, [r7, #8]
 8015238:	2b00      	cmp	r3, #0
 801523a:	d002      	beq.n	8015242 <HAL_UART_Transmit+0x2e>
 801523c:	88fb      	ldrh	r3, [r7, #6]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d101      	bne.n	8015246 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8015242:	2301      	movs	r3, #1
 8015244:	e07b      	b.n	801533e <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8015246:	68fb      	ldr	r3, [r7, #12]
 8015248:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801524c:	2b01      	cmp	r3, #1
 801524e:	d101      	bne.n	8015254 <HAL_UART_Transmit+0x40>
 8015250:	2302      	movs	r3, #2
 8015252:	e074      	b.n	801533e <HAL_UART_Transmit+0x12a>
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	2201      	movs	r2, #1
 8015258:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	2200      	movs	r2, #0
 8015260:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8015262:	68fb      	ldr	r3, [r7, #12]
 8015264:	2221      	movs	r2, #33	; 0x21
 8015266:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 801526a:	f7fb fa81 	bl	8010770 <HAL_GetTick>
 801526e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	88fa      	ldrh	r2, [r7, #6]
 8015274:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8015276:	68fb      	ldr	r3, [r7, #12]
 8015278:	88fa      	ldrh	r2, [r7, #6]
 801527a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	2200      	movs	r2, #0
 8015280:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8015284:	e042      	b.n	801530c <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8015286:	68fb      	ldr	r3, [r7, #12]
 8015288:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801528a:	b29b      	uxth	r3, r3
 801528c:	3b01      	subs	r3, #1
 801528e:	b29a      	uxth	r2, r3
 8015290:	68fb      	ldr	r3, [r7, #12]
 8015292:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	689b      	ldr	r3, [r3, #8]
 8015298:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801529c:	d122      	bne.n	80152e4 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801529e:	683b      	ldr	r3, [r7, #0]
 80152a0:	9300      	str	r3, [sp, #0]
 80152a2:	697b      	ldr	r3, [r7, #20]
 80152a4:	2200      	movs	r2, #0
 80152a6:	2180      	movs	r1, #128	; 0x80
 80152a8:	68f8      	ldr	r0, [r7, #12]
 80152aa:	f000 f84c 	bl	8015346 <UART_WaitOnFlagUntilTimeout>
 80152ae:	4603      	mov	r3, r0
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d001      	beq.n	80152b8 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80152b4:	2303      	movs	r3, #3
 80152b6:	e042      	b.n	801533e <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80152b8:	68bb      	ldr	r3, [r7, #8]
 80152ba:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80152bc:	693b      	ldr	r3, [r7, #16]
 80152be:	881b      	ldrh	r3, [r3, #0]
 80152c0:	461a      	mov	r2, r3
 80152c2:	68fb      	ldr	r3, [r7, #12]
 80152c4:	681b      	ldr	r3, [r3, #0]
 80152c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80152ca:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80152cc:	68fb      	ldr	r3, [r7, #12]
 80152ce:	691b      	ldr	r3, [r3, #16]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d103      	bne.n	80152dc <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80152d4:	68bb      	ldr	r3, [r7, #8]
 80152d6:	3302      	adds	r3, #2
 80152d8:	60bb      	str	r3, [r7, #8]
 80152da:	e017      	b.n	801530c <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80152dc:	68bb      	ldr	r3, [r7, #8]
 80152de:	3301      	adds	r3, #1
 80152e0:	60bb      	str	r3, [r7, #8]
 80152e2:	e013      	b.n	801530c <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80152e4:	683b      	ldr	r3, [r7, #0]
 80152e6:	9300      	str	r3, [sp, #0]
 80152e8:	697b      	ldr	r3, [r7, #20]
 80152ea:	2200      	movs	r2, #0
 80152ec:	2180      	movs	r1, #128	; 0x80
 80152ee:	68f8      	ldr	r0, [r7, #12]
 80152f0:	f000 f829 	bl	8015346 <UART_WaitOnFlagUntilTimeout>
 80152f4:	4603      	mov	r3, r0
 80152f6:	2b00      	cmp	r3, #0
 80152f8:	d001      	beq.n	80152fe <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80152fa:	2303      	movs	r3, #3
 80152fc:	e01f      	b.n	801533e <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80152fe:	68bb      	ldr	r3, [r7, #8]
 8015300:	1c5a      	adds	r2, r3, #1
 8015302:	60ba      	str	r2, [r7, #8]
 8015304:	781a      	ldrb	r2, [r3, #0]
 8015306:	68fb      	ldr	r3, [r7, #12]
 8015308:	681b      	ldr	r3, [r3, #0]
 801530a:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 801530c:	68fb      	ldr	r3, [r7, #12]
 801530e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8015310:	b29b      	uxth	r3, r3
 8015312:	2b00      	cmp	r3, #0
 8015314:	d1b7      	bne.n	8015286 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8015316:	683b      	ldr	r3, [r7, #0]
 8015318:	9300      	str	r3, [sp, #0]
 801531a:	697b      	ldr	r3, [r7, #20]
 801531c:	2200      	movs	r2, #0
 801531e:	2140      	movs	r1, #64	; 0x40
 8015320:	68f8      	ldr	r0, [r7, #12]
 8015322:	f000 f810 	bl	8015346 <UART_WaitOnFlagUntilTimeout>
 8015326:	4603      	mov	r3, r0
 8015328:	2b00      	cmp	r3, #0
 801532a:	d001      	beq.n	8015330 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 801532c:	2303      	movs	r3, #3
 801532e:	e006      	b.n	801533e <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8015330:	68fb      	ldr	r3, [r7, #12]
 8015332:	2220      	movs	r2, #32
 8015334:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8015338:	2300      	movs	r3, #0
 801533a:	e000      	b.n	801533e <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 801533c:	2302      	movs	r3, #2
  }
}
 801533e:	4618      	mov	r0, r3
 8015340:	3718      	adds	r7, #24
 8015342:	46bd      	mov	sp, r7
 8015344:	bd80      	pop	{r7, pc}

08015346 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8015346:	b580      	push	{r7, lr}
 8015348:	b084      	sub	sp, #16
 801534a:	af00      	add	r7, sp, #0
 801534c:	60f8      	str	r0, [r7, #12]
 801534e:	60b9      	str	r1, [r7, #8]
 8015350:	603b      	str	r3, [r7, #0]
 8015352:	4613      	mov	r3, r2
 8015354:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015356:	e02c      	b.n	80153b2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015358:	69bb      	ldr	r3, [r7, #24]
 801535a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801535e:	d028      	beq.n	80153b2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8015360:	69bb      	ldr	r3, [r7, #24]
 8015362:	2b00      	cmp	r3, #0
 8015364:	d007      	beq.n	8015376 <UART_WaitOnFlagUntilTimeout+0x30>
 8015366:	f7fb fa03 	bl	8010770 <HAL_GetTick>
 801536a:	4602      	mov	r2, r0
 801536c:	683b      	ldr	r3, [r7, #0]
 801536e:	1ad3      	subs	r3, r2, r3
 8015370:	69ba      	ldr	r2, [r7, #24]
 8015372:	429a      	cmp	r2, r3
 8015374:	d21d      	bcs.n	80153b2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8015376:	68fb      	ldr	r3, [r7, #12]
 8015378:	681b      	ldr	r3, [r3, #0]
 801537a:	68da      	ldr	r2, [r3, #12]
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8015384:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015386:	68fb      	ldr	r3, [r7, #12]
 8015388:	681b      	ldr	r3, [r3, #0]
 801538a:	695a      	ldr	r2, [r3, #20]
 801538c:	68fb      	ldr	r3, [r7, #12]
 801538e:	681b      	ldr	r3, [r3, #0]
 8015390:	f022 0201 	bic.w	r2, r2, #1
 8015394:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8015396:	68fb      	ldr	r3, [r7, #12]
 8015398:	2220      	movs	r2, #32
 801539a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 801539e:	68fb      	ldr	r3, [r7, #12]
 80153a0:	2220      	movs	r2, #32
 80153a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80153a6:	68fb      	ldr	r3, [r7, #12]
 80153a8:	2200      	movs	r2, #0
 80153aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80153ae:	2303      	movs	r3, #3
 80153b0:	e00f      	b.n	80153d2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	681b      	ldr	r3, [r3, #0]
 80153b6:	681a      	ldr	r2, [r3, #0]
 80153b8:	68bb      	ldr	r3, [r7, #8]
 80153ba:	4013      	ands	r3, r2
 80153bc:	68ba      	ldr	r2, [r7, #8]
 80153be:	429a      	cmp	r2, r3
 80153c0:	bf0c      	ite	eq
 80153c2:	2301      	moveq	r3, #1
 80153c4:	2300      	movne	r3, #0
 80153c6:	b2db      	uxtb	r3, r3
 80153c8:	461a      	mov	r2, r3
 80153ca:	79fb      	ldrb	r3, [r7, #7]
 80153cc:	429a      	cmp	r2, r3
 80153ce:	d0c3      	beq.n	8015358 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80153d0:	2300      	movs	r3, #0
}
 80153d2:	4618      	mov	r0, r3
 80153d4:	3710      	adds	r7, #16
 80153d6:	46bd      	mov	sp, r7
 80153d8:	bd80      	pop	{r7, pc}
	...

080153dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80153dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153e0:	b085      	sub	sp, #20
 80153e2:	af00      	add	r7, sp, #0
 80153e4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80153e6:	687b      	ldr	r3, [r7, #4]
 80153e8:	681b      	ldr	r3, [r3, #0]
 80153ea:	691b      	ldr	r3, [r3, #16]
 80153ec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80153f0:	687b      	ldr	r3, [r7, #4]
 80153f2:	68da      	ldr	r2, [r3, #12]
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	681b      	ldr	r3, [r3, #0]
 80153f8:	430a      	orrs	r2, r1
 80153fa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	689a      	ldr	r2, [r3, #8]
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	691b      	ldr	r3, [r3, #16]
 8015404:	431a      	orrs	r2, r3
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	695b      	ldr	r3, [r3, #20]
 801540a:	431a      	orrs	r2, r3
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	69db      	ldr	r3, [r3, #28]
 8015410:	4313      	orrs	r3, r2
 8015412:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	681b      	ldr	r3, [r3, #0]
 8015418:	68db      	ldr	r3, [r3, #12]
 801541a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 801541e:	f023 030c 	bic.w	r3, r3, #12
 8015422:	687a      	ldr	r2, [r7, #4]
 8015424:	6812      	ldr	r2, [r2, #0]
 8015426:	68f9      	ldr	r1, [r7, #12]
 8015428:	430b      	orrs	r3, r1
 801542a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	695b      	ldr	r3, [r3, #20]
 8015432:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	699a      	ldr	r2, [r3, #24]
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	681b      	ldr	r3, [r3, #0]
 801543e:	430a      	orrs	r2, r1
 8015440:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	69db      	ldr	r3, [r3, #28]
 8015446:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801544a:	f040 818b 	bne.w	8015764 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	681b      	ldr	r3, [r3, #0]
 8015452:	4ac1      	ldr	r2, [pc, #772]	; (8015758 <UART_SetConfig+0x37c>)
 8015454:	4293      	cmp	r3, r2
 8015456:	d005      	beq.n	8015464 <UART_SetConfig+0x88>
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	681b      	ldr	r3, [r3, #0]
 801545c:	4abf      	ldr	r2, [pc, #764]	; (801575c <UART_SetConfig+0x380>)
 801545e:	4293      	cmp	r3, r2
 8015460:	f040 80bd 	bne.w	80155de <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8015464:	f7fd fdce 	bl	8013004 <HAL_RCC_GetPCLK2Freq>
 8015468:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801546a:	68bb      	ldr	r3, [r7, #8]
 801546c:	461d      	mov	r5, r3
 801546e:	f04f 0600 	mov.w	r6, #0
 8015472:	46a8      	mov	r8, r5
 8015474:	46b1      	mov	r9, r6
 8015476:	eb18 0308 	adds.w	r3, r8, r8
 801547a:	eb49 0409 	adc.w	r4, r9, r9
 801547e:	4698      	mov	r8, r3
 8015480:	46a1      	mov	r9, r4
 8015482:	eb18 0805 	adds.w	r8, r8, r5
 8015486:	eb49 0906 	adc.w	r9, r9, r6
 801548a:	f04f 0100 	mov.w	r1, #0
 801548e:	f04f 0200 	mov.w	r2, #0
 8015492:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8015496:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 801549a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801549e:	4688      	mov	r8, r1
 80154a0:	4691      	mov	r9, r2
 80154a2:	eb18 0005 	adds.w	r0, r8, r5
 80154a6:	eb49 0106 	adc.w	r1, r9, r6
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	685b      	ldr	r3, [r3, #4]
 80154ae:	461d      	mov	r5, r3
 80154b0:	f04f 0600 	mov.w	r6, #0
 80154b4:	196b      	adds	r3, r5, r5
 80154b6:	eb46 0406 	adc.w	r4, r6, r6
 80154ba:	461a      	mov	r2, r3
 80154bc:	4623      	mov	r3, r4
 80154be:	f7f3 fafb 	bl	8008ab8 <__aeabi_uldivmod>
 80154c2:	4603      	mov	r3, r0
 80154c4:	460c      	mov	r4, r1
 80154c6:	461a      	mov	r2, r3
 80154c8:	4ba5      	ldr	r3, [pc, #660]	; (8015760 <UART_SetConfig+0x384>)
 80154ca:	fba3 2302 	umull	r2, r3, r3, r2
 80154ce:	095b      	lsrs	r3, r3, #5
 80154d0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80154d4:	68bb      	ldr	r3, [r7, #8]
 80154d6:	461d      	mov	r5, r3
 80154d8:	f04f 0600 	mov.w	r6, #0
 80154dc:	46a9      	mov	r9, r5
 80154de:	46b2      	mov	sl, r6
 80154e0:	eb19 0309 	adds.w	r3, r9, r9
 80154e4:	eb4a 040a 	adc.w	r4, sl, sl
 80154e8:	4699      	mov	r9, r3
 80154ea:	46a2      	mov	sl, r4
 80154ec:	eb19 0905 	adds.w	r9, r9, r5
 80154f0:	eb4a 0a06 	adc.w	sl, sl, r6
 80154f4:	f04f 0100 	mov.w	r1, #0
 80154f8:	f04f 0200 	mov.w	r2, #0
 80154fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015500:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015504:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015508:	4689      	mov	r9, r1
 801550a:	4692      	mov	sl, r2
 801550c:	eb19 0005 	adds.w	r0, r9, r5
 8015510:	eb4a 0106 	adc.w	r1, sl, r6
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	685b      	ldr	r3, [r3, #4]
 8015518:	461d      	mov	r5, r3
 801551a:	f04f 0600 	mov.w	r6, #0
 801551e:	196b      	adds	r3, r5, r5
 8015520:	eb46 0406 	adc.w	r4, r6, r6
 8015524:	461a      	mov	r2, r3
 8015526:	4623      	mov	r3, r4
 8015528:	f7f3 fac6 	bl	8008ab8 <__aeabi_uldivmod>
 801552c:	4603      	mov	r3, r0
 801552e:	460c      	mov	r4, r1
 8015530:	461a      	mov	r2, r3
 8015532:	4b8b      	ldr	r3, [pc, #556]	; (8015760 <UART_SetConfig+0x384>)
 8015534:	fba3 1302 	umull	r1, r3, r3, r2
 8015538:	095b      	lsrs	r3, r3, #5
 801553a:	2164      	movs	r1, #100	; 0x64
 801553c:	fb01 f303 	mul.w	r3, r1, r3
 8015540:	1ad3      	subs	r3, r2, r3
 8015542:	00db      	lsls	r3, r3, #3
 8015544:	3332      	adds	r3, #50	; 0x32
 8015546:	4a86      	ldr	r2, [pc, #536]	; (8015760 <UART_SetConfig+0x384>)
 8015548:	fba2 2303 	umull	r2, r3, r2, r3
 801554c:	095b      	lsrs	r3, r3, #5
 801554e:	005b      	lsls	r3, r3, #1
 8015550:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8015554:	4498      	add	r8, r3
 8015556:	68bb      	ldr	r3, [r7, #8]
 8015558:	461d      	mov	r5, r3
 801555a:	f04f 0600 	mov.w	r6, #0
 801555e:	46a9      	mov	r9, r5
 8015560:	46b2      	mov	sl, r6
 8015562:	eb19 0309 	adds.w	r3, r9, r9
 8015566:	eb4a 040a 	adc.w	r4, sl, sl
 801556a:	4699      	mov	r9, r3
 801556c:	46a2      	mov	sl, r4
 801556e:	eb19 0905 	adds.w	r9, r9, r5
 8015572:	eb4a 0a06 	adc.w	sl, sl, r6
 8015576:	f04f 0100 	mov.w	r1, #0
 801557a:	f04f 0200 	mov.w	r2, #0
 801557e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015582:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015586:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801558a:	4689      	mov	r9, r1
 801558c:	4692      	mov	sl, r2
 801558e:	eb19 0005 	adds.w	r0, r9, r5
 8015592:	eb4a 0106 	adc.w	r1, sl, r6
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	685b      	ldr	r3, [r3, #4]
 801559a:	461d      	mov	r5, r3
 801559c:	f04f 0600 	mov.w	r6, #0
 80155a0:	196b      	adds	r3, r5, r5
 80155a2:	eb46 0406 	adc.w	r4, r6, r6
 80155a6:	461a      	mov	r2, r3
 80155a8:	4623      	mov	r3, r4
 80155aa:	f7f3 fa85 	bl	8008ab8 <__aeabi_uldivmod>
 80155ae:	4603      	mov	r3, r0
 80155b0:	460c      	mov	r4, r1
 80155b2:	461a      	mov	r2, r3
 80155b4:	4b6a      	ldr	r3, [pc, #424]	; (8015760 <UART_SetConfig+0x384>)
 80155b6:	fba3 1302 	umull	r1, r3, r3, r2
 80155ba:	095b      	lsrs	r3, r3, #5
 80155bc:	2164      	movs	r1, #100	; 0x64
 80155be:	fb01 f303 	mul.w	r3, r1, r3
 80155c2:	1ad3      	subs	r3, r2, r3
 80155c4:	00db      	lsls	r3, r3, #3
 80155c6:	3332      	adds	r3, #50	; 0x32
 80155c8:	4a65      	ldr	r2, [pc, #404]	; (8015760 <UART_SetConfig+0x384>)
 80155ca:	fba2 2303 	umull	r2, r3, r2, r3
 80155ce:	095b      	lsrs	r3, r3, #5
 80155d0:	f003 0207 	and.w	r2, r3, #7
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	681b      	ldr	r3, [r3, #0]
 80155d8:	4442      	add	r2, r8
 80155da:	609a      	str	r2, [r3, #8]
 80155dc:	e26f      	b.n	8015abe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80155de:	f7fd fcfd 	bl	8012fdc <HAL_RCC_GetPCLK1Freq>
 80155e2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80155e4:	68bb      	ldr	r3, [r7, #8]
 80155e6:	461d      	mov	r5, r3
 80155e8:	f04f 0600 	mov.w	r6, #0
 80155ec:	46a8      	mov	r8, r5
 80155ee:	46b1      	mov	r9, r6
 80155f0:	eb18 0308 	adds.w	r3, r8, r8
 80155f4:	eb49 0409 	adc.w	r4, r9, r9
 80155f8:	4698      	mov	r8, r3
 80155fa:	46a1      	mov	r9, r4
 80155fc:	eb18 0805 	adds.w	r8, r8, r5
 8015600:	eb49 0906 	adc.w	r9, r9, r6
 8015604:	f04f 0100 	mov.w	r1, #0
 8015608:	f04f 0200 	mov.w	r2, #0
 801560c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8015610:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8015614:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8015618:	4688      	mov	r8, r1
 801561a:	4691      	mov	r9, r2
 801561c:	eb18 0005 	adds.w	r0, r8, r5
 8015620:	eb49 0106 	adc.w	r1, r9, r6
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	685b      	ldr	r3, [r3, #4]
 8015628:	461d      	mov	r5, r3
 801562a:	f04f 0600 	mov.w	r6, #0
 801562e:	196b      	adds	r3, r5, r5
 8015630:	eb46 0406 	adc.w	r4, r6, r6
 8015634:	461a      	mov	r2, r3
 8015636:	4623      	mov	r3, r4
 8015638:	f7f3 fa3e 	bl	8008ab8 <__aeabi_uldivmod>
 801563c:	4603      	mov	r3, r0
 801563e:	460c      	mov	r4, r1
 8015640:	461a      	mov	r2, r3
 8015642:	4b47      	ldr	r3, [pc, #284]	; (8015760 <UART_SetConfig+0x384>)
 8015644:	fba3 2302 	umull	r2, r3, r3, r2
 8015648:	095b      	lsrs	r3, r3, #5
 801564a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801564e:	68bb      	ldr	r3, [r7, #8]
 8015650:	461d      	mov	r5, r3
 8015652:	f04f 0600 	mov.w	r6, #0
 8015656:	46a9      	mov	r9, r5
 8015658:	46b2      	mov	sl, r6
 801565a:	eb19 0309 	adds.w	r3, r9, r9
 801565e:	eb4a 040a 	adc.w	r4, sl, sl
 8015662:	4699      	mov	r9, r3
 8015664:	46a2      	mov	sl, r4
 8015666:	eb19 0905 	adds.w	r9, r9, r5
 801566a:	eb4a 0a06 	adc.w	sl, sl, r6
 801566e:	f04f 0100 	mov.w	r1, #0
 8015672:	f04f 0200 	mov.w	r2, #0
 8015676:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801567a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801567e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015682:	4689      	mov	r9, r1
 8015684:	4692      	mov	sl, r2
 8015686:	eb19 0005 	adds.w	r0, r9, r5
 801568a:	eb4a 0106 	adc.w	r1, sl, r6
 801568e:	687b      	ldr	r3, [r7, #4]
 8015690:	685b      	ldr	r3, [r3, #4]
 8015692:	461d      	mov	r5, r3
 8015694:	f04f 0600 	mov.w	r6, #0
 8015698:	196b      	adds	r3, r5, r5
 801569a:	eb46 0406 	adc.w	r4, r6, r6
 801569e:	461a      	mov	r2, r3
 80156a0:	4623      	mov	r3, r4
 80156a2:	f7f3 fa09 	bl	8008ab8 <__aeabi_uldivmod>
 80156a6:	4603      	mov	r3, r0
 80156a8:	460c      	mov	r4, r1
 80156aa:	461a      	mov	r2, r3
 80156ac:	4b2c      	ldr	r3, [pc, #176]	; (8015760 <UART_SetConfig+0x384>)
 80156ae:	fba3 1302 	umull	r1, r3, r3, r2
 80156b2:	095b      	lsrs	r3, r3, #5
 80156b4:	2164      	movs	r1, #100	; 0x64
 80156b6:	fb01 f303 	mul.w	r3, r1, r3
 80156ba:	1ad3      	subs	r3, r2, r3
 80156bc:	00db      	lsls	r3, r3, #3
 80156be:	3332      	adds	r3, #50	; 0x32
 80156c0:	4a27      	ldr	r2, [pc, #156]	; (8015760 <UART_SetConfig+0x384>)
 80156c2:	fba2 2303 	umull	r2, r3, r2, r3
 80156c6:	095b      	lsrs	r3, r3, #5
 80156c8:	005b      	lsls	r3, r3, #1
 80156ca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80156ce:	4498      	add	r8, r3
 80156d0:	68bb      	ldr	r3, [r7, #8]
 80156d2:	461d      	mov	r5, r3
 80156d4:	f04f 0600 	mov.w	r6, #0
 80156d8:	46a9      	mov	r9, r5
 80156da:	46b2      	mov	sl, r6
 80156dc:	eb19 0309 	adds.w	r3, r9, r9
 80156e0:	eb4a 040a 	adc.w	r4, sl, sl
 80156e4:	4699      	mov	r9, r3
 80156e6:	46a2      	mov	sl, r4
 80156e8:	eb19 0905 	adds.w	r9, r9, r5
 80156ec:	eb4a 0a06 	adc.w	sl, sl, r6
 80156f0:	f04f 0100 	mov.w	r1, #0
 80156f4:	f04f 0200 	mov.w	r2, #0
 80156f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80156fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015700:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015704:	4689      	mov	r9, r1
 8015706:	4692      	mov	sl, r2
 8015708:	eb19 0005 	adds.w	r0, r9, r5
 801570c:	eb4a 0106 	adc.w	r1, sl, r6
 8015710:	687b      	ldr	r3, [r7, #4]
 8015712:	685b      	ldr	r3, [r3, #4]
 8015714:	461d      	mov	r5, r3
 8015716:	f04f 0600 	mov.w	r6, #0
 801571a:	196b      	adds	r3, r5, r5
 801571c:	eb46 0406 	adc.w	r4, r6, r6
 8015720:	461a      	mov	r2, r3
 8015722:	4623      	mov	r3, r4
 8015724:	f7f3 f9c8 	bl	8008ab8 <__aeabi_uldivmod>
 8015728:	4603      	mov	r3, r0
 801572a:	460c      	mov	r4, r1
 801572c:	461a      	mov	r2, r3
 801572e:	4b0c      	ldr	r3, [pc, #48]	; (8015760 <UART_SetConfig+0x384>)
 8015730:	fba3 1302 	umull	r1, r3, r3, r2
 8015734:	095b      	lsrs	r3, r3, #5
 8015736:	2164      	movs	r1, #100	; 0x64
 8015738:	fb01 f303 	mul.w	r3, r1, r3
 801573c:	1ad3      	subs	r3, r2, r3
 801573e:	00db      	lsls	r3, r3, #3
 8015740:	3332      	adds	r3, #50	; 0x32
 8015742:	4a07      	ldr	r2, [pc, #28]	; (8015760 <UART_SetConfig+0x384>)
 8015744:	fba2 2303 	umull	r2, r3, r2, r3
 8015748:	095b      	lsrs	r3, r3, #5
 801574a:	f003 0207 	and.w	r2, r3, #7
 801574e:	687b      	ldr	r3, [r7, #4]
 8015750:	681b      	ldr	r3, [r3, #0]
 8015752:	4442      	add	r2, r8
 8015754:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8015756:	e1b2      	b.n	8015abe <UART_SetConfig+0x6e2>
 8015758:	40011000 	.word	0x40011000
 801575c:	40011400 	.word	0x40011400
 8015760:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8015764:	687b      	ldr	r3, [r7, #4]
 8015766:	681b      	ldr	r3, [r3, #0]
 8015768:	4ad7      	ldr	r2, [pc, #860]	; (8015ac8 <UART_SetConfig+0x6ec>)
 801576a:	4293      	cmp	r3, r2
 801576c:	d005      	beq.n	801577a <UART_SetConfig+0x39e>
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	681b      	ldr	r3, [r3, #0]
 8015772:	4ad6      	ldr	r2, [pc, #856]	; (8015acc <UART_SetConfig+0x6f0>)
 8015774:	4293      	cmp	r3, r2
 8015776:	f040 80d1 	bne.w	801591c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 801577a:	f7fd fc43 	bl	8013004 <HAL_RCC_GetPCLK2Freq>
 801577e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8015780:	68bb      	ldr	r3, [r7, #8]
 8015782:	469a      	mov	sl, r3
 8015784:	f04f 0b00 	mov.w	fp, #0
 8015788:	46d0      	mov	r8, sl
 801578a:	46d9      	mov	r9, fp
 801578c:	eb18 0308 	adds.w	r3, r8, r8
 8015790:	eb49 0409 	adc.w	r4, r9, r9
 8015794:	4698      	mov	r8, r3
 8015796:	46a1      	mov	r9, r4
 8015798:	eb18 080a 	adds.w	r8, r8, sl
 801579c:	eb49 090b 	adc.w	r9, r9, fp
 80157a0:	f04f 0100 	mov.w	r1, #0
 80157a4:	f04f 0200 	mov.w	r2, #0
 80157a8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80157ac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80157b0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80157b4:	4688      	mov	r8, r1
 80157b6:	4691      	mov	r9, r2
 80157b8:	eb1a 0508 	adds.w	r5, sl, r8
 80157bc:	eb4b 0609 	adc.w	r6, fp, r9
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	685b      	ldr	r3, [r3, #4]
 80157c4:	4619      	mov	r1, r3
 80157c6:	f04f 0200 	mov.w	r2, #0
 80157ca:	f04f 0300 	mov.w	r3, #0
 80157ce:	f04f 0400 	mov.w	r4, #0
 80157d2:	0094      	lsls	r4, r2, #2
 80157d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80157d8:	008b      	lsls	r3, r1, #2
 80157da:	461a      	mov	r2, r3
 80157dc:	4623      	mov	r3, r4
 80157de:	4628      	mov	r0, r5
 80157e0:	4631      	mov	r1, r6
 80157e2:	f7f3 f969 	bl	8008ab8 <__aeabi_uldivmod>
 80157e6:	4603      	mov	r3, r0
 80157e8:	460c      	mov	r4, r1
 80157ea:	461a      	mov	r2, r3
 80157ec:	4bb8      	ldr	r3, [pc, #736]	; (8015ad0 <UART_SetConfig+0x6f4>)
 80157ee:	fba3 2302 	umull	r2, r3, r3, r2
 80157f2:	095b      	lsrs	r3, r3, #5
 80157f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80157f8:	68bb      	ldr	r3, [r7, #8]
 80157fa:	469b      	mov	fp, r3
 80157fc:	f04f 0c00 	mov.w	ip, #0
 8015800:	46d9      	mov	r9, fp
 8015802:	46e2      	mov	sl, ip
 8015804:	eb19 0309 	adds.w	r3, r9, r9
 8015808:	eb4a 040a 	adc.w	r4, sl, sl
 801580c:	4699      	mov	r9, r3
 801580e:	46a2      	mov	sl, r4
 8015810:	eb19 090b 	adds.w	r9, r9, fp
 8015814:	eb4a 0a0c 	adc.w	sl, sl, ip
 8015818:	f04f 0100 	mov.w	r1, #0
 801581c:	f04f 0200 	mov.w	r2, #0
 8015820:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015824:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015828:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801582c:	4689      	mov	r9, r1
 801582e:	4692      	mov	sl, r2
 8015830:	eb1b 0509 	adds.w	r5, fp, r9
 8015834:	eb4c 060a 	adc.w	r6, ip, sl
 8015838:	687b      	ldr	r3, [r7, #4]
 801583a:	685b      	ldr	r3, [r3, #4]
 801583c:	4619      	mov	r1, r3
 801583e:	f04f 0200 	mov.w	r2, #0
 8015842:	f04f 0300 	mov.w	r3, #0
 8015846:	f04f 0400 	mov.w	r4, #0
 801584a:	0094      	lsls	r4, r2, #2
 801584c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8015850:	008b      	lsls	r3, r1, #2
 8015852:	461a      	mov	r2, r3
 8015854:	4623      	mov	r3, r4
 8015856:	4628      	mov	r0, r5
 8015858:	4631      	mov	r1, r6
 801585a:	f7f3 f92d 	bl	8008ab8 <__aeabi_uldivmod>
 801585e:	4603      	mov	r3, r0
 8015860:	460c      	mov	r4, r1
 8015862:	461a      	mov	r2, r3
 8015864:	4b9a      	ldr	r3, [pc, #616]	; (8015ad0 <UART_SetConfig+0x6f4>)
 8015866:	fba3 1302 	umull	r1, r3, r3, r2
 801586a:	095b      	lsrs	r3, r3, #5
 801586c:	2164      	movs	r1, #100	; 0x64
 801586e:	fb01 f303 	mul.w	r3, r1, r3
 8015872:	1ad3      	subs	r3, r2, r3
 8015874:	011b      	lsls	r3, r3, #4
 8015876:	3332      	adds	r3, #50	; 0x32
 8015878:	4a95      	ldr	r2, [pc, #596]	; (8015ad0 <UART_SetConfig+0x6f4>)
 801587a:	fba2 2303 	umull	r2, r3, r2, r3
 801587e:	095b      	lsrs	r3, r3, #5
 8015880:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015884:	4498      	add	r8, r3
 8015886:	68bb      	ldr	r3, [r7, #8]
 8015888:	469b      	mov	fp, r3
 801588a:	f04f 0c00 	mov.w	ip, #0
 801588e:	46d9      	mov	r9, fp
 8015890:	46e2      	mov	sl, ip
 8015892:	eb19 0309 	adds.w	r3, r9, r9
 8015896:	eb4a 040a 	adc.w	r4, sl, sl
 801589a:	4699      	mov	r9, r3
 801589c:	46a2      	mov	sl, r4
 801589e:	eb19 090b 	adds.w	r9, r9, fp
 80158a2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80158a6:	f04f 0100 	mov.w	r1, #0
 80158aa:	f04f 0200 	mov.w	r2, #0
 80158ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80158b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80158b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80158ba:	4689      	mov	r9, r1
 80158bc:	4692      	mov	sl, r2
 80158be:	eb1b 0509 	adds.w	r5, fp, r9
 80158c2:	eb4c 060a 	adc.w	r6, ip, sl
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	685b      	ldr	r3, [r3, #4]
 80158ca:	4619      	mov	r1, r3
 80158cc:	f04f 0200 	mov.w	r2, #0
 80158d0:	f04f 0300 	mov.w	r3, #0
 80158d4:	f04f 0400 	mov.w	r4, #0
 80158d8:	0094      	lsls	r4, r2, #2
 80158da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80158de:	008b      	lsls	r3, r1, #2
 80158e0:	461a      	mov	r2, r3
 80158e2:	4623      	mov	r3, r4
 80158e4:	4628      	mov	r0, r5
 80158e6:	4631      	mov	r1, r6
 80158e8:	f7f3 f8e6 	bl	8008ab8 <__aeabi_uldivmod>
 80158ec:	4603      	mov	r3, r0
 80158ee:	460c      	mov	r4, r1
 80158f0:	461a      	mov	r2, r3
 80158f2:	4b77      	ldr	r3, [pc, #476]	; (8015ad0 <UART_SetConfig+0x6f4>)
 80158f4:	fba3 1302 	umull	r1, r3, r3, r2
 80158f8:	095b      	lsrs	r3, r3, #5
 80158fa:	2164      	movs	r1, #100	; 0x64
 80158fc:	fb01 f303 	mul.w	r3, r1, r3
 8015900:	1ad3      	subs	r3, r2, r3
 8015902:	011b      	lsls	r3, r3, #4
 8015904:	3332      	adds	r3, #50	; 0x32
 8015906:	4a72      	ldr	r2, [pc, #456]	; (8015ad0 <UART_SetConfig+0x6f4>)
 8015908:	fba2 2303 	umull	r2, r3, r2, r3
 801590c:	095b      	lsrs	r3, r3, #5
 801590e:	f003 020f 	and.w	r2, r3, #15
 8015912:	687b      	ldr	r3, [r7, #4]
 8015914:	681b      	ldr	r3, [r3, #0]
 8015916:	4442      	add	r2, r8
 8015918:	609a      	str	r2, [r3, #8]
 801591a:	e0d0      	b.n	8015abe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 801591c:	f7fd fb5e 	bl	8012fdc <HAL_RCC_GetPCLK1Freq>
 8015920:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8015922:	68bb      	ldr	r3, [r7, #8]
 8015924:	469a      	mov	sl, r3
 8015926:	f04f 0b00 	mov.w	fp, #0
 801592a:	46d0      	mov	r8, sl
 801592c:	46d9      	mov	r9, fp
 801592e:	eb18 0308 	adds.w	r3, r8, r8
 8015932:	eb49 0409 	adc.w	r4, r9, r9
 8015936:	4698      	mov	r8, r3
 8015938:	46a1      	mov	r9, r4
 801593a:	eb18 080a 	adds.w	r8, r8, sl
 801593e:	eb49 090b 	adc.w	r9, r9, fp
 8015942:	f04f 0100 	mov.w	r1, #0
 8015946:	f04f 0200 	mov.w	r2, #0
 801594a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 801594e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8015952:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8015956:	4688      	mov	r8, r1
 8015958:	4691      	mov	r9, r2
 801595a:	eb1a 0508 	adds.w	r5, sl, r8
 801595e:	eb4b 0609 	adc.w	r6, fp, r9
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	685b      	ldr	r3, [r3, #4]
 8015966:	4619      	mov	r1, r3
 8015968:	f04f 0200 	mov.w	r2, #0
 801596c:	f04f 0300 	mov.w	r3, #0
 8015970:	f04f 0400 	mov.w	r4, #0
 8015974:	0094      	lsls	r4, r2, #2
 8015976:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801597a:	008b      	lsls	r3, r1, #2
 801597c:	461a      	mov	r2, r3
 801597e:	4623      	mov	r3, r4
 8015980:	4628      	mov	r0, r5
 8015982:	4631      	mov	r1, r6
 8015984:	f7f3 f898 	bl	8008ab8 <__aeabi_uldivmod>
 8015988:	4603      	mov	r3, r0
 801598a:	460c      	mov	r4, r1
 801598c:	461a      	mov	r2, r3
 801598e:	4b50      	ldr	r3, [pc, #320]	; (8015ad0 <UART_SetConfig+0x6f4>)
 8015990:	fba3 2302 	umull	r2, r3, r3, r2
 8015994:	095b      	lsrs	r3, r3, #5
 8015996:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801599a:	68bb      	ldr	r3, [r7, #8]
 801599c:	469b      	mov	fp, r3
 801599e:	f04f 0c00 	mov.w	ip, #0
 80159a2:	46d9      	mov	r9, fp
 80159a4:	46e2      	mov	sl, ip
 80159a6:	eb19 0309 	adds.w	r3, r9, r9
 80159aa:	eb4a 040a 	adc.w	r4, sl, sl
 80159ae:	4699      	mov	r9, r3
 80159b0:	46a2      	mov	sl, r4
 80159b2:	eb19 090b 	adds.w	r9, r9, fp
 80159b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80159ba:	f04f 0100 	mov.w	r1, #0
 80159be:	f04f 0200 	mov.w	r2, #0
 80159c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80159c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80159ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80159ce:	4689      	mov	r9, r1
 80159d0:	4692      	mov	sl, r2
 80159d2:	eb1b 0509 	adds.w	r5, fp, r9
 80159d6:	eb4c 060a 	adc.w	r6, ip, sl
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	685b      	ldr	r3, [r3, #4]
 80159de:	4619      	mov	r1, r3
 80159e0:	f04f 0200 	mov.w	r2, #0
 80159e4:	f04f 0300 	mov.w	r3, #0
 80159e8:	f04f 0400 	mov.w	r4, #0
 80159ec:	0094      	lsls	r4, r2, #2
 80159ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80159f2:	008b      	lsls	r3, r1, #2
 80159f4:	461a      	mov	r2, r3
 80159f6:	4623      	mov	r3, r4
 80159f8:	4628      	mov	r0, r5
 80159fa:	4631      	mov	r1, r6
 80159fc:	f7f3 f85c 	bl	8008ab8 <__aeabi_uldivmod>
 8015a00:	4603      	mov	r3, r0
 8015a02:	460c      	mov	r4, r1
 8015a04:	461a      	mov	r2, r3
 8015a06:	4b32      	ldr	r3, [pc, #200]	; (8015ad0 <UART_SetConfig+0x6f4>)
 8015a08:	fba3 1302 	umull	r1, r3, r3, r2
 8015a0c:	095b      	lsrs	r3, r3, #5
 8015a0e:	2164      	movs	r1, #100	; 0x64
 8015a10:	fb01 f303 	mul.w	r3, r1, r3
 8015a14:	1ad3      	subs	r3, r2, r3
 8015a16:	011b      	lsls	r3, r3, #4
 8015a18:	3332      	adds	r3, #50	; 0x32
 8015a1a:	4a2d      	ldr	r2, [pc, #180]	; (8015ad0 <UART_SetConfig+0x6f4>)
 8015a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8015a20:	095b      	lsrs	r3, r3, #5
 8015a22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015a26:	4498      	add	r8, r3
 8015a28:	68bb      	ldr	r3, [r7, #8]
 8015a2a:	469b      	mov	fp, r3
 8015a2c:	f04f 0c00 	mov.w	ip, #0
 8015a30:	46d9      	mov	r9, fp
 8015a32:	46e2      	mov	sl, ip
 8015a34:	eb19 0309 	adds.w	r3, r9, r9
 8015a38:	eb4a 040a 	adc.w	r4, sl, sl
 8015a3c:	4699      	mov	r9, r3
 8015a3e:	46a2      	mov	sl, r4
 8015a40:	eb19 090b 	adds.w	r9, r9, fp
 8015a44:	eb4a 0a0c 	adc.w	sl, sl, ip
 8015a48:	f04f 0100 	mov.w	r1, #0
 8015a4c:	f04f 0200 	mov.w	r2, #0
 8015a50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015a54:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8015a58:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8015a5c:	4689      	mov	r9, r1
 8015a5e:	4692      	mov	sl, r2
 8015a60:	eb1b 0509 	adds.w	r5, fp, r9
 8015a64:	eb4c 060a 	adc.w	r6, ip, sl
 8015a68:	687b      	ldr	r3, [r7, #4]
 8015a6a:	685b      	ldr	r3, [r3, #4]
 8015a6c:	4619      	mov	r1, r3
 8015a6e:	f04f 0200 	mov.w	r2, #0
 8015a72:	f04f 0300 	mov.w	r3, #0
 8015a76:	f04f 0400 	mov.w	r4, #0
 8015a7a:	0094      	lsls	r4, r2, #2
 8015a7c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8015a80:	008b      	lsls	r3, r1, #2
 8015a82:	461a      	mov	r2, r3
 8015a84:	4623      	mov	r3, r4
 8015a86:	4628      	mov	r0, r5
 8015a88:	4631      	mov	r1, r6
 8015a8a:	f7f3 f815 	bl	8008ab8 <__aeabi_uldivmod>
 8015a8e:	4603      	mov	r3, r0
 8015a90:	460c      	mov	r4, r1
 8015a92:	461a      	mov	r2, r3
 8015a94:	4b0e      	ldr	r3, [pc, #56]	; (8015ad0 <UART_SetConfig+0x6f4>)
 8015a96:	fba3 1302 	umull	r1, r3, r3, r2
 8015a9a:	095b      	lsrs	r3, r3, #5
 8015a9c:	2164      	movs	r1, #100	; 0x64
 8015a9e:	fb01 f303 	mul.w	r3, r1, r3
 8015aa2:	1ad3      	subs	r3, r2, r3
 8015aa4:	011b      	lsls	r3, r3, #4
 8015aa6:	3332      	adds	r3, #50	; 0x32
 8015aa8:	4a09      	ldr	r2, [pc, #36]	; (8015ad0 <UART_SetConfig+0x6f4>)
 8015aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8015aae:	095b      	lsrs	r3, r3, #5
 8015ab0:	f003 020f 	and.w	r2, r3, #15
 8015ab4:	687b      	ldr	r3, [r7, #4]
 8015ab6:	681b      	ldr	r3, [r3, #0]
 8015ab8:	4442      	add	r2, r8
 8015aba:	609a      	str	r2, [r3, #8]
}
 8015abc:	e7ff      	b.n	8015abe <UART_SetConfig+0x6e2>
 8015abe:	bf00      	nop
 8015ac0:	3714      	adds	r7, #20
 8015ac2:	46bd      	mov	sp, r7
 8015ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ac8:	40011000 	.word	0x40011000
 8015acc:	40011400 	.word	0x40011400
 8015ad0:	51eb851f 	.word	0x51eb851f

08015ad4 <round>:
 8015ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ad6:	ec57 6b10 	vmov	r6, r7, d0
 8015ada:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8015ade:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8015ae2:	2c13      	cmp	r4, #19
 8015ae4:	463b      	mov	r3, r7
 8015ae6:	463d      	mov	r5, r7
 8015ae8:	dc17      	bgt.n	8015b1a <round+0x46>
 8015aea:	2c00      	cmp	r4, #0
 8015aec:	da09      	bge.n	8015b02 <round+0x2e>
 8015aee:	3401      	adds	r4, #1
 8015af0:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8015af4:	d103      	bne.n	8015afe <round+0x2a>
 8015af6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8015afa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8015afe:	2100      	movs	r1, #0
 8015b00:	e02c      	b.n	8015b5c <round+0x88>
 8015b02:	4a18      	ldr	r2, [pc, #96]	; (8015b64 <round+0x90>)
 8015b04:	4122      	asrs	r2, r4
 8015b06:	4217      	tst	r7, r2
 8015b08:	d100      	bne.n	8015b0c <round+0x38>
 8015b0a:	b19e      	cbz	r6, 8015b34 <round+0x60>
 8015b0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8015b10:	4123      	asrs	r3, r4
 8015b12:	442b      	add	r3, r5
 8015b14:	ea23 0302 	bic.w	r3, r3, r2
 8015b18:	e7f1      	b.n	8015afe <round+0x2a>
 8015b1a:	2c33      	cmp	r4, #51	; 0x33
 8015b1c:	dd0d      	ble.n	8015b3a <round+0x66>
 8015b1e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8015b22:	d107      	bne.n	8015b34 <round+0x60>
 8015b24:	4630      	mov	r0, r6
 8015b26:	4639      	mov	r1, r7
 8015b28:	ee10 2a10 	vmov	r2, s0
 8015b2c:	f7f2 fae6 	bl	80080fc <__adddf3>
 8015b30:	4606      	mov	r6, r0
 8015b32:	460f      	mov	r7, r1
 8015b34:	ec47 6b10 	vmov	d0, r6, r7
 8015b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b3a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8015b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b42:	40d0      	lsrs	r0, r2
 8015b44:	4206      	tst	r6, r0
 8015b46:	d0f5      	beq.n	8015b34 <round+0x60>
 8015b48:	2201      	movs	r2, #1
 8015b4a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8015b4e:	fa02 f404 	lsl.w	r4, r2, r4
 8015b52:	1931      	adds	r1, r6, r4
 8015b54:	bf28      	it	cs
 8015b56:	189b      	addcs	r3, r3, r2
 8015b58:	ea21 0100 	bic.w	r1, r1, r0
 8015b5c:	461f      	mov	r7, r3
 8015b5e:	460e      	mov	r6, r1
 8015b60:	e7e8      	b.n	8015b34 <round+0x60>
 8015b62:	bf00      	nop
 8015b64:	000fffff 	.word	0x000fffff

08015b68 <__errno>:
 8015b68:	4b01      	ldr	r3, [pc, #4]	; (8015b70 <__errno+0x8>)
 8015b6a:	6818      	ldr	r0, [r3, #0]
 8015b6c:	4770      	bx	lr
 8015b6e:	bf00      	nop
 8015b70:	20000080 	.word	0x20000080

08015b74 <__libc_init_array>:
 8015b74:	b570      	push	{r4, r5, r6, lr}
 8015b76:	4e0d      	ldr	r6, [pc, #52]	; (8015bac <__libc_init_array+0x38>)
 8015b78:	4c0d      	ldr	r4, [pc, #52]	; (8015bb0 <__libc_init_array+0x3c>)
 8015b7a:	1ba4      	subs	r4, r4, r6
 8015b7c:	10a4      	asrs	r4, r4, #2
 8015b7e:	2500      	movs	r5, #0
 8015b80:	42a5      	cmp	r5, r4
 8015b82:	d109      	bne.n	8015b98 <__libc_init_array+0x24>
 8015b84:	4e0b      	ldr	r6, [pc, #44]	; (8015bb4 <__libc_init_array+0x40>)
 8015b86:	4c0c      	ldr	r4, [pc, #48]	; (8015bb8 <__libc_init_array+0x44>)
 8015b88:	f002 fbae 	bl	80182e8 <_init>
 8015b8c:	1ba4      	subs	r4, r4, r6
 8015b8e:	10a4      	asrs	r4, r4, #2
 8015b90:	2500      	movs	r5, #0
 8015b92:	42a5      	cmp	r5, r4
 8015b94:	d105      	bne.n	8015ba2 <__libc_init_array+0x2e>
 8015b96:	bd70      	pop	{r4, r5, r6, pc}
 8015b98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015b9c:	4798      	blx	r3
 8015b9e:	3501      	adds	r5, #1
 8015ba0:	e7ee      	b.n	8015b80 <__libc_init_array+0xc>
 8015ba2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015ba6:	4798      	blx	r3
 8015ba8:	3501      	adds	r5, #1
 8015baa:	e7f2      	b.n	8015b92 <__libc_init_array+0x1e>
 8015bac:	08018748 	.word	0x08018748
 8015bb0:	08018748 	.word	0x08018748
 8015bb4:	08018748 	.word	0x08018748
 8015bb8:	0801874c 	.word	0x0801874c

08015bbc <memcpy>:
 8015bbc:	b510      	push	{r4, lr}
 8015bbe:	1e43      	subs	r3, r0, #1
 8015bc0:	440a      	add	r2, r1
 8015bc2:	4291      	cmp	r1, r2
 8015bc4:	d100      	bne.n	8015bc8 <memcpy+0xc>
 8015bc6:	bd10      	pop	{r4, pc}
 8015bc8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015bcc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015bd0:	e7f7      	b.n	8015bc2 <memcpy+0x6>

08015bd2 <memset>:
 8015bd2:	4402      	add	r2, r0
 8015bd4:	4603      	mov	r3, r0
 8015bd6:	4293      	cmp	r3, r2
 8015bd8:	d100      	bne.n	8015bdc <memset+0xa>
 8015bda:	4770      	bx	lr
 8015bdc:	f803 1b01 	strb.w	r1, [r3], #1
 8015be0:	e7f9      	b.n	8015bd6 <memset+0x4>

08015be2 <__cvt>:
 8015be2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015be6:	ec55 4b10 	vmov	r4, r5, d0
 8015bea:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8015bec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8015bf0:	2d00      	cmp	r5, #0
 8015bf2:	460e      	mov	r6, r1
 8015bf4:	4691      	mov	r9, r2
 8015bf6:	4619      	mov	r1, r3
 8015bf8:	bfb8      	it	lt
 8015bfa:	4622      	movlt	r2, r4
 8015bfc:	462b      	mov	r3, r5
 8015bfe:	f027 0720 	bic.w	r7, r7, #32
 8015c02:	bfbb      	ittet	lt
 8015c04:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8015c08:	461d      	movlt	r5, r3
 8015c0a:	2300      	movge	r3, #0
 8015c0c:	232d      	movlt	r3, #45	; 0x2d
 8015c0e:	bfb8      	it	lt
 8015c10:	4614      	movlt	r4, r2
 8015c12:	2f46      	cmp	r7, #70	; 0x46
 8015c14:	700b      	strb	r3, [r1, #0]
 8015c16:	d004      	beq.n	8015c22 <__cvt+0x40>
 8015c18:	2f45      	cmp	r7, #69	; 0x45
 8015c1a:	d100      	bne.n	8015c1e <__cvt+0x3c>
 8015c1c:	3601      	adds	r6, #1
 8015c1e:	2102      	movs	r1, #2
 8015c20:	e000      	b.n	8015c24 <__cvt+0x42>
 8015c22:	2103      	movs	r1, #3
 8015c24:	ab03      	add	r3, sp, #12
 8015c26:	9301      	str	r3, [sp, #4]
 8015c28:	ab02      	add	r3, sp, #8
 8015c2a:	9300      	str	r3, [sp, #0]
 8015c2c:	4632      	mov	r2, r6
 8015c2e:	4653      	mov	r3, sl
 8015c30:	ec45 4b10 	vmov	d0, r4, r5
 8015c34:	f000 fdfc 	bl	8016830 <_dtoa_r>
 8015c38:	2f47      	cmp	r7, #71	; 0x47
 8015c3a:	4680      	mov	r8, r0
 8015c3c:	d102      	bne.n	8015c44 <__cvt+0x62>
 8015c3e:	f019 0f01 	tst.w	r9, #1
 8015c42:	d026      	beq.n	8015c92 <__cvt+0xb0>
 8015c44:	2f46      	cmp	r7, #70	; 0x46
 8015c46:	eb08 0906 	add.w	r9, r8, r6
 8015c4a:	d111      	bne.n	8015c70 <__cvt+0x8e>
 8015c4c:	f898 3000 	ldrb.w	r3, [r8]
 8015c50:	2b30      	cmp	r3, #48	; 0x30
 8015c52:	d10a      	bne.n	8015c6a <__cvt+0x88>
 8015c54:	2200      	movs	r2, #0
 8015c56:	2300      	movs	r3, #0
 8015c58:	4620      	mov	r0, r4
 8015c5a:	4629      	mov	r1, r5
 8015c5c:	f7f2 fe6c 	bl	8008938 <__aeabi_dcmpeq>
 8015c60:	b918      	cbnz	r0, 8015c6a <__cvt+0x88>
 8015c62:	f1c6 0601 	rsb	r6, r6, #1
 8015c66:	f8ca 6000 	str.w	r6, [sl]
 8015c6a:	f8da 3000 	ldr.w	r3, [sl]
 8015c6e:	4499      	add	r9, r3
 8015c70:	2200      	movs	r2, #0
 8015c72:	2300      	movs	r3, #0
 8015c74:	4620      	mov	r0, r4
 8015c76:	4629      	mov	r1, r5
 8015c78:	f7f2 fe5e 	bl	8008938 <__aeabi_dcmpeq>
 8015c7c:	b938      	cbnz	r0, 8015c8e <__cvt+0xac>
 8015c7e:	2230      	movs	r2, #48	; 0x30
 8015c80:	9b03      	ldr	r3, [sp, #12]
 8015c82:	454b      	cmp	r3, r9
 8015c84:	d205      	bcs.n	8015c92 <__cvt+0xb0>
 8015c86:	1c59      	adds	r1, r3, #1
 8015c88:	9103      	str	r1, [sp, #12]
 8015c8a:	701a      	strb	r2, [r3, #0]
 8015c8c:	e7f8      	b.n	8015c80 <__cvt+0x9e>
 8015c8e:	f8cd 900c 	str.w	r9, [sp, #12]
 8015c92:	9b03      	ldr	r3, [sp, #12]
 8015c94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015c96:	eba3 0308 	sub.w	r3, r3, r8
 8015c9a:	4640      	mov	r0, r8
 8015c9c:	6013      	str	r3, [r2, #0]
 8015c9e:	b004      	add	sp, #16
 8015ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08015ca4 <__exponent>:
 8015ca4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015ca6:	2900      	cmp	r1, #0
 8015ca8:	4604      	mov	r4, r0
 8015caa:	bfba      	itte	lt
 8015cac:	4249      	neglt	r1, r1
 8015cae:	232d      	movlt	r3, #45	; 0x2d
 8015cb0:	232b      	movge	r3, #43	; 0x2b
 8015cb2:	2909      	cmp	r1, #9
 8015cb4:	f804 2b02 	strb.w	r2, [r4], #2
 8015cb8:	7043      	strb	r3, [r0, #1]
 8015cba:	dd20      	ble.n	8015cfe <__exponent+0x5a>
 8015cbc:	f10d 0307 	add.w	r3, sp, #7
 8015cc0:	461f      	mov	r7, r3
 8015cc2:	260a      	movs	r6, #10
 8015cc4:	fb91 f5f6 	sdiv	r5, r1, r6
 8015cc8:	fb06 1115 	mls	r1, r6, r5, r1
 8015ccc:	3130      	adds	r1, #48	; 0x30
 8015cce:	2d09      	cmp	r5, #9
 8015cd0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8015cd4:	f103 32ff 	add.w	r2, r3, #4294967295
 8015cd8:	4629      	mov	r1, r5
 8015cda:	dc09      	bgt.n	8015cf0 <__exponent+0x4c>
 8015cdc:	3130      	adds	r1, #48	; 0x30
 8015cde:	3b02      	subs	r3, #2
 8015ce0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8015ce4:	42bb      	cmp	r3, r7
 8015ce6:	4622      	mov	r2, r4
 8015ce8:	d304      	bcc.n	8015cf4 <__exponent+0x50>
 8015cea:	1a10      	subs	r0, r2, r0
 8015cec:	b003      	add	sp, #12
 8015cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015cf0:	4613      	mov	r3, r2
 8015cf2:	e7e7      	b.n	8015cc4 <__exponent+0x20>
 8015cf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015cf8:	f804 2b01 	strb.w	r2, [r4], #1
 8015cfc:	e7f2      	b.n	8015ce4 <__exponent+0x40>
 8015cfe:	2330      	movs	r3, #48	; 0x30
 8015d00:	4419      	add	r1, r3
 8015d02:	7083      	strb	r3, [r0, #2]
 8015d04:	1d02      	adds	r2, r0, #4
 8015d06:	70c1      	strb	r1, [r0, #3]
 8015d08:	e7ef      	b.n	8015cea <__exponent+0x46>
	...

08015d0c <_printf_float>:
 8015d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d10:	b08d      	sub	sp, #52	; 0x34
 8015d12:	460c      	mov	r4, r1
 8015d14:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8015d18:	4616      	mov	r6, r2
 8015d1a:	461f      	mov	r7, r3
 8015d1c:	4605      	mov	r5, r0
 8015d1e:	f001 fcb9 	bl	8017694 <_localeconv_r>
 8015d22:	6803      	ldr	r3, [r0, #0]
 8015d24:	9304      	str	r3, [sp, #16]
 8015d26:	4618      	mov	r0, r3
 8015d28:	f7f2 f98a 	bl	8008040 <strlen>
 8015d2c:	2300      	movs	r3, #0
 8015d2e:	930a      	str	r3, [sp, #40]	; 0x28
 8015d30:	f8d8 3000 	ldr.w	r3, [r8]
 8015d34:	9005      	str	r0, [sp, #20]
 8015d36:	3307      	adds	r3, #7
 8015d38:	f023 0307 	bic.w	r3, r3, #7
 8015d3c:	f103 0208 	add.w	r2, r3, #8
 8015d40:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015d44:	f8d4 b000 	ldr.w	fp, [r4]
 8015d48:	f8c8 2000 	str.w	r2, [r8]
 8015d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d50:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015d54:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8015d58:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015d5c:	9307      	str	r3, [sp, #28]
 8015d5e:	f8cd 8018 	str.w	r8, [sp, #24]
 8015d62:	f04f 32ff 	mov.w	r2, #4294967295
 8015d66:	4ba7      	ldr	r3, [pc, #668]	; (8016004 <_printf_float+0x2f8>)
 8015d68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015d6c:	f7f2 fe16 	bl	800899c <__aeabi_dcmpun>
 8015d70:	bb70      	cbnz	r0, 8015dd0 <_printf_float+0xc4>
 8015d72:	f04f 32ff 	mov.w	r2, #4294967295
 8015d76:	4ba3      	ldr	r3, [pc, #652]	; (8016004 <_printf_float+0x2f8>)
 8015d78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015d7c:	f7f2 fdf0 	bl	8008960 <__aeabi_dcmple>
 8015d80:	bb30      	cbnz	r0, 8015dd0 <_printf_float+0xc4>
 8015d82:	2200      	movs	r2, #0
 8015d84:	2300      	movs	r3, #0
 8015d86:	4640      	mov	r0, r8
 8015d88:	4649      	mov	r1, r9
 8015d8a:	f7f2 fddf 	bl	800894c <__aeabi_dcmplt>
 8015d8e:	b110      	cbz	r0, 8015d96 <_printf_float+0x8a>
 8015d90:	232d      	movs	r3, #45	; 0x2d
 8015d92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015d96:	4a9c      	ldr	r2, [pc, #624]	; (8016008 <_printf_float+0x2fc>)
 8015d98:	4b9c      	ldr	r3, [pc, #624]	; (801600c <_printf_float+0x300>)
 8015d9a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8015d9e:	bf8c      	ite	hi
 8015da0:	4690      	movhi	r8, r2
 8015da2:	4698      	movls	r8, r3
 8015da4:	2303      	movs	r3, #3
 8015da6:	f02b 0204 	bic.w	r2, fp, #4
 8015daa:	6123      	str	r3, [r4, #16]
 8015dac:	6022      	str	r2, [r4, #0]
 8015dae:	f04f 0900 	mov.w	r9, #0
 8015db2:	9700      	str	r7, [sp, #0]
 8015db4:	4633      	mov	r3, r6
 8015db6:	aa0b      	add	r2, sp, #44	; 0x2c
 8015db8:	4621      	mov	r1, r4
 8015dba:	4628      	mov	r0, r5
 8015dbc:	f000 f9e6 	bl	801618c <_printf_common>
 8015dc0:	3001      	adds	r0, #1
 8015dc2:	f040 808d 	bne.w	8015ee0 <_printf_float+0x1d4>
 8015dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8015dca:	b00d      	add	sp, #52	; 0x34
 8015dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015dd0:	4642      	mov	r2, r8
 8015dd2:	464b      	mov	r3, r9
 8015dd4:	4640      	mov	r0, r8
 8015dd6:	4649      	mov	r1, r9
 8015dd8:	f7f2 fde0 	bl	800899c <__aeabi_dcmpun>
 8015ddc:	b110      	cbz	r0, 8015de4 <_printf_float+0xd8>
 8015dde:	4a8c      	ldr	r2, [pc, #560]	; (8016010 <_printf_float+0x304>)
 8015de0:	4b8c      	ldr	r3, [pc, #560]	; (8016014 <_printf_float+0x308>)
 8015de2:	e7da      	b.n	8015d9a <_printf_float+0x8e>
 8015de4:	6861      	ldr	r1, [r4, #4]
 8015de6:	1c4b      	adds	r3, r1, #1
 8015de8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8015dec:	a80a      	add	r0, sp, #40	; 0x28
 8015dee:	d13e      	bne.n	8015e6e <_printf_float+0x162>
 8015df0:	2306      	movs	r3, #6
 8015df2:	6063      	str	r3, [r4, #4]
 8015df4:	2300      	movs	r3, #0
 8015df6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8015dfa:	ab09      	add	r3, sp, #36	; 0x24
 8015dfc:	9300      	str	r3, [sp, #0]
 8015dfe:	ec49 8b10 	vmov	d0, r8, r9
 8015e02:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015e06:	6022      	str	r2, [r4, #0]
 8015e08:	f8cd a004 	str.w	sl, [sp, #4]
 8015e0c:	6861      	ldr	r1, [r4, #4]
 8015e0e:	4628      	mov	r0, r5
 8015e10:	f7ff fee7 	bl	8015be2 <__cvt>
 8015e14:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8015e18:	2b47      	cmp	r3, #71	; 0x47
 8015e1a:	4680      	mov	r8, r0
 8015e1c:	d109      	bne.n	8015e32 <_printf_float+0x126>
 8015e1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015e20:	1cd8      	adds	r0, r3, #3
 8015e22:	db02      	blt.n	8015e2a <_printf_float+0x11e>
 8015e24:	6862      	ldr	r2, [r4, #4]
 8015e26:	4293      	cmp	r3, r2
 8015e28:	dd47      	ble.n	8015eba <_printf_float+0x1ae>
 8015e2a:	f1aa 0a02 	sub.w	sl, sl, #2
 8015e2e:	fa5f fa8a 	uxtb.w	sl, sl
 8015e32:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8015e36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015e38:	d824      	bhi.n	8015e84 <_printf_float+0x178>
 8015e3a:	3901      	subs	r1, #1
 8015e3c:	4652      	mov	r2, sl
 8015e3e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015e42:	9109      	str	r1, [sp, #36]	; 0x24
 8015e44:	f7ff ff2e 	bl	8015ca4 <__exponent>
 8015e48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015e4a:	1813      	adds	r3, r2, r0
 8015e4c:	2a01      	cmp	r2, #1
 8015e4e:	4681      	mov	r9, r0
 8015e50:	6123      	str	r3, [r4, #16]
 8015e52:	dc02      	bgt.n	8015e5a <_printf_float+0x14e>
 8015e54:	6822      	ldr	r2, [r4, #0]
 8015e56:	07d1      	lsls	r1, r2, #31
 8015e58:	d501      	bpl.n	8015e5e <_printf_float+0x152>
 8015e5a:	3301      	adds	r3, #1
 8015e5c:	6123      	str	r3, [r4, #16]
 8015e5e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8015e62:	2b00      	cmp	r3, #0
 8015e64:	d0a5      	beq.n	8015db2 <_printf_float+0xa6>
 8015e66:	232d      	movs	r3, #45	; 0x2d
 8015e68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015e6c:	e7a1      	b.n	8015db2 <_printf_float+0xa6>
 8015e6e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8015e72:	f000 8177 	beq.w	8016164 <_printf_float+0x458>
 8015e76:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8015e7a:	d1bb      	bne.n	8015df4 <_printf_float+0xe8>
 8015e7c:	2900      	cmp	r1, #0
 8015e7e:	d1b9      	bne.n	8015df4 <_printf_float+0xe8>
 8015e80:	2301      	movs	r3, #1
 8015e82:	e7b6      	b.n	8015df2 <_printf_float+0xe6>
 8015e84:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8015e88:	d119      	bne.n	8015ebe <_printf_float+0x1b2>
 8015e8a:	2900      	cmp	r1, #0
 8015e8c:	6863      	ldr	r3, [r4, #4]
 8015e8e:	dd0c      	ble.n	8015eaa <_printf_float+0x19e>
 8015e90:	6121      	str	r1, [r4, #16]
 8015e92:	b913      	cbnz	r3, 8015e9a <_printf_float+0x18e>
 8015e94:	6822      	ldr	r2, [r4, #0]
 8015e96:	07d2      	lsls	r2, r2, #31
 8015e98:	d502      	bpl.n	8015ea0 <_printf_float+0x194>
 8015e9a:	3301      	adds	r3, #1
 8015e9c:	440b      	add	r3, r1
 8015e9e:	6123      	str	r3, [r4, #16]
 8015ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ea2:	65a3      	str	r3, [r4, #88]	; 0x58
 8015ea4:	f04f 0900 	mov.w	r9, #0
 8015ea8:	e7d9      	b.n	8015e5e <_printf_float+0x152>
 8015eaa:	b913      	cbnz	r3, 8015eb2 <_printf_float+0x1a6>
 8015eac:	6822      	ldr	r2, [r4, #0]
 8015eae:	07d0      	lsls	r0, r2, #31
 8015eb0:	d501      	bpl.n	8015eb6 <_printf_float+0x1aa>
 8015eb2:	3302      	adds	r3, #2
 8015eb4:	e7f3      	b.n	8015e9e <_printf_float+0x192>
 8015eb6:	2301      	movs	r3, #1
 8015eb8:	e7f1      	b.n	8015e9e <_printf_float+0x192>
 8015eba:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8015ebe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8015ec2:	4293      	cmp	r3, r2
 8015ec4:	db05      	blt.n	8015ed2 <_printf_float+0x1c6>
 8015ec6:	6822      	ldr	r2, [r4, #0]
 8015ec8:	6123      	str	r3, [r4, #16]
 8015eca:	07d1      	lsls	r1, r2, #31
 8015ecc:	d5e8      	bpl.n	8015ea0 <_printf_float+0x194>
 8015ece:	3301      	adds	r3, #1
 8015ed0:	e7e5      	b.n	8015e9e <_printf_float+0x192>
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	bfd4      	ite	le
 8015ed6:	f1c3 0302 	rsble	r3, r3, #2
 8015eda:	2301      	movgt	r3, #1
 8015edc:	4413      	add	r3, r2
 8015ede:	e7de      	b.n	8015e9e <_printf_float+0x192>
 8015ee0:	6823      	ldr	r3, [r4, #0]
 8015ee2:	055a      	lsls	r2, r3, #21
 8015ee4:	d407      	bmi.n	8015ef6 <_printf_float+0x1ea>
 8015ee6:	6923      	ldr	r3, [r4, #16]
 8015ee8:	4642      	mov	r2, r8
 8015eea:	4631      	mov	r1, r6
 8015eec:	4628      	mov	r0, r5
 8015eee:	47b8      	blx	r7
 8015ef0:	3001      	adds	r0, #1
 8015ef2:	d12b      	bne.n	8015f4c <_printf_float+0x240>
 8015ef4:	e767      	b.n	8015dc6 <_printf_float+0xba>
 8015ef6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8015efa:	f240 80dc 	bls.w	80160b6 <_printf_float+0x3aa>
 8015efe:	2200      	movs	r2, #0
 8015f00:	2300      	movs	r3, #0
 8015f02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015f06:	f7f2 fd17 	bl	8008938 <__aeabi_dcmpeq>
 8015f0a:	2800      	cmp	r0, #0
 8015f0c:	d033      	beq.n	8015f76 <_printf_float+0x26a>
 8015f0e:	2301      	movs	r3, #1
 8015f10:	4a41      	ldr	r2, [pc, #260]	; (8016018 <_printf_float+0x30c>)
 8015f12:	4631      	mov	r1, r6
 8015f14:	4628      	mov	r0, r5
 8015f16:	47b8      	blx	r7
 8015f18:	3001      	adds	r0, #1
 8015f1a:	f43f af54 	beq.w	8015dc6 <_printf_float+0xba>
 8015f1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015f22:	429a      	cmp	r2, r3
 8015f24:	db02      	blt.n	8015f2c <_printf_float+0x220>
 8015f26:	6823      	ldr	r3, [r4, #0]
 8015f28:	07d8      	lsls	r0, r3, #31
 8015f2a:	d50f      	bpl.n	8015f4c <_printf_float+0x240>
 8015f2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015f30:	4631      	mov	r1, r6
 8015f32:	4628      	mov	r0, r5
 8015f34:	47b8      	blx	r7
 8015f36:	3001      	adds	r0, #1
 8015f38:	f43f af45 	beq.w	8015dc6 <_printf_float+0xba>
 8015f3c:	f04f 0800 	mov.w	r8, #0
 8015f40:	f104 091a 	add.w	r9, r4, #26
 8015f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015f46:	3b01      	subs	r3, #1
 8015f48:	4543      	cmp	r3, r8
 8015f4a:	dc09      	bgt.n	8015f60 <_printf_float+0x254>
 8015f4c:	6823      	ldr	r3, [r4, #0]
 8015f4e:	079b      	lsls	r3, r3, #30
 8015f50:	f100 8103 	bmi.w	801615a <_printf_float+0x44e>
 8015f54:	68e0      	ldr	r0, [r4, #12]
 8015f56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015f58:	4298      	cmp	r0, r3
 8015f5a:	bfb8      	it	lt
 8015f5c:	4618      	movlt	r0, r3
 8015f5e:	e734      	b.n	8015dca <_printf_float+0xbe>
 8015f60:	2301      	movs	r3, #1
 8015f62:	464a      	mov	r2, r9
 8015f64:	4631      	mov	r1, r6
 8015f66:	4628      	mov	r0, r5
 8015f68:	47b8      	blx	r7
 8015f6a:	3001      	adds	r0, #1
 8015f6c:	f43f af2b 	beq.w	8015dc6 <_printf_float+0xba>
 8015f70:	f108 0801 	add.w	r8, r8, #1
 8015f74:	e7e6      	b.n	8015f44 <_printf_float+0x238>
 8015f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	dc2b      	bgt.n	8015fd4 <_printf_float+0x2c8>
 8015f7c:	2301      	movs	r3, #1
 8015f7e:	4a26      	ldr	r2, [pc, #152]	; (8016018 <_printf_float+0x30c>)
 8015f80:	4631      	mov	r1, r6
 8015f82:	4628      	mov	r0, r5
 8015f84:	47b8      	blx	r7
 8015f86:	3001      	adds	r0, #1
 8015f88:	f43f af1d 	beq.w	8015dc6 <_printf_float+0xba>
 8015f8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f8e:	b923      	cbnz	r3, 8015f9a <_printf_float+0x28e>
 8015f90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015f92:	b913      	cbnz	r3, 8015f9a <_printf_float+0x28e>
 8015f94:	6823      	ldr	r3, [r4, #0]
 8015f96:	07d9      	lsls	r1, r3, #31
 8015f98:	d5d8      	bpl.n	8015f4c <_printf_float+0x240>
 8015f9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015f9e:	4631      	mov	r1, r6
 8015fa0:	4628      	mov	r0, r5
 8015fa2:	47b8      	blx	r7
 8015fa4:	3001      	adds	r0, #1
 8015fa6:	f43f af0e 	beq.w	8015dc6 <_printf_float+0xba>
 8015faa:	f04f 0900 	mov.w	r9, #0
 8015fae:	f104 0a1a 	add.w	sl, r4, #26
 8015fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015fb4:	425b      	negs	r3, r3
 8015fb6:	454b      	cmp	r3, r9
 8015fb8:	dc01      	bgt.n	8015fbe <_printf_float+0x2b2>
 8015fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015fbc:	e794      	b.n	8015ee8 <_printf_float+0x1dc>
 8015fbe:	2301      	movs	r3, #1
 8015fc0:	4652      	mov	r2, sl
 8015fc2:	4631      	mov	r1, r6
 8015fc4:	4628      	mov	r0, r5
 8015fc6:	47b8      	blx	r7
 8015fc8:	3001      	adds	r0, #1
 8015fca:	f43f aefc 	beq.w	8015dc6 <_printf_float+0xba>
 8015fce:	f109 0901 	add.w	r9, r9, #1
 8015fd2:	e7ee      	b.n	8015fb2 <_printf_float+0x2a6>
 8015fd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015fd6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015fd8:	429a      	cmp	r2, r3
 8015fda:	bfa8      	it	ge
 8015fdc:	461a      	movge	r2, r3
 8015fde:	2a00      	cmp	r2, #0
 8015fe0:	4691      	mov	r9, r2
 8015fe2:	dd07      	ble.n	8015ff4 <_printf_float+0x2e8>
 8015fe4:	4613      	mov	r3, r2
 8015fe6:	4631      	mov	r1, r6
 8015fe8:	4642      	mov	r2, r8
 8015fea:	4628      	mov	r0, r5
 8015fec:	47b8      	blx	r7
 8015fee:	3001      	adds	r0, #1
 8015ff0:	f43f aee9 	beq.w	8015dc6 <_printf_float+0xba>
 8015ff4:	f104 031a 	add.w	r3, r4, #26
 8015ff8:	f04f 0b00 	mov.w	fp, #0
 8015ffc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016000:	9306      	str	r3, [sp, #24]
 8016002:	e015      	b.n	8016030 <_printf_float+0x324>
 8016004:	7fefffff 	.word	0x7fefffff
 8016008:	08018488 	.word	0x08018488
 801600c:	08018484 	.word	0x08018484
 8016010:	08018490 	.word	0x08018490
 8016014:	0801848c 	.word	0x0801848c
 8016018:	08018494 	.word	0x08018494
 801601c:	2301      	movs	r3, #1
 801601e:	9a06      	ldr	r2, [sp, #24]
 8016020:	4631      	mov	r1, r6
 8016022:	4628      	mov	r0, r5
 8016024:	47b8      	blx	r7
 8016026:	3001      	adds	r0, #1
 8016028:	f43f aecd 	beq.w	8015dc6 <_printf_float+0xba>
 801602c:	f10b 0b01 	add.w	fp, fp, #1
 8016030:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8016034:	ebaa 0309 	sub.w	r3, sl, r9
 8016038:	455b      	cmp	r3, fp
 801603a:	dcef      	bgt.n	801601c <_printf_float+0x310>
 801603c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016040:	429a      	cmp	r2, r3
 8016042:	44d0      	add	r8, sl
 8016044:	db15      	blt.n	8016072 <_printf_float+0x366>
 8016046:	6823      	ldr	r3, [r4, #0]
 8016048:	07da      	lsls	r2, r3, #31
 801604a:	d412      	bmi.n	8016072 <_printf_float+0x366>
 801604c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801604e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016050:	eba3 020a 	sub.w	r2, r3, sl
 8016054:	eba3 0a01 	sub.w	sl, r3, r1
 8016058:	4592      	cmp	sl, r2
 801605a:	bfa8      	it	ge
 801605c:	4692      	movge	sl, r2
 801605e:	f1ba 0f00 	cmp.w	sl, #0
 8016062:	dc0e      	bgt.n	8016082 <_printf_float+0x376>
 8016064:	f04f 0800 	mov.w	r8, #0
 8016068:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801606c:	f104 091a 	add.w	r9, r4, #26
 8016070:	e019      	b.n	80160a6 <_printf_float+0x39a>
 8016072:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016076:	4631      	mov	r1, r6
 8016078:	4628      	mov	r0, r5
 801607a:	47b8      	blx	r7
 801607c:	3001      	adds	r0, #1
 801607e:	d1e5      	bne.n	801604c <_printf_float+0x340>
 8016080:	e6a1      	b.n	8015dc6 <_printf_float+0xba>
 8016082:	4653      	mov	r3, sl
 8016084:	4642      	mov	r2, r8
 8016086:	4631      	mov	r1, r6
 8016088:	4628      	mov	r0, r5
 801608a:	47b8      	blx	r7
 801608c:	3001      	adds	r0, #1
 801608e:	d1e9      	bne.n	8016064 <_printf_float+0x358>
 8016090:	e699      	b.n	8015dc6 <_printf_float+0xba>
 8016092:	2301      	movs	r3, #1
 8016094:	464a      	mov	r2, r9
 8016096:	4631      	mov	r1, r6
 8016098:	4628      	mov	r0, r5
 801609a:	47b8      	blx	r7
 801609c:	3001      	adds	r0, #1
 801609e:	f43f ae92 	beq.w	8015dc6 <_printf_float+0xba>
 80160a2:	f108 0801 	add.w	r8, r8, #1
 80160a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80160aa:	1a9b      	subs	r3, r3, r2
 80160ac:	eba3 030a 	sub.w	r3, r3, sl
 80160b0:	4543      	cmp	r3, r8
 80160b2:	dcee      	bgt.n	8016092 <_printf_float+0x386>
 80160b4:	e74a      	b.n	8015f4c <_printf_float+0x240>
 80160b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80160b8:	2a01      	cmp	r2, #1
 80160ba:	dc01      	bgt.n	80160c0 <_printf_float+0x3b4>
 80160bc:	07db      	lsls	r3, r3, #31
 80160be:	d53a      	bpl.n	8016136 <_printf_float+0x42a>
 80160c0:	2301      	movs	r3, #1
 80160c2:	4642      	mov	r2, r8
 80160c4:	4631      	mov	r1, r6
 80160c6:	4628      	mov	r0, r5
 80160c8:	47b8      	blx	r7
 80160ca:	3001      	adds	r0, #1
 80160cc:	f43f ae7b 	beq.w	8015dc6 <_printf_float+0xba>
 80160d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80160d4:	4631      	mov	r1, r6
 80160d6:	4628      	mov	r0, r5
 80160d8:	47b8      	blx	r7
 80160da:	3001      	adds	r0, #1
 80160dc:	f108 0801 	add.w	r8, r8, #1
 80160e0:	f43f ae71 	beq.w	8015dc6 <_printf_float+0xba>
 80160e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80160e6:	2200      	movs	r2, #0
 80160e8:	f103 3aff 	add.w	sl, r3, #4294967295
 80160ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80160f0:	2300      	movs	r3, #0
 80160f2:	f7f2 fc21 	bl	8008938 <__aeabi_dcmpeq>
 80160f6:	b9c8      	cbnz	r0, 801612c <_printf_float+0x420>
 80160f8:	4653      	mov	r3, sl
 80160fa:	4642      	mov	r2, r8
 80160fc:	4631      	mov	r1, r6
 80160fe:	4628      	mov	r0, r5
 8016100:	47b8      	blx	r7
 8016102:	3001      	adds	r0, #1
 8016104:	d10e      	bne.n	8016124 <_printf_float+0x418>
 8016106:	e65e      	b.n	8015dc6 <_printf_float+0xba>
 8016108:	2301      	movs	r3, #1
 801610a:	4652      	mov	r2, sl
 801610c:	4631      	mov	r1, r6
 801610e:	4628      	mov	r0, r5
 8016110:	47b8      	blx	r7
 8016112:	3001      	adds	r0, #1
 8016114:	f43f ae57 	beq.w	8015dc6 <_printf_float+0xba>
 8016118:	f108 0801 	add.w	r8, r8, #1
 801611c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801611e:	3b01      	subs	r3, #1
 8016120:	4543      	cmp	r3, r8
 8016122:	dcf1      	bgt.n	8016108 <_printf_float+0x3fc>
 8016124:	464b      	mov	r3, r9
 8016126:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801612a:	e6de      	b.n	8015eea <_printf_float+0x1de>
 801612c:	f04f 0800 	mov.w	r8, #0
 8016130:	f104 0a1a 	add.w	sl, r4, #26
 8016134:	e7f2      	b.n	801611c <_printf_float+0x410>
 8016136:	2301      	movs	r3, #1
 8016138:	e7df      	b.n	80160fa <_printf_float+0x3ee>
 801613a:	2301      	movs	r3, #1
 801613c:	464a      	mov	r2, r9
 801613e:	4631      	mov	r1, r6
 8016140:	4628      	mov	r0, r5
 8016142:	47b8      	blx	r7
 8016144:	3001      	adds	r0, #1
 8016146:	f43f ae3e 	beq.w	8015dc6 <_printf_float+0xba>
 801614a:	f108 0801 	add.w	r8, r8, #1
 801614e:	68e3      	ldr	r3, [r4, #12]
 8016150:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016152:	1a9b      	subs	r3, r3, r2
 8016154:	4543      	cmp	r3, r8
 8016156:	dcf0      	bgt.n	801613a <_printf_float+0x42e>
 8016158:	e6fc      	b.n	8015f54 <_printf_float+0x248>
 801615a:	f04f 0800 	mov.w	r8, #0
 801615e:	f104 0919 	add.w	r9, r4, #25
 8016162:	e7f4      	b.n	801614e <_printf_float+0x442>
 8016164:	2900      	cmp	r1, #0
 8016166:	f43f ae8b 	beq.w	8015e80 <_printf_float+0x174>
 801616a:	2300      	movs	r3, #0
 801616c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8016170:	ab09      	add	r3, sp, #36	; 0x24
 8016172:	9300      	str	r3, [sp, #0]
 8016174:	ec49 8b10 	vmov	d0, r8, r9
 8016178:	6022      	str	r2, [r4, #0]
 801617a:	f8cd a004 	str.w	sl, [sp, #4]
 801617e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8016182:	4628      	mov	r0, r5
 8016184:	f7ff fd2d 	bl	8015be2 <__cvt>
 8016188:	4680      	mov	r8, r0
 801618a:	e648      	b.n	8015e1e <_printf_float+0x112>

0801618c <_printf_common>:
 801618c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016190:	4691      	mov	r9, r2
 8016192:	461f      	mov	r7, r3
 8016194:	688a      	ldr	r2, [r1, #8]
 8016196:	690b      	ldr	r3, [r1, #16]
 8016198:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801619c:	4293      	cmp	r3, r2
 801619e:	bfb8      	it	lt
 80161a0:	4613      	movlt	r3, r2
 80161a2:	f8c9 3000 	str.w	r3, [r9]
 80161a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80161aa:	4606      	mov	r6, r0
 80161ac:	460c      	mov	r4, r1
 80161ae:	b112      	cbz	r2, 80161b6 <_printf_common+0x2a>
 80161b0:	3301      	adds	r3, #1
 80161b2:	f8c9 3000 	str.w	r3, [r9]
 80161b6:	6823      	ldr	r3, [r4, #0]
 80161b8:	0699      	lsls	r1, r3, #26
 80161ba:	bf42      	ittt	mi
 80161bc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80161c0:	3302      	addmi	r3, #2
 80161c2:	f8c9 3000 	strmi.w	r3, [r9]
 80161c6:	6825      	ldr	r5, [r4, #0]
 80161c8:	f015 0506 	ands.w	r5, r5, #6
 80161cc:	d107      	bne.n	80161de <_printf_common+0x52>
 80161ce:	f104 0a19 	add.w	sl, r4, #25
 80161d2:	68e3      	ldr	r3, [r4, #12]
 80161d4:	f8d9 2000 	ldr.w	r2, [r9]
 80161d8:	1a9b      	subs	r3, r3, r2
 80161da:	42ab      	cmp	r3, r5
 80161dc:	dc28      	bgt.n	8016230 <_printf_common+0xa4>
 80161de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80161e2:	6822      	ldr	r2, [r4, #0]
 80161e4:	3300      	adds	r3, #0
 80161e6:	bf18      	it	ne
 80161e8:	2301      	movne	r3, #1
 80161ea:	0692      	lsls	r2, r2, #26
 80161ec:	d42d      	bmi.n	801624a <_printf_common+0xbe>
 80161ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80161f2:	4639      	mov	r1, r7
 80161f4:	4630      	mov	r0, r6
 80161f6:	47c0      	blx	r8
 80161f8:	3001      	adds	r0, #1
 80161fa:	d020      	beq.n	801623e <_printf_common+0xb2>
 80161fc:	6823      	ldr	r3, [r4, #0]
 80161fe:	68e5      	ldr	r5, [r4, #12]
 8016200:	f8d9 2000 	ldr.w	r2, [r9]
 8016204:	f003 0306 	and.w	r3, r3, #6
 8016208:	2b04      	cmp	r3, #4
 801620a:	bf08      	it	eq
 801620c:	1aad      	subeq	r5, r5, r2
 801620e:	68a3      	ldr	r3, [r4, #8]
 8016210:	6922      	ldr	r2, [r4, #16]
 8016212:	bf0c      	ite	eq
 8016214:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016218:	2500      	movne	r5, #0
 801621a:	4293      	cmp	r3, r2
 801621c:	bfc4      	itt	gt
 801621e:	1a9b      	subgt	r3, r3, r2
 8016220:	18ed      	addgt	r5, r5, r3
 8016222:	f04f 0900 	mov.w	r9, #0
 8016226:	341a      	adds	r4, #26
 8016228:	454d      	cmp	r5, r9
 801622a:	d11a      	bne.n	8016262 <_printf_common+0xd6>
 801622c:	2000      	movs	r0, #0
 801622e:	e008      	b.n	8016242 <_printf_common+0xb6>
 8016230:	2301      	movs	r3, #1
 8016232:	4652      	mov	r2, sl
 8016234:	4639      	mov	r1, r7
 8016236:	4630      	mov	r0, r6
 8016238:	47c0      	blx	r8
 801623a:	3001      	adds	r0, #1
 801623c:	d103      	bne.n	8016246 <_printf_common+0xba>
 801623e:	f04f 30ff 	mov.w	r0, #4294967295
 8016242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016246:	3501      	adds	r5, #1
 8016248:	e7c3      	b.n	80161d2 <_printf_common+0x46>
 801624a:	18e1      	adds	r1, r4, r3
 801624c:	1c5a      	adds	r2, r3, #1
 801624e:	2030      	movs	r0, #48	; 0x30
 8016250:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8016254:	4422      	add	r2, r4
 8016256:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801625a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801625e:	3302      	adds	r3, #2
 8016260:	e7c5      	b.n	80161ee <_printf_common+0x62>
 8016262:	2301      	movs	r3, #1
 8016264:	4622      	mov	r2, r4
 8016266:	4639      	mov	r1, r7
 8016268:	4630      	mov	r0, r6
 801626a:	47c0      	blx	r8
 801626c:	3001      	adds	r0, #1
 801626e:	d0e6      	beq.n	801623e <_printf_common+0xb2>
 8016270:	f109 0901 	add.w	r9, r9, #1
 8016274:	e7d8      	b.n	8016228 <_printf_common+0x9c>
	...

08016278 <_printf_i>:
 8016278:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801627c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8016280:	460c      	mov	r4, r1
 8016282:	7e09      	ldrb	r1, [r1, #24]
 8016284:	b085      	sub	sp, #20
 8016286:	296e      	cmp	r1, #110	; 0x6e
 8016288:	4617      	mov	r7, r2
 801628a:	4606      	mov	r6, r0
 801628c:	4698      	mov	r8, r3
 801628e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016290:	f000 80b3 	beq.w	80163fa <_printf_i+0x182>
 8016294:	d822      	bhi.n	80162dc <_printf_i+0x64>
 8016296:	2963      	cmp	r1, #99	; 0x63
 8016298:	d036      	beq.n	8016308 <_printf_i+0x90>
 801629a:	d80a      	bhi.n	80162b2 <_printf_i+0x3a>
 801629c:	2900      	cmp	r1, #0
 801629e:	f000 80b9 	beq.w	8016414 <_printf_i+0x19c>
 80162a2:	2958      	cmp	r1, #88	; 0x58
 80162a4:	f000 8083 	beq.w	80163ae <_printf_i+0x136>
 80162a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80162ac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80162b0:	e032      	b.n	8016318 <_printf_i+0xa0>
 80162b2:	2964      	cmp	r1, #100	; 0x64
 80162b4:	d001      	beq.n	80162ba <_printf_i+0x42>
 80162b6:	2969      	cmp	r1, #105	; 0x69
 80162b8:	d1f6      	bne.n	80162a8 <_printf_i+0x30>
 80162ba:	6820      	ldr	r0, [r4, #0]
 80162bc:	6813      	ldr	r3, [r2, #0]
 80162be:	0605      	lsls	r5, r0, #24
 80162c0:	f103 0104 	add.w	r1, r3, #4
 80162c4:	d52a      	bpl.n	801631c <_printf_i+0xa4>
 80162c6:	681b      	ldr	r3, [r3, #0]
 80162c8:	6011      	str	r1, [r2, #0]
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	da03      	bge.n	80162d6 <_printf_i+0x5e>
 80162ce:	222d      	movs	r2, #45	; 0x2d
 80162d0:	425b      	negs	r3, r3
 80162d2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80162d6:	486f      	ldr	r0, [pc, #444]	; (8016494 <_printf_i+0x21c>)
 80162d8:	220a      	movs	r2, #10
 80162da:	e039      	b.n	8016350 <_printf_i+0xd8>
 80162dc:	2973      	cmp	r1, #115	; 0x73
 80162de:	f000 809d 	beq.w	801641c <_printf_i+0x1a4>
 80162e2:	d808      	bhi.n	80162f6 <_printf_i+0x7e>
 80162e4:	296f      	cmp	r1, #111	; 0x6f
 80162e6:	d020      	beq.n	801632a <_printf_i+0xb2>
 80162e8:	2970      	cmp	r1, #112	; 0x70
 80162ea:	d1dd      	bne.n	80162a8 <_printf_i+0x30>
 80162ec:	6823      	ldr	r3, [r4, #0]
 80162ee:	f043 0320 	orr.w	r3, r3, #32
 80162f2:	6023      	str	r3, [r4, #0]
 80162f4:	e003      	b.n	80162fe <_printf_i+0x86>
 80162f6:	2975      	cmp	r1, #117	; 0x75
 80162f8:	d017      	beq.n	801632a <_printf_i+0xb2>
 80162fa:	2978      	cmp	r1, #120	; 0x78
 80162fc:	d1d4      	bne.n	80162a8 <_printf_i+0x30>
 80162fe:	2378      	movs	r3, #120	; 0x78
 8016300:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016304:	4864      	ldr	r0, [pc, #400]	; (8016498 <_printf_i+0x220>)
 8016306:	e055      	b.n	80163b4 <_printf_i+0x13c>
 8016308:	6813      	ldr	r3, [r2, #0]
 801630a:	1d19      	adds	r1, r3, #4
 801630c:	681b      	ldr	r3, [r3, #0]
 801630e:	6011      	str	r1, [r2, #0]
 8016310:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016314:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016318:	2301      	movs	r3, #1
 801631a:	e08c      	b.n	8016436 <_printf_i+0x1be>
 801631c:	681b      	ldr	r3, [r3, #0]
 801631e:	6011      	str	r1, [r2, #0]
 8016320:	f010 0f40 	tst.w	r0, #64	; 0x40
 8016324:	bf18      	it	ne
 8016326:	b21b      	sxthne	r3, r3
 8016328:	e7cf      	b.n	80162ca <_printf_i+0x52>
 801632a:	6813      	ldr	r3, [r2, #0]
 801632c:	6825      	ldr	r5, [r4, #0]
 801632e:	1d18      	adds	r0, r3, #4
 8016330:	6010      	str	r0, [r2, #0]
 8016332:	0628      	lsls	r0, r5, #24
 8016334:	d501      	bpl.n	801633a <_printf_i+0xc2>
 8016336:	681b      	ldr	r3, [r3, #0]
 8016338:	e002      	b.n	8016340 <_printf_i+0xc8>
 801633a:	0668      	lsls	r0, r5, #25
 801633c:	d5fb      	bpl.n	8016336 <_printf_i+0xbe>
 801633e:	881b      	ldrh	r3, [r3, #0]
 8016340:	4854      	ldr	r0, [pc, #336]	; (8016494 <_printf_i+0x21c>)
 8016342:	296f      	cmp	r1, #111	; 0x6f
 8016344:	bf14      	ite	ne
 8016346:	220a      	movne	r2, #10
 8016348:	2208      	moveq	r2, #8
 801634a:	2100      	movs	r1, #0
 801634c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8016350:	6865      	ldr	r5, [r4, #4]
 8016352:	60a5      	str	r5, [r4, #8]
 8016354:	2d00      	cmp	r5, #0
 8016356:	f2c0 8095 	blt.w	8016484 <_printf_i+0x20c>
 801635a:	6821      	ldr	r1, [r4, #0]
 801635c:	f021 0104 	bic.w	r1, r1, #4
 8016360:	6021      	str	r1, [r4, #0]
 8016362:	2b00      	cmp	r3, #0
 8016364:	d13d      	bne.n	80163e2 <_printf_i+0x16a>
 8016366:	2d00      	cmp	r5, #0
 8016368:	f040 808e 	bne.w	8016488 <_printf_i+0x210>
 801636c:	4665      	mov	r5, ip
 801636e:	2a08      	cmp	r2, #8
 8016370:	d10b      	bne.n	801638a <_printf_i+0x112>
 8016372:	6823      	ldr	r3, [r4, #0]
 8016374:	07db      	lsls	r3, r3, #31
 8016376:	d508      	bpl.n	801638a <_printf_i+0x112>
 8016378:	6923      	ldr	r3, [r4, #16]
 801637a:	6862      	ldr	r2, [r4, #4]
 801637c:	429a      	cmp	r2, r3
 801637e:	bfde      	ittt	le
 8016380:	2330      	movle	r3, #48	; 0x30
 8016382:	f805 3c01 	strble.w	r3, [r5, #-1]
 8016386:	f105 35ff 	addle.w	r5, r5, #4294967295
 801638a:	ebac 0305 	sub.w	r3, ip, r5
 801638e:	6123      	str	r3, [r4, #16]
 8016390:	f8cd 8000 	str.w	r8, [sp]
 8016394:	463b      	mov	r3, r7
 8016396:	aa03      	add	r2, sp, #12
 8016398:	4621      	mov	r1, r4
 801639a:	4630      	mov	r0, r6
 801639c:	f7ff fef6 	bl	801618c <_printf_common>
 80163a0:	3001      	adds	r0, #1
 80163a2:	d14d      	bne.n	8016440 <_printf_i+0x1c8>
 80163a4:	f04f 30ff 	mov.w	r0, #4294967295
 80163a8:	b005      	add	sp, #20
 80163aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80163ae:	4839      	ldr	r0, [pc, #228]	; (8016494 <_printf_i+0x21c>)
 80163b0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80163b4:	6813      	ldr	r3, [r2, #0]
 80163b6:	6821      	ldr	r1, [r4, #0]
 80163b8:	1d1d      	adds	r5, r3, #4
 80163ba:	681b      	ldr	r3, [r3, #0]
 80163bc:	6015      	str	r5, [r2, #0]
 80163be:	060a      	lsls	r2, r1, #24
 80163c0:	d50b      	bpl.n	80163da <_printf_i+0x162>
 80163c2:	07ca      	lsls	r2, r1, #31
 80163c4:	bf44      	itt	mi
 80163c6:	f041 0120 	orrmi.w	r1, r1, #32
 80163ca:	6021      	strmi	r1, [r4, #0]
 80163cc:	b91b      	cbnz	r3, 80163d6 <_printf_i+0x15e>
 80163ce:	6822      	ldr	r2, [r4, #0]
 80163d0:	f022 0220 	bic.w	r2, r2, #32
 80163d4:	6022      	str	r2, [r4, #0]
 80163d6:	2210      	movs	r2, #16
 80163d8:	e7b7      	b.n	801634a <_printf_i+0xd2>
 80163da:	064d      	lsls	r5, r1, #25
 80163dc:	bf48      	it	mi
 80163de:	b29b      	uxthmi	r3, r3
 80163e0:	e7ef      	b.n	80163c2 <_printf_i+0x14a>
 80163e2:	4665      	mov	r5, ip
 80163e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80163e8:	fb02 3311 	mls	r3, r2, r1, r3
 80163ec:	5cc3      	ldrb	r3, [r0, r3]
 80163ee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80163f2:	460b      	mov	r3, r1
 80163f4:	2900      	cmp	r1, #0
 80163f6:	d1f5      	bne.n	80163e4 <_printf_i+0x16c>
 80163f8:	e7b9      	b.n	801636e <_printf_i+0xf6>
 80163fa:	6813      	ldr	r3, [r2, #0]
 80163fc:	6825      	ldr	r5, [r4, #0]
 80163fe:	6961      	ldr	r1, [r4, #20]
 8016400:	1d18      	adds	r0, r3, #4
 8016402:	6010      	str	r0, [r2, #0]
 8016404:	0628      	lsls	r0, r5, #24
 8016406:	681b      	ldr	r3, [r3, #0]
 8016408:	d501      	bpl.n	801640e <_printf_i+0x196>
 801640a:	6019      	str	r1, [r3, #0]
 801640c:	e002      	b.n	8016414 <_printf_i+0x19c>
 801640e:	066a      	lsls	r2, r5, #25
 8016410:	d5fb      	bpl.n	801640a <_printf_i+0x192>
 8016412:	8019      	strh	r1, [r3, #0]
 8016414:	2300      	movs	r3, #0
 8016416:	6123      	str	r3, [r4, #16]
 8016418:	4665      	mov	r5, ip
 801641a:	e7b9      	b.n	8016390 <_printf_i+0x118>
 801641c:	6813      	ldr	r3, [r2, #0]
 801641e:	1d19      	adds	r1, r3, #4
 8016420:	6011      	str	r1, [r2, #0]
 8016422:	681d      	ldr	r5, [r3, #0]
 8016424:	6862      	ldr	r2, [r4, #4]
 8016426:	2100      	movs	r1, #0
 8016428:	4628      	mov	r0, r5
 801642a:	f7f1 fe11 	bl	8008050 <memchr>
 801642e:	b108      	cbz	r0, 8016434 <_printf_i+0x1bc>
 8016430:	1b40      	subs	r0, r0, r5
 8016432:	6060      	str	r0, [r4, #4]
 8016434:	6863      	ldr	r3, [r4, #4]
 8016436:	6123      	str	r3, [r4, #16]
 8016438:	2300      	movs	r3, #0
 801643a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801643e:	e7a7      	b.n	8016390 <_printf_i+0x118>
 8016440:	6923      	ldr	r3, [r4, #16]
 8016442:	462a      	mov	r2, r5
 8016444:	4639      	mov	r1, r7
 8016446:	4630      	mov	r0, r6
 8016448:	47c0      	blx	r8
 801644a:	3001      	adds	r0, #1
 801644c:	d0aa      	beq.n	80163a4 <_printf_i+0x12c>
 801644e:	6823      	ldr	r3, [r4, #0]
 8016450:	079b      	lsls	r3, r3, #30
 8016452:	d413      	bmi.n	801647c <_printf_i+0x204>
 8016454:	68e0      	ldr	r0, [r4, #12]
 8016456:	9b03      	ldr	r3, [sp, #12]
 8016458:	4298      	cmp	r0, r3
 801645a:	bfb8      	it	lt
 801645c:	4618      	movlt	r0, r3
 801645e:	e7a3      	b.n	80163a8 <_printf_i+0x130>
 8016460:	2301      	movs	r3, #1
 8016462:	464a      	mov	r2, r9
 8016464:	4639      	mov	r1, r7
 8016466:	4630      	mov	r0, r6
 8016468:	47c0      	blx	r8
 801646a:	3001      	adds	r0, #1
 801646c:	d09a      	beq.n	80163a4 <_printf_i+0x12c>
 801646e:	3501      	adds	r5, #1
 8016470:	68e3      	ldr	r3, [r4, #12]
 8016472:	9a03      	ldr	r2, [sp, #12]
 8016474:	1a9b      	subs	r3, r3, r2
 8016476:	42ab      	cmp	r3, r5
 8016478:	dcf2      	bgt.n	8016460 <_printf_i+0x1e8>
 801647a:	e7eb      	b.n	8016454 <_printf_i+0x1dc>
 801647c:	2500      	movs	r5, #0
 801647e:	f104 0919 	add.w	r9, r4, #25
 8016482:	e7f5      	b.n	8016470 <_printf_i+0x1f8>
 8016484:	2b00      	cmp	r3, #0
 8016486:	d1ac      	bne.n	80163e2 <_printf_i+0x16a>
 8016488:	7803      	ldrb	r3, [r0, #0]
 801648a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801648e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016492:	e76c      	b.n	801636e <_printf_i+0xf6>
 8016494:	08018496 	.word	0x08018496
 8016498:	080184a7 	.word	0x080184a7

0801649c <iprintf>:
 801649c:	b40f      	push	{r0, r1, r2, r3}
 801649e:	4b0a      	ldr	r3, [pc, #40]	; (80164c8 <iprintf+0x2c>)
 80164a0:	b513      	push	{r0, r1, r4, lr}
 80164a2:	681c      	ldr	r4, [r3, #0]
 80164a4:	b124      	cbz	r4, 80164b0 <iprintf+0x14>
 80164a6:	69a3      	ldr	r3, [r4, #24]
 80164a8:	b913      	cbnz	r3, 80164b0 <iprintf+0x14>
 80164aa:	4620      	mov	r0, r4
 80164ac:	f001 f868 	bl	8017580 <__sinit>
 80164b0:	ab05      	add	r3, sp, #20
 80164b2:	9a04      	ldr	r2, [sp, #16]
 80164b4:	68a1      	ldr	r1, [r4, #8]
 80164b6:	9301      	str	r3, [sp, #4]
 80164b8:	4620      	mov	r0, r4
 80164ba:	f001 fd21 	bl	8017f00 <_vfiprintf_r>
 80164be:	b002      	add	sp, #8
 80164c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80164c4:	b004      	add	sp, #16
 80164c6:	4770      	bx	lr
 80164c8:	20000080 	.word	0x20000080

080164cc <_puts_r>:
 80164cc:	b570      	push	{r4, r5, r6, lr}
 80164ce:	460e      	mov	r6, r1
 80164d0:	4605      	mov	r5, r0
 80164d2:	b118      	cbz	r0, 80164dc <_puts_r+0x10>
 80164d4:	6983      	ldr	r3, [r0, #24]
 80164d6:	b90b      	cbnz	r3, 80164dc <_puts_r+0x10>
 80164d8:	f001 f852 	bl	8017580 <__sinit>
 80164dc:	69ab      	ldr	r3, [r5, #24]
 80164de:	68ac      	ldr	r4, [r5, #8]
 80164e0:	b913      	cbnz	r3, 80164e8 <_puts_r+0x1c>
 80164e2:	4628      	mov	r0, r5
 80164e4:	f001 f84c 	bl	8017580 <__sinit>
 80164e8:	4b23      	ldr	r3, [pc, #140]	; (8016578 <_puts_r+0xac>)
 80164ea:	429c      	cmp	r4, r3
 80164ec:	d117      	bne.n	801651e <_puts_r+0x52>
 80164ee:	686c      	ldr	r4, [r5, #4]
 80164f0:	89a3      	ldrh	r3, [r4, #12]
 80164f2:	071b      	lsls	r3, r3, #28
 80164f4:	d51d      	bpl.n	8016532 <_puts_r+0x66>
 80164f6:	6923      	ldr	r3, [r4, #16]
 80164f8:	b1db      	cbz	r3, 8016532 <_puts_r+0x66>
 80164fa:	3e01      	subs	r6, #1
 80164fc:	68a3      	ldr	r3, [r4, #8]
 80164fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8016502:	3b01      	subs	r3, #1
 8016504:	60a3      	str	r3, [r4, #8]
 8016506:	b9e9      	cbnz	r1, 8016544 <_puts_r+0x78>
 8016508:	2b00      	cmp	r3, #0
 801650a:	da2e      	bge.n	801656a <_puts_r+0x9e>
 801650c:	4622      	mov	r2, r4
 801650e:	210a      	movs	r1, #10
 8016510:	4628      	mov	r0, r5
 8016512:	f000 f83f 	bl	8016594 <__swbuf_r>
 8016516:	3001      	adds	r0, #1
 8016518:	d011      	beq.n	801653e <_puts_r+0x72>
 801651a:	200a      	movs	r0, #10
 801651c:	e011      	b.n	8016542 <_puts_r+0x76>
 801651e:	4b17      	ldr	r3, [pc, #92]	; (801657c <_puts_r+0xb0>)
 8016520:	429c      	cmp	r4, r3
 8016522:	d101      	bne.n	8016528 <_puts_r+0x5c>
 8016524:	68ac      	ldr	r4, [r5, #8]
 8016526:	e7e3      	b.n	80164f0 <_puts_r+0x24>
 8016528:	4b15      	ldr	r3, [pc, #84]	; (8016580 <_puts_r+0xb4>)
 801652a:	429c      	cmp	r4, r3
 801652c:	bf08      	it	eq
 801652e:	68ec      	ldreq	r4, [r5, #12]
 8016530:	e7de      	b.n	80164f0 <_puts_r+0x24>
 8016532:	4621      	mov	r1, r4
 8016534:	4628      	mov	r0, r5
 8016536:	f000 f87f 	bl	8016638 <__swsetup_r>
 801653a:	2800      	cmp	r0, #0
 801653c:	d0dd      	beq.n	80164fa <_puts_r+0x2e>
 801653e:	f04f 30ff 	mov.w	r0, #4294967295
 8016542:	bd70      	pop	{r4, r5, r6, pc}
 8016544:	2b00      	cmp	r3, #0
 8016546:	da04      	bge.n	8016552 <_puts_r+0x86>
 8016548:	69a2      	ldr	r2, [r4, #24]
 801654a:	429a      	cmp	r2, r3
 801654c:	dc06      	bgt.n	801655c <_puts_r+0x90>
 801654e:	290a      	cmp	r1, #10
 8016550:	d004      	beq.n	801655c <_puts_r+0x90>
 8016552:	6823      	ldr	r3, [r4, #0]
 8016554:	1c5a      	adds	r2, r3, #1
 8016556:	6022      	str	r2, [r4, #0]
 8016558:	7019      	strb	r1, [r3, #0]
 801655a:	e7cf      	b.n	80164fc <_puts_r+0x30>
 801655c:	4622      	mov	r2, r4
 801655e:	4628      	mov	r0, r5
 8016560:	f000 f818 	bl	8016594 <__swbuf_r>
 8016564:	3001      	adds	r0, #1
 8016566:	d1c9      	bne.n	80164fc <_puts_r+0x30>
 8016568:	e7e9      	b.n	801653e <_puts_r+0x72>
 801656a:	6823      	ldr	r3, [r4, #0]
 801656c:	200a      	movs	r0, #10
 801656e:	1c5a      	adds	r2, r3, #1
 8016570:	6022      	str	r2, [r4, #0]
 8016572:	7018      	strb	r0, [r3, #0]
 8016574:	e7e5      	b.n	8016542 <_puts_r+0x76>
 8016576:	bf00      	nop
 8016578:	080184e8 	.word	0x080184e8
 801657c:	08018508 	.word	0x08018508
 8016580:	080184c8 	.word	0x080184c8

08016584 <puts>:
 8016584:	4b02      	ldr	r3, [pc, #8]	; (8016590 <puts+0xc>)
 8016586:	4601      	mov	r1, r0
 8016588:	6818      	ldr	r0, [r3, #0]
 801658a:	f7ff bf9f 	b.w	80164cc <_puts_r>
 801658e:	bf00      	nop
 8016590:	20000080 	.word	0x20000080

08016594 <__swbuf_r>:
 8016594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016596:	460e      	mov	r6, r1
 8016598:	4614      	mov	r4, r2
 801659a:	4605      	mov	r5, r0
 801659c:	b118      	cbz	r0, 80165a6 <__swbuf_r+0x12>
 801659e:	6983      	ldr	r3, [r0, #24]
 80165a0:	b90b      	cbnz	r3, 80165a6 <__swbuf_r+0x12>
 80165a2:	f000 ffed 	bl	8017580 <__sinit>
 80165a6:	4b21      	ldr	r3, [pc, #132]	; (801662c <__swbuf_r+0x98>)
 80165a8:	429c      	cmp	r4, r3
 80165aa:	d12a      	bne.n	8016602 <__swbuf_r+0x6e>
 80165ac:	686c      	ldr	r4, [r5, #4]
 80165ae:	69a3      	ldr	r3, [r4, #24]
 80165b0:	60a3      	str	r3, [r4, #8]
 80165b2:	89a3      	ldrh	r3, [r4, #12]
 80165b4:	071a      	lsls	r2, r3, #28
 80165b6:	d52e      	bpl.n	8016616 <__swbuf_r+0x82>
 80165b8:	6923      	ldr	r3, [r4, #16]
 80165ba:	b363      	cbz	r3, 8016616 <__swbuf_r+0x82>
 80165bc:	6923      	ldr	r3, [r4, #16]
 80165be:	6820      	ldr	r0, [r4, #0]
 80165c0:	1ac0      	subs	r0, r0, r3
 80165c2:	6963      	ldr	r3, [r4, #20]
 80165c4:	b2f6      	uxtb	r6, r6
 80165c6:	4283      	cmp	r3, r0
 80165c8:	4637      	mov	r7, r6
 80165ca:	dc04      	bgt.n	80165d6 <__swbuf_r+0x42>
 80165cc:	4621      	mov	r1, r4
 80165ce:	4628      	mov	r0, r5
 80165d0:	f000 ff6c 	bl	80174ac <_fflush_r>
 80165d4:	bb28      	cbnz	r0, 8016622 <__swbuf_r+0x8e>
 80165d6:	68a3      	ldr	r3, [r4, #8]
 80165d8:	3b01      	subs	r3, #1
 80165da:	60a3      	str	r3, [r4, #8]
 80165dc:	6823      	ldr	r3, [r4, #0]
 80165de:	1c5a      	adds	r2, r3, #1
 80165e0:	6022      	str	r2, [r4, #0]
 80165e2:	701e      	strb	r6, [r3, #0]
 80165e4:	6963      	ldr	r3, [r4, #20]
 80165e6:	3001      	adds	r0, #1
 80165e8:	4283      	cmp	r3, r0
 80165ea:	d004      	beq.n	80165f6 <__swbuf_r+0x62>
 80165ec:	89a3      	ldrh	r3, [r4, #12]
 80165ee:	07db      	lsls	r3, r3, #31
 80165f0:	d519      	bpl.n	8016626 <__swbuf_r+0x92>
 80165f2:	2e0a      	cmp	r6, #10
 80165f4:	d117      	bne.n	8016626 <__swbuf_r+0x92>
 80165f6:	4621      	mov	r1, r4
 80165f8:	4628      	mov	r0, r5
 80165fa:	f000 ff57 	bl	80174ac <_fflush_r>
 80165fe:	b190      	cbz	r0, 8016626 <__swbuf_r+0x92>
 8016600:	e00f      	b.n	8016622 <__swbuf_r+0x8e>
 8016602:	4b0b      	ldr	r3, [pc, #44]	; (8016630 <__swbuf_r+0x9c>)
 8016604:	429c      	cmp	r4, r3
 8016606:	d101      	bne.n	801660c <__swbuf_r+0x78>
 8016608:	68ac      	ldr	r4, [r5, #8]
 801660a:	e7d0      	b.n	80165ae <__swbuf_r+0x1a>
 801660c:	4b09      	ldr	r3, [pc, #36]	; (8016634 <__swbuf_r+0xa0>)
 801660e:	429c      	cmp	r4, r3
 8016610:	bf08      	it	eq
 8016612:	68ec      	ldreq	r4, [r5, #12]
 8016614:	e7cb      	b.n	80165ae <__swbuf_r+0x1a>
 8016616:	4621      	mov	r1, r4
 8016618:	4628      	mov	r0, r5
 801661a:	f000 f80d 	bl	8016638 <__swsetup_r>
 801661e:	2800      	cmp	r0, #0
 8016620:	d0cc      	beq.n	80165bc <__swbuf_r+0x28>
 8016622:	f04f 37ff 	mov.w	r7, #4294967295
 8016626:	4638      	mov	r0, r7
 8016628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801662a:	bf00      	nop
 801662c:	080184e8 	.word	0x080184e8
 8016630:	08018508 	.word	0x08018508
 8016634:	080184c8 	.word	0x080184c8

08016638 <__swsetup_r>:
 8016638:	4b32      	ldr	r3, [pc, #200]	; (8016704 <__swsetup_r+0xcc>)
 801663a:	b570      	push	{r4, r5, r6, lr}
 801663c:	681d      	ldr	r5, [r3, #0]
 801663e:	4606      	mov	r6, r0
 8016640:	460c      	mov	r4, r1
 8016642:	b125      	cbz	r5, 801664e <__swsetup_r+0x16>
 8016644:	69ab      	ldr	r3, [r5, #24]
 8016646:	b913      	cbnz	r3, 801664e <__swsetup_r+0x16>
 8016648:	4628      	mov	r0, r5
 801664a:	f000 ff99 	bl	8017580 <__sinit>
 801664e:	4b2e      	ldr	r3, [pc, #184]	; (8016708 <__swsetup_r+0xd0>)
 8016650:	429c      	cmp	r4, r3
 8016652:	d10f      	bne.n	8016674 <__swsetup_r+0x3c>
 8016654:	686c      	ldr	r4, [r5, #4]
 8016656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801665a:	b29a      	uxth	r2, r3
 801665c:	0715      	lsls	r5, r2, #28
 801665e:	d42c      	bmi.n	80166ba <__swsetup_r+0x82>
 8016660:	06d0      	lsls	r0, r2, #27
 8016662:	d411      	bmi.n	8016688 <__swsetup_r+0x50>
 8016664:	2209      	movs	r2, #9
 8016666:	6032      	str	r2, [r6, #0]
 8016668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801666c:	81a3      	strh	r3, [r4, #12]
 801666e:	f04f 30ff 	mov.w	r0, #4294967295
 8016672:	e03e      	b.n	80166f2 <__swsetup_r+0xba>
 8016674:	4b25      	ldr	r3, [pc, #148]	; (801670c <__swsetup_r+0xd4>)
 8016676:	429c      	cmp	r4, r3
 8016678:	d101      	bne.n	801667e <__swsetup_r+0x46>
 801667a:	68ac      	ldr	r4, [r5, #8]
 801667c:	e7eb      	b.n	8016656 <__swsetup_r+0x1e>
 801667e:	4b24      	ldr	r3, [pc, #144]	; (8016710 <__swsetup_r+0xd8>)
 8016680:	429c      	cmp	r4, r3
 8016682:	bf08      	it	eq
 8016684:	68ec      	ldreq	r4, [r5, #12]
 8016686:	e7e6      	b.n	8016656 <__swsetup_r+0x1e>
 8016688:	0751      	lsls	r1, r2, #29
 801668a:	d512      	bpl.n	80166b2 <__swsetup_r+0x7a>
 801668c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801668e:	b141      	cbz	r1, 80166a2 <__swsetup_r+0x6a>
 8016690:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016694:	4299      	cmp	r1, r3
 8016696:	d002      	beq.n	801669e <__swsetup_r+0x66>
 8016698:	4630      	mov	r0, r6
 801669a:	f001 fb5f 	bl	8017d5c <_free_r>
 801669e:	2300      	movs	r3, #0
 80166a0:	6363      	str	r3, [r4, #52]	; 0x34
 80166a2:	89a3      	ldrh	r3, [r4, #12]
 80166a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80166a8:	81a3      	strh	r3, [r4, #12]
 80166aa:	2300      	movs	r3, #0
 80166ac:	6063      	str	r3, [r4, #4]
 80166ae:	6923      	ldr	r3, [r4, #16]
 80166b0:	6023      	str	r3, [r4, #0]
 80166b2:	89a3      	ldrh	r3, [r4, #12]
 80166b4:	f043 0308 	orr.w	r3, r3, #8
 80166b8:	81a3      	strh	r3, [r4, #12]
 80166ba:	6923      	ldr	r3, [r4, #16]
 80166bc:	b94b      	cbnz	r3, 80166d2 <__swsetup_r+0x9a>
 80166be:	89a3      	ldrh	r3, [r4, #12]
 80166c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80166c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80166c8:	d003      	beq.n	80166d2 <__swsetup_r+0x9a>
 80166ca:	4621      	mov	r1, r4
 80166cc:	4630      	mov	r0, r6
 80166ce:	f001 f813 	bl	80176f8 <__smakebuf_r>
 80166d2:	89a2      	ldrh	r2, [r4, #12]
 80166d4:	f012 0301 	ands.w	r3, r2, #1
 80166d8:	d00c      	beq.n	80166f4 <__swsetup_r+0xbc>
 80166da:	2300      	movs	r3, #0
 80166dc:	60a3      	str	r3, [r4, #8]
 80166de:	6963      	ldr	r3, [r4, #20]
 80166e0:	425b      	negs	r3, r3
 80166e2:	61a3      	str	r3, [r4, #24]
 80166e4:	6923      	ldr	r3, [r4, #16]
 80166e6:	b953      	cbnz	r3, 80166fe <__swsetup_r+0xc6>
 80166e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80166ec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80166f0:	d1ba      	bne.n	8016668 <__swsetup_r+0x30>
 80166f2:	bd70      	pop	{r4, r5, r6, pc}
 80166f4:	0792      	lsls	r2, r2, #30
 80166f6:	bf58      	it	pl
 80166f8:	6963      	ldrpl	r3, [r4, #20]
 80166fa:	60a3      	str	r3, [r4, #8]
 80166fc:	e7f2      	b.n	80166e4 <__swsetup_r+0xac>
 80166fe:	2000      	movs	r0, #0
 8016700:	e7f7      	b.n	80166f2 <__swsetup_r+0xba>
 8016702:	bf00      	nop
 8016704:	20000080 	.word	0x20000080
 8016708:	080184e8 	.word	0x080184e8
 801670c:	08018508 	.word	0x08018508
 8016710:	080184c8 	.word	0x080184c8

08016714 <quorem>:
 8016714:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016718:	6903      	ldr	r3, [r0, #16]
 801671a:	690c      	ldr	r4, [r1, #16]
 801671c:	42a3      	cmp	r3, r4
 801671e:	4680      	mov	r8, r0
 8016720:	f2c0 8082 	blt.w	8016828 <quorem+0x114>
 8016724:	3c01      	subs	r4, #1
 8016726:	f101 0714 	add.w	r7, r1, #20
 801672a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801672e:	f100 0614 	add.w	r6, r0, #20
 8016732:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8016736:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801673a:	eb06 030c 	add.w	r3, r6, ip
 801673e:	3501      	adds	r5, #1
 8016740:	eb07 090c 	add.w	r9, r7, ip
 8016744:	9301      	str	r3, [sp, #4]
 8016746:	fbb0 f5f5 	udiv	r5, r0, r5
 801674a:	b395      	cbz	r5, 80167b2 <quorem+0x9e>
 801674c:	f04f 0a00 	mov.w	sl, #0
 8016750:	4638      	mov	r0, r7
 8016752:	46b6      	mov	lr, r6
 8016754:	46d3      	mov	fp, sl
 8016756:	f850 2b04 	ldr.w	r2, [r0], #4
 801675a:	b293      	uxth	r3, r2
 801675c:	fb05 a303 	mla	r3, r5, r3, sl
 8016760:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016764:	b29b      	uxth	r3, r3
 8016766:	ebab 0303 	sub.w	r3, fp, r3
 801676a:	0c12      	lsrs	r2, r2, #16
 801676c:	f8de b000 	ldr.w	fp, [lr]
 8016770:	fb05 a202 	mla	r2, r5, r2, sl
 8016774:	fa13 f38b 	uxtah	r3, r3, fp
 8016778:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801677c:	fa1f fb82 	uxth.w	fp, r2
 8016780:	f8de 2000 	ldr.w	r2, [lr]
 8016784:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8016788:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801678c:	b29b      	uxth	r3, r3
 801678e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016792:	4581      	cmp	r9, r0
 8016794:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8016798:	f84e 3b04 	str.w	r3, [lr], #4
 801679c:	d2db      	bcs.n	8016756 <quorem+0x42>
 801679e:	f856 300c 	ldr.w	r3, [r6, ip]
 80167a2:	b933      	cbnz	r3, 80167b2 <quorem+0x9e>
 80167a4:	9b01      	ldr	r3, [sp, #4]
 80167a6:	3b04      	subs	r3, #4
 80167a8:	429e      	cmp	r6, r3
 80167aa:	461a      	mov	r2, r3
 80167ac:	d330      	bcc.n	8016810 <quorem+0xfc>
 80167ae:	f8c8 4010 	str.w	r4, [r8, #16]
 80167b2:	4640      	mov	r0, r8
 80167b4:	f001 f9fe 	bl	8017bb4 <__mcmp>
 80167b8:	2800      	cmp	r0, #0
 80167ba:	db25      	blt.n	8016808 <quorem+0xf4>
 80167bc:	3501      	adds	r5, #1
 80167be:	4630      	mov	r0, r6
 80167c0:	f04f 0c00 	mov.w	ip, #0
 80167c4:	f857 2b04 	ldr.w	r2, [r7], #4
 80167c8:	f8d0 e000 	ldr.w	lr, [r0]
 80167cc:	b293      	uxth	r3, r2
 80167ce:	ebac 0303 	sub.w	r3, ip, r3
 80167d2:	0c12      	lsrs	r2, r2, #16
 80167d4:	fa13 f38e 	uxtah	r3, r3, lr
 80167d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80167dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80167e0:	b29b      	uxth	r3, r3
 80167e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80167e6:	45b9      	cmp	r9, r7
 80167e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80167ec:	f840 3b04 	str.w	r3, [r0], #4
 80167f0:	d2e8      	bcs.n	80167c4 <quorem+0xb0>
 80167f2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80167f6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80167fa:	b92a      	cbnz	r2, 8016808 <quorem+0xf4>
 80167fc:	3b04      	subs	r3, #4
 80167fe:	429e      	cmp	r6, r3
 8016800:	461a      	mov	r2, r3
 8016802:	d30b      	bcc.n	801681c <quorem+0x108>
 8016804:	f8c8 4010 	str.w	r4, [r8, #16]
 8016808:	4628      	mov	r0, r5
 801680a:	b003      	add	sp, #12
 801680c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016810:	6812      	ldr	r2, [r2, #0]
 8016812:	3b04      	subs	r3, #4
 8016814:	2a00      	cmp	r2, #0
 8016816:	d1ca      	bne.n	80167ae <quorem+0x9a>
 8016818:	3c01      	subs	r4, #1
 801681a:	e7c5      	b.n	80167a8 <quorem+0x94>
 801681c:	6812      	ldr	r2, [r2, #0]
 801681e:	3b04      	subs	r3, #4
 8016820:	2a00      	cmp	r2, #0
 8016822:	d1ef      	bne.n	8016804 <quorem+0xf0>
 8016824:	3c01      	subs	r4, #1
 8016826:	e7ea      	b.n	80167fe <quorem+0xea>
 8016828:	2000      	movs	r0, #0
 801682a:	e7ee      	b.n	801680a <quorem+0xf6>
 801682c:	0000      	movs	r0, r0
	...

08016830 <_dtoa_r>:
 8016830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016834:	ec57 6b10 	vmov	r6, r7, d0
 8016838:	b097      	sub	sp, #92	; 0x5c
 801683a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801683c:	9106      	str	r1, [sp, #24]
 801683e:	4604      	mov	r4, r0
 8016840:	920b      	str	r2, [sp, #44]	; 0x2c
 8016842:	9312      	str	r3, [sp, #72]	; 0x48
 8016844:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8016848:	e9cd 6700 	strd	r6, r7, [sp]
 801684c:	b93d      	cbnz	r5, 801685e <_dtoa_r+0x2e>
 801684e:	2010      	movs	r0, #16
 8016850:	f000 ff92 	bl	8017778 <malloc>
 8016854:	6260      	str	r0, [r4, #36]	; 0x24
 8016856:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801685a:	6005      	str	r5, [r0, #0]
 801685c:	60c5      	str	r5, [r0, #12]
 801685e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016860:	6819      	ldr	r1, [r3, #0]
 8016862:	b151      	cbz	r1, 801687a <_dtoa_r+0x4a>
 8016864:	685a      	ldr	r2, [r3, #4]
 8016866:	604a      	str	r2, [r1, #4]
 8016868:	2301      	movs	r3, #1
 801686a:	4093      	lsls	r3, r2
 801686c:	608b      	str	r3, [r1, #8]
 801686e:	4620      	mov	r0, r4
 8016870:	f000 ffbe 	bl	80177f0 <_Bfree>
 8016874:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016876:	2200      	movs	r2, #0
 8016878:	601a      	str	r2, [r3, #0]
 801687a:	1e3b      	subs	r3, r7, #0
 801687c:	bfbb      	ittet	lt
 801687e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8016882:	9301      	strlt	r3, [sp, #4]
 8016884:	2300      	movge	r3, #0
 8016886:	2201      	movlt	r2, #1
 8016888:	bfac      	ite	ge
 801688a:	f8c8 3000 	strge.w	r3, [r8]
 801688e:	f8c8 2000 	strlt.w	r2, [r8]
 8016892:	4baf      	ldr	r3, [pc, #700]	; (8016b50 <_dtoa_r+0x320>)
 8016894:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8016898:	ea33 0308 	bics.w	r3, r3, r8
 801689c:	d114      	bne.n	80168c8 <_dtoa_r+0x98>
 801689e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80168a0:	f242 730f 	movw	r3, #9999	; 0x270f
 80168a4:	6013      	str	r3, [r2, #0]
 80168a6:	9b00      	ldr	r3, [sp, #0]
 80168a8:	b923      	cbnz	r3, 80168b4 <_dtoa_r+0x84>
 80168aa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80168ae:	2800      	cmp	r0, #0
 80168b0:	f000 8542 	beq.w	8017338 <_dtoa_r+0xb08>
 80168b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80168b6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8016b64 <_dtoa_r+0x334>
 80168ba:	2b00      	cmp	r3, #0
 80168bc:	f000 8544 	beq.w	8017348 <_dtoa_r+0xb18>
 80168c0:	f10b 0303 	add.w	r3, fp, #3
 80168c4:	f000 bd3e 	b.w	8017344 <_dtoa_r+0xb14>
 80168c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80168cc:	2200      	movs	r2, #0
 80168ce:	2300      	movs	r3, #0
 80168d0:	4630      	mov	r0, r6
 80168d2:	4639      	mov	r1, r7
 80168d4:	f7f2 f830 	bl	8008938 <__aeabi_dcmpeq>
 80168d8:	4681      	mov	r9, r0
 80168da:	b168      	cbz	r0, 80168f8 <_dtoa_r+0xc8>
 80168dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80168de:	2301      	movs	r3, #1
 80168e0:	6013      	str	r3, [r2, #0]
 80168e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	f000 8524 	beq.w	8017332 <_dtoa_r+0xb02>
 80168ea:	4b9a      	ldr	r3, [pc, #616]	; (8016b54 <_dtoa_r+0x324>)
 80168ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80168ee:	f103 3bff 	add.w	fp, r3, #4294967295
 80168f2:	6013      	str	r3, [r2, #0]
 80168f4:	f000 bd28 	b.w	8017348 <_dtoa_r+0xb18>
 80168f8:	aa14      	add	r2, sp, #80	; 0x50
 80168fa:	a915      	add	r1, sp, #84	; 0x54
 80168fc:	ec47 6b10 	vmov	d0, r6, r7
 8016900:	4620      	mov	r0, r4
 8016902:	f001 f9ce 	bl	8017ca2 <__d2b>
 8016906:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801690a:	9004      	str	r0, [sp, #16]
 801690c:	2d00      	cmp	r5, #0
 801690e:	d07c      	beq.n	8016a0a <_dtoa_r+0x1da>
 8016910:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8016914:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8016918:	46b2      	mov	sl, r6
 801691a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 801691e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8016922:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8016926:	2200      	movs	r2, #0
 8016928:	4b8b      	ldr	r3, [pc, #556]	; (8016b58 <_dtoa_r+0x328>)
 801692a:	4650      	mov	r0, sl
 801692c:	4659      	mov	r1, fp
 801692e:	f7f1 fbe3 	bl	80080f8 <__aeabi_dsub>
 8016932:	a381      	add	r3, pc, #516	; (adr r3, 8016b38 <_dtoa_r+0x308>)
 8016934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016938:	f7f1 fd96 	bl	8008468 <__aeabi_dmul>
 801693c:	a380      	add	r3, pc, #512	; (adr r3, 8016b40 <_dtoa_r+0x310>)
 801693e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016942:	f7f1 fbdb 	bl	80080fc <__adddf3>
 8016946:	4606      	mov	r6, r0
 8016948:	4628      	mov	r0, r5
 801694a:	460f      	mov	r7, r1
 801694c:	f7f1 fd22 	bl	8008394 <__aeabi_i2d>
 8016950:	a37d      	add	r3, pc, #500	; (adr r3, 8016b48 <_dtoa_r+0x318>)
 8016952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016956:	f7f1 fd87 	bl	8008468 <__aeabi_dmul>
 801695a:	4602      	mov	r2, r0
 801695c:	460b      	mov	r3, r1
 801695e:	4630      	mov	r0, r6
 8016960:	4639      	mov	r1, r7
 8016962:	f7f1 fbcb 	bl	80080fc <__adddf3>
 8016966:	4606      	mov	r6, r0
 8016968:	460f      	mov	r7, r1
 801696a:	f7f2 f82d 	bl	80089c8 <__aeabi_d2iz>
 801696e:	2200      	movs	r2, #0
 8016970:	4682      	mov	sl, r0
 8016972:	2300      	movs	r3, #0
 8016974:	4630      	mov	r0, r6
 8016976:	4639      	mov	r1, r7
 8016978:	f7f1 ffe8 	bl	800894c <__aeabi_dcmplt>
 801697c:	b148      	cbz	r0, 8016992 <_dtoa_r+0x162>
 801697e:	4650      	mov	r0, sl
 8016980:	f7f1 fd08 	bl	8008394 <__aeabi_i2d>
 8016984:	4632      	mov	r2, r6
 8016986:	463b      	mov	r3, r7
 8016988:	f7f1 ffd6 	bl	8008938 <__aeabi_dcmpeq>
 801698c:	b908      	cbnz	r0, 8016992 <_dtoa_r+0x162>
 801698e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016992:	f1ba 0f16 	cmp.w	sl, #22
 8016996:	d859      	bhi.n	8016a4c <_dtoa_r+0x21c>
 8016998:	4970      	ldr	r1, [pc, #448]	; (8016b5c <_dtoa_r+0x32c>)
 801699a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801699e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80169a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80169a6:	f7f1 ffef 	bl	8008988 <__aeabi_dcmpgt>
 80169aa:	2800      	cmp	r0, #0
 80169ac:	d050      	beq.n	8016a50 <_dtoa_r+0x220>
 80169ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80169b2:	2300      	movs	r3, #0
 80169b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80169b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80169b8:	1b5d      	subs	r5, r3, r5
 80169ba:	f1b5 0801 	subs.w	r8, r5, #1
 80169be:	bf49      	itett	mi
 80169c0:	f1c5 0301 	rsbmi	r3, r5, #1
 80169c4:	2300      	movpl	r3, #0
 80169c6:	9305      	strmi	r3, [sp, #20]
 80169c8:	f04f 0800 	movmi.w	r8, #0
 80169cc:	bf58      	it	pl
 80169ce:	9305      	strpl	r3, [sp, #20]
 80169d0:	f1ba 0f00 	cmp.w	sl, #0
 80169d4:	db3e      	blt.n	8016a54 <_dtoa_r+0x224>
 80169d6:	2300      	movs	r3, #0
 80169d8:	44d0      	add	r8, sl
 80169da:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80169de:	9307      	str	r3, [sp, #28]
 80169e0:	9b06      	ldr	r3, [sp, #24]
 80169e2:	2b09      	cmp	r3, #9
 80169e4:	f200 8090 	bhi.w	8016b08 <_dtoa_r+0x2d8>
 80169e8:	2b05      	cmp	r3, #5
 80169ea:	bfc4      	itt	gt
 80169ec:	3b04      	subgt	r3, #4
 80169ee:	9306      	strgt	r3, [sp, #24]
 80169f0:	9b06      	ldr	r3, [sp, #24]
 80169f2:	f1a3 0302 	sub.w	r3, r3, #2
 80169f6:	bfcc      	ite	gt
 80169f8:	2500      	movgt	r5, #0
 80169fa:	2501      	movle	r5, #1
 80169fc:	2b03      	cmp	r3, #3
 80169fe:	f200 808f 	bhi.w	8016b20 <_dtoa_r+0x2f0>
 8016a02:	e8df f003 	tbb	[pc, r3]
 8016a06:	7f7d      	.short	0x7f7d
 8016a08:	7131      	.short	0x7131
 8016a0a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8016a0e:	441d      	add	r5, r3
 8016a10:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8016a14:	2820      	cmp	r0, #32
 8016a16:	dd13      	ble.n	8016a40 <_dtoa_r+0x210>
 8016a18:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8016a1c:	9b00      	ldr	r3, [sp, #0]
 8016a1e:	fa08 f800 	lsl.w	r8, r8, r0
 8016a22:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8016a26:	fa23 f000 	lsr.w	r0, r3, r0
 8016a2a:	ea48 0000 	orr.w	r0, r8, r0
 8016a2e:	f7f1 fca1 	bl	8008374 <__aeabi_ui2d>
 8016a32:	2301      	movs	r3, #1
 8016a34:	4682      	mov	sl, r0
 8016a36:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8016a3a:	3d01      	subs	r5, #1
 8016a3c:	9313      	str	r3, [sp, #76]	; 0x4c
 8016a3e:	e772      	b.n	8016926 <_dtoa_r+0xf6>
 8016a40:	9b00      	ldr	r3, [sp, #0]
 8016a42:	f1c0 0020 	rsb	r0, r0, #32
 8016a46:	fa03 f000 	lsl.w	r0, r3, r0
 8016a4a:	e7f0      	b.n	8016a2e <_dtoa_r+0x1fe>
 8016a4c:	2301      	movs	r3, #1
 8016a4e:	e7b1      	b.n	80169b4 <_dtoa_r+0x184>
 8016a50:	900f      	str	r0, [sp, #60]	; 0x3c
 8016a52:	e7b0      	b.n	80169b6 <_dtoa_r+0x186>
 8016a54:	9b05      	ldr	r3, [sp, #20]
 8016a56:	eba3 030a 	sub.w	r3, r3, sl
 8016a5a:	9305      	str	r3, [sp, #20]
 8016a5c:	f1ca 0300 	rsb	r3, sl, #0
 8016a60:	9307      	str	r3, [sp, #28]
 8016a62:	2300      	movs	r3, #0
 8016a64:	930e      	str	r3, [sp, #56]	; 0x38
 8016a66:	e7bb      	b.n	80169e0 <_dtoa_r+0x1b0>
 8016a68:	2301      	movs	r3, #1
 8016a6a:	930a      	str	r3, [sp, #40]	; 0x28
 8016a6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	dd59      	ble.n	8016b26 <_dtoa_r+0x2f6>
 8016a72:	9302      	str	r3, [sp, #8]
 8016a74:	4699      	mov	r9, r3
 8016a76:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8016a78:	2200      	movs	r2, #0
 8016a7a:	6072      	str	r2, [r6, #4]
 8016a7c:	2204      	movs	r2, #4
 8016a7e:	f102 0014 	add.w	r0, r2, #20
 8016a82:	4298      	cmp	r0, r3
 8016a84:	6871      	ldr	r1, [r6, #4]
 8016a86:	d953      	bls.n	8016b30 <_dtoa_r+0x300>
 8016a88:	4620      	mov	r0, r4
 8016a8a:	f000 fe7d 	bl	8017788 <_Balloc>
 8016a8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016a90:	6030      	str	r0, [r6, #0]
 8016a92:	f1b9 0f0e 	cmp.w	r9, #14
 8016a96:	f8d3 b000 	ldr.w	fp, [r3]
 8016a9a:	f200 80e6 	bhi.w	8016c6a <_dtoa_r+0x43a>
 8016a9e:	2d00      	cmp	r5, #0
 8016aa0:	f000 80e3 	beq.w	8016c6a <_dtoa_r+0x43a>
 8016aa4:	ed9d 7b00 	vldr	d7, [sp]
 8016aa8:	f1ba 0f00 	cmp.w	sl, #0
 8016aac:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8016ab0:	dd74      	ble.n	8016b9c <_dtoa_r+0x36c>
 8016ab2:	4a2a      	ldr	r2, [pc, #168]	; (8016b5c <_dtoa_r+0x32c>)
 8016ab4:	f00a 030f 	and.w	r3, sl, #15
 8016ab8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8016abc:	ed93 7b00 	vldr	d7, [r3]
 8016ac0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8016ac4:	06f0      	lsls	r0, r6, #27
 8016ac6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016aca:	d565      	bpl.n	8016b98 <_dtoa_r+0x368>
 8016acc:	4b24      	ldr	r3, [pc, #144]	; (8016b60 <_dtoa_r+0x330>)
 8016ace:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016ad2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016ad6:	f7f1 fdf1 	bl	80086bc <__aeabi_ddiv>
 8016ada:	e9cd 0100 	strd	r0, r1, [sp]
 8016ade:	f006 060f 	and.w	r6, r6, #15
 8016ae2:	2503      	movs	r5, #3
 8016ae4:	4f1e      	ldr	r7, [pc, #120]	; (8016b60 <_dtoa_r+0x330>)
 8016ae6:	e04c      	b.n	8016b82 <_dtoa_r+0x352>
 8016ae8:	2301      	movs	r3, #1
 8016aea:	930a      	str	r3, [sp, #40]	; 0x28
 8016aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016aee:	4453      	add	r3, sl
 8016af0:	f103 0901 	add.w	r9, r3, #1
 8016af4:	9302      	str	r3, [sp, #8]
 8016af6:	464b      	mov	r3, r9
 8016af8:	2b01      	cmp	r3, #1
 8016afa:	bfb8      	it	lt
 8016afc:	2301      	movlt	r3, #1
 8016afe:	e7ba      	b.n	8016a76 <_dtoa_r+0x246>
 8016b00:	2300      	movs	r3, #0
 8016b02:	e7b2      	b.n	8016a6a <_dtoa_r+0x23a>
 8016b04:	2300      	movs	r3, #0
 8016b06:	e7f0      	b.n	8016aea <_dtoa_r+0x2ba>
 8016b08:	2501      	movs	r5, #1
 8016b0a:	2300      	movs	r3, #0
 8016b0c:	9306      	str	r3, [sp, #24]
 8016b0e:	950a      	str	r5, [sp, #40]	; 0x28
 8016b10:	f04f 33ff 	mov.w	r3, #4294967295
 8016b14:	9302      	str	r3, [sp, #8]
 8016b16:	4699      	mov	r9, r3
 8016b18:	2200      	movs	r2, #0
 8016b1a:	2312      	movs	r3, #18
 8016b1c:	920b      	str	r2, [sp, #44]	; 0x2c
 8016b1e:	e7aa      	b.n	8016a76 <_dtoa_r+0x246>
 8016b20:	2301      	movs	r3, #1
 8016b22:	930a      	str	r3, [sp, #40]	; 0x28
 8016b24:	e7f4      	b.n	8016b10 <_dtoa_r+0x2e0>
 8016b26:	2301      	movs	r3, #1
 8016b28:	9302      	str	r3, [sp, #8]
 8016b2a:	4699      	mov	r9, r3
 8016b2c:	461a      	mov	r2, r3
 8016b2e:	e7f5      	b.n	8016b1c <_dtoa_r+0x2ec>
 8016b30:	3101      	adds	r1, #1
 8016b32:	6071      	str	r1, [r6, #4]
 8016b34:	0052      	lsls	r2, r2, #1
 8016b36:	e7a2      	b.n	8016a7e <_dtoa_r+0x24e>
 8016b38:	636f4361 	.word	0x636f4361
 8016b3c:	3fd287a7 	.word	0x3fd287a7
 8016b40:	8b60c8b3 	.word	0x8b60c8b3
 8016b44:	3fc68a28 	.word	0x3fc68a28
 8016b48:	509f79fb 	.word	0x509f79fb
 8016b4c:	3fd34413 	.word	0x3fd34413
 8016b50:	7ff00000 	.word	0x7ff00000
 8016b54:	08018495 	.word	0x08018495
 8016b58:	3ff80000 	.word	0x3ff80000
 8016b5c:	08018550 	.word	0x08018550
 8016b60:	08018528 	.word	0x08018528
 8016b64:	080184c1 	.word	0x080184c1
 8016b68:	07f1      	lsls	r1, r6, #31
 8016b6a:	d508      	bpl.n	8016b7e <_dtoa_r+0x34e>
 8016b6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016b70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016b74:	f7f1 fc78 	bl	8008468 <__aeabi_dmul>
 8016b78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016b7c:	3501      	adds	r5, #1
 8016b7e:	1076      	asrs	r6, r6, #1
 8016b80:	3708      	adds	r7, #8
 8016b82:	2e00      	cmp	r6, #0
 8016b84:	d1f0      	bne.n	8016b68 <_dtoa_r+0x338>
 8016b86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016b8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016b8e:	f7f1 fd95 	bl	80086bc <__aeabi_ddiv>
 8016b92:	e9cd 0100 	strd	r0, r1, [sp]
 8016b96:	e01a      	b.n	8016bce <_dtoa_r+0x39e>
 8016b98:	2502      	movs	r5, #2
 8016b9a:	e7a3      	b.n	8016ae4 <_dtoa_r+0x2b4>
 8016b9c:	f000 80a0 	beq.w	8016ce0 <_dtoa_r+0x4b0>
 8016ba0:	f1ca 0600 	rsb	r6, sl, #0
 8016ba4:	4b9f      	ldr	r3, [pc, #636]	; (8016e24 <_dtoa_r+0x5f4>)
 8016ba6:	4fa0      	ldr	r7, [pc, #640]	; (8016e28 <_dtoa_r+0x5f8>)
 8016ba8:	f006 020f 	and.w	r2, r6, #15
 8016bac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016bb8:	f7f1 fc56 	bl	8008468 <__aeabi_dmul>
 8016bbc:	e9cd 0100 	strd	r0, r1, [sp]
 8016bc0:	1136      	asrs	r6, r6, #4
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	2502      	movs	r5, #2
 8016bc6:	2e00      	cmp	r6, #0
 8016bc8:	d17f      	bne.n	8016cca <_dtoa_r+0x49a>
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d1e1      	bne.n	8016b92 <_dtoa_r+0x362>
 8016bce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	f000 8087 	beq.w	8016ce4 <_dtoa_r+0x4b4>
 8016bd6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016bda:	2200      	movs	r2, #0
 8016bdc:	4b93      	ldr	r3, [pc, #588]	; (8016e2c <_dtoa_r+0x5fc>)
 8016bde:	4630      	mov	r0, r6
 8016be0:	4639      	mov	r1, r7
 8016be2:	f7f1 feb3 	bl	800894c <__aeabi_dcmplt>
 8016be6:	2800      	cmp	r0, #0
 8016be8:	d07c      	beq.n	8016ce4 <_dtoa_r+0x4b4>
 8016bea:	f1b9 0f00 	cmp.w	r9, #0
 8016bee:	d079      	beq.n	8016ce4 <_dtoa_r+0x4b4>
 8016bf0:	9b02      	ldr	r3, [sp, #8]
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	dd35      	ble.n	8016c62 <_dtoa_r+0x432>
 8016bf6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8016bfa:	9308      	str	r3, [sp, #32]
 8016bfc:	4639      	mov	r1, r7
 8016bfe:	2200      	movs	r2, #0
 8016c00:	4b8b      	ldr	r3, [pc, #556]	; (8016e30 <_dtoa_r+0x600>)
 8016c02:	4630      	mov	r0, r6
 8016c04:	f7f1 fc30 	bl	8008468 <__aeabi_dmul>
 8016c08:	e9cd 0100 	strd	r0, r1, [sp]
 8016c0c:	9f02      	ldr	r7, [sp, #8]
 8016c0e:	3501      	adds	r5, #1
 8016c10:	4628      	mov	r0, r5
 8016c12:	f7f1 fbbf 	bl	8008394 <__aeabi_i2d>
 8016c16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016c1a:	f7f1 fc25 	bl	8008468 <__aeabi_dmul>
 8016c1e:	2200      	movs	r2, #0
 8016c20:	4b84      	ldr	r3, [pc, #528]	; (8016e34 <_dtoa_r+0x604>)
 8016c22:	f7f1 fa6b 	bl	80080fc <__adddf3>
 8016c26:	4605      	mov	r5, r0
 8016c28:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8016c2c:	2f00      	cmp	r7, #0
 8016c2e:	d15d      	bne.n	8016cec <_dtoa_r+0x4bc>
 8016c30:	2200      	movs	r2, #0
 8016c32:	4b81      	ldr	r3, [pc, #516]	; (8016e38 <_dtoa_r+0x608>)
 8016c34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016c38:	f7f1 fa5e 	bl	80080f8 <__aeabi_dsub>
 8016c3c:	462a      	mov	r2, r5
 8016c3e:	4633      	mov	r3, r6
 8016c40:	e9cd 0100 	strd	r0, r1, [sp]
 8016c44:	f7f1 fea0 	bl	8008988 <__aeabi_dcmpgt>
 8016c48:	2800      	cmp	r0, #0
 8016c4a:	f040 8288 	bne.w	801715e <_dtoa_r+0x92e>
 8016c4e:	462a      	mov	r2, r5
 8016c50:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8016c54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016c58:	f7f1 fe78 	bl	800894c <__aeabi_dcmplt>
 8016c5c:	2800      	cmp	r0, #0
 8016c5e:	f040 827c 	bne.w	801715a <_dtoa_r+0x92a>
 8016c62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016c66:	e9cd 2300 	strd	r2, r3, [sp]
 8016c6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016c6c:	2b00      	cmp	r3, #0
 8016c6e:	f2c0 8150 	blt.w	8016f12 <_dtoa_r+0x6e2>
 8016c72:	f1ba 0f0e 	cmp.w	sl, #14
 8016c76:	f300 814c 	bgt.w	8016f12 <_dtoa_r+0x6e2>
 8016c7a:	4b6a      	ldr	r3, [pc, #424]	; (8016e24 <_dtoa_r+0x5f4>)
 8016c7c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8016c80:	ed93 7b00 	vldr	d7, [r3]
 8016c84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016c86:	2b00      	cmp	r3, #0
 8016c88:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016c8c:	f280 80d8 	bge.w	8016e40 <_dtoa_r+0x610>
 8016c90:	f1b9 0f00 	cmp.w	r9, #0
 8016c94:	f300 80d4 	bgt.w	8016e40 <_dtoa_r+0x610>
 8016c98:	f040 825e 	bne.w	8017158 <_dtoa_r+0x928>
 8016c9c:	2200      	movs	r2, #0
 8016c9e:	4b66      	ldr	r3, [pc, #408]	; (8016e38 <_dtoa_r+0x608>)
 8016ca0:	ec51 0b17 	vmov	r0, r1, d7
 8016ca4:	f7f1 fbe0 	bl	8008468 <__aeabi_dmul>
 8016ca8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016cac:	f7f1 fe62 	bl	8008974 <__aeabi_dcmpge>
 8016cb0:	464f      	mov	r7, r9
 8016cb2:	464e      	mov	r6, r9
 8016cb4:	2800      	cmp	r0, #0
 8016cb6:	f040 8234 	bne.w	8017122 <_dtoa_r+0x8f2>
 8016cba:	2331      	movs	r3, #49	; 0x31
 8016cbc:	f10b 0501 	add.w	r5, fp, #1
 8016cc0:	f88b 3000 	strb.w	r3, [fp]
 8016cc4:	f10a 0a01 	add.w	sl, sl, #1
 8016cc8:	e22f      	b.n	801712a <_dtoa_r+0x8fa>
 8016cca:	07f2      	lsls	r2, r6, #31
 8016ccc:	d505      	bpl.n	8016cda <_dtoa_r+0x4aa>
 8016cce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016cd2:	f7f1 fbc9 	bl	8008468 <__aeabi_dmul>
 8016cd6:	3501      	adds	r5, #1
 8016cd8:	2301      	movs	r3, #1
 8016cda:	1076      	asrs	r6, r6, #1
 8016cdc:	3708      	adds	r7, #8
 8016cde:	e772      	b.n	8016bc6 <_dtoa_r+0x396>
 8016ce0:	2502      	movs	r5, #2
 8016ce2:	e774      	b.n	8016bce <_dtoa_r+0x39e>
 8016ce4:	f8cd a020 	str.w	sl, [sp, #32]
 8016ce8:	464f      	mov	r7, r9
 8016cea:	e791      	b.n	8016c10 <_dtoa_r+0x3e0>
 8016cec:	4b4d      	ldr	r3, [pc, #308]	; (8016e24 <_dtoa_r+0x5f4>)
 8016cee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8016cf2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8016cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016cf8:	2b00      	cmp	r3, #0
 8016cfa:	d047      	beq.n	8016d8c <_dtoa_r+0x55c>
 8016cfc:	4602      	mov	r2, r0
 8016cfe:	460b      	mov	r3, r1
 8016d00:	2000      	movs	r0, #0
 8016d02:	494e      	ldr	r1, [pc, #312]	; (8016e3c <_dtoa_r+0x60c>)
 8016d04:	f7f1 fcda 	bl	80086bc <__aeabi_ddiv>
 8016d08:	462a      	mov	r2, r5
 8016d0a:	4633      	mov	r3, r6
 8016d0c:	f7f1 f9f4 	bl	80080f8 <__aeabi_dsub>
 8016d10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016d14:	465d      	mov	r5, fp
 8016d16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016d1a:	f7f1 fe55 	bl	80089c8 <__aeabi_d2iz>
 8016d1e:	4606      	mov	r6, r0
 8016d20:	f7f1 fb38 	bl	8008394 <__aeabi_i2d>
 8016d24:	4602      	mov	r2, r0
 8016d26:	460b      	mov	r3, r1
 8016d28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016d2c:	f7f1 f9e4 	bl	80080f8 <__aeabi_dsub>
 8016d30:	3630      	adds	r6, #48	; 0x30
 8016d32:	f805 6b01 	strb.w	r6, [r5], #1
 8016d36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016d3a:	e9cd 0100 	strd	r0, r1, [sp]
 8016d3e:	f7f1 fe05 	bl	800894c <__aeabi_dcmplt>
 8016d42:	2800      	cmp	r0, #0
 8016d44:	d163      	bne.n	8016e0e <_dtoa_r+0x5de>
 8016d46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016d4a:	2000      	movs	r0, #0
 8016d4c:	4937      	ldr	r1, [pc, #220]	; (8016e2c <_dtoa_r+0x5fc>)
 8016d4e:	f7f1 f9d3 	bl	80080f8 <__aeabi_dsub>
 8016d52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016d56:	f7f1 fdf9 	bl	800894c <__aeabi_dcmplt>
 8016d5a:	2800      	cmp	r0, #0
 8016d5c:	f040 80b7 	bne.w	8016ece <_dtoa_r+0x69e>
 8016d60:	eba5 030b 	sub.w	r3, r5, fp
 8016d64:	429f      	cmp	r7, r3
 8016d66:	f77f af7c 	ble.w	8016c62 <_dtoa_r+0x432>
 8016d6a:	2200      	movs	r2, #0
 8016d6c:	4b30      	ldr	r3, [pc, #192]	; (8016e30 <_dtoa_r+0x600>)
 8016d6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016d72:	f7f1 fb79 	bl	8008468 <__aeabi_dmul>
 8016d76:	2200      	movs	r2, #0
 8016d78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016d7c:	4b2c      	ldr	r3, [pc, #176]	; (8016e30 <_dtoa_r+0x600>)
 8016d7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016d82:	f7f1 fb71 	bl	8008468 <__aeabi_dmul>
 8016d86:	e9cd 0100 	strd	r0, r1, [sp]
 8016d8a:	e7c4      	b.n	8016d16 <_dtoa_r+0x4e6>
 8016d8c:	462a      	mov	r2, r5
 8016d8e:	4633      	mov	r3, r6
 8016d90:	f7f1 fb6a 	bl	8008468 <__aeabi_dmul>
 8016d94:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016d98:	eb0b 0507 	add.w	r5, fp, r7
 8016d9c:	465e      	mov	r6, fp
 8016d9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016da2:	f7f1 fe11 	bl	80089c8 <__aeabi_d2iz>
 8016da6:	4607      	mov	r7, r0
 8016da8:	f7f1 faf4 	bl	8008394 <__aeabi_i2d>
 8016dac:	3730      	adds	r7, #48	; 0x30
 8016dae:	4602      	mov	r2, r0
 8016db0:	460b      	mov	r3, r1
 8016db2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016db6:	f7f1 f99f 	bl	80080f8 <__aeabi_dsub>
 8016dba:	f806 7b01 	strb.w	r7, [r6], #1
 8016dbe:	42ae      	cmp	r6, r5
 8016dc0:	e9cd 0100 	strd	r0, r1, [sp]
 8016dc4:	f04f 0200 	mov.w	r2, #0
 8016dc8:	d126      	bne.n	8016e18 <_dtoa_r+0x5e8>
 8016dca:	4b1c      	ldr	r3, [pc, #112]	; (8016e3c <_dtoa_r+0x60c>)
 8016dcc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016dd0:	f7f1 f994 	bl	80080fc <__adddf3>
 8016dd4:	4602      	mov	r2, r0
 8016dd6:	460b      	mov	r3, r1
 8016dd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016ddc:	f7f1 fdd4 	bl	8008988 <__aeabi_dcmpgt>
 8016de0:	2800      	cmp	r0, #0
 8016de2:	d174      	bne.n	8016ece <_dtoa_r+0x69e>
 8016de4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016de8:	2000      	movs	r0, #0
 8016dea:	4914      	ldr	r1, [pc, #80]	; (8016e3c <_dtoa_r+0x60c>)
 8016dec:	f7f1 f984 	bl	80080f8 <__aeabi_dsub>
 8016df0:	4602      	mov	r2, r0
 8016df2:	460b      	mov	r3, r1
 8016df4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016df8:	f7f1 fda8 	bl	800894c <__aeabi_dcmplt>
 8016dfc:	2800      	cmp	r0, #0
 8016dfe:	f43f af30 	beq.w	8016c62 <_dtoa_r+0x432>
 8016e02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016e06:	2b30      	cmp	r3, #48	; 0x30
 8016e08:	f105 32ff 	add.w	r2, r5, #4294967295
 8016e0c:	d002      	beq.n	8016e14 <_dtoa_r+0x5e4>
 8016e0e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8016e12:	e04a      	b.n	8016eaa <_dtoa_r+0x67a>
 8016e14:	4615      	mov	r5, r2
 8016e16:	e7f4      	b.n	8016e02 <_dtoa_r+0x5d2>
 8016e18:	4b05      	ldr	r3, [pc, #20]	; (8016e30 <_dtoa_r+0x600>)
 8016e1a:	f7f1 fb25 	bl	8008468 <__aeabi_dmul>
 8016e1e:	e9cd 0100 	strd	r0, r1, [sp]
 8016e22:	e7bc      	b.n	8016d9e <_dtoa_r+0x56e>
 8016e24:	08018550 	.word	0x08018550
 8016e28:	08018528 	.word	0x08018528
 8016e2c:	3ff00000 	.word	0x3ff00000
 8016e30:	40240000 	.word	0x40240000
 8016e34:	401c0000 	.word	0x401c0000
 8016e38:	40140000 	.word	0x40140000
 8016e3c:	3fe00000 	.word	0x3fe00000
 8016e40:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016e44:	465d      	mov	r5, fp
 8016e46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016e4a:	4630      	mov	r0, r6
 8016e4c:	4639      	mov	r1, r7
 8016e4e:	f7f1 fc35 	bl	80086bc <__aeabi_ddiv>
 8016e52:	f7f1 fdb9 	bl	80089c8 <__aeabi_d2iz>
 8016e56:	4680      	mov	r8, r0
 8016e58:	f7f1 fa9c 	bl	8008394 <__aeabi_i2d>
 8016e5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016e60:	f7f1 fb02 	bl	8008468 <__aeabi_dmul>
 8016e64:	4602      	mov	r2, r0
 8016e66:	460b      	mov	r3, r1
 8016e68:	4630      	mov	r0, r6
 8016e6a:	4639      	mov	r1, r7
 8016e6c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8016e70:	f7f1 f942 	bl	80080f8 <__aeabi_dsub>
 8016e74:	f805 6b01 	strb.w	r6, [r5], #1
 8016e78:	eba5 060b 	sub.w	r6, r5, fp
 8016e7c:	45b1      	cmp	r9, r6
 8016e7e:	4602      	mov	r2, r0
 8016e80:	460b      	mov	r3, r1
 8016e82:	d139      	bne.n	8016ef8 <_dtoa_r+0x6c8>
 8016e84:	f7f1 f93a 	bl	80080fc <__adddf3>
 8016e88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016e8c:	4606      	mov	r6, r0
 8016e8e:	460f      	mov	r7, r1
 8016e90:	f7f1 fd7a 	bl	8008988 <__aeabi_dcmpgt>
 8016e94:	b9c8      	cbnz	r0, 8016eca <_dtoa_r+0x69a>
 8016e96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016e9a:	4630      	mov	r0, r6
 8016e9c:	4639      	mov	r1, r7
 8016e9e:	f7f1 fd4b 	bl	8008938 <__aeabi_dcmpeq>
 8016ea2:	b110      	cbz	r0, 8016eaa <_dtoa_r+0x67a>
 8016ea4:	f018 0f01 	tst.w	r8, #1
 8016ea8:	d10f      	bne.n	8016eca <_dtoa_r+0x69a>
 8016eaa:	9904      	ldr	r1, [sp, #16]
 8016eac:	4620      	mov	r0, r4
 8016eae:	f000 fc9f 	bl	80177f0 <_Bfree>
 8016eb2:	2300      	movs	r3, #0
 8016eb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016eb6:	702b      	strb	r3, [r5, #0]
 8016eb8:	f10a 0301 	add.w	r3, sl, #1
 8016ebc:	6013      	str	r3, [r2, #0]
 8016ebe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016ec0:	2b00      	cmp	r3, #0
 8016ec2:	f000 8241 	beq.w	8017348 <_dtoa_r+0xb18>
 8016ec6:	601d      	str	r5, [r3, #0]
 8016ec8:	e23e      	b.n	8017348 <_dtoa_r+0xb18>
 8016eca:	f8cd a020 	str.w	sl, [sp, #32]
 8016ece:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8016ed2:	2a39      	cmp	r2, #57	; 0x39
 8016ed4:	f105 33ff 	add.w	r3, r5, #4294967295
 8016ed8:	d108      	bne.n	8016eec <_dtoa_r+0x6bc>
 8016eda:	459b      	cmp	fp, r3
 8016edc:	d10a      	bne.n	8016ef4 <_dtoa_r+0x6c4>
 8016ede:	9b08      	ldr	r3, [sp, #32]
 8016ee0:	3301      	adds	r3, #1
 8016ee2:	9308      	str	r3, [sp, #32]
 8016ee4:	2330      	movs	r3, #48	; 0x30
 8016ee6:	f88b 3000 	strb.w	r3, [fp]
 8016eea:	465b      	mov	r3, fp
 8016eec:	781a      	ldrb	r2, [r3, #0]
 8016eee:	3201      	adds	r2, #1
 8016ef0:	701a      	strb	r2, [r3, #0]
 8016ef2:	e78c      	b.n	8016e0e <_dtoa_r+0x5de>
 8016ef4:	461d      	mov	r5, r3
 8016ef6:	e7ea      	b.n	8016ece <_dtoa_r+0x69e>
 8016ef8:	2200      	movs	r2, #0
 8016efa:	4b9b      	ldr	r3, [pc, #620]	; (8017168 <_dtoa_r+0x938>)
 8016efc:	f7f1 fab4 	bl	8008468 <__aeabi_dmul>
 8016f00:	2200      	movs	r2, #0
 8016f02:	2300      	movs	r3, #0
 8016f04:	4606      	mov	r6, r0
 8016f06:	460f      	mov	r7, r1
 8016f08:	f7f1 fd16 	bl	8008938 <__aeabi_dcmpeq>
 8016f0c:	2800      	cmp	r0, #0
 8016f0e:	d09a      	beq.n	8016e46 <_dtoa_r+0x616>
 8016f10:	e7cb      	b.n	8016eaa <_dtoa_r+0x67a>
 8016f12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016f14:	2a00      	cmp	r2, #0
 8016f16:	f000 808b 	beq.w	8017030 <_dtoa_r+0x800>
 8016f1a:	9a06      	ldr	r2, [sp, #24]
 8016f1c:	2a01      	cmp	r2, #1
 8016f1e:	dc6e      	bgt.n	8016ffe <_dtoa_r+0x7ce>
 8016f20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8016f22:	2a00      	cmp	r2, #0
 8016f24:	d067      	beq.n	8016ff6 <_dtoa_r+0x7c6>
 8016f26:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8016f2a:	9f07      	ldr	r7, [sp, #28]
 8016f2c:	9d05      	ldr	r5, [sp, #20]
 8016f2e:	9a05      	ldr	r2, [sp, #20]
 8016f30:	2101      	movs	r1, #1
 8016f32:	441a      	add	r2, r3
 8016f34:	4620      	mov	r0, r4
 8016f36:	9205      	str	r2, [sp, #20]
 8016f38:	4498      	add	r8, r3
 8016f3a:	f000 fcf9 	bl	8017930 <__i2b>
 8016f3e:	4606      	mov	r6, r0
 8016f40:	2d00      	cmp	r5, #0
 8016f42:	dd0c      	ble.n	8016f5e <_dtoa_r+0x72e>
 8016f44:	f1b8 0f00 	cmp.w	r8, #0
 8016f48:	dd09      	ble.n	8016f5e <_dtoa_r+0x72e>
 8016f4a:	4545      	cmp	r5, r8
 8016f4c:	9a05      	ldr	r2, [sp, #20]
 8016f4e:	462b      	mov	r3, r5
 8016f50:	bfa8      	it	ge
 8016f52:	4643      	movge	r3, r8
 8016f54:	1ad2      	subs	r2, r2, r3
 8016f56:	9205      	str	r2, [sp, #20]
 8016f58:	1aed      	subs	r5, r5, r3
 8016f5a:	eba8 0803 	sub.w	r8, r8, r3
 8016f5e:	9b07      	ldr	r3, [sp, #28]
 8016f60:	b1eb      	cbz	r3, 8016f9e <_dtoa_r+0x76e>
 8016f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d067      	beq.n	8017038 <_dtoa_r+0x808>
 8016f68:	b18f      	cbz	r7, 8016f8e <_dtoa_r+0x75e>
 8016f6a:	4631      	mov	r1, r6
 8016f6c:	463a      	mov	r2, r7
 8016f6e:	4620      	mov	r0, r4
 8016f70:	f000 fd7e 	bl	8017a70 <__pow5mult>
 8016f74:	9a04      	ldr	r2, [sp, #16]
 8016f76:	4601      	mov	r1, r0
 8016f78:	4606      	mov	r6, r0
 8016f7a:	4620      	mov	r0, r4
 8016f7c:	f000 fce1 	bl	8017942 <__multiply>
 8016f80:	9904      	ldr	r1, [sp, #16]
 8016f82:	9008      	str	r0, [sp, #32]
 8016f84:	4620      	mov	r0, r4
 8016f86:	f000 fc33 	bl	80177f0 <_Bfree>
 8016f8a:	9b08      	ldr	r3, [sp, #32]
 8016f8c:	9304      	str	r3, [sp, #16]
 8016f8e:	9b07      	ldr	r3, [sp, #28]
 8016f90:	1bda      	subs	r2, r3, r7
 8016f92:	d004      	beq.n	8016f9e <_dtoa_r+0x76e>
 8016f94:	9904      	ldr	r1, [sp, #16]
 8016f96:	4620      	mov	r0, r4
 8016f98:	f000 fd6a 	bl	8017a70 <__pow5mult>
 8016f9c:	9004      	str	r0, [sp, #16]
 8016f9e:	2101      	movs	r1, #1
 8016fa0:	4620      	mov	r0, r4
 8016fa2:	f000 fcc5 	bl	8017930 <__i2b>
 8016fa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016fa8:	4607      	mov	r7, r0
 8016faa:	2b00      	cmp	r3, #0
 8016fac:	f000 81d0 	beq.w	8017350 <_dtoa_r+0xb20>
 8016fb0:	461a      	mov	r2, r3
 8016fb2:	4601      	mov	r1, r0
 8016fb4:	4620      	mov	r0, r4
 8016fb6:	f000 fd5b 	bl	8017a70 <__pow5mult>
 8016fba:	9b06      	ldr	r3, [sp, #24]
 8016fbc:	2b01      	cmp	r3, #1
 8016fbe:	4607      	mov	r7, r0
 8016fc0:	dc40      	bgt.n	8017044 <_dtoa_r+0x814>
 8016fc2:	9b00      	ldr	r3, [sp, #0]
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d139      	bne.n	801703c <_dtoa_r+0x80c>
 8016fc8:	9b01      	ldr	r3, [sp, #4]
 8016fca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	d136      	bne.n	8017040 <_dtoa_r+0x810>
 8016fd2:	9b01      	ldr	r3, [sp, #4]
 8016fd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016fd8:	0d1b      	lsrs	r3, r3, #20
 8016fda:	051b      	lsls	r3, r3, #20
 8016fdc:	b12b      	cbz	r3, 8016fea <_dtoa_r+0x7ba>
 8016fde:	9b05      	ldr	r3, [sp, #20]
 8016fe0:	3301      	adds	r3, #1
 8016fe2:	9305      	str	r3, [sp, #20]
 8016fe4:	f108 0801 	add.w	r8, r8, #1
 8016fe8:	2301      	movs	r3, #1
 8016fea:	9307      	str	r3, [sp, #28]
 8016fec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016fee:	2b00      	cmp	r3, #0
 8016ff0:	d12a      	bne.n	8017048 <_dtoa_r+0x818>
 8016ff2:	2001      	movs	r0, #1
 8016ff4:	e030      	b.n	8017058 <_dtoa_r+0x828>
 8016ff6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016ff8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8016ffc:	e795      	b.n	8016f2a <_dtoa_r+0x6fa>
 8016ffe:	9b07      	ldr	r3, [sp, #28]
 8017000:	f109 37ff 	add.w	r7, r9, #4294967295
 8017004:	42bb      	cmp	r3, r7
 8017006:	bfbf      	itttt	lt
 8017008:	9b07      	ldrlt	r3, [sp, #28]
 801700a:	9707      	strlt	r7, [sp, #28]
 801700c:	1afa      	sublt	r2, r7, r3
 801700e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8017010:	bfbb      	ittet	lt
 8017012:	189b      	addlt	r3, r3, r2
 8017014:	930e      	strlt	r3, [sp, #56]	; 0x38
 8017016:	1bdf      	subge	r7, r3, r7
 8017018:	2700      	movlt	r7, #0
 801701a:	f1b9 0f00 	cmp.w	r9, #0
 801701e:	bfb5      	itete	lt
 8017020:	9b05      	ldrlt	r3, [sp, #20]
 8017022:	9d05      	ldrge	r5, [sp, #20]
 8017024:	eba3 0509 	sublt.w	r5, r3, r9
 8017028:	464b      	movge	r3, r9
 801702a:	bfb8      	it	lt
 801702c:	2300      	movlt	r3, #0
 801702e:	e77e      	b.n	8016f2e <_dtoa_r+0x6fe>
 8017030:	9f07      	ldr	r7, [sp, #28]
 8017032:	9d05      	ldr	r5, [sp, #20]
 8017034:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8017036:	e783      	b.n	8016f40 <_dtoa_r+0x710>
 8017038:	9a07      	ldr	r2, [sp, #28]
 801703a:	e7ab      	b.n	8016f94 <_dtoa_r+0x764>
 801703c:	2300      	movs	r3, #0
 801703e:	e7d4      	b.n	8016fea <_dtoa_r+0x7ba>
 8017040:	9b00      	ldr	r3, [sp, #0]
 8017042:	e7d2      	b.n	8016fea <_dtoa_r+0x7ba>
 8017044:	2300      	movs	r3, #0
 8017046:	9307      	str	r3, [sp, #28]
 8017048:	693b      	ldr	r3, [r7, #16]
 801704a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801704e:	6918      	ldr	r0, [r3, #16]
 8017050:	f000 fc20 	bl	8017894 <__hi0bits>
 8017054:	f1c0 0020 	rsb	r0, r0, #32
 8017058:	4440      	add	r0, r8
 801705a:	f010 001f 	ands.w	r0, r0, #31
 801705e:	d047      	beq.n	80170f0 <_dtoa_r+0x8c0>
 8017060:	f1c0 0320 	rsb	r3, r0, #32
 8017064:	2b04      	cmp	r3, #4
 8017066:	dd3b      	ble.n	80170e0 <_dtoa_r+0x8b0>
 8017068:	9b05      	ldr	r3, [sp, #20]
 801706a:	f1c0 001c 	rsb	r0, r0, #28
 801706e:	4403      	add	r3, r0
 8017070:	9305      	str	r3, [sp, #20]
 8017072:	4405      	add	r5, r0
 8017074:	4480      	add	r8, r0
 8017076:	9b05      	ldr	r3, [sp, #20]
 8017078:	2b00      	cmp	r3, #0
 801707a:	dd05      	ble.n	8017088 <_dtoa_r+0x858>
 801707c:	461a      	mov	r2, r3
 801707e:	9904      	ldr	r1, [sp, #16]
 8017080:	4620      	mov	r0, r4
 8017082:	f000 fd43 	bl	8017b0c <__lshift>
 8017086:	9004      	str	r0, [sp, #16]
 8017088:	f1b8 0f00 	cmp.w	r8, #0
 801708c:	dd05      	ble.n	801709a <_dtoa_r+0x86a>
 801708e:	4639      	mov	r1, r7
 8017090:	4642      	mov	r2, r8
 8017092:	4620      	mov	r0, r4
 8017094:	f000 fd3a 	bl	8017b0c <__lshift>
 8017098:	4607      	mov	r7, r0
 801709a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801709c:	b353      	cbz	r3, 80170f4 <_dtoa_r+0x8c4>
 801709e:	4639      	mov	r1, r7
 80170a0:	9804      	ldr	r0, [sp, #16]
 80170a2:	f000 fd87 	bl	8017bb4 <__mcmp>
 80170a6:	2800      	cmp	r0, #0
 80170a8:	da24      	bge.n	80170f4 <_dtoa_r+0x8c4>
 80170aa:	2300      	movs	r3, #0
 80170ac:	220a      	movs	r2, #10
 80170ae:	9904      	ldr	r1, [sp, #16]
 80170b0:	4620      	mov	r0, r4
 80170b2:	f000 fbb4 	bl	801781e <__multadd>
 80170b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80170b8:	9004      	str	r0, [sp, #16]
 80170ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80170be:	2b00      	cmp	r3, #0
 80170c0:	f000 814d 	beq.w	801735e <_dtoa_r+0xb2e>
 80170c4:	2300      	movs	r3, #0
 80170c6:	4631      	mov	r1, r6
 80170c8:	220a      	movs	r2, #10
 80170ca:	4620      	mov	r0, r4
 80170cc:	f000 fba7 	bl	801781e <__multadd>
 80170d0:	9b02      	ldr	r3, [sp, #8]
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	4606      	mov	r6, r0
 80170d6:	dc4f      	bgt.n	8017178 <_dtoa_r+0x948>
 80170d8:	9b06      	ldr	r3, [sp, #24]
 80170da:	2b02      	cmp	r3, #2
 80170dc:	dd4c      	ble.n	8017178 <_dtoa_r+0x948>
 80170de:	e011      	b.n	8017104 <_dtoa_r+0x8d4>
 80170e0:	d0c9      	beq.n	8017076 <_dtoa_r+0x846>
 80170e2:	9a05      	ldr	r2, [sp, #20]
 80170e4:	331c      	adds	r3, #28
 80170e6:	441a      	add	r2, r3
 80170e8:	9205      	str	r2, [sp, #20]
 80170ea:	441d      	add	r5, r3
 80170ec:	4498      	add	r8, r3
 80170ee:	e7c2      	b.n	8017076 <_dtoa_r+0x846>
 80170f0:	4603      	mov	r3, r0
 80170f2:	e7f6      	b.n	80170e2 <_dtoa_r+0x8b2>
 80170f4:	f1b9 0f00 	cmp.w	r9, #0
 80170f8:	dc38      	bgt.n	801716c <_dtoa_r+0x93c>
 80170fa:	9b06      	ldr	r3, [sp, #24]
 80170fc:	2b02      	cmp	r3, #2
 80170fe:	dd35      	ble.n	801716c <_dtoa_r+0x93c>
 8017100:	f8cd 9008 	str.w	r9, [sp, #8]
 8017104:	9b02      	ldr	r3, [sp, #8]
 8017106:	b963      	cbnz	r3, 8017122 <_dtoa_r+0x8f2>
 8017108:	4639      	mov	r1, r7
 801710a:	2205      	movs	r2, #5
 801710c:	4620      	mov	r0, r4
 801710e:	f000 fb86 	bl	801781e <__multadd>
 8017112:	4601      	mov	r1, r0
 8017114:	4607      	mov	r7, r0
 8017116:	9804      	ldr	r0, [sp, #16]
 8017118:	f000 fd4c 	bl	8017bb4 <__mcmp>
 801711c:	2800      	cmp	r0, #0
 801711e:	f73f adcc 	bgt.w	8016cba <_dtoa_r+0x48a>
 8017122:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017124:	465d      	mov	r5, fp
 8017126:	ea6f 0a03 	mvn.w	sl, r3
 801712a:	f04f 0900 	mov.w	r9, #0
 801712e:	4639      	mov	r1, r7
 8017130:	4620      	mov	r0, r4
 8017132:	f000 fb5d 	bl	80177f0 <_Bfree>
 8017136:	2e00      	cmp	r6, #0
 8017138:	f43f aeb7 	beq.w	8016eaa <_dtoa_r+0x67a>
 801713c:	f1b9 0f00 	cmp.w	r9, #0
 8017140:	d005      	beq.n	801714e <_dtoa_r+0x91e>
 8017142:	45b1      	cmp	r9, r6
 8017144:	d003      	beq.n	801714e <_dtoa_r+0x91e>
 8017146:	4649      	mov	r1, r9
 8017148:	4620      	mov	r0, r4
 801714a:	f000 fb51 	bl	80177f0 <_Bfree>
 801714e:	4631      	mov	r1, r6
 8017150:	4620      	mov	r0, r4
 8017152:	f000 fb4d 	bl	80177f0 <_Bfree>
 8017156:	e6a8      	b.n	8016eaa <_dtoa_r+0x67a>
 8017158:	2700      	movs	r7, #0
 801715a:	463e      	mov	r6, r7
 801715c:	e7e1      	b.n	8017122 <_dtoa_r+0x8f2>
 801715e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017162:	463e      	mov	r6, r7
 8017164:	e5a9      	b.n	8016cba <_dtoa_r+0x48a>
 8017166:	bf00      	nop
 8017168:	40240000 	.word	0x40240000
 801716c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801716e:	f8cd 9008 	str.w	r9, [sp, #8]
 8017172:	2b00      	cmp	r3, #0
 8017174:	f000 80fa 	beq.w	801736c <_dtoa_r+0xb3c>
 8017178:	2d00      	cmp	r5, #0
 801717a:	dd05      	ble.n	8017188 <_dtoa_r+0x958>
 801717c:	4631      	mov	r1, r6
 801717e:	462a      	mov	r2, r5
 8017180:	4620      	mov	r0, r4
 8017182:	f000 fcc3 	bl	8017b0c <__lshift>
 8017186:	4606      	mov	r6, r0
 8017188:	9b07      	ldr	r3, [sp, #28]
 801718a:	2b00      	cmp	r3, #0
 801718c:	d04c      	beq.n	8017228 <_dtoa_r+0x9f8>
 801718e:	6871      	ldr	r1, [r6, #4]
 8017190:	4620      	mov	r0, r4
 8017192:	f000 faf9 	bl	8017788 <_Balloc>
 8017196:	6932      	ldr	r2, [r6, #16]
 8017198:	3202      	adds	r2, #2
 801719a:	4605      	mov	r5, r0
 801719c:	0092      	lsls	r2, r2, #2
 801719e:	f106 010c 	add.w	r1, r6, #12
 80171a2:	300c      	adds	r0, #12
 80171a4:	f7fe fd0a 	bl	8015bbc <memcpy>
 80171a8:	2201      	movs	r2, #1
 80171aa:	4629      	mov	r1, r5
 80171ac:	4620      	mov	r0, r4
 80171ae:	f000 fcad 	bl	8017b0c <__lshift>
 80171b2:	9b00      	ldr	r3, [sp, #0]
 80171b4:	f8cd b014 	str.w	fp, [sp, #20]
 80171b8:	f003 0301 	and.w	r3, r3, #1
 80171bc:	46b1      	mov	r9, r6
 80171be:	9307      	str	r3, [sp, #28]
 80171c0:	4606      	mov	r6, r0
 80171c2:	4639      	mov	r1, r7
 80171c4:	9804      	ldr	r0, [sp, #16]
 80171c6:	f7ff faa5 	bl	8016714 <quorem>
 80171ca:	4649      	mov	r1, r9
 80171cc:	4605      	mov	r5, r0
 80171ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80171d2:	9804      	ldr	r0, [sp, #16]
 80171d4:	f000 fcee 	bl	8017bb4 <__mcmp>
 80171d8:	4632      	mov	r2, r6
 80171da:	9000      	str	r0, [sp, #0]
 80171dc:	4639      	mov	r1, r7
 80171de:	4620      	mov	r0, r4
 80171e0:	f000 fd02 	bl	8017be8 <__mdiff>
 80171e4:	68c3      	ldr	r3, [r0, #12]
 80171e6:	4602      	mov	r2, r0
 80171e8:	bb03      	cbnz	r3, 801722c <_dtoa_r+0x9fc>
 80171ea:	4601      	mov	r1, r0
 80171ec:	9008      	str	r0, [sp, #32]
 80171ee:	9804      	ldr	r0, [sp, #16]
 80171f0:	f000 fce0 	bl	8017bb4 <__mcmp>
 80171f4:	9a08      	ldr	r2, [sp, #32]
 80171f6:	4603      	mov	r3, r0
 80171f8:	4611      	mov	r1, r2
 80171fa:	4620      	mov	r0, r4
 80171fc:	9308      	str	r3, [sp, #32]
 80171fe:	f000 faf7 	bl	80177f0 <_Bfree>
 8017202:	9b08      	ldr	r3, [sp, #32]
 8017204:	b9a3      	cbnz	r3, 8017230 <_dtoa_r+0xa00>
 8017206:	9a06      	ldr	r2, [sp, #24]
 8017208:	b992      	cbnz	r2, 8017230 <_dtoa_r+0xa00>
 801720a:	9a07      	ldr	r2, [sp, #28]
 801720c:	b982      	cbnz	r2, 8017230 <_dtoa_r+0xa00>
 801720e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017212:	d029      	beq.n	8017268 <_dtoa_r+0xa38>
 8017214:	9b00      	ldr	r3, [sp, #0]
 8017216:	2b00      	cmp	r3, #0
 8017218:	dd01      	ble.n	801721e <_dtoa_r+0x9ee>
 801721a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801721e:	9b05      	ldr	r3, [sp, #20]
 8017220:	1c5d      	adds	r5, r3, #1
 8017222:	f883 8000 	strb.w	r8, [r3]
 8017226:	e782      	b.n	801712e <_dtoa_r+0x8fe>
 8017228:	4630      	mov	r0, r6
 801722a:	e7c2      	b.n	80171b2 <_dtoa_r+0x982>
 801722c:	2301      	movs	r3, #1
 801722e:	e7e3      	b.n	80171f8 <_dtoa_r+0x9c8>
 8017230:	9a00      	ldr	r2, [sp, #0]
 8017232:	2a00      	cmp	r2, #0
 8017234:	db04      	blt.n	8017240 <_dtoa_r+0xa10>
 8017236:	d125      	bne.n	8017284 <_dtoa_r+0xa54>
 8017238:	9a06      	ldr	r2, [sp, #24]
 801723a:	bb1a      	cbnz	r2, 8017284 <_dtoa_r+0xa54>
 801723c:	9a07      	ldr	r2, [sp, #28]
 801723e:	bb0a      	cbnz	r2, 8017284 <_dtoa_r+0xa54>
 8017240:	2b00      	cmp	r3, #0
 8017242:	ddec      	ble.n	801721e <_dtoa_r+0x9ee>
 8017244:	2201      	movs	r2, #1
 8017246:	9904      	ldr	r1, [sp, #16]
 8017248:	4620      	mov	r0, r4
 801724a:	f000 fc5f 	bl	8017b0c <__lshift>
 801724e:	4639      	mov	r1, r7
 8017250:	9004      	str	r0, [sp, #16]
 8017252:	f000 fcaf 	bl	8017bb4 <__mcmp>
 8017256:	2800      	cmp	r0, #0
 8017258:	dc03      	bgt.n	8017262 <_dtoa_r+0xa32>
 801725a:	d1e0      	bne.n	801721e <_dtoa_r+0x9ee>
 801725c:	f018 0f01 	tst.w	r8, #1
 8017260:	d0dd      	beq.n	801721e <_dtoa_r+0x9ee>
 8017262:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017266:	d1d8      	bne.n	801721a <_dtoa_r+0x9ea>
 8017268:	9b05      	ldr	r3, [sp, #20]
 801726a:	9a05      	ldr	r2, [sp, #20]
 801726c:	1c5d      	adds	r5, r3, #1
 801726e:	2339      	movs	r3, #57	; 0x39
 8017270:	7013      	strb	r3, [r2, #0]
 8017272:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017276:	2b39      	cmp	r3, #57	; 0x39
 8017278:	f105 32ff 	add.w	r2, r5, #4294967295
 801727c:	d04f      	beq.n	801731e <_dtoa_r+0xaee>
 801727e:	3301      	adds	r3, #1
 8017280:	7013      	strb	r3, [r2, #0]
 8017282:	e754      	b.n	801712e <_dtoa_r+0x8fe>
 8017284:	9a05      	ldr	r2, [sp, #20]
 8017286:	2b00      	cmp	r3, #0
 8017288:	f102 0501 	add.w	r5, r2, #1
 801728c:	dd06      	ble.n	801729c <_dtoa_r+0xa6c>
 801728e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017292:	d0e9      	beq.n	8017268 <_dtoa_r+0xa38>
 8017294:	f108 0801 	add.w	r8, r8, #1
 8017298:	9b05      	ldr	r3, [sp, #20]
 801729a:	e7c2      	b.n	8017222 <_dtoa_r+0x9f2>
 801729c:	9a02      	ldr	r2, [sp, #8]
 801729e:	f805 8c01 	strb.w	r8, [r5, #-1]
 80172a2:	eba5 030b 	sub.w	r3, r5, fp
 80172a6:	4293      	cmp	r3, r2
 80172a8:	d021      	beq.n	80172ee <_dtoa_r+0xabe>
 80172aa:	2300      	movs	r3, #0
 80172ac:	220a      	movs	r2, #10
 80172ae:	9904      	ldr	r1, [sp, #16]
 80172b0:	4620      	mov	r0, r4
 80172b2:	f000 fab4 	bl	801781e <__multadd>
 80172b6:	45b1      	cmp	r9, r6
 80172b8:	9004      	str	r0, [sp, #16]
 80172ba:	f04f 0300 	mov.w	r3, #0
 80172be:	f04f 020a 	mov.w	r2, #10
 80172c2:	4649      	mov	r1, r9
 80172c4:	4620      	mov	r0, r4
 80172c6:	d105      	bne.n	80172d4 <_dtoa_r+0xaa4>
 80172c8:	f000 faa9 	bl	801781e <__multadd>
 80172cc:	4681      	mov	r9, r0
 80172ce:	4606      	mov	r6, r0
 80172d0:	9505      	str	r5, [sp, #20]
 80172d2:	e776      	b.n	80171c2 <_dtoa_r+0x992>
 80172d4:	f000 faa3 	bl	801781e <__multadd>
 80172d8:	4631      	mov	r1, r6
 80172da:	4681      	mov	r9, r0
 80172dc:	2300      	movs	r3, #0
 80172de:	220a      	movs	r2, #10
 80172e0:	4620      	mov	r0, r4
 80172e2:	f000 fa9c 	bl	801781e <__multadd>
 80172e6:	4606      	mov	r6, r0
 80172e8:	e7f2      	b.n	80172d0 <_dtoa_r+0xaa0>
 80172ea:	f04f 0900 	mov.w	r9, #0
 80172ee:	2201      	movs	r2, #1
 80172f0:	9904      	ldr	r1, [sp, #16]
 80172f2:	4620      	mov	r0, r4
 80172f4:	f000 fc0a 	bl	8017b0c <__lshift>
 80172f8:	4639      	mov	r1, r7
 80172fa:	9004      	str	r0, [sp, #16]
 80172fc:	f000 fc5a 	bl	8017bb4 <__mcmp>
 8017300:	2800      	cmp	r0, #0
 8017302:	dcb6      	bgt.n	8017272 <_dtoa_r+0xa42>
 8017304:	d102      	bne.n	801730c <_dtoa_r+0xadc>
 8017306:	f018 0f01 	tst.w	r8, #1
 801730a:	d1b2      	bne.n	8017272 <_dtoa_r+0xa42>
 801730c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017310:	2b30      	cmp	r3, #48	; 0x30
 8017312:	f105 32ff 	add.w	r2, r5, #4294967295
 8017316:	f47f af0a 	bne.w	801712e <_dtoa_r+0x8fe>
 801731a:	4615      	mov	r5, r2
 801731c:	e7f6      	b.n	801730c <_dtoa_r+0xadc>
 801731e:	4593      	cmp	fp, r2
 8017320:	d105      	bne.n	801732e <_dtoa_r+0xafe>
 8017322:	2331      	movs	r3, #49	; 0x31
 8017324:	f10a 0a01 	add.w	sl, sl, #1
 8017328:	f88b 3000 	strb.w	r3, [fp]
 801732c:	e6ff      	b.n	801712e <_dtoa_r+0x8fe>
 801732e:	4615      	mov	r5, r2
 8017330:	e79f      	b.n	8017272 <_dtoa_r+0xa42>
 8017332:	f8df b064 	ldr.w	fp, [pc, #100]	; 8017398 <_dtoa_r+0xb68>
 8017336:	e007      	b.n	8017348 <_dtoa_r+0xb18>
 8017338:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801733a:	f8df b060 	ldr.w	fp, [pc, #96]	; 801739c <_dtoa_r+0xb6c>
 801733e:	b11b      	cbz	r3, 8017348 <_dtoa_r+0xb18>
 8017340:	f10b 0308 	add.w	r3, fp, #8
 8017344:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017346:	6013      	str	r3, [r2, #0]
 8017348:	4658      	mov	r0, fp
 801734a:	b017      	add	sp, #92	; 0x5c
 801734c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017350:	9b06      	ldr	r3, [sp, #24]
 8017352:	2b01      	cmp	r3, #1
 8017354:	f77f ae35 	ble.w	8016fc2 <_dtoa_r+0x792>
 8017358:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801735a:	9307      	str	r3, [sp, #28]
 801735c:	e649      	b.n	8016ff2 <_dtoa_r+0x7c2>
 801735e:	9b02      	ldr	r3, [sp, #8]
 8017360:	2b00      	cmp	r3, #0
 8017362:	dc03      	bgt.n	801736c <_dtoa_r+0xb3c>
 8017364:	9b06      	ldr	r3, [sp, #24]
 8017366:	2b02      	cmp	r3, #2
 8017368:	f73f aecc 	bgt.w	8017104 <_dtoa_r+0x8d4>
 801736c:	465d      	mov	r5, fp
 801736e:	4639      	mov	r1, r7
 8017370:	9804      	ldr	r0, [sp, #16]
 8017372:	f7ff f9cf 	bl	8016714 <quorem>
 8017376:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801737a:	f805 8b01 	strb.w	r8, [r5], #1
 801737e:	9a02      	ldr	r2, [sp, #8]
 8017380:	eba5 030b 	sub.w	r3, r5, fp
 8017384:	429a      	cmp	r2, r3
 8017386:	ddb0      	ble.n	80172ea <_dtoa_r+0xaba>
 8017388:	2300      	movs	r3, #0
 801738a:	220a      	movs	r2, #10
 801738c:	9904      	ldr	r1, [sp, #16]
 801738e:	4620      	mov	r0, r4
 8017390:	f000 fa45 	bl	801781e <__multadd>
 8017394:	9004      	str	r0, [sp, #16]
 8017396:	e7ea      	b.n	801736e <_dtoa_r+0xb3e>
 8017398:	08018494 	.word	0x08018494
 801739c:	080184b8 	.word	0x080184b8

080173a0 <__sflush_r>:
 80173a0:	898a      	ldrh	r2, [r1, #12]
 80173a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173a6:	4605      	mov	r5, r0
 80173a8:	0710      	lsls	r0, r2, #28
 80173aa:	460c      	mov	r4, r1
 80173ac:	d458      	bmi.n	8017460 <__sflush_r+0xc0>
 80173ae:	684b      	ldr	r3, [r1, #4]
 80173b0:	2b00      	cmp	r3, #0
 80173b2:	dc05      	bgt.n	80173c0 <__sflush_r+0x20>
 80173b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	dc02      	bgt.n	80173c0 <__sflush_r+0x20>
 80173ba:	2000      	movs	r0, #0
 80173bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80173c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80173c2:	2e00      	cmp	r6, #0
 80173c4:	d0f9      	beq.n	80173ba <__sflush_r+0x1a>
 80173c6:	2300      	movs	r3, #0
 80173c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80173cc:	682f      	ldr	r7, [r5, #0]
 80173ce:	6a21      	ldr	r1, [r4, #32]
 80173d0:	602b      	str	r3, [r5, #0]
 80173d2:	d032      	beq.n	801743a <__sflush_r+0x9a>
 80173d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80173d6:	89a3      	ldrh	r3, [r4, #12]
 80173d8:	075a      	lsls	r2, r3, #29
 80173da:	d505      	bpl.n	80173e8 <__sflush_r+0x48>
 80173dc:	6863      	ldr	r3, [r4, #4]
 80173de:	1ac0      	subs	r0, r0, r3
 80173e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80173e2:	b10b      	cbz	r3, 80173e8 <__sflush_r+0x48>
 80173e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80173e6:	1ac0      	subs	r0, r0, r3
 80173e8:	2300      	movs	r3, #0
 80173ea:	4602      	mov	r2, r0
 80173ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80173ee:	6a21      	ldr	r1, [r4, #32]
 80173f0:	4628      	mov	r0, r5
 80173f2:	47b0      	blx	r6
 80173f4:	1c43      	adds	r3, r0, #1
 80173f6:	89a3      	ldrh	r3, [r4, #12]
 80173f8:	d106      	bne.n	8017408 <__sflush_r+0x68>
 80173fa:	6829      	ldr	r1, [r5, #0]
 80173fc:	291d      	cmp	r1, #29
 80173fe:	d848      	bhi.n	8017492 <__sflush_r+0xf2>
 8017400:	4a29      	ldr	r2, [pc, #164]	; (80174a8 <__sflush_r+0x108>)
 8017402:	40ca      	lsrs	r2, r1
 8017404:	07d6      	lsls	r6, r2, #31
 8017406:	d544      	bpl.n	8017492 <__sflush_r+0xf2>
 8017408:	2200      	movs	r2, #0
 801740a:	6062      	str	r2, [r4, #4]
 801740c:	04d9      	lsls	r1, r3, #19
 801740e:	6922      	ldr	r2, [r4, #16]
 8017410:	6022      	str	r2, [r4, #0]
 8017412:	d504      	bpl.n	801741e <__sflush_r+0x7e>
 8017414:	1c42      	adds	r2, r0, #1
 8017416:	d101      	bne.n	801741c <__sflush_r+0x7c>
 8017418:	682b      	ldr	r3, [r5, #0]
 801741a:	b903      	cbnz	r3, 801741e <__sflush_r+0x7e>
 801741c:	6560      	str	r0, [r4, #84]	; 0x54
 801741e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017420:	602f      	str	r7, [r5, #0]
 8017422:	2900      	cmp	r1, #0
 8017424:	d0c9      	beq.n	80173ba <__sflush_r+0x1a>
 8017426:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801742a:	4299      	cmp	r1, r3
 801742c:	d002      	beq.n	8017434 <__sflush_r+0x94>
 801742e:	4628      	mov	r0, r5
 8017430:	f000 fc94 	bl	8017d5c <_free_r>
 8017434:	2000      	movs	r0, #0
 8017436:	6360      	str	r0, [r4, #52]	; 0x34
 8017438:	e7c0      	b.n	80173bc <__sflush_r+0x1c>
 801743a:	2301      	movs	r3, #1
 801743c:	4628      	mov	r0, r5
 801743e:	47b0      	blx	r6
 8017440:	1c41      	adds	r1, r0, #1
 8017442:	d1c8      	bne.n	80173d6 <__sflush_r+0x36>
 8017444:	682b      	ldr	r3, [r5, #0]
 8017446:	2b00      	cmp	r3, #0
 8017448:	d0c5      	beq.n	80173d6 <__sflush_r+0x36>
 801744a:	2b1d      	cmp	r3, #29
 801744c:	d001      	beq.n	8017452 <__sflush_r+0xb2>
 801744e:	2b16      	cmp	r3, #22
 8017450:	d101      	bne.n	8017456 <__sflush_r+0xb6>
 8017452:	602f      	str	r7, [r5, #0]
 8017454:	e7b1      	b.n	80173ba <__sflush_r+0x1a>
 8017456:	89a3      	ldrh	r3, [r4, #12]
 8017458:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801745c:	81a3      	strh	r3, [r4, #12]
 801745e:	e7ad      	b.n	80173bc <__sflush_r+0x1c>
 8017460:	690f      	ldr	r7, [r1, #16]
 8017462:	2f00      	cmp	r7, #0
 8017464:	d0a9      	beq.n	80173ba <__sflush_r+0x1a>
 8017466:	0793      	lsls	r3, r2, #30
 8017468:	680e      	ldr	r6, [r1, #0]
 801746a:	bf08      	it	eq
 801746c:	694b      	ldreq	r3, [r1, #20]
 801746e:	600f      	str	r7, [r1, #0]
 8017470:	bf18      	it	ne
 8017472:	2300      	movne	r3, #0
 8017474:	eba6 0807 	sub.w	r8, r6, r7
 8017478:	608b      	str	r3, [r1, #8]
 801747a:	f1b8 0f00 	cmp.w	r8, #0
 801747e:	dd9c      	ble.n	80173ba <__sflush_r+0x1a>
 8017480:	4643      	mov	r3, r8
 8017482:	463a      	mov	r2, r7
 8017484:	6a21      	ldr	r1, [r4, #32]
 8017486:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017488:	4628      	mov	r0, r5
 801748a:	47b0      	blx	r6
 801748c:	2800      	cmp	r0, #0
 801748e:	dc06      	bgt.n	801749e <__sflush_r+0xfe>
 8017490:	89a3      	ldrh	r3, [r4, #12]
 8017492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017496:	81a3      	strh	r3, [r4, #12]
 8017498:	f04f 30ff 	mov.w	r0, #4294967295
 801749c:	e78e      	b.n	80173bc <__sflush_r+0x1c>
 801749e:	4407      	add	r7, r0
 80174a0:	eba8 0800 	sub.w	r8, r8, r0
 80174a4:	e7e9      	b.n	801747a <__sflush_r+0xda>
 80174a6:	bf00      	nop
 80174a8:	20400001 	.word	0x20400001

080174ac <_fflush_r>:
 80174ac:	b538      	push	{r3, r4, r5, lr}
 80174ae:	690b      	ldr	r3, [r1, #16]
 80174b0:	4605      	mov	r5, r0
 80174b2:	460c      	mov	r4, r1
 80174b4:	b1db      	cbz	r3, 80174ee <_fflush_r+0x42>
 80174b6:	b118      	cbz	r0, 80174c0 <_fflush_r+0x14>
 80174b8:	6983      	ldr	r3, [r0, #24]
 80174ba:	b90b      	cbnz	r3, 80174c0 <_fflush_r+0x14>
 80174bc:	f000 f860 	bl	8017580 <__sinit>
 80174c0:	4b0c      	ldr	r3, [pc, #48]	; (80174f4 <_fflush_r+0x48>)
 80174c2:	429c      	cmp	r4, r3
 80174c4:	d109      	bne.n	80174da <_fflush_r+0x2e>
 80174c6:	686c      	ldr	r4, [r5, #4]
 80174c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80174cc:	b17b      	cbz	r3, 80174ee <_fflush_r+0x42>
 80174ce:	4621      	mov	r1, r4
 80174d0:	4628      	mov	r0, r5
 80174d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80174d6:	f7ff bf63 	b.w	80173a0 <__sflush_r>
 80174da:	4b07      	ldr	r3, [pc, #28]	; (80174f8 <_fflush_r+0x4c>)
 80174dc:	429c      	cmp	r4, r3
 80174de:	d101      	bne.n	80174e4 <_fflush_r+0x38>
 80174e0:	68ac      	ldr	r4, [r5, #8]
 80174e2:	e7f1      	b.n	80174c8 <_fflush_r+0x1c>
 80174e4:	4b05      	ldr	r3, [pc, #20]	; (80174fc <_fflush_r+0x50>)
 80174e6:	429c      	cmp	r4, r3
 80174e8:	bf08      	it	eq
 80174ea:	68ec      	ldreq	r4, [r5, #12]
 80174ec:	e7ec      	b.n	80174c8 <_fflush_r+0x1c>
 80174ee:	2000      	movs	r0, #0
 80174f0:	bd38      	pop	{r3, r4, r5, pc}
 80174f2:	bf00      	nop
 80174f4:	080184e8 	.word	0x080184e8
 80174f8:	08018508 	.word	0x08018508
 80174fc:	080184c8 	.word	0x080184c8

08017500 <std>:
 8017500:	2300      	movs	r3, #0
 8017502:	b510      	push	{r4, lr}
 8017504:	4604      	mov	r4, r0
 8017506:	e9c0 3300 	strd	r3, r3, [r0]
 801750a:	6083      	str	r3, [r0, #8]
 801750c:	8181      	strh	r1, [r0, #12]
 801750e:	6643      	str	r3, [r0, #100]	; 0x64
 8017510:	81c2      	strh	r2, [r0, #14]
 8017512:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017516:	6183      	str	r3, [r0, #24]
 8017518:	4619      	mov	r1, r3
 801751a:	2208      	movs	r2, #8
 801751c:	305c      	adds	r0, #92	; 0x5c
 801751e:	f7fe fb58 	bl	8015bd2 <memset>
 8017522:	4b05      	ldr	r3, [pc, #20]	; (8017538 <std+0x38>)
 8017524:	6263      	str	r3, [r4, #36]	; 0x24
 8017526:	4b05      	ldr	r3, [pc, #20]	; (801753c <std+0x3c>)
 8017528:	62a3      	str	r3, [r4, #40]	; 0x28
 801752a:	4b05      	ldr	r3, [pc, #20]	; (8017540 <std+0x40>)
 801752c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801752e:	4b05      	ldr	r3, [pc, #20]	; (8017544 <std+0x44>)
 8017530:	6224      	str	r4, [r4, #32]
 8017532:	6323      	str	r3, [r4, #48]	; 0x30
 8017534:	bd10      	pop	{r4, pc}
 8017536:	bf00      	nop
 8017538:	0801814d 	.word	0x0801814d
 801753c:	0801816f 	.word	0x0801816f
 8017540:	080181a7 	.word	0x080181a7
 8017544:	080181cb 	.word	0x080181cb

08017548 <_cleanup_r>:
 8017548:	4901      	ldr	r1, [pc, #4]	; (8017550 <_cleanup_r+0x8>)
 801754a:	f000 b885 	b.w	8017658 <_fwalk_reent>
 801754e:	bf00      	nop
 8017550:	080174ad 	.word	0x080174ad

08017554 <__sfmoreglue>:
 8017554:	b570      	push	{r4, r5, r6, lr}
 8017556:	1e4a      	subs	r2, r1, #1
 8017558:	2568      	movs	r5, #104	; 0x68
 801755a:	4355      	muls	r5, r2
 801755c:	460e      	mov	r6, r1
 801755e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8017562:	f000 fc49 	bl	8017df8 <_malloc_r>
 8017566:	4604      	mov	r4, r0
 8017568:	b140      	cbz	r0, 801757c <__sfmoreglue+0x28>
 801756a:	2100      	movs	r1, #0
 801756c:	e9c0 1600 	strd	r1, r6, [r0]
 8017570:	300c      	adds	r0, #12
 8017572:	60a0      	str	r0, [r4, #8]
 8017574:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8017578:	f7fe fb2b 	bl	8015bd2 <memset>
 801757c:	4620      	mov	r0, r4
 801757e:	bd70      	pop	{r4, r5, r6, pc}

08017580 <__sinit>:
 8017580:	6983      	ldr	r3, [r0, #24]
 8017582:	b510      	push	{r4, lr}
 8017584:	4604      	mov	r4, r0
 8017586:	bb33      	cbnz	r3, 80175d6 <__sinit+0x56>
 8017588:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801758c:	6503      	str	r3, [r0, #80]	; 0x50
 801758e:	4b12      	ldr	r3, [pc, #72]	; (80175d8 <__sinit+0x58>)
 8017590:	4a12      	ldr	r2, [pc, #72]	; (80175dc <__sinit+0x5c>)
 8017592:	681b      	ldr	r3, [r3, #0]
 8017594:	6282      	str	r2, [r0, #40]	; 0x28
 8017596:	4298      	cmp	r0, r3
 8017598:	bf04      	itt	eq
 801759a:	2301      	moveq	r3, #1
 801759c:	6183      	streq	r3, [r0, #24]
 801759e:	f000 f81f 	bl	80175e0 <__sfp>
 80175a2:	6060      	str	r0, [r4, #4]
 80175a4:	4620      	mov	r0, r4
 80175a6:	f000 f81b 	bl	80175e0 <__sfp>
 80175aa:	60a0      	str	r0, [r4, #8]
 80175ac:	4620      	mov	r0, r4
 80175ae:	f000 f817 	bl	80175e0 <__sfp>
 80175b2:	2200      	movs	r2, #0
 80175b4:	60e0      	str	r0, [r4, #12]
 80175b6:	2104      	movs	r1, #4
 80175b8:	6860      	ldr	r0, [r4, #4]
 80175ba:	f7ff ffa1 	bl	8017500 <std>
 80175be:	2201      	movs	r2, #1
 80175c0:	2109      	movs	r1, #9
 80175c2:	68a0      	ldr	r0, [r4, #8]
 80175c4:	f7ff ff9c 	bl	8017500 <std>
 80175c8:	2202      	movs	r2, #2
 80175ca:	2112      	movs	r1, #18
 80175cc:	68e0      	ldr	r0, [r4, #12]
 80175ce:	f7ff ff97 	bl	8017500 <std>
 80175d2:	2301      	movs	r3, #1
 80175d4:	61a3      	str	r3, [r4, #24]
 80175d6:	bd10      	pop	{r4, pc}
 80175d8:	08018480 	.word	0x08018480
 80175dc:	08017549 	.word	0x08017549

080175e0 <__sfp>:
 80175e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175e2:	4b1b      	ldr	r3, [pc, #108]	; (8017650 <__sfp+0x70>)
 80175e4:	681e      	ldr	r6, [r3, #0]
 80175e6:	69b3      	ldr	r3, [r6, #24]
 80175e8:	4607      	mov	r7, r0
 80175ea:	b913      	cbnz	r3, 80175f2 <__sfp+0x12>
 80175ec:	4630      	mov	r0, r6
 80175ee:	f7ff ffc7 	bl	8017580 <__sinit>
 80175f2:	3648      	adds	r6, #72	; 0x48
 80175f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80175f8:	3b01      	subs	r3, #1
 80175fa:	d503      	bpl.n	8017604 <__sfp+0x24>
 80175fc:	6833      	ldr	r3, [r6, #0]
 80175fe:	b133      	cbz	r3, 801760e <__sfp+0x2e>
 8017600:	6836      	ldr	r6, [r6, #0]
 8017602:	e7f7      	b.n	80175f4 <__sfp+0x14>
 8017604:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017608:	b16d      	cbz	r5, 8017626 <__sfp+0x46>
 801760a:	3468      	adds	r4, #104	; 0x68
 801760c:	e7f4      	b.n	80175f8 <__sfp+0x18>
 801760e:	2104      	movs	r1, #4
 8017610:	4638      	mov	r0, r7
 8017612:	f7ff ff9f 	bl	8017554 <__sfmoreglue>
 8017616:	6030      	str	r0, [r6, #0]
 8017618:	2800      	cmp	r0, #0
 801761a:	d1f1      	bne.n	8017600 <__sfp+0x20>
 801761c:	230c      	movs	r3, #12
 801761e:	603b      	str	r3, [r7, #0]
 8017620:	4604      	mov	r4, r0
 8017622:	4620      	mov	r0, r4
 8017624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017626:	4b0b      	ldr	r3, [pc, #44]	; (8017654 <__sfp+0x74>)
 8017628:	6665      	str	r5, [r4, #100]	; 0x64
 801762a:	e9c4 5500 	strd	r5, r5, [r4]
 801762e:	60a5      	str	r5, [r4, #8]
 8017630:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8017634:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8017638:	2208      	movs	r2, #8
 801763a:	4629      	mov	r1, r5
 801763c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017640:	f7fe fac7 	bl	8015bd2 <memset>
 8017644:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017648:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801764c:	e7e9      	b.n	8017622 <__sfp+0x42>
 801764e:	bf00      	nop
 8017650:	08018480 	.word	0x08018480
 8017654:	ffff0001 	.word	0xffff0001

08017658 <_fwalk_reent>:
 8017658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801765c:	4680      	mov	r8, r0
 801765e:	4689      	mov	r9, r1
 8017660:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017664:	2600      	movs	r6, #0
 8017666:	b914      	cbnz	r4, 801766e <_fwalk_reent+0x16>
 8017668:	4630      	mov	r0, r6
 801766a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801766e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8017672:	3f01      	subs	r7, #1
 8017674:	d501      	bpl.n	801767a <_fwalk_reent+0x22>
 8017676:	6824      	ldr	r4, [r4, #0]
 8017678:	e7f5      	b.n	8017666 <_fwalk_reent+0xe>
 801767a:	89ab      	ldrh	r3, [r5, #12]
 801767c:	2b01      	cmp	r3, #1
 801767e:	d907      	bls.n	8017690 <_fwalk_reent+0x38>
 8017680:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017684:	3301      	adds	r3, #1
 8017686:	d003      	beq.n	8017690 <_fwalk_reent+0x38>
 8017688:	4629      	mov	r1, r5
 801768a:	4640      	mov	r0, r8
 801768c:	47c8      	blx	r9
 801768e:	4306      	orrs	r6, r0
 8017690:	3568      	adds	r5, #104	; 0x68
 8017692:	e7ee      	b.n	8017672 <_fwalk_reent+0x1a>

08017694 <_localeconv_r>:
 8017694:	4b04      	ldr	r3, [pc, #16]	; (80176a8 <_localeconv_r+0x14>)
 8017696:	681b      	ldr	r3, [r3, #0]
 8017698:	6a18      	ldr	r0, [r3, #32]
 801769a:	4b04      	ldr	r3, [pc, #16]	; (80176ac <_localeconv_r+0x18>)
 801769c:	2800      	cmp	r0, #0
 801769e:	bf08      	it	eq
 80176a0:	4618      	moveq	r0, r3
 80176a2:	30f0      	adds	r0, #240	; 0xf0
 80176a4:	4770      	bx	lr
 80176a6:	bf00      	nop
 80176a8:	20000080 	.word	0x20000080
 80176ac:	200000e4 	.word	0x200000e4

080176b0 <__swhatbuf_r>:
 80176b0:	b570      	push	{r4, r5, r6, lr}
 80176b2:	460e      	mov	r6, r1
 80176b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80176b8:	2900      	cmp	r1, #0
 80176ba:	b096      	sub	sp, #88	; 0x58
 80176bc:	4614      	mov	r4, r2
 80176be:	461d      	mov	r5, r3
 80176c0:	da07      	bge.n	80176d2 <__swhatbuf_r+0x22>
 80176c2:	2300      	movs	r3, #0
 80176c4:	602b      	str	r3, [r5, #0]
 80176c6:	89b3      	ldrh	r3, [r6, #12]
 80176c8:	061a      	lsls	r2, r3, #24
 80176ca:	d410      	bmi.n	80176ee <__swhatbuf_r+0x3e>
 80176cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80176d0:	e00e      	b.n	80176f0 <__swhatbuf_r+0x40>
 80176d2:	466a      	mov	r2, sp
 80176d4:	f000 fda0 	bl	8018218 <_fstat_r>
 80176d8:	2800      	cmp	r0, #0
 80176da:	dbf2      	blt.n	80176c2 <__swhatbuf_r+0x12>
 80176dc:	9a01      	ldr	r2, [sp, #4]
 80176de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80176e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80176e6:	425a      	negs	r2, r3
 80176e8:	415a      	adcs	r2, r3
 80176ea:	602a      	str	r2, [r5, #0]
 80176ec:	e7ee      	b.n	80176cc <__swhatbuf_r+0x1c>
 80176ee:	2340      	movs	r3, #64	; 0x40
 80176f0:	2000      	movs	r0, #0
 80176f2:	6023      	str	r3, [r4, #0]
 80176f4:	b016      	add	sp, #88	; 0x58
 80176f6:	bd70      	pop	{r4, r5, r6, pc}

080176f8 <__smakebuf_r>:
 80176f8:	898b      	ldrh	r3, [r1, #12]
 80176fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80176fc:	079d      	lsls	r5, r3, #30
 80176fe:	4606      	mov	r6, r0
 8017700:	460c      	mov	r4, r1
 8017702:	d507      	bpl.n	8017714 <__smakebuf_r+0x1c>
 8017704:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017708:	6023      	str	r3, [r4, #0]
 801770a:	6123      	str	r3, [r4, #16]
 801770c:	2301      	movs	r3, #1
 801770e:	6163      	str	r3, [r4, #20]
 8017710:	b002      	add	sp, #8
 8017712:	bd70      	pop	{r4, r5, r6, pc}
 8017714:	ab01      	add	r3, sp, #4
 8017716:	466a      	mov	r2, sp
 8017718:	f7ff ffca 	bl	80176b0 <__swhatbuf_r>
 801771c:	9900      	ldr	r1, [sp, #0]
 801771e:	4605      	mov	r5, r0
 8017720:	4630      	mov	r0, r6
 8017722:	f000 fb69 	bl	8017df8 <_malloc_r>
 8017726:	b948      	cbnz	r0, 801773c <__smakebuf_r+0x44>
 8017728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801772c:	059a      	lsls	r2, r3, #22
 801772e:	d4ef      	bmi.n	8017710 <__smakebuf_r+0x18>
 8017730:	f023 0303 	bic.w	r3, r3, #3
 8017734:	f043 0302 	orr.w	r3, r3, #2
 8017738:	81a3      	strh	r3, [r4, #12]
 801773a:	e7e3      	b.n	8017704 <__smakebuf_r+0xc>
 801773c:	4b0d      	ldr	r3, [pc, #52]	; (8017774 <__smakebuf_r+0x7c>)
 801773e:	62b3      	str	r3, [r6, #40]	; 0x28
 8017740:	89a3      	ldrh	r3, [r4, #12]
 8017742:	6020      	str	r0, [r4, #0]
 8017744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017748:	81a3      	strh	r3, [r4, #12]
 801774a:	9b00      	ldr	r3, [sp, #0]
 801774c:	6163      	str	r3, [r4, #20]
 801774e:	9b01      	ldr	r3, [sp, #4]
 8017750:	6120      	str	r0, [r4, #16]
 8017752:	b15b      	cbz	r3, 801776c <__smakebuf_r+0x74>
 8017754:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017758:	4630      	mov	r0, r6
 801775a:	f000 fd6f 	bl	801823c <_isatty_r>
 801775e:	b128      	cbz	r0, 801776c <__smakebuf_r+0x74>
 8017760:	89a3      	ldrh	r3, [r4, #12]
 8017762:	f023 0303 	bic.w	r3, r3, #3
 8017766:	f043 0301 	orr.w	r3, r3, #1
 801776a:	81a3      	strh	r3, [r4, #12]
 801776c:	89a3      	ldrh	r3, [r4, #12]
 801776e:	431d      	orrs	r5, r3
 8017770:	81a5      	strh	r5, [r4, #12]
 8017772:	e7cd      	b.n	8017710 <__smakebuf_r+0x18>
 8017774:	08017549 	.word	0x08017549

08017778 <malloc>:
 8017778:	4b02      	ldr	r3, [pc, #8]	; (8017784 <malloc+0xc>)
 801777a:	4601      	mov	r1, r0
 801777c:	6818      	ldr	r0, [r3, #0]
 801777e:	f000 bb3b 	b.w	8017df8 <_malloc_r>
 8017782:	bf00      	nop
 8017784:	20000080 	.word	0x20000080

08017788 <_Balloc>:
 8017788:	b570      	push	{r4, r5, r6, lr}
 801778a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801778c:	4604      	mov	r4, r0
 801778e:	460e      	mov	r6, r1
 8017790:	b93d      	cbnz	r5, 80177a2 <_Balloc+0x1a>
 8017792:	2010      	movs	r0, #16
 8017794:	f7ff fff0 	bl	8017778 <malloc>
 8017798:	6260      	str	r0, [r4, #36]	; 0x24
 801779a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801779e:	6005      	str	r5, [r0, #0]
 80177a0:	60c5      	str	r5, [r0, #12]
 80177a2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80177a4:	68eb      	ldr	r3, [r5, #12]
 80177a6:	b183      	cbz	r3, 80177ca <_Balloc+0x42>
 80177a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80177aa:	68db      	ldr	r3, [r3, #12]
 80177ac:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80177b0:	b9b8      	cbnz	r0, 80177e2 <_Balloc+0x5a>
 80177b2:	2101      	movs	r1, #1
 80177b4:	fa01 f506 	lsl.w	r5, r1, r6
 80177b8:	1d6a      	adds	r2, r5, #5
 80177ba:	0092      	lsls	r2, r2, #2
 80177bc:	4620      	mov	r0, r4
 80177be:	f000 fabf 	bl	8017d40 <_calloc_r>
 80177c2:	b160      	cbz	r0, 80177de <_Balloc+0x56>
 80177c4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80177c8:	e00e      	b.n	80177e8 <_Balloc+0x60>
 80177ca:	2221      	movs	r2, #33	; 0x21
 80177cc:	2104      	movs	r1, #4
 80177ce:	4620      	mov	r0, r4
 80177d0:	f000 fab6 	bl	8017d40 <_calloc_r>
 80177d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80177d6:	60e8      	str	r0, [r5, #12]
 80177d8:	68db      	ldr	r3, [r3, #12]
 80177da:	2b00      	cmp	r3, #0
 80177dc:	d1e4      	bne.n	80177a8 <_Balloc+0x20>
 80177de:	2000      	movs	r0, #0
 80177e0:	bd70      	pop	{r4, r5, r6, pc}
 80177e2:	6802      	ldr	r2, [r0, #0]
 80177e4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80177e8:	2300      	movs	r3, #0
 80177ea:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80177ee:	e7f7      	b.n	80177e0 <_Balloc+0x58>

080177f0 <_Bfree>:
 80177f0:	b570      	push	{r4, r5, r6, lr}
 80177f2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80177f4:	4606      	mov	r6, r0
 80177f6:	460d      	mov	r5, r1
 80177f8:	b93c      	cbnz	r4, 801780a <_Bfree+0x1a>
 80177fa:	2010      	movs	r0, #16
 80177fc:	f7ff ffbc 	bl	8017778 <malloc>
 8017800:	6270      	str	r0, [r6, #36]	; 0x24
 8017802:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017806:	6004      	str	r4, [r0, #0]
 8017808:	60c4      	str	r4, [r0, #12]
 801780a:	b13d      	cbz	r5, 801781c <_Bfree+0x2c>
 801780c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801780e:	686a      	ldr	r2, [r5, #4]
 8017810:	68db      	ldr	r3, [r3, #12]
 8017812:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017816:	6029      	str	r1, [r5, #0]
 8017818:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801781c:	bd70      	pop	{r4, r5, r6, pc}

0801781e <__multadd>:
 801781e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017822:	690d      	ldr	r5, [r1, #16]
 8017824:	461f      	mov	r7, r3
 8017826:	4606      	mov	r6, r0
 8017828:	460c      	mov	r4, r1
 801782a:	f101 0c14 	add.w	ip, r1, #20
 801782e:	2300      	movs	r3, #0
 8017830:	f8dc 0000 	ldr.w	r0, [ip]
 8017834:	b281      	uxth	r1, r0
 8017836:	fb02 7101 	mla	r1, r2, r1, r7
 801783a:	0c0f      	lsrs	r7, r1, #16
 801783c:	0c00      	lsrs	r0, r0, #16
 801783e:	fb02 7000 	mla	r0, r2, r0, r7
 8017842:	b289      	uxth	r1, r1
 8017844:	3301      	adds	r3, #1
 8017846:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801784a:	429d      	cmp	r5, r3
 801784c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8017850:	f84c 1b04 	str.w	r1, [ip], #4
 8017854:	dcec      	bgt.n	8017830 <__multadd+0x12>
 8017856:	b1d7      	cbz	r7, 801788e <__multadd+0x70>
 8017858:	68a3      	ldr	r3, [r4, #8]
 801785a:	42ab      	cmp	r3, r5
 801785c:	dc12      	bgt.n	8017884 <__multadd+0x66>
 801785e:	6861      	ldr	r1, [r4, #4]
 8017860:	4630      	mov	r0, r6
 8017862:	3101      	adds	r1, #1
 8017864:	f7ff ff90 	bl	8017788 <_Balloc>
 8017868:	6922      	ldr	r2, [r4, #16]
 801786a:	3202      	adds	r2, #2
 801786c:	f104 010c 	add.w	r1, r4, #12
 8017870:	4680      	mov	r8, r0
 8017872:	0092      	lsls	r2, r2, #2
 8017874:	300c      	adds	r0, #12
 8017876:	f7fe f9a1 	bl	8015bbc <memcpy>
 801787a:	4621      	mov	r1, r4
 801787c:	4630      	mov	r0, r6
 801787e:	f7ff ffb7 	bl	80177f0 <_Bfree>
 8017882:	4644      	mov	r4, r8
 8017884:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017888:	3501      	adds	r5, #1
 801788a:	615f      	str	r7, [r3, #20]
 801788c:	6125      	str	r5, [r4, #16]
 801788e:	4620      	mov	r0, r4
 8017890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017894 <__hi0bits>:
 8017894:	0c02      	lsrs	r2, r0, #16
 8017896:	0412      	lsls	r2, r2, #16
 8017898:	4603      	mov	r3, r0
 801789a:	b9b2      	cbnz	r2, 80178ca <__hi0bits+0x36>
 801789c:	0403      	lsls	r3, r0, #16
 801789e:	2010      	movs	r0, #16
 80178a0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80178a4:	bf04      	itt	eq
 80178a6:	021b      	lsleq	r3, r3, #8
 80178a8:	3008      	addeq	r0, #8
 80178aa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80178ae:	bf04      	itt	eq
 80178b0:	011b      	lsleq	r3, r3, #4
 80178b2:	3004      	addeq	r0, #4
 80178b4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80178b8:	bf04      	itt	eq
 80178ba:	009b      	lsleq	r3, r3, #2
 80178bc:	3002      	addeq	r0, #2
 80178be:	2b00      	cmp	r3, #0
 80178c0:	db06      	blt.n	80178d0 <__hi0bits+0x3c>
 80178c2:	005b      	lsls	r3, r3, #1
 80178c4:	d503      	bpl.n	80178ce <__hi0bits+0x3a>
 80178c6:	3001      	adds	r0, #1
 80178c8:	4770      	bx	lr
 80178ca:	2000      	movs	r0, #0
 80178cc:	e7e8      	b.n	80178a0 <__hi0bits+0xc>
 80178ce:	2020      	movs	r0, #32
 80178d0:	4770      	bx	lr

080178d2 <__lo0bits>:
 80178d2:	6803      	ldr	r3, [r0, #0]
 80178d4:	f013 0207 	ands.w	r2, r3, #7
 80178d8:	4601      	mov	r1, r0
 80178da:	d00b      	beq.n	80178f4 <__lo0bits+0x22>
 80178dc:	07da      	lsls	r2, r3, #31
 80178de:	d423      	bmi.n	8017928 <__lo0bits+0x56>
 80178e0:	0798      	lsls	r0, r3, #30
 80178e2:	bf49      	itett	mi
 80178e4:	085b      	lsrmi	r3, r3, #1
 80178e6:	089b      	lsrpl	r3, r3, #2
 80178e8:	2001      	movmi	r0, #1
 80178ea:	600b      	strmi	r3, [r1, #0]
 80178ec:	bf5c      	itt	pl
 80178ee:	600b      	strpl	r3, [r1, #0]
 80178f0:	2002      	movpl	r0, #2
 80178f2:	4770      	bx	lr
 80178f4:	b298      	uxth	r0, r3
 80178f6:	b9a8      	cbnz	r0, 8017924 <__lo0bits+0x52>
 80178f8:	0c1b      	lsrs	r3, r3, #16
 80178fa:	2010      	movs	r0, #16
 80178fc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8017900:	bf04      	itt	eq
 8017902:	0a1b      	lsreq	r3, r3, #8
 8017904:	3008      	addeq	r0, #8
 8017906:	071a      	lsls	r2, r3, #28
 8017908:	bf04      	itt	eq
 801790a:	091b      	lsreq	r3, r3, #4
 801790c:	3004      	addeq	r0, #4
 801790e:	079a      	lsls	r2, r3, #30
 8017910:	bf04      	itt	eq
 8017912:	089b      	lsreq	r3, r3, #2
 8017914:	3002      	addeq	r0, #2
 8017916:	07da      	lsls	r2, r3, #31
 8017918:	d402      	bmi.n	8017920 <__lo0bits+0x4e>
 801791a:	085b      	lsrs	r3, r3, #1
 801791c:	d006      	beq.n	801792c <__lo0bits+0x5a>
 801791e:	3001      	adds	r0, #1
 8017920:	600b      	str	r3, [r1, #0]
 8017922:	4770      	bx	lr
 8017924:	4610      	mov	r0, r2
 8017926:	e7e9      	b.n	80178fc <__lo0bits+0x2a>
 8017928:	2000      	movs	r0, #0
 801792a:	4770      	bx	lr
 801792c:	2020      	movs	r0, #32
 801792e:	4770      	bx	lr

08017930 <__i2b>:
 8017930:	b510      	push	{r4, lr}
 8017932:	460c      	mov	r4, r1
 8017934:	2101      	movs	r1, #1
 8017936:	f7ff ff27 	bl	8017788 <_Balloc>
 801793a:	2201      	movs	r2, #1
 801793c:	6144      	str	r4, [r0, #20]
 801793e:	6102      	str	r2, [r0, #16]
 8017940:	bd10      	pop	{r4, pc}

08017942 <__multiply>:
 8017942:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017946:	4614      	mov	r4, r2
 8017948:	690a      	ldr	r2, [r1, #16]
 801794a:	6923      	ldr	r3, [r4, #16]
 801794c:	429a      	cmp	r2, r3
 801794e:	bfb8      	it	lt
 8017950:	460b      	movlt	r3, r1
 8017952:	4688      	mov	r8, r1
 8017954:	bfbc      	itt	lt
 8017956:	46a0      	movlt	r8, r4
 8017958:	461c      	movlt	r4, r3
 801795a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801795e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8017962:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017966:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801796a:	eb07 0609 	add.w	r6, r7, r9
 801796e:	42b3      	cmp	r3, r6
 8017970:	bfb8      	it	lt
 8017972:	3101      	addlt	r1, #1
 8017974:	f7ff ff08 	bl	8017788 <_Balloc>
 8017978:	f100 0514 	add.w	r5, r0, #20
 801797c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8017980:	462b      	mov	r3, r5
 8017982:	2200      	movs	r2, #0
 8017984:	4573      	cmp	r3, lr
 8017986:	d316      	bcc.n	80179b6 <__multiply+0x74>
 8017988:	f104 0214 	add.w	r2, r4, #20
 801798c:	f108 0114 	add.w	r1, r8, #20
 8017990:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8017994:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8017998:	9300      	str	r3, [sp, #0]
 801799a:	9b00      	ldr	r3, [sp, #0]
 801799c:	9201      	str	r2, [sp, #4]
 801799e:	4293      	cmp	r3, r2
 80179a0:	d80c      	bhi.n	80179bc <__multiply+0x7a>
 80179a2:	2e00      	cmp	r6, #0
 80179a4:	dd03      	ble.n	80179ae <__multiply+0x6c>
 80179a6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d05d      	beq.n	8017a6a <__multiply+0x128>
 80179ae:	6106      	str	r6, [r0, #16]
 80179b0:	b003      	add	sp, #12
 80179b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179b6:	f843 2b04 	str.w	r2, [r3], #4
 80179ba:	e7e3      	b.n	8017984 <__multiply+0x42>
 80179bc:	f8b2 b000 	ldrh.w	fp, [r2]
 80179c0:	f1bb 0f00 	cmp.w	fp, #0
 80179c4:	d023      	beq.n	8017a0e <__multiply+0xcc>
 80179c6:	4689      	mov	r9, r1
 80179c8:	46ac      	mov	ip, r5
 80179ca:	f04f 0800 	mov.w	r8, #0
 80179ce:	f859 4b04 	ldr.w	r4, [r9], #4
 80179d2:	f8dc a000 	ldr.w	sl, [ip]
 80179d6:	b2a3      	uxth	r3, r4
 80179d8:	fa1f fa8a 	uxth.w	sl, sl
 80179dc:	fb0b a303 	mla	r3, fp, r3, sl
 80179e0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80179e4:	f8dc 4000 	ldr.w	r4, [ip]
 80179e8:	4443      	add	r3, r8
 80179ea:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80179ee:	fb0b 840a 	mla	r4, fp, sl, r8
 80179f2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80179f6:	46e2      	mov	sl, ip
 80179f8:	b29b      	uxth	r3, r3
 80179fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80179fe:	454f      	cmp	r7, r9
 8017a00:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8017a04:	f84a 3b04 	str.w	r3, [sl], #4
 8017a08:	d82b      	bhi.n	8017a62 <__multiply+0x120>
 8017a0a:	f8cc 8004 	str.w	r8, [ip, #4]
 8017a0e:	9b01      	ldr	r3, [sp, #4]
 8017a10:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8017a14:	3204      	adds	r2, #4
 8017a16:	f1ba 0f00 	cmp.w	sl, #0
 8017a1a:	d020      	beq.n	8017a5e <__multiply+0x11c>
 8017a1c:	682b      	ldr	r3, [r5, #0]
 8017a1e:	4689      	mov	r9, r1
 8017a20:	46a8      	mov	r8, r5
 8017a22:	f04f 0b00 	mov.w	fp, #0
 8017a26:	f8b9 c000 	ldrh.w	ip, [r9]
 8017a2a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8017a2e:	fb0a 440c 	mla	r4, sl, ip, r4
 8017a32:	445c      	add	r4, fp
 8017a34:	46c4      	mov	ip, r8
 8017a36:	b29b      	uxth	r3, r3
 8017a38:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8017a3c:	f84c 3b04 	str.w	r3, [ip], #4
 8017a40:	f859 3b04 	ldr.w	r3, [r9], #4
 8017a44:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8017a48:	0c1b      	lsrs	r3, r3, #16
 8017a4a:	fb0a b303 	mla	r3, sl, r3, fp
 8017a4e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8017a52:	454f      	cmp	r7, r9
 8017a54:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8017a58:	d805      	bhi.n	8017a66 <__multiply+0x124>
 8017a5a:	f8c8 3004 	str.w	r3, [r8, #4]
 8017a5e:	3504      	adds	r5, #4
 8017a60:	e79b      	b.n	801799a <__multiply+0x58>
 8017a62:	46d4      	mov	ip, sl
 8017a64:	e7b3      	b.n	80179ce <__multiply+0x8c>
 8017a66:	46e0      	mov	r8, ip
 8017a68:	e7dd      	b.n	8017a26 <__multiply+0xe4>
 8017a6a:	3e01      	subs	r6, #1
 8017a6c:	e799      	b.n	80179a2 <__multiply+0x60>
	...

08017a70 <__pow5mult>:
 8017a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017a74:	4615      	mov	r5, r2
 8017a76:	f012 0203 	ands.w	r2, r2, #3
 8017a7a:	4606      	mov	r6, r0
 8017a7c:	460f      	mov	r7, r1
 8017a7e:	d007      	beq.n	8017a90 <__pow5mult+0x20>
 8017a80:	3a01      	subs	r2, #1
 8017a82:	4c21      	ldr	r4, [pc, #132]	; (8017b08 <__pow5mult+0x98>)
 8017a84:	2300      	movs	r3, #0
 8017a86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8017a8a:	f7ff fec8 	bl	801781e <__multadd>
 8017a8e:	4607      	mov	r7, r0
 8017a90:	10ad      	asrs	r5, r5, #2
 8017a92:	d035      	beq.n	8017b00 <__pow5mult+0x90>
 8017a94:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8017a96:	b93c      	cbnz	r4, 8017aa8 <__pow5mult+0x38>
 8017a98:	2010      	movs	r0, #16
 8017a9a:	f7ff fe6d 	bl	8017778 <malloc>
 8017a9e:	6270      	str	r0, [r6, #36]	; 0x24
 8017aa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017aa4:	6004      	str	r4, [r0, #0]
 8017aa6:	60c4      	str	r4, [r0, #12]
 8017aa8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8017aac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017ab0:	b94c      	cbnz	r4, 8017ac6 <__pow5mult+0x56>
 8017ab2:	f240 2171 	movw	r1, #625	; 0x271
 8017ab6:	4630      	mov	r0, r6
 8017ab8:	f7ff ff3a 	bl	8017930 <__i2b>
 8017abc:	2300      	movs	r3, #0
 8017abe:	f8c8 0008 	str.w	r0, [r8, #8]
 8017ac2:	4604      	mov	r4, r0
 8017ac4:	6003      	str	r3, [r0, #0]
 8017ac6:	f04f 0800 	mov.w	r8, #0
 8017aca:	07eb      	lsls	r3, r5, #31
 8017acc:	d50a      	bpl.n	8017ae4 <__pow5mult+0x74>
 8017ace:	4639      	mov	r1, r7
 8017ad0:	4622      	mov	r2, r4
 8017ad2:	4630      	mov	r0, r6
 8017ad4:	f7ff ff35 	bl	8017942 <__multiply>
 8017ad8:	4639      	mov	r1, r7
 8017ada:	4681      	mov	r9, r0
 8017adc:	4630      	mov	r0, r6
 8017ade:	f7ff fe87 	bl	80177f0 <_Bfree>
 8017ae2:	464f      	mov	r7, r9
 8017ae4:	106d      	asrs	r5, r5, #1
 8017ae6:	d00b      	beq.n	8017b00 <__pow5mult+0x90>
 8017ae8:	6820      	ldr	r0, [r4, #0]
 8017aea:	b938      	cbnz	r0, 8017afc <__pow5mult+0x8c>
 8017aec:	4622      	mov	r2, r4
 8017aee:	4621      	mov	r1, r4
 8017af0:	4630      	mov	r0, r6
 8017af2:	f7ff ff26 	bl	8017942 <__multiply>
 8017af6:	6020      	str	r0, [r4, #0]
 8017af8:	f8c0 8000 	str.w	r8, [r0]
 8017afc:	4604      	mov	r4, r0
 8017afe:	e7e4      	b.n	8017aca <__pow5mult+0x5a>
 8017b00:	4638      	mov	r0, r7
 8017b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017b06:	bf00      	nop
 8017b08:	08018618 	.word	0x08018618

08017b0c <__lshift>:
 8017b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017b10:	460c      	mov	r4, r1
 8017b12:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8017b16:	6923      	ldr	r3, [r4, #16]
 8017b18:	6849      	ldr	r1, [r1, #4]
 8017b1a:	eb0a 0903 	add.w	r9, sl, r3
 8017b1e:	68a3      	ldr	r3, [r4, #8]
 8017b20:	4607      	mov	r7, r0
 8017b22:	4616      	mov	r6, r2
 8017b24:	f109 0501 	add.w	r5, r9, #1
 8017b28:	42ab      	cmp	r3, r5
 8017b2a:	db32      	blt.n	8017b92 <__lshift+0x86>
 8017b2c:	4638      	mov	r0, r7
 8017b2e:	f7ff fe2b 	bl	8017788 <_Balloc>
 8017b32:	2300      	movs	r3, #0
 8017b34:	4680      	mov	r8, r0
 8017b36:	f100 0114 	add.w	r1, r0, #20
 8017b3a:	461a      	mov	r2, r3
 8017b3c:	4553      	cmp	r3, sl
 8017b3e:	db2b      	blt.n	8017b98 <__lshift+0x8c>
 8017b40:	6920      	ldr	r0, [r4, #16]
 8017b42:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017b46:	f104 0314 	add.w	r3, r4, #20
 8017b4a:	f016 021f 	ands.w	r2, r6, #31
 8017b4e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017b52:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017b56:	d025      	beq.n	8017ba4 <__lshift+0x98>
 8017b58:	f1c2 0e20 	rsb	lr, r2, #32
 8017b5c:	2000      	movs	r0, #0
 8017b5e:	681e      	ldr	r6, [r3, #0]
 8017b60:	468a      	mov	sl, r1
 8017b62:	4096      	lsls	r6, r2
 8017b64:	4330      	orrs	r0, r6
 8017b66:	f84a 0b04 	str.w	r0, [sl], #4
 8017b6a:	f853 0b04 	ldr.w	r0, [r3], #4
 8017b6e:	459c      	cmp	ip, r3
 8017b70:	fa20 f00e 	lsr.w	r0, r0, lr
 8017b74:	d814      	bhi.n	8017ba0 <__lshift+0x94>
 8017b76:	6048      	str	r0, [r1, #4]
 8017b78:	b108      	cbz	r0, 8017b7e <__lshift+0x72>
 8017b7a:	f109 0502 	add.w	r5, r9, #2
 8017b7e:	3d01      	subs	r5, #1
 8017b80:	4638      	mov	r0, r7
 8017b82:	f8c8 5010 	str.w	r5, [r8, #16]
 8017b86:	4621      	mov	r1, r4
 8017b88:	f7ff fe32 	bl	80177f0 <_Bfree>
 8017b8c:	4640      	mov	r0, r8
 8017b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017b92:	3101      	adds	r1, #1
 8017b94:	005b      	lsls	r3, r3, #1
 8017b96:	e7c7      	b.n	8017b28 <__lshift+0x1c>
 8017b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8017b9c:	3301      	adds	r3, #1
 8017b9e:	e7cd      	b.n	8017b3c <__lshift+0x30>
 8017ba0:	4651      	mov	r1, sl
 8017ba2:	e7dc      	b.n	8017b5e <__lshift+0x52>
 8017ba4:	3904      	subs	r1, #4
 8017ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8017baa:	f841 2f04 	str.w	r2, [r1, #4]!
 8017bae:	459c      	cmp	ip, r3
 8017bb0:	d8f9      	bhi.n	8017ba6 <__lshift+0x9a>
 8017bb2:	e7e4      	b.n	8017b7e <__lshift+0x72>

08017bb4 <__mcmp>:
 8017bb4:	6903      	ldr	r3, [r0, #16]
 8017bb6:	690a      	ldr	r2, [r1, #16]
 8017bb8:	1a9b      	subs	r3, r3, r2
 8017bba:	b530      	push	{r4, r5, lr}
 8017bbc:	d10c      	bne.n	8017bd8 <__mcmp+0x24>
 8017bbe:	0092      	lsls	r2, r2, #2
 8017bc0:	3014      	adds	r0, #20
 8017bc2:	3114      	adds	r1, #20
 8017bc4:	1884      	adds	r4, r0, r2
 8017bc6:	4411      	add	r1, r2
 8017bc8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8017bcc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8017bd0:	4295      	cmp	r5, r2
 8017bd2:	d003      	beq.n	8017bdc <__mcmp+0x28>
 8017bd4:	d305      	bcc.n	8017be2 <__mcmp+0x2e>
 8017bd6:	2301      	movs	r3, #1
 8017bd8:	4618      	mov	r0, r3
 8017bda:	bd30      	pop	{r4, r5, pc}
 8017bdc:	42a0      	cmp	r0, r4
 8017bde:	d3f3      	bcc.n	8017bc8 <__mcmp+0x14>
 8017be0:	e7fa      	b.n	8017bd8 <__mcmp+0x24>
 8017be2:	f04f 33ff 	mov.w	r3, #4294967295
 8017be6:	e7f7      	b.n	8017bd8 <__mcmp+0x24>

08017be8 <__mdiff>:
 8017be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017bec:	460d      	mov	r5, r1
 8017bee:	4607      	mov	r7, r0
 8017bf0:	4611      	mov	r1, r2
 8017bf2:	4628      	mov	r0, r5
 8017bf4:	4614      	mov	r4, r2
 8017bf6:	f7ff ffdd 	bl	8017bb4 <__mcmp>
 8017bfa:	1e06      	subs	r6, r0, #0
 8017bfc:	d108      	bne.n	8017c10 <__mdiff+0x28>
 8017bfe:	4631      	mov	r1, r6
 8017c00:	4638      	mov	r0, r7
 8017c02:	f7ff fdc1 	bl	8017788 <_Balloc>
 8017c06:	2301      	movs	r3, #1
 8017c08:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8017c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017c10:	bfa4      	itt	ge
 8017c12:	4623      	movge	r3, r4
 8017c14:	462c      	movge	r4, r5
 8017c16:	4638      	mov	r0, r7
 8017c18:	6861      	ldr	r1, [r4, #4]
 8017c1a:	bfa6      	itte	ge
 8017c1c:	461d      	movge	r5, r3
 8017c1e:	2600      	movge	r6, #0
 8017c20:	2601      	movlt	r6, #1
 8017c22:	f7ff fdb1 	bl	8017788 <_Balloc>
 8017c26:	692b      	ldr	r3, [r5, #16]
 8017c28:	60c6      	str	r6, [r0, #12]
 8017c2a:	6926      	ldr	r6, [r4, #16]
 8017c2c:	f105 0914 	add.w	r9, r5, #20
 8017c30:	f104 0214 	add.w	r2, r4, #20
 8017c34:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8017c38:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8017c3c:	f100 0514 	add.w	r5, r0, #20
 8017c40:	f04f 0e00 	mov.w	lr, #0
 8017c44:	f852 ab04 	ldr.w	sl, [r2], #4
 8017c48:	f859 4b04 	ldr.w	r4, [r9], #4
 8017c4c:	fa1e f18a 	uxtah	r1, lr, sl
 8017c50:	b2a3      	uxth	r3, r4
 8017c52:	1ac9      	subs	r1, r1, r3
 8017c54:	0c23      	lsrs	r3, r4, #16
 8017c56:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8017c5a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8017c5e:	b289      	uxth	r1, r1
 8017c60:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8017c64:	45c8      	cmp	r8, r9
 8017c66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8017c6a:	4694      	mov	ip, r2
 8017c6c:	f845 3b04 	str.w	r3, [r5], #4
 8017c70:	d8e8      	bhi.n	8017c44 <__mdiff+0x5c>
 8017c72:	45bc      	cmp	ip, r7
 8017c74:	d304      	bcc.n	8017c80 <__mdiff+0x98>
 8017c76:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8017c7a:	b183      	cbz	r3, 8017c9e <__mdiff+0xb6>
 8017c7c:	6106      	str	r6, [r0, #16]
 8017c7e:	e7c5      	b.n	8017c0c <__mdiff+0x24>
 8017c80:	f85c 1b04 	ldr.w	r1, [ip], #4
 8017c84:	fa1e f381 	uxtah	r3, lr, r1
 8017c88:	141a      	asrs	r2, r3, #16
 8017c8a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8017c8e:	b29b      	uxth	r3, r3
 8017c90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017c94:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8017c98:	f845 3b04 	str.w	r3, [r5], #4
 8017c9c:	e7e9      	b.n	8017c72 <__mdiff+0x8a>
 8017c9e:	3e01      	subs	r6, #1
 8017ca0:	e7e9      	b.n	8017c76 <__mdiff+0x8e>

08017ca2 <__d2b>:
 8017ca2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017ca6:	460e      	mov	r6, r1
 8017ca8:	2101      	movs	r1, #1
 8017caa:	ec59 8b10 	vmov	r8, r9, d0
 8017cae:	4615      	mov	r5, r2
 8017cb0:	f7ff fd6a 	bl	8017788 <_Balloc>
 8017cb4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8017cb8:	4607      	mov	r7, r0
 8017cba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017cbe:	bb34      	cbnz	r4, 8017d0e <__d2b+0x6c>
 8017cc0:	9301      	str	r3, [sp, #4]
 8017cc2:	f1b8 0300 	subs.w	r3, r8, #0
 8017cc6:	d027      	beq.n	8017d18 <__d2b+0x76>
 8017cc8:	a802      	add	r0, sp, #8
 8017cca:	f840 3d08 	str.w	r3, [r0, #-8]!
 8017cce:	f7ff fe00 	bl	80178d2 <__lo0bits>
 8017cd2:	9900      	ldr	r1, [sp, #0]
 8017cd4:	b1f0      	cbz	r0, 8017d14 <__d2b+0x72>
 8017cd6:	9a01      	ldr	r2, [sp, #4]
 8017cd8:	f1c0 0320 	rsb	r3, r0, #32
 8017cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8017ce0:	430b      	orrs	r3, r1
 8017ce2:	40c2      	lsrs	r2, r0
 8017ce4:	617b      	str	r3, [r7, #20]
 8017ce6:	9201      	str	r2, [sp, #4]
 8017ce8:	9b01      	ldr	r3, [sp, #4]
 8017cea:	61bb      	str	r3, [r7, #24]
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	bf14      	ite	ne
 8017cf0:	2102      	movne	r1, #2
 8017cf2:	2101      	moveq	r1, #1
 8017cf4:	6139      	str	r1, [r7, #16]
 8017cf6:	b1c4      	cbz	r4, 8017d2a <__d2b+0x88>
 8017cf8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8017cfc:	4404      	add	r4, r0
 8017cfe:	6034      	str	r4, [r6, #0]
 8017d00:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017d04:	6028      	str	r0, [r5, #0]
 8017d06:	4638      	mov	r0, r7
 8017d08:	b003      	add	sp, #12
 8017d0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017d12:	e7d5      	b.n	8017cc0 <__d2b+0x1e>
 8017d14:	6179      	str	r1, [r7, #20]
 8017d16:	e7e7      	b.n	8017ce8 <__d2b+0x46>
 8017d18:	a801      	add	r0, sp, #4
 8017d1a:	f7ff fdda 	bl	80178d2 <__lo0bits>
 8017d1e:	9b01      	ldr	r3, [sp, #4]
 8017d20:	617b      	str	r3, [r7, #20]
 8017d22:	2101      	movs	r1, #1
 8017d24:	6139      	str	r1, [r7, #16]
 8017d26:	3020      	adds	r0, #32
 8017d28:	e7e5      	b.n	8017cf6 <__d2b+0x54>
 8017d2a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8017d2e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017d32:	6030      	str	r0, [r6, #0]
 8017d34:	6918      	ldr	r0, [r3, #16]
 8017d36:	f7ff fdad 	bl	8017894 <__hi0bits>
 8017d3a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8017d3e:	e7e1      	b.n	8017d04 <__d2b+0x62>

08017d40 <_calloc_r>:
 8017d40:	b538      	push	{r3, r4, r5, lr}
 8017d42:	fb02 f401 	mul.w	r4, r2, r1
 8017d46:	4621      	mov	r1, r4
 8017d48:	f000 f856 	bl	8017df8 <_malloc_r>
 8017d4c:	4605      	mov	r5, r0
 8017d4e:	b118      	cbz	r0, 8017d58 <_calloc_r+0x18>
 8017d50:	4622      	mov	r2, r4
 8017d52:	2100      	movs	r1, #0
 8017d54:	f7fd ff3d 	bl	8015bd2 <memset>
 8017d58:	4628      	mov	r0, r5
 8017d5a:	bd38      	pop	{r3, r4, r5, pc}

08017d5c <_free_r>:
 8017d5c:	b538      	push	{r3, r4, r5, lr}
 8017d5e:	4605      	mov	r5, r0
 8017d60:	2900      	cmp	r1, #0
 8017d62:	d045      	beq.n	8017df0 <_free_r+0x94>
 8017d64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017d68:	1f0c      	subs	r4, r1, #4
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	bfb8      	it	lt
 8017d6e:	18e4      	addlt	r4, r4, r3
 8017d70:	f000 fa98 	bl	80182a4 <__malloc_lock>
 8017d74:	4a1f      	ldr	r2, [pc, #124]	; (8017df4 <_free_r+0x98>)
 8017d76:	6813      	ldr	r3, [r2, #0]
 8017d78:	4610      	mov	r0, r2
 8017d7a:	b933      	cbnz	r3, 8017d8a <_free_r+0x2e>
 8017d7c:	6063      	str	r3, [r4, #4]
 8017d7e:	6014      	str	r4, [r2, #0]
 8017d80:	4628      	mov	r0, r5
 8017d82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017d86:	f000 ba8e 	b.w	80182a6 <__malloc_unlock>
 8017d8a:	42a3      	cmp	r3, r4
 8017d8c:	d90c      	bls.n	8017da8 <_free_r+0x4c>
 8017d8e:	6821      	ldr	r1, [r4, #0]
 8017d90:	1862      	adds	r2, r4, r1
 8017d92:	4293      	cmp	r3, r2
 8017d94:	bf04      	itt	eq
 8017d96:	681a      	ldreq	r2, [r3, #0]
 8017d98:	685b      	ldreq	r3, [r3, #4]
 8017d9a:	6063      	str	r3, [r4, #4]
 8017d9c:	bf04      	itt	eq
 8017d9e:	1852      	addeq	r2, r2, r1
 8017da0:	6022      	streq	r2, [r4, #0]
 8017da2:	6004      	str	r4, [r0, #0]
 8017da4:	e7ec      	b.n	8017d80 <_free_r+0x24>
 8017da6:	4613      	mov	r3, r2
 8017da8:	685a      	ldr	r2, [r3, #4]
 8017daa:	b10a      	cbz	r2, 8017db0 <_free_r+0x54>
 8017dac:	42a2      	cmp	r2, r4
 8017dae:	d9fa      	bls.n	8017da6 <_free_r+0x4a>
 8017db0:	6819      	ldr	r1, [r3, #0]
 8017db2:	1858      	adds	r0, r3, r1
 8017db4:	42a0      	cmp	r0, r4
 8017db6:	d10b      	bne.n	8017dd0 <_free_r+0x74>
 8017db8:	6820      	ldr	r0, [r4, #0]
 8017dba:	4401      	add	r1, r0
 8017dbc:	1858      	adds	r0, r3, r1
 8017dbe:	4282      	cmp	r2, r0
 8017dc0:	6019      	str	r1, [r3, #0]
 8017dc2:	d1dd      	bne.n	8017d80 <_free_r+0x24>
 8017dc4:	6810      	ldr	r0, [r2, #0]
 8017dc6:	6852      	ldr	r2, [r2, #4]
 8017dc8:	605a      	str	r2, [r3, #4]
 8017dca:	4401      	add	r1, r0
 8017dcc:	6019      	str	r1, [r3, #0]
 8017dce:	e7d7      	b.n	8017d80 <_free_r+0x24>
 8017dd0:	d902      	bls.n	8017dd8 <_free_r+0x7c>
 8017dd2:	230c      	movs	r3, #12
 8017dd4:	602b      	str	r3, [r5, #0]
 8017dd6:	e7d3      	b.n	8017d80 <_free_r+0x24>
 8017dd8:	6820      	ldr	r0, [r4, #0]
 8017dda:	1821      	adds	r1, r4, r0
 8017ddc:	428a      	cmp	r2, r1
 8017dde:	bf04      	itt	eq
 8017de0:	6811      	ldreq	r1, [r2, #0]
 8017de2:	6852      	ldreq	r2, [r2, #4]
 8017de4:	6062      	str	r2, [r4, #4]
 8017de6:	bf04      	itt	eq
 8017de8:	1809      	addeq	r1, r1, r0
 8017dea:	6021      	streq	r1, [r4, #0]
 8017dec:	605c      	str	r4, [r3, #4]
 8017dee:	e7c7      	b.n	8017d80 <_free_r+0x24>
 8017df0:	bd38      	pop	{r3, r4, r5, pc}
 8017df2:	bf00      	nop
 8017df4:	20018364 	.word	0x20018364

08017df8 <_malloc_r>:
 8017df8:	b570      	push	{r4, r5, r6, lr}
 8017dfa:	1ccd      	adds	r5, r1, #3
 8017dfc:	f025 0503 	bic.w	r5, r5, #3
 8017e00:	3508      	adds	r5, #8
 8017e02:	2d0c      	cmp	r5, #12
 8017e04:	bf38      	it	cc
 8017e06:	250c      	movcc	r5, #12
 8017e08:	2d00      	cmp	r5, #0
 8017e0a:	4606      	mov	r6, r0
 8017e0c:	db01      	blt.n	8017e12 <_malloc_r+0x1a>
 8017e0e:	42a9      	cmp	r1, r5
 8017e10:	d903      	bls.n	8017e1a <_malloc_r+0x22>
 8017e12:	230c      	movs	r3, #12
 8017e14:	6033      	str	r3, [r6, #0]
 8017e16:	2000      	movs	r0, #0
 8017e18:	bd70      	pop	{r4, r5, r6, pc}
 8017e1a:	f000 fa43 	bl	80182a4 <__malloc_lock>
 8017e1e:	4a21      	ldr	r2, [pc, #132]	; (8017ea4 <_malloc_r+0xac>)
 8017e20:	6814      	ldr	r4, [r2, #0]
 8017e22:	4621      	mov	r1, r4
 8017e24:	b991      	cbnz	r1, 8017e4c <_malloc_r+0x54>
 8017e26:	4c20      	ldr	r4, [pc, #128]	; (8017ea8 <_malloc_r+0xb0>)
 8017e28:	6823      	ldr	r3, [r4, #0]
 8017e2a:	b91b      	cbnz	r3, 8017e34 <_malloc_r+0x3c>
 8017e2c:	4630      	mov	r0, r6
 8017e2e:	f000 f97d 	bl	801812c <_sbrk_r>
 8017e32:	6020      	str	r0, [r4, #0]
 8017e34:	4629      	mov	r1, r5
 8017e36:	4630      	mov	r0, r6
 8017e38:	f000 f978 	bl	801812c <_sbrk_r>
 8017e3c:	1c43      	adds	r3, r0, #1
 8017e3e:	d124      	bne.n	8017e8a <_malloc_r+0x92>
 8017e40:	230c      	movs	r3, #12
 8017e42:	6033      	str	r3, [r6, #0]
 8017e44:	4630      	mov	r0, r6
 8017e46:	f000 fa2e 	bl	80182a6 <__malloc_unlock>
 8017e4a:	e7e4      	b.n	8017e16 <_malloc_r+0x1e>
 8017e4c:	680b      	ldr	r3, [r1, #0]
 8017e4e:	1b5b      	subs	r3, r3, r5
 8017e50:	d418      	bmi.n	8017e84 <_malloc_r+0x8c>
 8017e52:	2b0b      	cmp	r3, #11
 8017e54:	d90f      	bls.n	8017e76 <_malloc_r+0x7e>
 8017e56:	600b      	str	r3, [r1, #0]
 8017e58:	50cd      	str	r5, [r1, r3]
 8017e5a:	18cc      	adds	r4, r1, r3
 8017e5c:	4630      	mov	r0, r6
 8017e5e:	f000 fa22 	bl	80182a6 <__malloc_unlock>
 8017e62:	f104 000b 	add.w	r0, r4, #11
 8017e66:	1d23      	adds	r3, r4, #4
 8017e68:	f020 0007 	bic.w	r0, r0, #7
 8017e6c:	1ac3      	subs	r3, r0, r3
 8017e6e:	d0d3      	beq.n	8017e18 <_malloc_r+0x20>
 8017e70:	425a      	negs	r2, r3
 8017e72:	50e2      	str	r2, [r4, r3]
 8017e74:	e7d0      	b.n	8017e18 <_malloc_r+0x20>
 8017e76:	428c      	cmp	r4, r1
 8017e78:	684b      	ldr	r3, [r1, #4]
 8017e7a:	bf16      	itet	ne
 8017e7c:	6063      	strne	r3, [r4, #4]
 8017e7e:	6013      	streq	r3, [r2, #0]
 8017e80:	460c      	movne	r4, r1
 8017e82:	e7eb      	b.n	8017e5c <_malloc_r+0x64>
 8017e84:	460c      	mov	r4, r1
 8017e86:	6849      	ldr	r1, [r1, #4]
 8017e88:	e7cc      	b.n	8017e24 <_malloc_r+0x2c>
 8017e8a:	1cc4      	adds	r4, r0, #3
 8017e8c:	f024 0403 	bic.w	r4, r4, #3
 8017e90:	42a0      	cmp	r0, r4
 8017e92:	d005      	beq.n	8017ea0 <_malloc_r+0xa8>
 8017e94:	1a21      	subs	r1, r4, r0
 8017e96:	4630      	mov	r0, r6
 8017e98:	f000 f948 	bl	801812c <_sbrk_r>
 8017e9c:	3001      	adds	r0, #1
 8017e9e:	d0cf      	beq.n	8017e40 <_malloc_r+0x48>
 8017ea0:	6025      	str	r5, [r4, #0]
 8017ea2:	e7db      	b.n	8017e5c <_malloc_r+0x64>
 8017ea4:	20018364 	.word	0x20018364
 8017ea8:	20018368 	.word	0x20018368

08017eac <__sfputc_r>:
 8017eac:	6893      	ldr	r3, [r2, #8]
 8017eae:	3b01      	subs	r3, #1
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	b410      	push	{r4}
 8017eb4:	6093      	str	r3, [r2, #8]
 8017eb6:	da08      	bge.n	8017eca <__sfputc_r+0x1e>
 8017eb8:	6994      	ldr	r4, [r2, #24]
 8017eba:	42a3      	cmp	r3, r4
 8017ebc:	db01      	blt.n	8017ec2 <__sfputc_r+0x16>
 8017ebe:	290a      	cmp	r1, #10
 8017ec0:	d103      	bne.n	8017eca <__sfputc_r+0x1e>
 8017ec2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017ec6:	f7fe bb65 	b.w	8016594 <__swbuf_r>
 8017eca:	6813      	ldr	r3, [r2, #0]
 8017ecc:	1c58      	adds	r0, r3, #1
 8017ece:	6010      	str	r0, [r2, #0]
 8017ed0:	7019      	strb	r1, [r3, #0]
 8017ed2:	4608      	mov	r0, r1
 8017ed4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017ed8:	4770      	bx	lr

08017eda <__sfputs_r>:
 8017eda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017edc:	4606      	mov	r6, r0
 8017ede:	460f      	mov	r7, r1
 8017ee0:	4614      	mov	r4, r2
 8017ee2:	18d5      	adds	r5, r2, r3
 8017ee4:	42ac      	cmp	r4, r5
 8017ee6:	d101      	bne.n	8017eec <__sfputs_r+0x12>
 8017ee8:	2000      	movs	r0, #0
 8017eea:	e007      	b.n	8017efc <__sfputs_r+0x22>
 8017eec:	463a      	mov	r2, r7
 8017eee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017ef2:	4630      	mov	r0, r6
 8017ef4:	f7ff ffda 	bl	8017eac <__sfputc_r>
 8017ef8:	1c43      	adds	r3, r0, #1
 8017efa:	d1f3      	bne.n	8017ee4 <__sfputs_r+0xa>
 8017efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017f00 <_vfiprintf_r>:
 8017f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f04:	460c      	mov	r4, r1
 8017f06:	b09d      	sub	sp, #116	; 0x74
 8017f08:	4617      	mov	r7, r2
 8017f0a:	461d      	mov	r5, r3
 8017f0c:	4606      	mov	r6, r0
 8017f0e:	b118      	cbz	r0, 8017f18 <_vfiprintf_r+0x18>
 8017f10:	6983      	ldr	r3, [r0, #24]
 8017f12:	b90b      	cbnz	r3, 8017f18 <_vfiprintf_r+0x18>
 8017f14:	f7ff fb34 	bl	8017580 <__sinit>
 8017f18:	4b7c      	ldr	r3, [pc, #496]	; (801810c <_vfiprintf_r+0x20c>)
 8017f1a:	429c      	cmp	r4, r3
 8017f1c:	d158      	bne.n	8017fd0 <_vfiprintf_r+0xd0>
 8017f1e:	6874      	ldr	r4, [r6, #4]
 8017f20:	89a3      	ldrh	r3, [r4, #12]
 8017f22:	0718      	lsls	r0, r3, #28
 8017f24:	d55e      	bpl.n	8017fe4 <_vfiprintf_r+0xe4>
 8017f26:	6923      	ldr	r3, [r4, #16]
 8017f28:	2b00      	cmp	r3, #0
 8017f2a:	d05b      	beq.n	8017fe4 <_vfiprintf_r+0xe4>
 8017f2c:	2300      	movs	r3, #0
 8017f2e:	9309      	str	r3, [sp, #36]	; 0x24
 8017f30:	2320      	movs	r3, #32
 8017f32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017f36:	2330      	movs	r3, #48	; 0x30
 8017f38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017f3c:	9503      	str	r5, [sp, #12]
 8017f3e:	f04f 0b01 	mov.w	fp, #1
 8017f42:	46b8      	mov	r8, r7
 8017f44:	4645      	mov	r5, r8
 8017f46:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017f4a:	b10b      	cbz	r3, 8017f50 <_vfiprintf_r+0x50>
 8017f4c:	2b25      	cmp	r3, #37	; 0x25
 8017f4e:	d154      	bne.n	8017ffa <_vfiprintf_r+0xfa>
 8017f50:	ebb8 0a07 	subs.w	sl, r8, r7
 8017f54:	d00b      	beq.n	8017f6e <_vfiprintf_r+0x6e>
 8017f56:	4653      	mov	r3, sl
 8017f58:	463a      	mov	r2, r7
 8017f5a:	4621      	mov	r1, r4
 8017f5c:	4630      	mov	r0, r6
 8017f5e:	f7ff ffbc 	bl	8017eda <__sfputs_r>
 8017f62:	3001      	adds	r0, #1
 8017f64:	f000 80c2 	beq.w	80180ec <_vfiprintf_r+0x1ec>
 8017f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017f6a:	4453      	add	r3, sl
 8017f6c:	9309      	str	r3, [sp, #36]	; 0x24
 8017f6e:	f898 3000 	ldrb.w	r3, [r8]
 8017f72:	2b00      	cmp	r3, #0
 8017f74:	f000 80ba 	beq.w	80180ec <_vfiprintf_r+0x1ec>
 8017f78:	2300      	movs	r3, #0
 8017f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8017f7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017f82:	9304      	str	r3, [sp, #16]
 8017f84:	9307      	str	r3, [sp, #28]
 8017f86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017f8a:	931a      	str	r3, [sp, #104]	; 0x68
 8017f8c:	46a8      	mov	r8, r5
 8017f8e:	2205      	movs	r2, #5
 8017f90:	f818 1b01 	ldrb.w	r1, [r8], #1
 8017f94:	485e      	ldr	r0, [pc, #376]	; (8018110 <_vfiprintf_r+0x210>)
 8017f96:	f7f0 f85b 	bl	8008050 <memchr>
 8017f9a:	9b04      	ldr	r3, [sp, #16]
 8017f9c:	bb78      	cbnz	r0, 8017ffe <_vfiprintf_r+0xfe>
 8017f9e:	06d9      	lsls	r1, r3, #27
 8017fa0:	bf44      	itt	mi
 8017fa2:	2220      	movmi	r2, #32
 8017fa4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017fa8:	071a      	lsls	r2, r3, #28
 8017faa:	bf44      	itt	mi
 8017fac:	222b      	movmi	r2, #43	; 0x2b
 8017fae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017fb2:	782a      	ldrb	r2, [r5, #0]
 8017fb4:	2a2a      	cmp	r2, #42	; 0x2a
 8017fb6:	d02a      	beq.n	801800e <_vfiprintf_r+0x10e>
 8017fb8:	9a07      	ldr	r2, [sp, #28]
 8017fba:	46a8      	mov	r8, r5
 8017fbc:	2000      	movs	r0, #0
 8017fbe:	250a      	movs	r5, #10
 8017fc0:	4641      	mov	r1, r8
 8017fc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017fc6:	3b30      	subs	r3, #48	; 0x30
 8017fc8:	2b09      	cmp	r3, #9
 8017fca:	d969      	bls.n	80180a0 <_vfiprintf_r+0x1a0>
 8017fcc:	b360      	cbz	r0, 8018028 <_vfiprintf_r+0x128>
 8017fce:	e024      	b.n	801801a <_vfiprintf_r+0x11a>
 8017fd0:	4b50      	ldr	r3, [pc, #320]	; (8018114 <_vfiprintf_r+0x214>)
 8017fd2:	429c      	cmp	r4, r3
 8017fd4:	d101      	bne.n	8017fda <_vfiprintf_r+0xda>
 8017fd6:	68b4      	ldr	r4, [r6, #8]
 8017fd8:	e7a2      	b.n	8017f20 <_vfiprintf_r+0x20>
 8017fda:	4b4f      	ldr	r3, [pc, #316]	; (8018118 <_vfiprintf_r+0x218>)
 8017fdc:	429c      	cmp	r4, r3
 8017fde:	bf08      	it	eq
 8017fe0:	68f4      	ldreq	r4, [r6, #12]
 8017fe2:	e79d      	b.n	8017f20 <_vfiprintf_r+0x20>
 8017fe4:	4621      	mov	r1, r4
 8017fe6:	4630      	mov	r0, r6
 8017fe8:	f7fe fb26 	bl	8016638 <__swsetup_r>
 8017fec:	2800      	cmp	r0, #0
 8017fee:	d09d      	beq.n	8017f2c <_vfiprintf_r+0x2c>
 8017ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8017ff4:	b01d      	add	sp, #116	; 0x74
 8017ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ffa:	46a8      	mov	r8, r5
 8017ffc:	e7a2      	b.n	8017f44 <_vfiprintf_r+0x44>
 8017ffe:	4a44      	ldr	r2, [pc, #272]	; (8018110 <_vfiprintf_r+0x210>)
 8018000:	1a80      	subs	r0, r0, r2
 8018002:	fa0b f000 	lsl.w	r0, fp, r0
 8018006:	4318      	orrs	r0, r3
 8018008:	9004      	str	r0, [sp, #16]
 801800a:	4645      	mov	r5, r8
 801800c:	e7be      	b.n	8017f8c <_vfiprintf_r+0x8c>
 801800e:	9a03      	ldr	r2, [sp, #12]
 8018010:	1d11      	adds	r1, r2, #4
 8018012:	6812      	ldr	r2, [r2, #0]
 8018014:	9103      	str	r1, [sp, #12]
 8018016:	2a00      	cmp	r2, #0
 8018018:	db01      	blt.n	801801e <_vfiprintf_r+0x11e>
 801801a:	9207      	str	r2, [sp, #28]
 801801c:	e004      	b.n	8018028 <_vfiprintf_r+0x128>
 801801e:	4252      	negs	r2, r2
 8018020:	f043 0302 	orr.w	r3, r3, #2
 8018024:	9207      	str	r2, [sp, #28]
 8018026:	9304      	str	r3, [sp, #16]
 8018028:	f898 3000 	ldrb.w	r3, [r8]
 801802c:	2b2e      	cmp	r3, #46	; 0x2e
 801802e:	d10e      	bne.n	801804e <_vfiprintf_r+0x14e>
 8018030:	f898 3001 	ldrb.w	r3, [r8, #1]
 8018034:	2b2a      	cmp	r3, #42	; 0x2a
 8018036:	d138      	bne.n	80180aa <_vfiprintf_r+0x1aa>
 8018038:	9b03      	ldr	r3, [sp, #12]
 801803a:	1d1a      	adds	r2, r3, #4
 801803c:	681b      	ldr	r3, [r3, #0]
 801803e:	9203      	str	r2, [sp, #12]
 8018040:	2b00      	cmp	r3, #0
 8018042:	bfb8      	it	lt
 8018044:	f04f 33ff 	movlt.w	r3, #4294967295
 8018048:	f108 0802 	add.w	r8, r8, #2
 801804c:	9305      	str	r3, [sp, #20]
 801804e:	4d33      	ldr	r5, [pc, #204]	; (801811c <_vfiprintf_r+0x21c>)
 8018050:	f898 1000 	ldrb.w	r1, [r8]
 8018054:	2203      	movs	r2, #3
 8018056:	4628      	mov	r0, r5
 8018058:	f7ef fffa 	bl	8008050 <memchr>
 801805c:	b140      	cbz	r0, 8018070 <_vfiprintf_r+0x170>
 801805e:	2340      	movs	r3, #64	; 0x40
 8018060:	1b40      	subs	r0, r0, r5
 8018062:	fa03 f000 	lsl.w	r0, r3, r0
 8018066:	9b04      	ldr	r3, [sp, #16]
 8018068:	4303      	orrs	r3, r0
 801806a:	f108 0801 	add.w	r8, r8, #1
 801806e:	9304      	str	r3, [sp, #16]
 8018070:	f898 1000 	ldrb.w	r1, [r8]
 8018074:	482a      	ldr	r0, [pc, #168]	; (8018120 <_vfiprintf_r+0x220>)
 8018076:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801807a:	2206      	movs	r2, #6
 801807c:	f108 0701 	add.w	r7, r8, #1
 8018080:	f7ef ffe6 	bl	8008050 <memchr>
 8018084:	2800      	cmp	r0, #0
 8018086:	d037      	beq.n	80180f8 <_vfiprintf_r+0x1f8>
 8018088:	4b26      	ldr	r3, [pc, #152]	; (8018124 <_vfiprintf_r+0x224>)
 801808a:	bb1b      	cbnz	r3, 80180d4 <_vfiprintf_r+0x1d4>
 801808c:	9b03      	ldr	r3, [sp, #12]
 801808e:	3307      	adds	r3, #7
 8018090:	f023 0307 	bic.w	r3, r3, #7
 8018094:	3308      	adds	r3, #8
 8018096:	9303      	str	r3, [sp, #12]
 8018098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801809a:	444b      	add	r3, r9
 801809c:	9309      	str	r3, [sp, #36]	; 0x24
 801809e:	e750      	b.n	8017f42 <_vfiprintf_r+0x42>
 80180a0:	fb05 3202 	mla	r2, r5, r2, r3
 80180a4:	2001      	movs	r0, #1
 80180a6:	4688      	mov	r8, r1
 80180a8:	e78a      	b.n	8017fc0 <_vfiprintf_r+0xc0>
 80180aa:	2300      	movs	r3, #0
 80180ac:	f108 0801 	add.w	r8, r8, #1
 80180b0:	9305      	str	r3, [sp, #20]
 80180b2:	4619      	mov	r1, r3
 80180b4:	250a      	movs	r5, #10
 80180b6:	4640      	mov	r0, r8
 80180b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80180bc:	3a30      	subs	r2, #48	; 0x30
 80180be:	2a09      	cmp	r2, #9
 80180c0:	d903      	bls.n	80180ca <_vfiprintf_r+0x1ca>
 80180c2:	2b00      	cmp	r3, #0
 80180c4:	d0c3      	beq.n	801804e <_vfiprintf_r+0x14e>
 80180c6:	9105      	str	r1, [sp, #20]
 80180c8:	e7c1      	b.n	801804e <_vfiprintf_r+0x14e>
 80180ca:	fb05 2101 	mla	r1, r5, r1, r2
 80180ce:	2301      	movs	r3, #1
 80180d0:	4680      	mov	r8, r0
 80180d2:	e7f0      	b.n	80180b6 <_vfiprintf_r+0x1b6>
 80180d4:	ab03      	add	r3, sp, #12
 80180d6:	9300      	str	r3, [sp, #0]
 80180d8:	4622      	mov	r2, r4
 80180da:	4b13      	ldr	r3, [pc, #76]	; (8018128 <_vfiprintf_r+0x228>)
 80180dc:	a904      	add	r1, sp, #16
 80180de:	4630      	mov	r0, r6
 80180e0:	f7fd fe14 	bl	8015d0c <_printf_float>
 80180e4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80180e8:	4681      	mov	r9, r0
 80180ea:	d1d5      	bne.n	8018098 <_vfiprintf_r+0x198>
 80180ec:	89a3      	ldrh	r3, [r4, #12]
 80180ee:	065b      	lsls	r3, r3, #25
 80180f0:	f53f af7e 	bmi.w	8017ff0 <_vfiprintf_r+0xf0>
 80180f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80180f6:	e77d      	b.n	8017ff4 <_vfiprintf_r+0xf4>
 80180f8:	ab03      	add	r3, sp, #12
 80180fa:	9300      	str	r3, [sp, #0]
 80180fc:	4622      	mov	r2, r4
 80180fe:	4b0a      	ldr	r3, [pc, #40]	; (8018128 <_vfiprintf_r+0x228>)
 8018100:	a904      	add	r1, sp, #16
 8018102:	4630      	mov	r0, r6
 8018104:	f7fe f8b8 	bl	8016278 <_printf_i>
 8018108:	e7ec      	b.n	80180e4 <_vfiprintf_r+0x1e4>
 801810a:	bf00      	nop
 801810c:	080184e8 	.word	0x080184e8
 8018110:	08018624 	.word	0x08018624
 8018114:	08018508 	.word	0x08018508
 8018118:	080184c8 	.word	0x080184c8
 801811c:	0801862a 	.word	0x0801862a
 8018120:	0801862e 	.word	0x0801862e
 8018124:	08015d0d 	.word	0x08015d0d
 8018128:	08017edb 	.word	0x08017edb

0801812c <_sbrk_r>:
 801812c:	b538      	push	{r3, r4, r5, lr}
 801812e:	4c06      	ldr	r4, [pc, #24]	; (8018148 <_sbrk_r+0x1c>)
 8018130:	2300      	movs	r3, #0
 8018132:	4605      	mov	r5, r0
 8018134:	4608      	mov	r0, r1
 8018136:	6023      	str	r3, [r4, #0]
 8018138:	f7f8 fa3e 	bl	80105b8 <_sbrk>
 801813c:	1c43      	adds	r3, r0, #1
 801813e:	d102      	bne.n	8018146 <_sbrk_r+0x1a>
 8018140:	6823      	ldr	r3, [r4, #0]
 8018142:	b103      	cbz	r3, 8018146 <_sbrk_r+0x1a>
 8018144:	602b      	str	r3, [r5, #0]
 8018146:	bd38      	pop	{r3, r4, r5, pc}
 8018148:	20019070 	.word	0x20019070

0801814c <__sread>:
 801814c:	b510      	push	{r4, lr}
 801814e:	460c      	mov	r4, r1
 8018150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018154:	f000 f8a8 	bl	80182a8 <_read_r>
 8018158:	2800      	cmp	r0, #0
 801815a:	bfab      	itete	ge
 801815c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801815e:	89a3      	ldrhlt	r3, [r4, #12]
 8018160:	181b      	addge	r3, r3, r0
 8018162:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018166:	bfac      	ite	ge
 8018168:	6563      	strge	r3, [r4, #84]	; 0x54
 801816a:	81a3      	strhlt	r3, [r4, #12]
 801816c:	bd10      	pop	{r4, pc}

0801816e <__swrite>:
 801816e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018172:	461f      	mov	r7, r3
 8018174:	898b      	ldrh	r3, [r1, #12]
 8018176:	05db      	lsls	r3, r3, #23
 8018178:	4605      	mov	r5, r0
 801817a:	460c      	mov	r4, r1
 801817c:	4616      	mov	r6, r2
 801817e:	d505      	bpl.n	801818c <__swrite+0x1e>
 8018180:	2302      	movs	r3, #2
 8018182:	2200      	movs	r2, #0
 8018184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018188:	f000 f868 	bl	801825c <_lseek_r>
 801818c:	89a3      	ldrh	r3, [r4, #12]
 801818e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018192:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018196:	81a3      	strh	r3, [r4, #12]
 8018198:	4632      	mov	r2, r6
 801819a:	463b      	mov	r3, r7
 801819c:	4628      	mov	r0, r5
 801819e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80181a2:	f000 b817 	b.w	80181d4 <_write_r>

080181a6 <__sseek>:
 80181a6:	b510      	push	{r4, lr}
 80181a8:	460c      	mov	r4, r1
 80181aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80181ae:	f000 f855 	bl	801825c <_lseek_r>
 80181b2:	1c43      	adds	r3, r0, #1
 80181b4:	89a3      	ldrh	r3, [r4, #12]
 80181b6:	bf15      	itete	ne
 80181b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80181ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80181be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80181c2:	81a3      	strheq	r3, [r4, #12]
 80181c4:	bf18      	it	ne
 80181c6:	81a3      	strhne	r3, [r4, #12]
 80181c8:	bd10      	pop	{r4, pc}

080181ca <__sclose>:
 80181ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80181ce:	f000 b813 	b.w	80181f8 <_close_r>
	...

080181d4 <_write_r>:
 80181d4:	b538      	push	{r3, r4, r5, lr}
 80181d6:	4c07      	ldr	r4, [pc, #28]	; (80181f4 <_write_r+0x20>)
 80181d8:	4605      	mov	r5, r0
 80181da:	4608      	mov	r0, r1
 80181dc:	4611      	mov	r1, r2
 80181de:	2200      	movs	r2, #0
 80181e0:	6022      	str	r2, [r4, #0]
 80181e2:	461a      	mov	r2, r3
 80181e4:	f7f8 f997 	bl	8010516 <_write>
 80181e8:	1c43      	adds	r3, r0, #1
 80181ea:	d102      	bne.n	80181f2 <_write_r+0x1e>
 80181ec:	6823      	ldr	r3, [r4, #0]
 80181ee:	b103      	cbz	r3, 80181f2 <_write_r+0x1e>
 80181f0:	602b      	str	r3, [r5, #0]
 80181f2:	bd38      	pop	{r3, r4, r5, pc}
 80181f4:	20019070 	.word	0x20019070

080181f8 <_close_r>:
 80181f8:	b538      	push	{r3, r4, r5, lr}
 80181fa:	4c06      	ldr	r4, [pc, #24]	; (8018214 <_close_r+0x1c>)
 80181fc:	2300      	movs	r3, #0
 80181fe:	4605      	mov	r5, r0
 8018200:	4608      	mov	r0, r1
 8018202:	6023      	str	r3, [r4, #0]
 8018204:	f7f8 f9a3 	bl	801054e <_close>
 8018208:	1c43      	adds	r3, r0, #1
 801820a:	d102      	bne.n	8018212 <_close_r+0x1a>
 801820c:	6823      	ldr	r3, [r4, #0]
 801820e:	b103      	cbz	r3, 8018212 <_close_r+0x1a>
 8018210:	602b      	str	r3, [r5, #0]
 8018212:	bd38      	pop	{r3, r4, r5, pc}
 8018214:	20019070 	.word	0x20019070

08018218 <_fstat_r>:
 8018218:	b538      	push	{r3, r4, r5, lr}
 801821a:	4c07      	ldr	r4, [pc, #28]	; (8018238 <_fstat_r+0x20>)
 801821c:	2300      	movs	r3, #0
 801821e:	4605      	mov	r5, r0
 8018220:	4608      	mov	r0, r1
 8018222:	4611      	mov	r1, r2
 8018224:	6023      	str	r3, [r4, #0]
 8018226:	f7f8 f99e 	bl	8010566 <_fstat>
 801822a:	1c43      	adds	r3, r0, #1
 801822c:	d102      	bne.n	8018234 <_fstat_r+0x1c>
 801822e:	6823      	ldr	r3, [r4, #0]
 8018230:	b103      	cbz	r3, 8018234 <_fstat_r+0x1c>
 8018232:	602b      	str	r3, [r5, #0]
 8018234:	bd38      	pop	{r3, r4, r5, pc}
 8018236:	bf00      	nop
 8018238:	20019070 	.word	0x20019070

0801823c <_isatty_r>:
 801823c:	b538      	push	{r3, r4, r5, lr}
 801823e:	4c06      	ldr	r4, [pc, #24]	; (8018258 <_isatty_r+0x1c>)
 8018240:	2300      	movs	r3, #0
 8018242:	4605      	mov	r5, r0
 8018244:	4608      	mov	r0, r1
 8018246:	6023      	str	r3, [r4, #0]
 8018248:	f7f8 f99d 	bl	8010586 <_isatty>
 801824c:	1c43      	adds	r3, r0, #1
 801824e:	d102      	bne.n	8018256 <_isatty_r+0x1a>
 8018250:	6823      	ldr	r3, [r4, #0]
 8018252:	b103      	cbz	r3, 8018256 <_isatty_r+0x1a>
 8018254:	602b      	str	r3, [r5, #0]
 8018256:	bd38      	pop	{r3, r4, r5, pc}
 8018258:	20019070 	.word	0x20019070

0801825c <_lseek_r>:
 801825c:	b538      	push	{r3, r4, r5, lr}
 801825e:	4c07      	ldr	r4, [pc, #28]	; (801827c <_lseek_r+0x20>)
 8018260:	4605      	mov	r5, r0
 8018262:	4608      	mov	r0, r1
 8018264:	4611      	mov	r1, r2
 8018266:	2200      	movs	r2, #0
 8018268:	6022      	str	r2, [r4, #0]
 801826a:	461a      	mov	r2, r3
 801826c:	f7f8 f996 	bl	801059c <_lseek>
 8018270:	1c43      	adds	r3, r0, #1
 8018272:	d102      	bne.n	801827a <_lseek_r+0x1e>
 8018274:	6823      	ldr	r3, [r4, #0]
 8018276:	b103      	cbz	r3, 801827a <_lseek_r+0x1e>
 8018278:	602b      	str	r3, [r5, #0]
 801827a:	bd38      	pop	{r3, r4, r5, pc}
 801827c:	20019070 	.word	0x20019070

08018280 <__ascii_mbtowc>:
 8018280:	b082      	sub	sp, #8
 8018282:	b901      	cbnz	r1, 8018286 <__ascii_mbtowc+0x6>
 8018284:	a901      	add	r1, sp, #4
 8018286:	b142      	cbz	r2, 801829a <__ascii_mbtowc+0x1a>
 8018288:	b14b      	cbz	r3, 801829e <__ascii_mbtowc+0x1e>
 801828a:	7813      	ldrb	r3, [r2, #0]
 801828c:	600b      	str	r3, [r1, #0]
 801828e:	7812      	ldrb	r2, [r2, #0]
 8018290:	1c10      	adds	r0, r2, #0
 8018292:	bf18      	it	ne
 8018294:	2001      	movne	r0, #1
 8018296:	b002      	add	sp, #8
 8018298:	4770      	bx	lr
 801829a:	4610      	mov	r0, r2
 801829c:	e7fb      	b.n	8018296 <__ascii_mbtowc+0x16>
 801829e:	f06f 0001 	mvn.w	r0, #1
 80182a2:	e7f8      	b.n	8018296 <__ascii_mbtowc+0x16>

080182a4 <__malloc_lock>:
 80182a4:	4770      	bx	lr

080182a6 <__malloc_unlock>:
 80182a6:	4770      	bx	lr

080182a8 <_read_r>:
 80182a8:	b538      	push	{r3, r4, r5, lr}
 80182aa:	4c07      	ldr	r4, [pc, #28]	; (80182c8 <_read_r+0x20>)
 80182ac:	4605      	mov	r5, r0
 80182ae:	4608      	mov	r0, r1
 80182b0:	4611      	mov	r1, r2
 80182b2:	2200      	movs	r2, #0
 80182b4:	6022      	str	r2, [r4, #0]
 80182b6:	461a      	mov	r2, r3
 80182b8:	f7f8 f910 	bl	80104dc <_read>
 80182bc:	1c43      	adds	r3, r0, #1
 80182be:	d102      	bne.n	80182c6 <_read_r+0x1e>
 80182c0:	6823      	ldr	r3, [r4, #0]
 80182c2:	b103      	cbz	r3, 80182c6 <_read_r+0x1e>
 80182c4:	602b      	str	r3, [r5, #0]
 80182c6:	bd38      	pop	{r3, r4, r5, pc}
 80182c8:	20019070 	.word	0x20019070

080182cc <__ascii_wctomb>:
 80182cc:	b149      	cbz	r1, 80182e2 <__ascii_wctomb+0x16>
 80182ce:	2aff      	cmp	r2, #255	; 0xff
 80182d0:	bf85      	ittet	hi
 80182d2:	238a      	movhi	r3, #138	; 0x8a
 80182d4:	6003      	strhi	r3, [r0, #0]
 80182d6:	700a      	strbls	r2, [r1, #0]
 80182d8:	f04f 30ff 	movhi.w	r0, #4294967295
 80182dc:	bf98      	it	ls
 80182de:	2001      	movls	r0, #1
 80182e0:	4770      	bx	lr
 80182e2:	4608      	mov	r0, r1
 80182e4:	4770      	bx	lr
	...

080182e8 <_init>:
 80182e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182ea:	bf00      	nop
 80182ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182ee:	bc08      	pop	{r3}
 80182f0:	469e      	mov	lr, r3
 80182f2:	4770      	bx	lr

080182f4 <_fini>:
 80182f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182f6:	bf00      	nop
 80182f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182fa:	bc08      	pop	{r3}
 80182fc:	469e      	mov	lr, r3
 80182fe:	4770      	bx	lr
