// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2d_cl_array_array_ap_fixed_8u_config17_s_HH_
#define _conv_2d_cl_array_array_ap_fixed_8u_config17_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "shift_line_buffer_array_ap_fixed_4u_config17_s.h"
#include "myproject_axi_mux_366_32_1_1.h"
#include "myproject_axi_mul_32s_32s_48_5_1.h"
#include "myproject_axi_mul_32s_17s_48_5_1.h"
#include "conv_2d_cl_array_array_ap_fixed_8u_config17_s_w17_V.h"

namespace ap_rtl {

struct conv_2d_cl_array_array_ap_fixed_8u_config17_s : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<32> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<32> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<32> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<32> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<32> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<32> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<32> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<32> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<32> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<32> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<32> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv_2d_cl_array_array_ap_fixed_8u_config17_s(sc_module_name name);
    SC_HAS_PROCESS(conv_2d_cl_array_array_ap_fixed_8u_config17_s);

    ~conv_2d_cl_array_array_ap_fixed_8u_config17_s();

    sc_trace_file* mVcdFile;

    conv_2d_cl_array_array_ap_fixed_8u_config17_s_w17_V* w17_V_U;
    shift_line_buffer_array_ap_fixed_4u_config17_s* call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418;
    myproject_axi_mux_366_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* myproject_axi_mux_366_32_1_1_U471;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U472;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U473;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U474;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U475;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U476;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U477;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U478;
    myproject_axi_mul_32s_17s_48_5_1<1,5,32,17,48>* myproject_axi_mul_32s_17s_48_5_1_U479;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > kernel_data_V_4_0;
    sc_signal< sc_lv<32> > kernel_data_V_4_1;
    sc_signal< sc_lv<32> > kernel_data_V_4_2;
    sc_signal< sc_lv<32> > kernel_data_V_4_3;
    sc_signal< sc_lv<32> > kernel_data_V_4_4;
    sc_signal< sc_lv<32> > kernel_data_V_4_5;
    sc_signal< sc_lv<32> > kernel_data_V_4_6;
    sc_signal< sc_lv<32> > kernel_data_V_4_7;
    sc_signal< sc_lv<32> > kernel_data_V_4_8;
    sc_signal< sc_lv<32> > kernel_data_V_4_9;
    sc_signal< sc_lv<32> > kernel_data_V_4_10;
    sc_signal< sc_lv<32> > kernel_data_V_4_11;
    sc_signal< sc_lv<32> > kernel_data_V_4_12;
    sc_signal< sc_lv<32> > kernel_data_V_4_13;
    sc_signal< sc_lv<32> > kernel_data_V_4_14;
    sc_signal< sc_lv<32> > kernel_data_V_4_15;
    sc_signal< sc_lv<32> > kernel_data_V_4_16;
    sc_signal< sc_lv<32> > kernel_data_V_4_17;
    sc_signal< sc_lv<32> > kernel_data_V_4_18;
    sc_signal< sc_lv<32> > kernel_data_V_4_19;
    sc_signal< sc_lv<32> > kernel_data_V_4_20;
    sc_signal< sc_lv<32> > kernel_data_V_4_21;
    sc_signal< sc_lv<32> > kernel_data_V_4_22;
    sc_signal< sc_lv<32> > kernel_data_V_4_23;
    sc_signal< sc_lv<32> > kernel_data_V_4_24;
    sc_signal< sc_lv<32> > kernel_data_V_4_25;
    sc_signal< sc_lv<32> > kernel_data_V_4_26;
    sc_signal< sc_lv<32> > kernel_data_V_4_27;
    sc_signal< sc_lv<32> > kernel_data_V_4_28;
    sc_signal< sc_lv<32> > kernel_data_V_4_29;
    sc_signal< sc_lv<32> > kernel_data_V_4_30;
    sc_signal< sc_lv<32> > kernel_data_V_4_31;
    sc_signal< sc_lv<32> > kernel_data_V_4_32;
    sc_signal< sc_lv<32> > kernel_data_V_4_33;
    sc_signal< sc_lv<32> > kernel_data_V_4_34;
    sc_signal< sc_lv<32> > kernel_data_V_4_35;
    sc_signal< sc_lv<6> > w17_V_address0;
    sc_signal< sc_logic > w17_V_ce0;
    sc_signal< sc_lv<241> > w17_V_q0;
    sc_signal< sc_lv<32> > pX_8;
    sc_signal< sc_lv<32> > sX_8;
    sc_signal< sc_lv<32> > pY_8;
    sc_signal< sc_lv<32> > sY_8;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > and_ln272_4_reg_1601;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<6> > w_index22_reg_307;
    sc_signal< sc_lv<32> > tmp_data_0_V_7520_reg_319;
    sc_signal< sc_lv<32> > tmp_data_1_V_6818_reg_330;
    sc_signal< sc_lv<32> > tmp_data_2_V_6816_reg_341;
    sc_signal< sc_lv<32> > tmp_data_3_V_6814_reg_352;
    sc_signal< sc_lv<32> > tmp_data_4_V_2912_reg_363;
    sc_signal< sc_lv<32> > tmp_data_5_V_2910_reg_374;
    sc_signal< sc_lv<32> > tmp_data_6_V_298_reg_385;
    sc_signal< sc_lv<32> > tmp_data_7_V_296_reg_396;
    sc_signal< sc_lv<32> > tmp_data_0_V_reg_1549;
    sc_signal< sc_logic > io_acc_block_signal_op27;
    sc_signal< sc_lv<32> > tmp_data_1_V_reg_1554;
    sc_signal< sc_lv<32> > tmp_data_2_V_reg_1559;
    sc_signal< sc_lv<32> > tmp_data_3_V_reg_1564;
    sc_signal< sc_lv<32> > sX_8_load_reg_1569;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln272_fu_966_p2;
    sc_signal< sc_lv<1> > icmp_ln272_reg_1574;
    sc_signal< sc_lv<32> > sY_8_load_reg_1579;
    sc_signal< sc_lv<1> > icmp_ln272_4_fu_976_p2;
    sc_signal< sc_lv<1> > icmp_ln272_4_reg_1584;
    sc_signal< sc_lv<32> > pY_8_load_reg_1589;
    sc_signal< sc_lv<32> > pX_8_load_reg_1595;
    sc_signal< sc_lv<1> > and_ln272_4_fu_1034_p2;
    sc_signal< sc_lv<9> > add_ln78_fu_1040_p2;
    sc_signal< sc_lv<9> > add_ln78_reg_1605;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > w_index_fu_1051_p2;
    sc_signal< sc_lv<6> > w_index_reg_1615;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln64_fu_1057_p2;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1620;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1620_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1620_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1620_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1620_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1620_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1620_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_7_fu_1111_p38;
    sc_signal< sc_lv<32> > tmp_7_reg_1624;
    sc_signal< sc_lv<32> > trunc_ln76_fu_1189_p1;
    sc_signal< sc_lv<32> > trunc_ln76_reg_1629;
    sc_signal< sc_lv<32> > tmp_6_reg_1634;
    sc_signal< sc_lv<32> > tmp_8_reg_1639;
    sc_signal< sc_lv<32> > tmp_9_reg_1644;
    sc_signal< sc_lv<32> > tmp_1_reg_1649;
    sc_signal< sc_lv<32> > tmp_3_reg_1654;
    sc_signal< sc_lv<32> > tmp_4_reg_1659;
    sc_signal< sc_lv<17> > tmp_5_reg_1664;
    sc_signal< sc_lv<48> > sext_ln1116_cast_fu_1263_p1;
    sc_signal< sc_lv<32> > trunc_ln_reg_1721;
    sc_signal< sc_lv<32> > trunc_ln708_4_reg_1726;
    sc_signal< sc_lv<32> > trunc_ln708_5_reg_1731;
    sc_signal< sc_lv<32> > trunc_ln708_6_reg_1736;
    sc_signal< sc_lv<32> > trunc_ln708_7_reg_1741;
    sc_signal< sc_lv<32> > trunc_ln708_8_reg_1746;
    sc_signal< sc_lv<32> > trunc_ln708_9_reg_1751;
    sc_signal< sc_lv<32> > trunc_ln708_s_reg_1756;
    sc_signal< sc_lv<32> > acc_0_V_fu_1418_p2;
    sc_signal< sc_lv<32> > acc_0_V_reg_1761;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > acc_1_V_fu_1423_p2;
    sc_signal< sc_lv<32> > acc_1_V_reg_1767;
    sc_signal< sc_lv<32> > acc_2_V_fu_1428_p2;
    sc_signal< sc_lv<32> > acc_2_V_reg_1773;
    sc_signal< sc_lv<32> > acc_3_V_fu_1433_p2;
    sc_signal< sc_lv<32> > acc_3_V_reg_1779;
    sc_signal< sc_lv<32> > acc_4_V_fu_1438_p2;
    sc_signal< sc_lv<32> > acc_4_V_reg_1785;
    sc_signal< sc_lv<32> > acc_5_V_fu_1443_p2;
    sc_signal< sc_lv<32> > acc_5_V_reg_1791;
    sc_signal< sc_lv<32> > acc_6_V_fu_1448_p2;
    sc_signal< sc_lv<32> > acc_6_V_reg_1797;
    sc_signal< sc_lv<32> > acc_7_V_fu_1453_p2;
    sc_signal< sc_lv<32> > acc_7_V_reg_1803;
    sc_signal< sc_lv<1> > icmp_ln293_fu_1458_p2;
    sc_signal< sc_lv<1> > icmp_ln293_reg_1809;
    sc_signal< sc_logic > io_acc_block_signal_op282;
    sc_signal< bool > ap_block_state12;
    sc_signal< sc_lv<32> > select_ln308_fu_1479_p3;
    sc_signal< sc_lv<32> > select_ln308_reg_1813;
    sc_signal< sc_lv<1> > icmp_ln297_fu_1498_p2;
    sc_signal< sc_lv<1> > icmp_ln297_reg_1818;
    sc_signal< sc_lv<32> > select_ln303_fu_1519_p3;
    sc_signal< sc_lv<32> > select_ln303_reg_1822;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_start;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_done;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_idle;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_ready;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_0;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_1;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_2;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_3;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_4;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_5;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_6;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_7;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_8;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_9;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_10;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_11;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_12;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_13;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_14;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_15;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_16;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_17;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_18;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_19;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_20;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_21;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_22;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_23;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_24;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_25;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_26;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_27;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_28;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_29;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_30;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_31;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_32;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_33;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_34;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_return_35;
    sc_signal< sc_lv<9> > indvar_flatten23_reg_295;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > icmp_ln78_fu_1543_p2;
    sc_signal< sc_lv<6> > ap_phi_mux_w_index22_phi_fu_311_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_i_i_phi_fu_411_p4;
    sc_signal< sc_lv<32> > storemerge_i_i_reg_407;
    sc_signal< sc_lv<64> > zext_ln76_fu_1046_p1;
    sc_signal< sc_lv<32> > add_ln306_fu_1463_p2;
    sc_signal< sc_lv<32> > add_ln301_fu_1503_p2;
    sc_signal< sc_lv<31> > tmp_fu_986_p4;
    sc_signal< sc_lv<31> > tmp_2_fu_1006_p4;
    sc_signal< sc_lv<1> > icmp_ln272_5_fu_996_p2;
    sc_signal< sc_lv<1> > icmp_ln272_6_fu_1016_p2;
    sc_signal< sc_lv<1> > and_ln272_3_fu_1028_p2;
    sc_signal< sc_lv<1> > and_ln272_fu_1022_p2;
    sc_signal< sc_lv<32> > grp_fu_1269_p1;
    sc_signal< sc_lv<32> > grp_fu_1278_p1;
    sc_signal< sc_lv<32> > grp_fu_1287_p1;
    sc_signal< sc_lv<32> > grp_fu_1296_p1;
    sc_signal< sc_lv<32> > grp_fu_1305_p1;
    sc_signal< sc_lv<32> > grp_fu_1314_p1;
    sc_signal< sc_lv<32> > grp_fu_1323_p1;
    sc_signal< sc_lv<32> > grp_fu_1332_p0;
    sc_signal< sc_lv<48> > grp_fu_1269_p2;
    sc_signal< sc_lv<48> > grp_fu_1278_p2;
    sc_signal< sc_lv<48> > grp_fu_1287_p2;
    sc_signal< sc_lv<48> > grp_fu_1296_p2;
    sc_signal< sc_lv<48> > grp_fu_1305_p2;
    sc_signal< sc_lv<48> > grp_fu_1314_p2;
    sc_signal< sc_lv<48> > grp_fu_1323_p2;
    sc_signal< sc_lv<48> > grp_fu_1332_p2;
    sc_signal< sc_lv<32> > add_ln308_fu_1474_p2;
    sc_signal< sc_lv<32> > add_ln303_fu_1514_p2;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_364;
    sc_signal< bool > ap_condition_373;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_state12;
    static const sc_lv<6> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_C85;
    static const sc_lv<32> ap_const_lv32_FFFFDBB4;
    static const sc_lv<32> ap_const_lv32_1C22;
    static const sc_lv<32> ap_const_lv32_9B6;
    static const sc_lv<32> ap_const_lv32_FFFFFF47;
    static const sc_lv<32> ap_const_lv32_3937;
    static const sc_lv<32> ap_const_lv32_16DB;
    static const sc_lv<32> ap_const_lv32_FFFFFB4F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_F0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<9> ap_const_lv9_143;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1418_p2();
    void thread_acc_1_V_fu_1423_p2();
    void thread_acc_2_V_fu_1428_p2();
    void thread_acc_3_V_fu_1433_p2();
    void thread_acc_4_V_fu_1438_p2();
    void thread_acc_5_V_fu_1443_p2();
    void thread_acc_6_V_fu_1448_p2();
    void thread_acc_7_V_fu_1453_p2();
    void thread_add_ln301_fu_1503_p2();
    void thread_add_ln303_fu_1514_p2();
    void thread_add_ln306_fu_1463_p2();
    void thread_add_ln308_fu_1474_p2();
    void thread_add_ln78_fu_1040_p2();
    void thread_and_ln272_3_fu_1028_p2();
    void thread_and_ln272_4_fu_1034_p2();
    void thread_and_ln272_fu_1022_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter6();
    void thread_ap_block_state11_pp0_stage0_iter7();
    void thread_ap_block_state12();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage0_iter3();
    void thread_ap_block_state8_pp0_stage0_iter4();
    void thread_ap_block_state9_pp0_stage0_iter5();
    void thread_ap_condition_364();
    void thread_ap_condition_373();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_storemerge_i_i_phi_fu_411_p4();
    void thread_ap_phi_mux_w_index22_phi_fu_311_p4();
    void thread_ap_ready();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418_ap_start();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_grp_fu_1269_p1();
    void thread_grp_fu_1278_p1();
    void thread_grp_fu_1287_p1();
    void thread_grp_fu_1296_p1();
    void thread_grp_fu_1305_p1();
    void thread_grp_fu_1314_p1();
    void thread_grp_fu_1323_p1();
    void thread_grp_fu_1332_p0();
    void thread_icmp_ln272_4_fu_976_p2();
    void thread_icmp_ln272_5_fu_996_p2();
    void thread_icmp_ln272_6_fu_1016_p2();
    void thread_icmp_ln272_fu_966_p2();
    void thread_icmp_ln293_fu_1458_p2();
    void thread_icmp_ln297_fu_1498_p2();
    void thread_icmp_ln64_fu_1057_p2();
    void thread_icmp_ln78_fu_1543_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op27();
    void thread_io_acc_block_signal_op282();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_select_ln303_fu_1519_p3();
    void thread_select_ln308_fu_1479_p3();
    void thread_sext_ln1116_cast_fu_1263_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_2_fu_1006_p4();
    void thread_tmp_fu_986_p4();
    void thread_trunc_ln76_fu_1189_p1();
    void thread_w17_V_address0();
    void thread_w17_V_ce0();
    void thread_w_index_fu_1051_p2();
    void thread_zext_ln76_fu_1046_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
