Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jul  6 14:30:58 2025
| Host         : DESKTOP-5L4I2AI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digital_top_timing_summary_routed.rpt -pb digital_top_timing_summary_routed.pb -rpx digital_top_timing_summary_routed.rpx -warn_on_violation
| Design       : digital_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    975.062        0.000                      0                  119        0.177        0.000                      0                  119      499.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               975.062        0.000                      0                   83        0.177        0.000                      0                   83      499.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    984.505        0.000                      0                   36        8.722        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      975.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             975.062ns  (required time - arrival time)
  Source:                 DUT1/adc_vref_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_vref[0]
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 3.265ns (63.704%)  route 1.860ns (36.296%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X0Y63          FDCE                                         r  DUT1/adc_vref_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     5.197 r  DUT1/adc_vref_reg[0]/Q
                         net (fo=1, routed)           1.860     7.057    adc_vref_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         2.846     9.903 r  adc_vref_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.903    adc_vref[0]
    U12                                                               r  adc_vref[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                975.062    

Slack (MET) :             975.230ns  (required time - arrival time)
  Source:                 DUT1/adc_sample_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_sample
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 3.236ns (65.277%)  route 1.721ns (34.723%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X0Y64          FDPE                                         r  DUT1/adc_sample_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDPE (Prop_fdpe_C_Q)         0.419     5.197 r  DUT1/adc_sample_reg_lopt_replica/Q
                         net (fo=1, routed)           1.721     6.918    lopt_10
    V15                  OBUF (Prop_obuf_I_O)         2.817     9.734 r  adc_sample_OBUF_inst/O
                         net (fo=0)                   0.000     9.734    adc_sample
    V15                                                               r  adc_sample (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                975.230    

Slack (MET) :             975.238ns  (required time - arrival time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_channel_sel[4]
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 3.244ns (65.615%)  route 1.700ns (34.385%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.723     4.783    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.419     5.202 r  DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.700     6.901    lopt_4
    T13                  OBUF (Prop_obuf_I_O)         2.825     9.726 r  adc_channel_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.726    adc_channel_sel[4]
    T13                                                               r  adc_channel_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                975.238    

Slack (MET) :             975.245ns  (required time - arrival time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_channel_sel[0]
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 3.104ns (62.883%)  route 1.832ns (37.117%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.723     4.783    DUT1/CLK
    SLICE_X1Y53          FDPE                                         r  DUT1/adc_channel_sel_o_d_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDPE (Prop_fdpe_C_Q)         0.456     5.239 r  DUT1/adc_channel_sel_o_d_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.832     7.071    lopt
    R10                  OBUF (Prop_obuf_I_O)         2.648     9.719 r  adc_channel_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.719    adc_channel_sel[0]
    R10                                                               r  adc_channel_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                975.245    

Slack (MET) :             975.282ns  (required time - arrival time)
  Source:                 DUT1/adc_vref_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_vref[3]
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 3.101ns (63.212%)  route 1.805ns (36.788%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X1Y64          FDCE                                         r  DUT1/adc_vref_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  DUT1/adc_vref_reg[3]/Q
                         net (fo=1, routed)           1.805     7.038    adc_vref_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         2.645     9.683 r  adc_vref_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.683    adc_vref[3]
    V17                                                               r  adc_vref[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                975.282    

Slack (MET) :             975.379ns  (required time - arrival time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_channel_sel[1]
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 3.126ns (65.081%)  route 1.677ns (34.919%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.723     4.783    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  DUT1/adc_channel_sel_o_d_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.677     6.916    lopt_1
    T10                  OBUF (Prop_obuf_I_O)         2.670     9.586 r  adc_channel_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.586    adc_channel_sel[1]
    T10                                                               r  adc_channel_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                975.379    

Slack (MET) :             975.383ns  (required time - arrival time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_channel_sel[8]
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 3.128ns (65.166%)  route 1.672ns (34.834%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     4.782    DUT1/CLK
    SLICE_X0Y57          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.672     6.910    lopt_8
    V10                  OBUF (Prop_obuf_I_O)         2.672     9.581 r  adc_channel_sel_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.581    adc_channel_sel[8]
    V10                                                               r  adc_channel_sel[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                975.383    

Slack (MET) :             975.387ns  (required time - arrival time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_channel_sel[2]
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 3.123ns (65.135%)  route 1.672ns (34.865%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.723     4.783    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  DUT1/adc_channel_sel_o_d_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.672     6.910    lopt_2
    T9                   OBUF (Prop_obuf_I_O)         2.667     9.578 r  adc_channel_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.578    adc_channel_sel[2]
    T9                                                                r  adc_channel_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                975.387    

Slack (MET) :             975.388ns  (required time - arrival time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_channel_sel[7]
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 3.118ns (65.042%)  route 1.676ns (34.958%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.723     4.783    DUT1/CLK
    SLICE_X0Y56          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  DUT1/adc_channel_sel_o_d_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.676     6.914    lopt_7
    V11                  OBUF (Prop_obuf_I_O)         2.662     9.576 r  adc_channel_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.576    adc_channel_sel[7]
    V11                                                               r  adc_channel_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                975.388    

Slack (MET) :             975.390ns  (required time - arrival time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            adc_channel_sel[9]
                            (output port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 3.119ns (65.083%)  route 1.673ns (34.917%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           15.000ns
  Clock Path Skew:        -4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     4.782    DUT1/CLK
    SLICE_X0Y57          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.673     6.911    lopt_9
    V12                  OBUF (Prop_obuf_I_O)         2.663     9.574 r  adc_channel_sel_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.574    adc_channel_sel[9]
    V12                                                               r  adc_channel_sel[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.035   999.965    
                         output delay               -15.000   984.965    
  -------------------------------------------------------------------
                         required time                        984.965    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                975.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.444    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DUT1/adc_channel_sel_o_d_reg[2]/Q
                         net (fo=2, routed)           0.121     1.706    DUT1/adc_channel_sel_o_d_reg[9]_0[2]
    SLICE_X1Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     1.964    DUT1/CLK
    SLICE_X1Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[3]/C
                         clock pessimism             -0.506     1.457    
    SLICE_X1Y53          FDCE (Hold_fdce_C_D)         0.072     1.529    DUT1/adc_channel_sel_o_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.444    DUT1/CLK
    SLICE_X0Y55          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DUT1/adc_channel_sel_o_d_reg[4]/Q
                         net (fo=2, routed)           0.128     1.713    DUT1/adc_channel_sel_o_d_reg[9]_0[4]
    SLICE_X1Y56          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     1.964    DUT1/CLK
    SLICE_X1Y56          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[5]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.070     1.530    DUT1/adc_channel_sel_o_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.444    DUT1/CLK
    SLICE_X1Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DUT1/adc_channel_sel_o_d_reg[3]/Q
                         net (fo=2, routed)           0.130     1.715    DUT1/adc_channel_sel_o_d_reg[9]_0[3]
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     1.964    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica/C
                         clock pessimism             -0.506     1.457    
    SLICE_X0Y53          FDCE (Hold_fdce_C_D)         0.075     1.532    DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.731%)  route 0.126ns (47.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.444    DUT1/CLK
    SLICE_X0Y56          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DUT1/adc_channel_sel_o_d_reg[8]/Q
                         net (fo=2, routed)           0.126     1.712    DUT1/adc_channel_sel_o_d_reg[9]_0[8]
    SLICE_X0Y57          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.874     1.963    DUT1/CLK
    SLICE_X0Y57          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica/C
                         clock pessimism             -0.503     1.459    
    SLICE_X0Y57          FDCE (Hold_fdce_C_D)         0.066     1.525    DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.352%)  route 0.134ns (48.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.444    DUT1/CLK
    SLICE_X0Y56          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DUT1/adc_channel_sel_o_d_reg[7]/Q
                         net (fo=2, routed)           0.134     1.719    DUT1/adc_channel_sel_o_d_reg[9]_0[7]
    SLICE_X0Y57          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.874     1.963    DUT1/CLK
    SLICE_X0Y57          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica/C
                         clock pessimism             -0.503     1.459    
    SLICE_X0Y57          FDCE (Hold_fdce_C_D)         0.070     1.529    DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.444    DUT1/CLK
    SLICE_X0Y56          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DUT1/adc_channel_sel_o_d_reg[7]/Q
                         net (fo=2, routed)           0.126     1.711    DUT1/adc_channel_sel_o_d_reg[9]_0[7]
    SLICE_X0Y56          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     1.964    DUT1/CLK
    SLICE_X0Y56          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[8]/C
                         clock pessimism             -0.519     1.444    
    SLICE_X0Y56          FDCE (Hold_fdce_C_D)         0.070     1.514    DUT1/adc_channel_sel_o_d_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 DUT1/adc_bit_cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_vref_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.670%)  route 0.154ns (45.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.440    DUT1/CLK
    SLICE_X0Y64          FDCE                                         r  DUT1/adc_bit_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  DUT1/adc_bit_cntr_reg[0]/Q
                         net (fo=17, routed)          0.154     1.736    DUT1/adc_bit_cntr_reg[0]
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.045     1.781 r  DUT1/adc_vref[3]_i_2/O
                         net (fo=1, routed)           0.000     1.781    DUT1/p_1_in[3]
    SLICE_X1Y64          FDCE                                         r  DUT1/adc_vref_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     1.959    DUT1/CLK
    SLICE_X1Y64          FDCE                                         r  DUT1/adc_vref_reg[3]/C
                         clock pessimism             -0.505     1.453    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.091     1.544    DUT1/adc_vref_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.670%)  route 0.182ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.444    DUT1/CLK
    SLICE_X1Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DUT1/adc_channel_sel_o_d_reg[3]/Q
                         net (fo=2, routed)           0.182     1.767    DUT1/adc_channel_sel_o_d_reg[9]_0[3]
    SLICE_X0Y55          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     1.964    DUT1/CLK
    SLICE_X0Y55          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[4]/C
                         clock pessimism             -0.503     1.460    
    SLICE_X0Y55          FDCE (Hold_fdce_C_D)         0.070     1.530    DUT1/adc_channel_sel_o_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.397%)  route 0.184ns (56.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.444    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DUT1/adc_channel_sel_o_d_reg[2]/Q
                         net (fo=2, routed)           0.184     1.769    DUT1/adc_channel_sel_o_d_reg[9]_0[2]
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     1.964    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[3]_lopt_replica/C
                         clock pessimism             -0.519     1.444    
    SLICE_X0Y53          FDCE (Hold_fdce_C_D)         0.072     1.516    DUT1/adc_channel_sel_o_d_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DUT1/adc_channel_sel_o_d_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.444    DUT1/CLK
    SLICE_X0Y55          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  DUT1/adc_channel_sel_o_d_reg[4]/Q
                         net (fo=2, routed)           0.186     1.771    DUT1/adc_channel_sel_o_d_reg[9]_0[4]
    SLICE_X0Y55          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     1.964    DUT1/CLK
    SLICE_X0Y55          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[5]_lopt_replica/C
                         clock pessimism             -0.519     1.444    
    SLICE_X0Y55          FDCE (Hold_fdce_C_D)         0.066     1.510    DUT1/adc_channel_sel_o_d_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         1000.000    999.000    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         1000.000    999.000    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y53    DUT1/adc_channel_sel_o_d_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y53    DUT1/adc_channel_sel_o_d_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y53    DUT1/adc_channel_sel_o_d_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X0Y64    DUT1/adc_bit_cntr_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X1Y53    DUT1/adc_channel_sel_o_d_reg[0]_lopt_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      984.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.722ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             984.505ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.441ns (25.170%)  route 1.310ns (74.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 1001.444 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.746    16.751    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y53          FDCE                                         f  DUT1/adc_channel_sel_o_d_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602  1001.444    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[1]_lopt_replica/C
                         clock pessimism              0.000  1001.444    
                         clock uncertainty           -0.035  1001.409    
    SLICE_X0Y53          FDCE (Recov_fdce_C_CLR)     -0.153  1001.256    DUT1/adc_channel_sel_o_d_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1001.256    
                         arrival time                         -16.751    
  -------------------------------------------------------------------
                         slack                                984.505    

Slack (MET) :             984.505ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.441ns (25.170%)  route 1.310ns (74.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 1001.444 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.746    16.751    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y53          FDCE                                         f  DUT1/adc_channel_sel_o_d_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602  1001.444    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[2]/C
                         clock pessimism              0.000  1001.444    
                         clock uncertainty           -0.035  1001.409    
    SLICE_X0Y53          FDCE (Recov_fdce_C_CLR)     -0.153  1001.256    DUT1/adc_channel_sel_o_d_reg[2]
  -------------------------------------------------------------------
                         required time                       1001.256    
                         arrival time                         -16.751    
  -------------------------------------------------------------------
                         slack                                984.505    

Slack (MET) :             984.505ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.441ns (25.170%)  route 1.310ns (74.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 1001.444 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.746    16.751    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y53          FDCE                                         f  DUT1/adc_channel_sel_o_d_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602  1001.444    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[2]_lopt_replica/C
                         clock pessimism              0.000  1001.444    
                         clock uncertainty           -0.035  1001.409    
    SLICE_X0Y53          FDCE (Recov_fdce_C_CLR)     -0.153  1001.256    DUT1/adc_channel_sel_o_d_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1001.256    
                         arrival time                         -16.751    
  -------------------------------------------------------------------
                         slack                                984.505    

Slack (MET) :             984.505ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.441ns (25.170%)  route 1.310ns (74.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 1001.444 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.746    16.751    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y53          FDCE                                         f  DUT1/adc_channel_sel_o_d_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602  1001.444    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[3]_lopt_replica/C
                         clock pessimism              0.000  1001.444    
                         clock uncertainty           -0.035  1001.409    
    SLICE_X0Y53          FDCE (Recov_fdce_C_CLR)     -0.153  1001.256    DUT1/adc_channel_sel_o_d_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1001.256    
                         arrival time                         -16.751    
  -------------------------------------------------------------------
                         slack                                984.505    

Slack (MET) :             984.505ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.441ns (25.170%)  route 1.310ns (74.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 1001.444 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.746    16.751    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y53          FDCE                                         f  DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602  1001.444    DUT1/CLK
    SLICE_X0Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica/C
                         clock pessimism              0.000  1001.444    
                         clock uncertainty           -0.035  1001.409    
    SLICE_X0Y53          FDCE (Recov_fdce_C_CLR)     -0.153  1001.256    DUT1/adc_channel_sel_o_d_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1001.256    
                         arrival time                         -16.751    
  -------------------------------------------------------------------
                         slack                                984.505    

Slack (MET) :             984.505ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.441ns (25.195%)  route 1.309ns (74.805%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 1001.443 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.744    16.750    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.601  1001.443    DUT1/CLK
    SLICE_X0Y57          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica/C
                         clock pessimism              0.000  1001.443    
                         clock uncertainty           -0.035  1001.408    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.153  1001.255    DUT1/adc_channel_sel_o_d_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1001.255    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                984.505    

Slack (MET) :             984.505ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.441ns (25.195%)  route 1.309ns (74.805%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 1001.443 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.744    16.750    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.601  1001.443    DUT1/CLK
    SLICE_X0Y57          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica/C
                         clock pessimism              0.000  1001.443    
                         clock uncertainty           -0.035  1001.408    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.153  1001.255    DUT1/adc_channel_sel_o_d_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1001.255    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                984.505    

Slack (MET) :             984.509ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.441ns (25.233%)  route 1.306ns (74.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 1001.444 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.741    16.747    DUT1/cntr[2]_i_2_n_0
    SLICE_X1Y53          FDCE                                         f  DUT1/adc_channel_sel_o_d_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602  1001.444    DUT1/CLK
    SLICE_X1Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[1]/C
                         clock pessimism              0.000  1001.444    
                         clock uncertainty           -0.035  1001.409    
    SLICE_X1Y53          FDCE (Recov_fdce_C_CLR)     -0.153  1001.256    DUT1/adc_channel_sel_o_d_reg[1]
  -------------------------------------------------------------------
                         required time                       1001.256    
                         arrival time                         -16.747    
  -------------------------------------------------------------------
                         slack                                984.509    

Slack (MET) :             984.509ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.441ns (25.233%)  route 1.306ns (74.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 1001.444 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.741    16.747    DUT1/cntr[2]_i_2_n_0
    SLICE_X1Y53          FDCE                                         f  DUT1/adc_channel_sel_o_d_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602  1001.444    DUT1/CLK
    SLICE_X1Y53          FDCE                                         r  DUT1/adc_channel_sel_o_d_reg[3]/C
                         clock pessimism              0.000  1001.444    
                         clock uncertainty           -0.035  1001.409    
    SLICE_X1Y53          FDCE (Recov_fdce_C_CLR)     -0.153  1001.256    DUT1/adc_channel_sel_o_d_reg[3]
  -------------------------------------------------------------------
                         required time                       1001.256    
                         arrival time                         -16.747    
  -------------------------------------------------------------------
                         slack                                984.509    

Slack (MET) :             984.536ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_channel_sel_o_d_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.441ns (25.233%)  route 1.306ns (74.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 1001.444 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 15.000    15.000    
    R16                                               0.000    15.000 r  rst_n (IN)
                         net (fo=0)                   0.000    15.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.385    15.385 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.565    15.950    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.056    16.006 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.741    16.747    DUT1/cntr[2]_i_2_n_0
    SLICE_X1Y53          FDPE                                         f  DUT1/adc_channel_sel_o_d_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177  1000.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640  1000.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1000.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602  1001.444    DUT1/CLK
    SLICE_X1Y53          FDPE                                         r  DUT1/adc_channel_sel_o_d_reg[0]/C
                         clock pessimism              0.000  1001.444    
                         clock uncertainty           -0.035  1001.409    
    SLICE_X1Y53          FDPE (Recov_fdpe_C_PRE)     -0.126  1001.283    DUT1/adc_channel_sel_o_d_reg[0]
  -------------------------------------------------------------------
                         required time                       1001.283    
                         arrival time                         -16.747    
  -------------------------------------------------------------------
                         slack                                984.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.722ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_vref_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.934ns (40.178%)  route 1.390ns (59.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.321    13.323    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y66          FDCE                                         f  DUT1/adc_vref_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.715     4.775    DUT1/CLK
    SLICE_X0Y66          FDCE                                         r  DUT1/adc_vref_reg[5]/C
                         clock pessimism              0.000     4.775    
                         clock uncertainty            0.035     4.810    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.208     4.602    DUT1/adc_vref_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.602    
                         arrival time                          13.323    
  -------------------------------------------------------------------
                         slack                                  8.722    

Slack (MET) :             8.851ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_vref_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.934ns (38.037%)  route 1.521ns (61.963%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.452    13.454    DUT1/cntr[2]_i_2_n_0
    SLICE_X1Y65          FDCE                                         f  DUT1/adc_vref_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     4.776    DUT1/CLK
    SLICE_X1Y65          FDCE                                         r  DUT1/adc_vref_reg[6]/C
                         clock pessimism              0.000     4.776    
                         clock uncertainty            0.035     4.811    
    SLICE_X1Y65          FDCE (Remov_fdce_C_CLR)     -0.208     4.603    DUT1/adc_vref_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                          13.454    
  -------------------------------------------------------------------
                         slack                                  8.851    

Slack (MET) :             8.856ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_vref_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.934ns (37.969%)  route 1.525ns (62.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.456    13.459    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y65          FDCE                                         f  DUT1/adc_vref_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     4.776    DUT1/CLK
    SLICE_X0Y65          FDCE                                         r  DUT1/adc_vref_reg[4]/C
                         clock pessimism              0.000     4.776    
                         clock uncertainty            0.035     4.811    
    SLICE_X0Y65          FDCE (Remov_fdce_C_CLR)     -0.208     4.603    DUT1/adc_vref_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                          13.459    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             8.987ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_vref_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.934ns (36.016%)  route 1.658ns (63.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.589    13.592    DUT1/cntr[2]_i_2_n_0
    SLICE_X1Y64          FDCE                                         f  DUT1/adc_vref_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X1Y64          FDCE                                         r  DUT1/adc_vref_reg[3]/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.208     4.605    DUT1/adc_vref_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                          13.592    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             8.991ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_bit_cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.934ns (35.956%)  route 1.663ns (64.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.594    13.596    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y64          FDCE                                         f  DUT1/adc_bit_cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X0Y64          FDCE                                         r  DUT1/adc_bit_cntr_reg[0]/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.208     4.605    DUT1/adc_bit_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                          13.596    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             8.991ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_bit_cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.934ns (35.956%)  route 1.663ns (64.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.594    13.596    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y64          FDCE                                         f  DUT1/adc_bit_cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X0Y64          FDCE                                         r  DUT1/adc_bit_cntr_reg[1]/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.208     4.605    DUT1/adc_bit_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                          13.596    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             8.991ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_bit_cntr_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.934ns (35.956%)  route 1.663ns (64.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.594    13.596    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y64          FDCE                                         f  DUT1/adc_bit_cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X0Y64          FDCE                                         r  DUT1/adc_bit_cntr_reg[2]/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.208     4.605    DUT1/adc_bit_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                          13.596    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             8.991ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/adc_sample_reg_lopt_replica/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.934ns (35.956%)  route 1.663ns (64.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.594    13.596    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y64          FDPE                                         f  DUT1/adc_sample_reg_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X0Y64          FDPE                                         r  DUT1/adc_sample_reg_lopt_replica/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X0Y64          FDPE (Remov_fdpe_C_PRE)     -0.208     4.605    DUT1/adc_sample_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                          13.596    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             8.991ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.934ns (35.956%)  route 1.663ns (64.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.594    13.596    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y64          FDCE                                         f  DUT1/cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X0Y64          FDCE                                         r  DUT1/cntr_reg[0]/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.208     4.605    DUT1/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                          13.596    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             8.991ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            DUT1/cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.934ns (35.956%)  route 1.663ns (64.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            11.000ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  rst_n (IN)
                         net (fo=0)                   0.000    11.000    rst_n
    R16                  IBUF (Prop_ibuf_I_O)         0.834    11.834 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069    12.903    DUT1/rst_n_IBUF
    SLICE_X0Y67          LUT1 (Prop_lut1_I0_O)        0.100    13.003 f  DUT1/cntr[2]_i_2/O
                         net (fo=36, routed)          0.594    13.596    DUT1/cntr[2]_i_2_n_0
    SLICE_X0Y64          FDCE                                         f  DUT1/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     4.778    DUT1/CLK
    SLICE_X0Y64          FDCE                                         r  DUT1/cntr_reg[1]/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.208     4.605    DUT1/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                          13.596    
  -------------------------------------------------------------------
                         slack                                  8.991    





