Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jun 07 20:01:40 2018
| Host         : 804-068 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file combination_timing_summary_routed.rpt -rpx combination_timing_summary_routed.rpx
| Design       : combination
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: dd/divclk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.592        0.000                      0                   65        0.336        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.592        0.000                      0                   65        0.336        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.365ns (39.974%)  route 3.551ns (60.026%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          1.099    11.008    dd/divclk_i_1_n_0
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    14.797    dd/clk
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[28]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.429    14.600    dd/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.365ns (39.974%)  route 3.551ns (60.026%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          1.099    11.008    dd/divclk_i_1_n_0
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    14.797    dd/clk
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[29]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.429    14.600    dd/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.365ns (39.974%)  route 3.551ns (60.026%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          1.099    11.008    dd/divclk_i_1_n_0
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    14.797    dd/clk
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[30]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.429    14.600    dd/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.365ns (39.974%)  route 3.551ns (60.026%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          1.099    11.008    dd/divclk_i_1_n_0
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    14.797    dd/clk
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[31]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X86Y57         FDRE (Setup_fdre_C_R)       -0.429    14.600    dd/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.365ns (40.664%)  route 3.451ns (59.336%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          0.999    10.908    dd/divclk_i_1_n_0
    SLICE_X86Y55         FDRE                                         r  dd/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    dd/clk
    SLICE_X86Y55         FDRE                                         r  dd/cnt_reg[20]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.601    dd/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.365ns (40.664%)  route 3.451ns (59.336%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          0.999    10.908    dd/divclk_i_1_n_0
    SLICE_X86Y55         FDRE                                         r  dd/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    dd/clk
    SLICE_X86Y55         FDRE                                         r  dd/cnt_reg[21]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.601    dd/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.365ns (40.664%)  route 3.451ns (59.336%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          0.999    10.908    dd/divclk_i_1_n_0
    SLICE_X86Y55         FDRE                                         r  dd/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    dd/clk
    SLICE_X86Y55         FDRE                                         r  dd/cnt_reg[22]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.601    dd/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.365ns (40.664%)  route 3.451ns (59.336%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          0.999    10.908    dd/divclk_i_1_n_0
    SLICE_X86Y55         FDRE                                         r  dd/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    dd/clk
    SLICE_X86Y55         FDRE                                         r  dd/cnt_reg[23]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.601    dd/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 2.365ns (40.932%)  route 3.413ns (59.068%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          0.961    10.870    dd/divclk_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    dd/clk
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[24]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.601    dd/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 2.365ns (40.932%)  route 3.413ns (59.068%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.092    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.548     6.096    dd/cnt_reg[0]
    SLICE_X87Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.676 r  dd/divclk_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.676    dd/divclk_reg_i_12_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  dd/divclk_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.790    dd/divclk_reg_i_11_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  dd/divclk_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.904    dd/divclk_reg_i_13_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  dd/divclk_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.018    dd/divclk_reg_i_14_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  dd/divclk_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.132    dd/divclk_reg_i_15_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  dd/divclk_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.246    dd/divclk_reg_i_10_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  dd/divclk_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.360    dd/divclk_reg_i_8_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.582 f  dd/divclk_reg_i_9/O[0]
                         net (fo=1, routed)           0.816     8.398    dd/p_0_in[29]
    SLICE_X88Y57         LUT2 (Prop_lut2_I1_O)        0.299     8.697 r  dd/divclk_i_5/O
                         net (fo=1, routed)           1.088     9.785    dd/divclk_i_5_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  dd/divclk_i_1/O
                         net (fo=33, routed)          0.961    10.870    dd/divclk_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    14.798    dd/clk
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[25]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.601    dd/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  3.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dd/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.009%)  route 0.185ns (41.991%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.441    dd/clk
    SLICE_X86Y51         FDRE                                         r  dd/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  dd/cnt_reg[4]/Q
                         net (fo=2, routed)           0.185     1.768    dd/cnt_reg[4]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  dd/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    dd/cnt_reg[4]_i_1_n_7
    SLICE_X86Y51         FDRE                                         r  dd/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     1.949    dd/clk
    SLICE_X86Y51         FDRE                                         r  dd/cnt_reg[4]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.546    dd/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dd/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.439    dd/clk
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  dd/cnt_reg[28]/Q
                         net (fo=2, routed)           0.189     1.769    dd/cnt_reg[28]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  dd/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    dd/cnt_reg[28]_i_1_n_7
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     1.947    dd/clk
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[28]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105     1.544    dd/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dd/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.440    dd/clk
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  dd/cnt_reg[24]/Q
                         net (fo=2, routed)           0.189     1.770    dd/cnt_reg[24]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  dd/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    dd/cnt_reg[24]_i_1_n_7
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     1.948    dd/clk
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[24]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.545    dd/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.529%)  route 0.197ns (43.471%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.441    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.197     1.779    dd/cnt_reg[0]
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  dd/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.824    dd/p_0_in[0]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  dd/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    dd/cnt_reg[0]_i_1_n_7
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     1.949    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.105     1.546    dd/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dd/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.176%)  route 0.185ns (38.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.441    dd/clk
    SLICE_X86Y51         FDRE                                         r  dd/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  dd/cnt_reg[4]/Q
                         net (fo=2, routed)           0.185     1.768    dd/cnt_reg[4]
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.919 r  dd/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.919    dd/cnt_reg[4]_i_1_n_6
    SLICE_X86Y51         FDRE                                         r  dd/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     1.949    dd/clk
    SLICE_X86Y51         FDRE                                         r  dd/cnt_reg[5]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.546    dd/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dd/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.439    dd/clk
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  dd/cnt_reg[28]/Q
                         net (fo=2, routed)           0.189     1.769    dd/cnt_reg[28]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.920 r  dd/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.920    dd/cnt_reg[28]_i_1_n_6
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     1.947    dd/clk
    SLICE_X86Y57         FDRE                                         r  dd/cnt_reg[29]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105     1.544    dd/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dd/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.440    dd/clk
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  dd/cnt_reg[24]/Q
                         net (fo=2, routed)           0.189     1.770    dd/cnt_reg[24]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.921 r  dd/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.921    dd/cnt_reg[24]_i_1_n_6
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     1.948    dd/clk
    SLICE_X86Y56         FDRE                                         r  dd/cnt_reg[25]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.545    dd/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.292ns (59.730%)  route 0.197ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.441    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  dd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.197     1.779    dd/cnt_reg[0]
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  dd/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.824    dd/p_0_in[0]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.930 r  dd/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.930    dd/cnt_reg[0]_i_1_n_6
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     1.949    dd/clk
    SLICE_X86Y50         FDRE                                         r  dd/cnt_reg[1]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.105     1.546    dd/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dd/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.256ns (51.157%)  route 0.244ns (48.843%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.441    dd/clk
    SLICE_X86Y52         FDRE                                         r  dd/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  dd/cnt_reg[8]/Q
                         net (fo=2, routed)           0.244     1.827    dd/cnt_reg[8]
    SLICE_X86Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.942 r  dd/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    dd/cnt_reg[8]_i_1_n_7
    SLICE_X86Y52         FDRE                                         r  dd/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     1.949    dd/clk
    SLICE_X86Y52         FDRE                                         r  dd/cnt_reg[8]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.546    dd/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.256ns (51.157%)  route 0.244ns (48.843%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.440    dd/clk
    SLICE_X86Y53         FDRE                                         r  dd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  dd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.244     1.826    dd/cnt_reg[12]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.941 r  dd/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.941    dd/cnt_reg[12]_i_1_n_7
    SLICE_X86Y53         FDRE                                         r  dd/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     1.948    dd/clk
    SLICE_X86Y53         FDRE                                         r  dd/cnt_reg[12]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105     1.545    dd/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y50    dd/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    dd/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    dd/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    dd/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    dd/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    dd/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    dd/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    dd/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    dd/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    dd/cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    dd/cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    dd/cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y57    dd/cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    dd/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    dd/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    dd/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    dd/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    dd/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    dd/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y50    dd/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y50    dd/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    dd/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    dd/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    dd/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    dd/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    dd/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    dd/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    dd/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    dd/cnt_reg[13]/C



