INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab3_4/lab3_4.srcs/sources_1/new/lab3_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b
WARNING: [VRFC 10-1315] redeclaration of ansi port q1 is not allowed [C:/VerilogLab/lab3_4/lab3_4.srcs/sources_1/new/lab3_4.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port q2 is not allowed [C:/VerilogLab/lab3_4/lab3_4.srcs/sources_1/new/lab3_4.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port sig_syn is not allowed [C:/VerilogLab/lab3_4/lab3_4.srcs/sources_1/new/lab3_4.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab3_4/lab3_4.srcs/sim_1/new/lab3_4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab3_4/lab3_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
