[View]
Entity=glbl tx_path_tb sim
Architecture=
TopLevelType=6
[file:.\..\..\hdl\packet_receiver.v]
Enabled=1
[file:.\src\tx_path_tb.vhd]
Enabled=1
[file:.\..\..\hdl\dac_tx.v]
Enabled=1
[file:.\..\..\hdl\coregen\dac_sample_fifo.v]
Enabled=1
[file:C:\Xilinx\14.7\ISE_DS\ISE\verilog\src\glbl.v]
Enabled=1
[file:.\..\..\hdl\coregen\forward_buffer.v]
Enabled=1
