<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class TargetSubtargetInfo: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="pageB76DF6D82BF57FB2"><span>class TargetSubtargetInfo</span></a></li></ul></nav><main class="content"><h1>class TargetSubtargetInfo</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class TargetSubtargetInfo : public MCSubtargetInfo { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>TargetSubtargetInfo - Generic base class for all target subtargets.  All Target-specific options that control code generation and printing should be exposed through a TargetSubtargetInfo-derived class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L62">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:62</a></p><p>Inherits from: <a href="r50A174B5B9175D2A.html">MCSubtargetInfo</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#5C4DCCFD66BDAEFD"><b>TargetSubtargetInfo</b></a>()</li><li class="is-family-code">public  <a href="#04184897014338D1"><b>TargetSubtargetInfo</b></a>(const llvm::TargetSubtargetInfo &amp;)</li><li class="is-family-code">protected  <a href="#F146BEB8C5CF3806"><b>TargetSubtargetInfo</b></a>(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS, ArrayRef&lt;llvm::SubtargetFeatureKV&gt; PF, ArrayRef&lt;llvm::SubtargetSubTypeKV&gt; PD, const llvm::MCWriteProcResEntry * WPR, const llvm::MCWriteLatencyEntry * WL, const llvm::MCReadAdvanceEntry * RA, const llvm::InstrStage * IS, const unsigned int * OC, const unsigned int * FP)</li><li class="is-family-code">public virtual bool  <a href="#6D93C6D1D3739BFC"><b>addrSinkUsingGEPs</b></a>() const</li><li class="is-family-code">public virtual void  <a href="#DB38F9E8DDF956DB"><b>adjustSchedDependency</b></a>(llvm::SUnit * def, llvm::SUnit * use, llvm::SDep &amp; dep) const</li><li class="is-family-code">public virtual bool  <a href="#82DCBC3961968FDE"><b>enableAdvancedRASplitCost</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#9B2B61C347B75559"><b>enableAtomicExpand</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#627407A3919CBEEB"><b>enableEarlyIfConversion</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#ABF74A060D390A83"><b>enableIndirectBrExpand</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#A2CB2C3C43C7CE37"><b>enableJoinGlobalCopies</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#4437414D0DEE8F71"><b>enableMachinePipeliner</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#F5982F3851E845CF"><b>enableMachineSchedDefaultSched</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#9B857351F1F28151"><b>enableMachineScheduler</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#CD75851DFC1D0E34"><b>enablePostRAMachineScheduler</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#C293CCF3478E676A"><b>enablePostRAScheduler</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#9A15B1CFBF4B6D70"><b>enableRALocalReassignment</b></a>(CodeGenOpt::Level OptLevel) const</li><li class="is-family-code">public virtual bool  <a href="#7C845A5B0959ADE1"><b>enableSubRegLiveness</b></a>() const</li><li class="is-family-code">public virtual llvm::TargetSubtargetInfo::AntiDepBreakMode  <a href="#5F41081D46A0429C"><b>getAntiDepBreakMode</b></a>() const</li><li class="is-family-code">public virtual const llvm::CallLowering *  <a href="#9CB4B0F8200E5AC7"><b>getCallLowering</b></a>() const</li><li class="is-family-code">public virtual void  <a href="#0C9756D076D26A68"><b>getCriticalPathRCs</b></a>(llvm::TargetSubtargetInfo::RegClassVector &amp; CriticalPathRCs) const</li><li class="is-family-code">public virtual std::unique_ptr&lt;PBQPRAConstraint&gt;  <a href="#A0599954A56A3A64"><b>getCustomPBQPConstraints</b></a>() const</li><li class="is-family-code">public virtual RegisterScheduler::FunctionPassCtor  <a href="#E623B04A2F9EED2A"><b>getDAGScheduler</b></a>(CodeGenOpt::Level) const</li><li class="is-family-code">public virtual const llvm::TargetFrameLowering *  <a href="#299EAA3FBA1B707C"><b>getFrameLowering</b></a>() const</li><li class="is-family-code">public virtual const llvm::TargetInstrInfo *  <a href="#28E26F654ACF3B6D"><b>getInstrInfo</b></a>() const</li><li class="is-family-code">public virtual const llvm::InstrItineraryData *  <a href="#E765EF42845B9190"><b>getInstrItineraryData</b></a>() const</li><li class="is-family-code">public virtual llvm::InstructionSelector *  <a href="#4B212E21D23140BC"><b>getInstructionSelector</b></a>() const</li><li class="is-family-code">public virtual const llvm::LegalizerInfo *  <a href="#87CFE565AB76772B"><b>getLegalizerInfo</b></a>() const</li><li class="is-family-code">public virtual CodeGenOpt::Level  <a href="#1876299E5ADB942F"><b>getOptLevelToEnablePostRAScheduler</b></a>() const</li><li class="is-family-code">public virtual void  <a href="#C88D18ADAC178977"><b>getPostRAMutations</b></a>(std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp; Mutations) const</li><li class="is-family-code">public virtual const llvm::RegisterBankInfo *  <a href="#71928414305F3F84"><b>getRegBankInfo</b></a>() const</li><li class="is-family-code">public virtual const llvm::TargetRegisterInfo *  <a href="#1747DDA3E88D1BEF"><b>getRegisterInfo</b></a>() const</li><li class="is-family-code">public virtual void  <a href="#3EF51068F156BDE4"><b>getSMSMutations</b></a>(std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp; Mutations) const</li><li class="is-family-code">public virtual const llvm::SelectionDAGTargetInfo *  <a href="#4479A0D509CDE2F4"><b>getSelectionDAGInfo</b></a>() const</li><li class="is-family-code">public virtual const llvm::TargetLowering *  <a href="#DB1E9DC48D2256E3"><b>getTargetLowering</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#98583200E42FD851"><b>ignoreCSRForAllocationOrder</b></a>(const llvm::MachineFunction &amp; MF, unsigned int PhysReg) const</li><li class="is-family-code">public virtual bool  <a href="#82E4176EE146B6CB"><b>isDependencyBreaking</b></a>(const llvm::MachineInstr * MI, llvm::APInt &amp; Mask) const</li><li class="is-family-code">public virtual bool  <a href="#412FF6AC0FB0824B"><b>isOptimizableRegisterMove</b></a>(const llvm::MachineInstr * MI) const</li><li class="is-family-code">public virtual bool  <a href="#880B3DEB1CAC0832"><b>isXRaySupported</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#91CEEBA1CC702D7E"><b>isZeroIdiom</b></a>(const llvm::MachineInstr * MI, llvm::APInt &amp; Mask) const</li><li class="is-family-code">public virtual void  <a href="#5341CE5209D710C9"><b>mirFileLoaded</b></a>(llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual void  <a href="#8C6230F8C033A533"><b>overrideSchedPolicy</b></a>(llvm::MachineSchedPolicy &amp; Policy, unsigned int NumRegionInstrs) const</li><li class="is-family-code">public virtual unsigned int  <a href="#2BA29887734D1619"><b>resolveSchedClass</b></a>(unsigned int SchedClass, const llvm::MachineInstr * MI, const llvm::TargetSchedModel * SchedModel) const</li><li class="is-family-code">public virtual bool  <a href="#38829757C0A7A0BE"><b>useAA</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#61A4DD9E785DAB93"><b>useDFAforSMS</b></a>() const</li><li class="is-family-code">public  <a href="#C66E3E98D9E894C9"><b>~TargetSubtargetInfo</b></a>()</li></ul><p>Inherited from <a href="r50A174B5B9175D2A.html">MCSubtargetInfo</a>:</p><ul><li class="is-family-code"><a href="r50A174B5B9175D2A.html#2BA4FB6B0BC2C0B3">public <b>ApplyFeatureFlag</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#9D044F6BF47E3D82">public <b>ClearFeatureBitsTransitively</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#BDEFCB0C041C1085">protected <b>InitMCProcessorInfo</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#C715AF37251462D3">public <b>SetFeatureBitsTransitively</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#E8D2BF25D835FD8E">public <b>ToggleFeature</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#68D8B7B040A75838">public <b>ToggleFeature</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#4AC4A84ACD7D78BE">public <b>ToggleFeature</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#F2D69DD2C1A6C04F">public <b>checkFeatures</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#9941A827EE98C643">public <b>getCPU</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#76B3AEF8E7F6783F">public <b>getCacheAssociativity</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#73BC74FB43F225A5">public <b>getCacheLineSize</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#0FBFA5CBDD653CF6">public <b>getCacheLineSize</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#855FE04476022A83">public <b>getCacheSize</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#EA07CC3FE0A40742">public <b>getFeatureBits</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#52E3CC05F5C6EF18">public <b>getHwMode</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#F2639E1FDE5E5F3F">public <b>getInstrItineraryForCPU</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#25F69D07C8906B58">public <b>getMaxPrefetchIterationsAhead</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#C8E7DC4F264B8542">public <b>getMinPrefetchStride</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#0873A602062C4685">public <b>getPrefetchDistance</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#E5A3F121EE43A418">public <b>getReadAdvanceCycles</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#46B327320A896CF8">public <b>getReadAdvanceEntries</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#BEF552A84E39763E">public <b>getSchedModel</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#8799E70C4523A1CF">public <b>getSchedModelForCPU</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#44A2A5085C1C502E">public <b>getTargetTriple</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#027E8FD1BD374710">public <b>getWriteLatencyEntry</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#4635422AE5FC17A4">public <b>getWriteProcResBegin</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#F639F2573C1D5219">public <b>getWriteProcResEnd</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#374DF0EA529AA42D">public <b>hasFeature</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#101B648E2D6F78FF">public <b>initInstrItins</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#3AB53A61B3FE3152">public <b>isCPUStringValid</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#CA0AE5BE6EF67F76">public <b>resolveVariantSchedClass</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#2349DE89816C5339">public <b>setDefaultFeatures</b></a></li><li class="is-family-code"><a href="r50A174B5B9175D2A.html#E81C89569DAAB8C9">public <b>setFeatureBits</b></a></li></ul><h2>Methods</h2><h3 id="5C4DCCFD66BDAEFD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5C4DCCFD66BDAEFD">¶</a><code class="hdoc-function-code language-cpp">TargetSubtargetInfo()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L78">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:78</a></p><h3 id="04184897014338D1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#04184897014338D1">¶</a><code class="hdoc-function-code language-cpp">TargetSubtargetInfo(
    const <a href="rB76DF6D82BF57FB2.html">llvm::TargetSubtargetInfo</a>&amp;)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L79">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:79</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rB76DF6D82BF57FB2.html">llvm::TargetSubtargetInfo</a>&amp;<b> </b></dt></dl><h3 id="F146BEB8C5CF3806"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F146BEB8C5CF3806">¶</a><code class="hdoc-function-code language-cpp">TargetSubtargetInfo(
    const <a href="rB496670BE7C6A5B6.html">llvm::Triple</a>&amp; TT,
    <a href="rECFCAF624C04523A.html">llvm::StringRef</a> CPU,
    <a href="rECFCAF624C04523A.html">llvm::StringRef</a> FS,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SubtargetFeatureKV&gt; PF,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SubtargetSubTypeKV&gt; PD,
    const <a href="r0FDBDB6ADDC866FB.html">llvm::MCWriteProcResEntry</a>* WPR,
    const <a href="rB959940FCD9CFB33.html">llvm::MCWriteLatencyEntry</a>* WL,
    const <a href="r938536AD58B3B7B5.html">llvm::MCReadAdvanceEntry</a>* RA,
    const <a href="rC1F79A406DB823CF.html">llvm::InstrStage</a>* IS,
    const unsigned int* OC,
    const unsigned int* FP)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L64">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:64</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rB496670BE7C6A5B6.html">llvm::Triple</a>&amp;<b> TT</b></dt><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> CPU</b></dt><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> FS</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SubtargetFeatureKV&gt;<b> PF</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SubtargetSubTypeKV&gt;<b> PD</b></dt><dt class="is-family-code">const <a href="r0FDBDB6ADDC866FB.html">llvm::MCWriteProcResEntry</a>*<b> WPR</b></dt><dt class="is-family-code">const <a href="rB959940FCD9CFB33.html">llvm::MCWriteLatencyEntry</a>*<b> WL</b></dt><dt class="is-family-code">const <a href="r938536AD58B3B7B5.html">llvm::MCReadAdvanceEntry</a>*<b> RA</b></dt><dt class="is-family-code">const <a href="rC1F79A406DB823CF.html">llvm::InstrStage</a>*<b> IS</b></dt><dt class="is-family-code">const unsigned int*<b> OC</b></dt><dt class="is-family-code">const unsigned int*<b> FP</b></dt></dl><h3 id="6D93C6D1D3739BFC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6D93C6D1D3739BFC">¶</a><code class="hdoc-function-code language-cpp">virtual bool addrSinkUsingGEPs() const</code></pre></h3><h4>Description</h4><p>Sink addresses into blocks using GEP instructions rather than pointer casts and arithmetic.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L281">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:281</a></p><h3 id="DB38F9E8DDF956DB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DB38F9E8DDF956DB">¶</a><code class="hdoc-function-code language-cpp">virtual void adjustSchedDependency(
    <a href="r797825A51C914642.html">llvm::SUnit</a>* def,
    <a href="r797825A51C914642.html">llvm::SUnit</a>* use,
    <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp; dep) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L229">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:229</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> def</b></dt><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> use</b></dt><dt class="is-family-code"><a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp;<b> dep</b></dt></dl><h3 id="82DCBC3961968FDE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#82DCBC3961968FDE">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableAdvancedRASplitCost() const</code></pre></h3><h4>Description</h4><p>True if the subtarget should consider the cost of local intervals created by a split candidate when choosing the best split candidate. This heuristic may be compile time intensive.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L273">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:273</a></p><h3 id="9B2B61C347B75559"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9B2B61C347B75559">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableAtomicExpand() const</code></pre></h3><h4>Description</h4><p>True if the subtarget should run the atomic expansion pass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L214">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:214</a></p><h3 id="627407A3919CBEEB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#627407A3919CBEEB">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableEarlyIfConversion() const</code></pre></h3><h4>Description</h4><p>Enable the use of the early if conversion pass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L286">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:286</a></p><h3 id="ABF74A060D390A83"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ABF74A060D390A83">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableIndirectBrExpand() const</code></pre></h3><h4>Description</h4><p>True if the subtarget should run the indirectbr expansion pass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L217">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:217</a></p><h3 id="A2CB2C3C43C7CE37"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A2CB2C3C43C7CE37">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableJoinGlobalCopies() const</code></pre></h3><h4>Description</h4><p>True if the subtarget should enable joining global copies. By default this is enabled if the machine scheduler is enabled, but can be overridden.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L201">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:201</a></p><h3 id="4437414D0DEE8F71"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4437414D0DEE8F71">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableMachinePipeliner() const</code></pre></h3><h4>Description</h4><p>True if the subtarget should run MachinePipeliner</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L195">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:195</a></p><h3 id="F5982F3851E845CF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F5982F3851E845CF">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableMachineSchedDefaultSched()
    const</code></pre></h3><h4>Description</h4><p>True if the machine scheduler should disable the TLI preference for preRA scheduling with the source level scheduler.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L192">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:192</a></p><h3 id="9B857351F1F28151"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9B857351F1F28151">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableMachineScheduler() const</code></pre></h3><h4>Description</h4><p>True if the subtarget should run MachineScheduler after aggressive coalescing. This currently replaces the SelectionDAG scheduler with the &quot;source&quot; order scheduler (though see below for an option to turn this off and use the TargetLowering preference). It does not yet disable the postRA scheduler.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L188">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:188</a></p><h3 id="CD75851DFC1D0E34"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CD75851DFC1D0E34">¶</a><code class="hdoc-function-code language-cpp">virtual bool enablePostRAMachineScheduler() const</code></pre></h3><h4>Description</h4><p>True if the subtarget should run a machine scheduler after register allocation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L211">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:211</a></p><h3 id="C293CCF3478E676A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C293CCF3478E676A">¶</a><code class="hdoc-function-code language-cpp">virtual bool enablePostRAScheduler() const</code></pre></h3><h4>Description</h4><p>True if the subtarget should run a scheduler after register allocation. By default this queries the PostRAScheduling bit in the scheduling model which is the preferred way to influence this.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L207">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:207</a></p><h3 id="9A15B1CFBF4B6D70"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9A15B1CFBF4B6D70">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableRALocalReassignment(
    CodeGenOpt::Level OptLevel) const</code></pre></h3><h4>Description</h4><p>True if the subtarget should run the local reassignment heuristic of the register allocator. This heuristic may be compile time intensive, \p OptLevel provides a finer grain to tune the register allocator.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L268">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:268</a></p><h4>Parameters</h4><dl><dt class="is-family-code">CodeGenOpt::Level<b> OptLevel</b></dt></dl><h3 id="7C845A5B0959ADE1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7C845A5B0959ADE1">¶</a><code class="hdoc-function-code language-cpp">virtual bool enableSubRegLiveness() const</code></pre></h3><h4>Description</h4><p>Enable tracking of subregister liveness in register allocator. Please use MachineRegisterInfo::subRegLivenessEnabled() instead where possible.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L298">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:298</a></p><h3 id="5F41081D46A0429C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5F41081D46A0429C">¶</a><code class="hdoc-function-code language-cpp">virtual llvm::TargetSubtargetInfo::
    AntiDepBreakMode
    getAntiDepBreakMode() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L233">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:233</a></p><h3 id="9CB4B0F8200E5AC7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9CB4B0F8200E5AC7">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r22C144B10FAC2C86.html">llvm::CallLowering</a>*
getCallLowering() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L103">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:103</a></p><h3 id="0C9756D076D26A68"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0C9756D076D26A68">¶</a><code class="hdoc-function-code language-cpp">virtual void getCriticalPathRCs(
    <a href="r6CBD92E95A65634C.html">llvm::TargetSubtargetInfo::RegClassVector</a>&amp;
        CriticalPathRCs) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L238">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:238</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">llvm::TargetSubtargetInfo::RegClassVector</a>&amp;<b> CriticalPathRCs</b></dt></dl><h3 id="A0599954A56A3A64"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A0599954A56A3A64">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;PBQPRAConstraint&gt;
getCustomPBQPConstraints() const</code></pre></h3><h4>Description</h4><p>Return PBQPConstraint(s) for the target. Override to provide custom PBQP constraints.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L291">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:291</a></p><h3 id="E623B04A2F9EED2A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E623B04A2F9EED2A">¶</a><code class="hdoc-function-code language-cpp">virtual RegisterScheduler::FunctionPassCtor
getDAGScheduler(CodeGenOpt::Level) const</code></pre></h3><h4>Description</h4><p>Target can subclass this hook to select a different DAG scheduler.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L115">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:115</a></p><h4>Parameters</h4><dl><dt class="is-family-code">CodeGenOpt::Level<b> </b></dt></dl><h3 id="299EAA3FBA1B707C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#299EAA3FBA1B707C">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r4BCC0FFC23B2D6AB.html">llvm::TargetFrameLowering</a>*
getFrameLowering() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L96">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:96</a></p><h3 id="28E26F654ACF3B6D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#28E26F654ACF3B6D">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>*
getInstrInfo() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L95">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:95</a></p><h3 id="E765EF42845B9190"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E765EF42845B9190">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="rA77BF58889E0174E.html">llvm::InstrItineraryData</a>*
getInstrItineraryData() const</code></pre></h3><h4>Description</h4><p>getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L131">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:131</a></p><h3 id="4B212E21D23140BC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4B212E21D23140BC">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r5C0F08DFFC63FBFB.html">llvm::InstructionSelector</a>*
getInstructionSelector() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L109">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:109</a></p><h3 id="87CFE565AB76772B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#87CFE565AB76772B">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="rB9077F28F1784CBC.html">llvm::LegalizerInfo</a>*
getLegalizerInfo() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L119">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:119</a></p><h3 id="1876299E5ADB942F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1876299E5ADB942F">¶</a><code class="hdoc-function-code language-cpp">virtual CodeGenOpt::Level
getOptLevelToEnablePostRAScheduler() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L260">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:260</a></p><h3 id="C88D18ADAC178977"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C88D18ADAC178977">¶</a><code class="hdoc-function-code language-cpp">virtual void getPostRAMutations(
    <a href="https://en.cppreference.com/w/cpp/container/vector">std::vector</a>&lt;
        std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt;&amp;
        Mutations) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L244">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:244</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/container/vector">std::vector</a>&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt;&amp;<b> Mutations</b></dt></dl><h3 id="71928414305F3F84"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#71928414305F3F84">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r6A3CE9DC197DD286.html">llvm::RegisterBankInfo</a>*
getRegBankInfo() const</code></pre></h3><h4>Description</h4><p>If the information for the register banks is available, return it. Otherwise return nullptr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L127">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:127</a></p><h3 id="1747DDA3E88D1BEF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1747DDA3E88D1BEF">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*
getRegisterInfo() const</code></pre></h3><h4>Description</h4><p>getRegisterInfo - If register information is available, return it.  If not, return null.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L123">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:123</a></p><h3 id="3EF51068F156BDE4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3EF51068F156BDE4">¶</a><code class="hdoc-function-code language-cpp">virtual void getSMSMutations(
    <a href="https://en.cppreference.com/w/cpp/container/vector">std::vector</a>&lt;
        std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt;&amp;
        Mutations) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L250">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:250</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/container/vector">std::vector</a>&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt;&amp;<b> Mutations</b></dt></dl><h3 id="4479A0D509CDE2F4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4479A0D509CDE2F4">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r96D7B3D89233B3C1.html">llvm::SelectionDAGTargetInfo</a>*
getSelectionDAGInfo() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L100">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:100</a></p><h3 id="DB1E9DC48D2256E3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DB1E9DC48D2256E3">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r387F6FE30EB2BAA0.html">llvm::TargetLowering</a>*
getTargetLowering() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L99">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:99</a></p><h3 id="98583200E42FD851"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#98583200E42FD851">¶</a><code class="hdoc-function-code language-cpp">virtual bool ignoreCSRForAllocationOrder(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    unsigned int PhysReg) const</code></pre></h3><h4>Description</h4><p>True if the register allocator should use the allocation orders exactly as written in the tablegen descriptions, false if it should allocate the specified physical register later if is it callee-saved.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L306">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:306</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">unsigned int<b> PhysReg</b></dt></dl><h3 id="82E4176EE146B6CB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#82E4176EE146B6CB">¶</a><code class="hdoc-function-code language-cpp">virtual bool isDependencyBreaking(
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI,
    <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Mask) const</code></pre></h3><h4>Description</h4><p>Returns true if MI is a dependency breaking instruction for the subtarget. Similar in behavior to `isZeroIdiom`. However, it knows how to identify all dependency breaking instructions (i.e. not just zero-idioms). As for `isZeroIdiom`, this method returns a mask of &quot;broken&quot; dependencies. (See method `isZeroIdiom` for a detailed description of Mask).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L165">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:165</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt><dt class="is-family-code"><a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Mask</b></dt></dl><h3 id="412FF6AC0FB0824B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#412FF6AC0FB0824B">¶</a><code class="hdoc-function-code language-cpp">virtual bool isOptimizableRegisterMove(
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI) const</code></pre></h3><h4>Description</h4><p>Returns true if MI is a candidate for move elimination. A candidate for move elimination may be optimized out at register renaming stage. Subtargets can specify the set of optimizable moves by instantiating tablegen class `IsOptimizableRegisterMove` (see llvm/Target/TargetInstrPredicate.td). SubtargetEmitter is responsible for processing all the definitions of class IsOptimizableRegisterMove, and auto-generate an override for this method.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L178">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:178</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt></dl><h3 id="880B3DEB1CAC0832"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#880B3DEB1CAC0832">¶</a><code class="hdoc-function-code language-cpp">virtual bool isXRaySupported() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L83">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:83</a></p><h3 id="91CEEBA1CC702D7E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#91CEEBA1CC702D7E">¶</a><code class="hdoc-function-code language-cpp">virtual bool isZeroIdiom(
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI,
    <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Mask) const</code></pre></h3><h4>Description</h4><p>Returns true if MI is a dependency breaking zero-idiom instruction for the subtarget. This function also sets bits in Mask related to input operands that are not in a data dependency relationship.  There is one bit for each machine operand; implicit operands follow explicit operands in the bit representation used for Mask.  An empty (i.e. a mask with all bits cleared) means: data dependencies are &quot;broken&quot; for all the explicit input machine operands of MI.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L154">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:154</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt><dt class="is-family-code"><a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Mask</b></dt></dl><h3 id="5341CE5209D710C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5341CE5209D710C9">¶</a><code class="hdoc-function-code language-cpp">virtual void mirFileLoaded(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>This is called after a .mir file was loaded.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L301">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:301</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="8C6230F8C033A533"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8C6230F8C033A533">¶</a><code class="hdoc-function-code language-cpp">virtual void overrideSchedPolicy(
    <a href="r7BA12297AA032BB6.html">llvm::MachineSchedPolicy</a>&amp; Policy,
    unsigned int NumRegionInstrs) const</code></pre></h3><h4>Description</h4><p>Override generic scheduling policy within a region. This is a convenient way for targets that don&apos;t provide any custom scheduling heuristics (no custom MachineSchedStrategy) to make changes to the generic scheduling policy.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L224">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:224</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r7BA12297AA032BB6.html">llvm::MachineSchedPolicy</a>&amp;<b> Policy</b></dt><dt class="is-family-code">unsigned int<b> NumRegionInstrs</b></dt></dl><h3 id="2BA29887734D1619"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2BA29887734D1619">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int resolveSchedClass(
    unsigned int SchedClass,
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI,
    const <a href="r8994228CE2DFC5C6.html">llvm::TargetSchedModel</a>* SchedModel)
    const</code></pre></h3><h4>Description</h4><p>Resolve a SchedClass at runtime, where SchedClass identifies an MCSchedClassDesc with the isVariant property. This may return the ID of another variant SchedClass, but repeated invocation must quickly terminate in a nonvariant SchedClass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L139">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:139</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SchedClass</b></dt><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt><dt class="is-family-code">const <a href="r8994228CE2DFC5C6.html">llvm::TargetSchedModel</a>*<b> SchedModel</b></dt></dl><h3 id="38829757C0A7A0BE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#38829757C0A7A0BE">¶</a><code class="hdoc-function-code language-cpp">virtual bool useAA() const</code></pre></h3><h4>Description</h4><p>Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L277">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:277</a></p><h3 id="61A4DD9E785DAB93"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#61A4DD9E785DAB93">¶</a><code class="hdoc-function-code language-cpp">virtual bool useDFAforSMS() const</code></pre></h3><h4>Description</h4><p>Default to DFA for resource management, return false when target will use ProcResource in InstrSchedModel instead.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L256">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:256</a></p><h3 id="C66E3E98D9E894C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C66E3E98D9E894C9">¶</a><code class="hdoc-function-code language-cpp">~TargetSubtargetInfo()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h#L81">llvm/include/llvm/CodeGen/TargetSubtargetInfo.h:81</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>