#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x556160f8d680 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
v0x556160fcdc50_0 .net "bench_hst_arb_addr", 22 0, v0x556160fcc710_0;  1 drivers
v0x556160fcdd30_0 .net "bench_hst_arb_page", 1 0, v0x556160fcc7f0_0;  1 drivers
v0x556160fcddd0_0 .net "bench_hst_arb_read", 0 0, v0x556160fcc8d0_0;  1 drivers
v0x556160fcde70_0 .net "bench_hst_arb_req", 0 0, L_0x556160fcf2f0;  1 drivers
v0x556160fcdf10_0 .net "bench_hst_clock", 0 0, L_0x556160fcec90;  1 drivers
v0x556160fcdfb0_0 .net "bench_hst_gnt", 0 0, L_0x556160fced80;  1 drivers
v0x556160fce080_0 .net "bench_hst_mw_addr", 1 0, v0x556160fcccb0_0;  1 drivers
v0x556160fce150_0 .net "bench_hst_org", 22 0, L_0x556160fceea0;  1 drivers
v0x556160fce220_0 .net "bench_hst_pop", 0 0, v0x556160fcce70_0;  1 drivers
v0x556160fce2f0_0 .net "bench_hst_push", 0 0, v0x556160fccf30_0;  1 drivers
v0x556160fce3c0_0 .net "bench_hst_rdy", 0 0, v0x556160fcd0d0_0;  1 drivers
v0x556160fce490_0 .net "bench_hst_read", 0 0, L_0x556160fcef40;  1 drivers
v0x556160fce560_0 .net "bench_hst_req", 0 0, L_0x556160fcf070;  1 drivers
v0x556160fce630_0 .net "bench_mclock", 0 0, L_0x556160fceab0;  1 drivers
L_0x7f6b4a100018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x556160fce700_0 .net "bench_rc_pop_en", 0 0, L_0x7f6b4a100018;  1 drivers
v0x556160fce7d0_0 .net "bench_rc_push_en", 0 0, L_0x556160fcf160;  1 drivers
v0x556160fce8a0_0 .var "bench_reset", 0 0;
v0x556160fce940_0 .net "bench_reset_n", 0 0, L_0x556160fceb50;  1 drivers
v0x556160fcea10_0 .var "indata_array", 0 29;
L_0x556160fceab0 .part v0x556160fcea10_0, 29, 1;
L_0x556160fceb50 .part v0x556160fcea10_0, 28, 1;
L_0x556160fcec90 .part v0x556160fcea10_0, 27, 1;
L_0x556160fced80 .part v0x556160fcea10_0, 26, 1;
L_0x556160fceea0 .part v0x556160fcea10_0, 3, 23;
L_0x556160fcef40 .part v0x556160fcea10_0, 2, 1;
L_0x556160fcf070 .part v0x556160fcea10_0, 1, 1;
L_0x556160fcf160 .part v0x556160fcea10_0, 0, 1;
S_0x556160f8d810 .scope module, "inst" "mc_hst" 2 60, 3 1 0, S_0x556160f8d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mclock";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "hst_clock";
    .port_info 3 /INPUT 1 "hst_gnt";
    .port_info 4 /INPUT 23 "hst_org";
    .port_info 5 /INPUT 1 "hst_read";
    .port_info 6 /INPUT 1 "hst_req";
    .port_info 7 /INPUT 1 "rc_push_en";
    .port_info 8 /INPUT 1 "rc_pop_en";
    .port_info 9 /OUTPUT 23 "hst_arb_addr";
    .port_info 10 /OUTPUT 1 "hst_pop";
    .port_info 11 /OUTPUT 1 "hst_push";
    .port_info 12 /OUTPUT 1 "hst_rdy";
    .port_info 13 /OUTPUT 2 "hst_mw_addr";
    .port_info 14 /OUTPUT 2 "hst_arb_page";
    .port_info 15 /OUTPUT 1 "hst_arb_read";
    .port_info 16 /OUTPUT 1 "hst_arb_req";
v0x556160f88a70_0 .var "avail_mc", 1 0;
v0x556160f88b10_0 .var "busy", 1 0;
v0x556160f8ba50 .array "capt_addr", 0 1, 22 0;
v0x556160f8baf0_0 .var "capt_read", 1 0;
v0x556160fcc2a0_0 .var "capt_select", 0 0;
v0x556160fcc3b0_0 .var "clear_busy", 1 0;
v0x556160fcc490_0 .var "clear_busy0", 1 0;
v0x556160fcc570_0 .var "clear_busy1", 1 0;
v0x556160fcc650_0 .var "final_select", 0 0;
v0x556160fcc710_0 .var "hst_arb_addr", 22 0;
v0x556160fcc7f0_0 .var "hst_arb_page", 1 0;
v0x556160fcc8d0_0 .var "hst_arb_read", 0 0;
v0x556160fcc990_0 .net "hst_arb_req", 0 0, L_0x556160fcf2f0;  alias, 1 drivers
v0x556160fcca50_0 .var "hst_arb_req_int", 1 0;
v0x556160fccb30_0 .net "hst_clock", 0 0, L_0x556160fcec90;  alias, 1 drivers
v0x556160fccbf0_0 .net "hst_gnt", 0 0, L_0x556160fced80;  alias, 1 drivers
v0x556160fcccb0_0 .var "hst_mw_addr", 1 0;
v0x556160fccd90_0 .net "hst_org", 22 0, L_0x556160fceea0;  alias, 1 drivers
v0x556160fcce70_0 .var "hst_pop", 0 0;
v0x556160fccf30_0 .var "hst_push", 0 0;
v0x556160fccff0_0 .var "hst_push_cnt", 1 0;
v0x556160fcd0d0_0 .var "hst_rdy", 0 0;
v0x556160fcd190_0 .net "hst_read", 0 0, L_0x556160fcef40;  alias, 1 drivers
v0x556160fcd250_0 .net "hst_req", 0 0, L_0x556160fcf070;  alias, 1 drivers
v0x556160fcd310_0 .var "input_select", 0 0;
v0x556160fcd3d0_0 .net "mclock", 0 0, L_0x556160fceab0;  alias, 1 drivers
v0x556160fcd490_0 .var "output_select", 0 0;
v0x556160fcd550_0 .net "rc_pop_en", 0 0, L_0x7f6b4a100018;  alias, 1 drivers
v0x556160fcd610_0 .net "rc_push_en", 0 0, L_0x556160fcf160;  alias, 1 drivers
v0x556160fcd6d0_0 .var "req_sync_1", 1 0;
v0x556160fcd7b0_0 .var "req_sync_2", 1 0;
v0x556160fcd890_0 .var "req_sync_3", 1 0;
v0x556160fcd970_0 .net "reset_n", 0 0, L_0x556160fceb50;  alias, 1 drivers
E_0x556160f92630/0 .event negedge, v0x556160fcd970_0;
E_0x556160f92630/1 .event posedge, v0x556160fcd3d0_0;
E_0x556160f92630 .event/or E_0x556160f92630/0, E_0x556160f92630/1;
E_0x556160f56560/0 .event negedge, v0x556160fcd970_0;
E_0x556160f56560/1 .event posedge, v0x556160fccb30_0;
E_0x556160f56560 .event/or E_0x556160f56560/0, E_0x556160f56560/1;
L_0x556160fcf2f0 .reduce/or v0x556160fcca50_0;
    .scope S_0x556160f8d810;
T_0 ;
    %wait E_0x556160f56560;
    %load/vec4 v0x556160fcd970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556160fcd310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556160fcd0d0_0, 0;
    %pushi/vec4 0, 0, 23;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556160f8ba50, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556160f8ba50, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160f8baf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160f88b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160fcc490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160fcc570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556160fcc3b0_0;
    %assign/vec4 v0x556160fcc490_0, 0;
    %load/vec4 v0x556160fcc490_0;
    %assign/vec4 v0x556160fcc570_0, 0;
    %load/vec4 v0x556160f88b10_0;
    %nand/r;
    %assign/vec4 v0x556160fcd0d0_0, 0;
    %load/vec4 v0x556160fcc570_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x556160fcc490_0;
    %parti/s 1, 0, 2;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556160f88b10_0, 4, 5;
T_0.2 ;
    %load/vec4 v0x556160fcc570_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x556160fcc490_0;
    %parti/s 1, 1, 2;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556160f88b10_0, 4, 5;
T_0.4 ;
    %load/vec4 v0x556160fcd250_0;
    %load/vec4 v0x556160f88b10_0;
    %nand/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x556160fcd310_0;
    %inv;
    %assign/vec4 v0x556160fcd310_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x556160fcd310_0;
    %assign/vec4/off/d v0x556160f88b10_0, 4, 5;
    %load/vec4 v0x556160fccd90_0;
    %load/vec4 v0x556160fcd310_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556160f8ba50, 0, 4;
    %load/vec4 v0x556160fcd190_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x556160fcd310_0;
    %assign/vec4/off/d v0x556160f8baf0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556160fcd0d0_0, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556160f8d810;
T_1 ;
    %wait E_0x556160f92630;
    %load/vec4 v0x556160fcd970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160fcca50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160fcd6d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160fcd7b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160fcd890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160f88a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556160fcc2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556160fcd490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160fcc3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556160fcc650_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556160f88b10_0;
    %assign/vec4 v0x556160fcd6d0_0, 0;
    %load/vec4 v0x556160fcd6d0_0;
    %assign/vec4 v0x556160fcd7b0_0, 0;
    %load/vec4 v0x556160fcd7b0_0;
    %assign/vec4 v0x556160fcd890_0, 0;
    %load/vec4 v0x556160fcd890_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x556160fcd7b0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556160f88a70_0, 4, 5;
T_1.2 ;
    %load/vec4 v0x556160fcd890_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x556160fcd7b0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556160f88a70_0, 4, 5;
T_1.4 ;
    %load/vec4 v0x556160f88a70_0;
    %load/vec4 v0x556160fcd490_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x556160fcd490_0;
    %inv;
    %assign/vec4 v0x556160fcd490_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x556160fcd490_0;
    %assign/vec4/off/d v0x556160fcca50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x556160fcd490_0;
    %assign/vec4/off/d v0x556160f88a70_0, 4, 5;
T_1.6 ;
    %load/vec4 v0x556160f8baf0_0;
    %load/vec4 v0x556160fcc2a0_0;
    %part/u 1;
    %assign/vec4 v0x556160fcc8d0_0, 0;
    %load/vec4 v0x556160f8baf0_0;
    %load/vec4 v0x556160fcc2a0_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x556160fcc7f0_0, 0;
    %load/vec4 v0x556160fcc2a0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x556160f8ba50, 4;
    %assign/vec4 v0x556160fcc710_0, 0;
    %load/vec4 v0x556160fccbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x556160fcc2a0_0;
    %inv;
    %assign/vec4 v0x556160fcc2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x556160fcc2a0_0;
    %assign/vec4/off/d v0x556160fcca50_0, 4, 5;
T_1.10 ;
    %load/vec4 v0x556160fccff0_0;
    %and/r;
    %load/vec4 v0x556160fcccb0_0;
    %parti/s 1, 0, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x556160fcc3b0_0;
    %load/vec4 v0x556160fcc650_0;
    %part/u 1;
    %inv;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x556160fcc650_0;
    %assign/vec4/off/d v0x556160fcc3b0_0, 4, 5;
    %load/vec4 v0x556160fcc650_0;
    %inv;
    %assign/vec4 v0x556160fcc650_0, 0;
T_1.12 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556160f8d810;
T_2 ;
    %wait E_0x556160f92630;
    %load/vec4 v0x556160fcd970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556160fccf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556160fcce70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160fcccb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556160fccff0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556160fcd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556160fccf30_0, 0;
    %load/vec4 v0x556160fccff0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x556160fccff0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556160fccf30_0, 0;
T_2.3 ;
    %load/vec4 v0x556160fcd550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556160fcce70_0, 0;
    %load/vec4 v0x556160fcccb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x556160fcccb0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556160fcce70_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556160f8d680;
T_3 ;
    %vpi_call 2 50 "$dumpfile", "26.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x556160f8d680 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556160fce8a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x556160f8d680;
T_4 ;
    %delay 5, 0;
    %vpi_func 2 57 "$random" 32 {0 0 0};
    %pad/s 30;
    %store/vec4 v0x556160fcea10_0, 0, 30;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556160f8d680;
T_5 ;
    %vpi_call 2 82 "$monitor", $time, " bench_reset = %b, mclock = %b , reset_n = %b , hst_clock = %b , hst_gnt = %b , hst_org = %b , hst_read = %b , hst_req = %b , rc_push_en = %b , rc_pop_en = %b , hst_arb_addr = %b , hst_pop = %b , hst_push = %b , hst_rdy = %b , hst_mw_addr = %b , hst_arb_page = %b , hst_arb_read = %b , hst_arb_req = %b  ", v0x556160fce8a0_0, v0x556160fce630_0, v0x556160fce940_0, v0x556160fcdf10_0, v0x556160fcdfb0_0, v0x556160fce150_0, v0x556160fce490_0, v0x556160fce560_0, v0x556160fce7d0_0, v0x556160fce700_0, v0x556160fcdc50_0, v0x556160fce220_0, v0x556160fce2f0_0, v0x556160fce3c0_0, v0x556160fce080_0, v0x556160fcdd30_0, v0x556160fcddd0_0, v0x556160fcde70_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x556160f8d680;
T_6 ;
    %delay 199, 0;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wavedrom_dataset/testbenches/26_tb.v";
    "wavedrom_dataset/verilog_modules/66.v";
