build_dir: 4-rtl
build_id: '4'
commands:
- cp sar_adc_controller.v outputs/design.v
- cp outputs/design.v outputs/design.vcs.v
edges_i: {}
edges_o:
  design.v:
  - f: design.v
    step: 7-cadence-ncsim-sim
  - f: design.v
    step: 9-synopsys-dc-synthesis
  design.vcs.v:
  - f: design.vcs.v
    step: 8-synopsys-vcs-sim
name: rtl
outputs:
- design.v
- design.vcs.v
source: /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/design/rtl
