Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Mar 27 16:26:53 2019
| Host         : tlf27.see.ed.ac.uk running 64-bit Scientific Linux release 7.5 (Nitrogen)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a35ti
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    38 |
| Minimum Number of register sites lost to control set restrictions |    47 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             196 |           77 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             333 |          115 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------+--------------------------------------+------------------+----------------+
|  Clock Signal  |                        Enable Signal                       |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------+--------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | Mouse/Transceiver/R/Curr_BitCounter[3]_i_1_n_0             | RESET_IBUF                           |                1 |              4 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/T/FSM_sequential_Curr_State[3]_i_1_n_0   | RESET_IBUF                           |                1 |              4 |
|  CLK_IBUF_BUFG | MicroProcessor/COMMAND0                                    | RESET_IBUF                           |                2 |              4 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/MouseX_reg[4]                        |                                      |                1 |              4 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/MouseX_reg[4]                        | Mouse/Transceiver/[7]_i_1_n_0        |                2 |              5 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/FSM_sequential_Curr_State[5]_i_1_n_0 | RESET_IBUF                           |                4 |              6 |
|  CLK_IBUF_BUFG | MicroProcessor/FSM_sequential_CurrState[5]_i_1_n_0         | RESET_IBUF                           |                6 |              6 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/MouseX_reg[4]                        | RESET_IBUF                           |                2 |              6 |
|  CLK_IBUF_BUFG | MicroProcessor/FB_ADDR_reg[14][0]                          | RESET_IBUF                           |                2 |              7 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/Curr_Dx[7]_i_1_n_0                   | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/Timer/p_0_in                             |                                      |                2 |              8 |
|  CLK_IBUF_BUFG | MicroProcessor/DecCountAndDOT1_reg[0][0]                   | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | MicroProcessor/DecCountAndDOT3_reg[0][0]                   | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | MicroProcessor/E[0]                                        | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | MicroProcessor/FB_ADDR_reg[7][0]                           | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | MicroProcessor/LED_Out_reg[8][0]                           | RESET_IBUF                           |                5 |              8 |
|  CLK_IBUF_BUFG | MicroProcessor/LED_Out_reg[8][1]                           | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/Curr_Dy[7]_i_1_n_0                   | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/Curr_Dz[7]_i_1_n_0                   | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/Curr_Status[7]_i_1_n_0               | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | IR/IR_Transmitter_SM/CurrBurstCounter_reg[7]_i_1_n_0       | RESET_IBUF                           |                8 |              8 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/Next_SendByte                        | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | MicroProcessor/CurrRegB_reg[7]_i_1_n_0                     | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | MicroProcessor/CurrRegA[7]_i_1_n_0                         | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | MicroProcessor/CurrBusDataOutWE_i_1_n_0                    | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/T/Curr_ByteToSend[7]_i_1_n_0             | RESET_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/R/Curr_MSCodeShiftReg[7]_i_1_n_0         | RESET_IBUF                           |                3 |              8 |
|  CLK_IBUF_BUFG | vga/vga/HonSynCounter/E[0]                                 | RESET_IBUF                           |                2 |              9 |
|  CLK_IBUF_BUFG | vga/vga/Bit2Counter/E[0]                                   | RESET_IBUF                           |                3 |             10 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/T/Curr_SendCounter[15]_i_1_n_0           | RESET_IBUF                           |                7 |             16 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/MouseInterrupt                       | RESET_IBUF                           |                5 |             16 |
|  CLK_IBUF_BUFG | MicroProcessor/CONFIG_COLOURS_reg[15][0]                   | RESET_IBUF                           |                5 |             16 |
|  CLK_IBUF_BUFG |                                                            | vga/vga/HonSynCounter/colour_reg[15] |                5 |             16 |
|  CLK_IBUF_BUFG | Mouse/Transceiver/MSM/Curr_Counter[23]_i_1_n_0             | RESET_IBUF                           |                8 |             24 |
|  CLK_IBUF_BUFG | Timer/0]_i_2_n_0                                           | MicroProcessor/Timer_reg[31]         |                8 |             32 |
|  CLK_IBUF_BUFG | Timer/TargetReached1                                       | RESET_IBUF                           |                8 |             32 |
|  CLK_IBUF_BUFG |                                                            |                                      |               23 |             36 |
|  CLK_IBUF_BUFG |                                                            | RESET_IBUF                           |               72 |            180 |
+----------------+------------------------------------------------------------+--------------------------------------+------------------+----------------+


