

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_4_4_0_0_config3_dense_qk_10'
================================================================
* Date:           Tue Jan 28 17:11:35 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.299 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_181_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_181_val"   --->   Operation 5 'read' 'weights_181_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_180_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_180_val"   --->   Operation 6 'read' 'weights_180_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_179_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_179_val"   --->   Operation 7 'read' 'weights_179_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_178_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_178_val"   --->   Operation 8 'read' 'weights_178_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_177_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_177_val"   --->   Operation 9 'read' 'weights_177_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_176_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_176_val"   --->   Operation 10 'read' 'weights_176_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_175_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_175_val"   --->   Operation 11 'read' 'weights_175_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_174_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_174_val"   --->   Operation 12 'read' 'weights_174_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_173_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_173_val"   --->   Operation 13 'read' 'weights_173_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_172_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_172_val"   --->   Operation 14 'read' 'weights_172_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_171_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_171_val"   --->   Operation 15 'read' 'weights_171_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_170_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_170_val"   --->   Operation 16 'read' 'weights_170_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_169_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_169_val"   --->   Operation 17 'read' 'weights_169_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_168_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_168_val"   --->   Operation 18 'read' 'weights_168_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_181_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_181_val"   --->   Operation 19 'read' 'data_181_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_180_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_180_val"   --->   Operation 20 'read' 'data_180_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_179_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_179_val"   --->   Operation 21 'read' 'data_179_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_178_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_178_val"   --->   Operation 22 'read' 'data_178_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_177_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_177_val"   --->   Operation 23 'read' 'data_177_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_176_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_176_val"   --->   Operation 24 'read' 'data_176_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_175_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_175_val"   --->   Operation 25 'read' 'data_175_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_174_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_174_val"   --->   Operation 26 'read' 'data_174_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_173_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_173_val"   --->   Operation 27 'read' 'data_173_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_172_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_172_val"   --->   Operation 28 'read' 'data_172_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_171_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_171_val"   --->   Operation 29 'read' 'data_171_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_170_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_170_val"   --->   Operation 30 'read' 'data_170_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_169_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_169_val"   --->   Operation 31 'read' 'data_169_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_168_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_168_val"   --->   Operation 32 'read' 'data_168_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.58ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 168, i16 %data_168_val_read, i8 169, i16 %data_169_val_read, i8 170, i16 %data_170_val_read, i8 171, i16 %data_171_val_read, i8 172, i16 %data_172_val_read, i8 173, i16 %data_173_val_read, i8 174, i16 %data_174_val_read, i8 175, i16 %data_175_val_read, i16 0, i8 %idx_read"   --->   Operation 33 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 34 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_168_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'bitselect' 'tmp_2964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2965 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'bitselect' 'tmp_2965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%icmp_ln42 = icmp_ne  i11 %trunc_ln42, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_874)   --->   "%tmp_2966 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_2966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_2964, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_2965" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2967 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitselect' 'tmp_2967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_874)   --->   "%xor_ln42 = xor i1 %tmp_2967, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_874 = and i1 %tmp_2966, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'and' 'and_ln42_874' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.57ns)   --->   "%icmp_ln42_606 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_606' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln42_607 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'icmp' 'icmp_ln42_607' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.70ns)   --->   "%icmp_ln42_608 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'icmp' 'icmp_ln42_608' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln73_118 = sext i16 %weights_169_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'sext_ln73_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%mul_ln73_118 = mul i32 %conv_i_i, i32 %sext_ln73_118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'mul' 'mul_ln73_118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2969 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_2969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%trunc_ln42_131 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_118, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'partselect' 'trunc_ln42_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%tmp_2970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_2970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%tmp_2971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_2971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln42_202 = trunc i32 %mul_ln73_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'trunc' 'trunc_ln42_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%icmp_ln42_609 = icmp_ne  i11 %trunc_ln42_202, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'icmp' 'icmp_ln42_609' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_881)   --->   "%tmp_2972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'bitselect' 'tmp_2972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%or_ln42_413 = or i1 %tmp_2970, i1 %icmp_ln42_609" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'or' 'or_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%and_ln42_880 = and i1 %or_ln42_413, i1 %tmp_2971" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'and' 'and_ln42_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%zext_ln42_118 = zext i1 %and_ln42_880" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'zext' 'zext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_118 = add i16 %trunc_ln42_131, i16 %zext_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'add' 'add_ln42_118' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2973 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_118, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitselect' 'tmp_2973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_881)   --->   "%xor_ln42_499 = xor i1 %tmp_2973, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'xor' 'xor_ln42_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_881 = and i1 %tmp_2972, i1 %xor_ln42_499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'and' 'and_ln42_881' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_997 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_118, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.57ns)   --->   "%icmp_ln42_610 = icmp_eq  i3 %tmp_997, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_610' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_998 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_118, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'partselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln42_611 = icmp_eq  i4 %tmp_998, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_611' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.70ns)   --->   "%icmp_ln42_612 = icmp_eq  i4 %tmp_998, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'icmp' 'icmp_ln42_612' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.58ns)   --->   "%a_73 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 168, i16 %data_169_val_read, i8 169, i16 %data_170_val_read, i8 170, i16 %data_171_val_read, i8 171, i16 %data_172_val_read, i8 172, i16 %data_173_val_read, i8 173, i16 %data_174_val_read, i8 174, i16 %data_175_val_read, i8 175, i16 %data_176_val_read, i16 0, i8 %idx_read"   --->   Operation 77 'sparsemux' 'a_73' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_73"   --->   Operation 78 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln73_119 = sext i16 %weights_170_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'sext' 'sext_ln73_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns)   --->   "%mul_ln73_119 = mul i32 %conv_i_i_1, i32 %sext_ln73_119" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'mul' 'mul_ln73_119' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitselect' 'tmp_2975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%trunc_ln42_132 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_119, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'partselect' 'trunc_ln42_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%tmp_2976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_2976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%tmp_2977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_2977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln42_203 = trunc i32 %mul_ln73_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'trunc' 'trunc_ln42_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.73ns)   --->   "%icmp_ln42_613 = icmp_ne  i11 %trunc_ln42_203, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'icmp' 'icmp_ln42_613' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_888)   --->   "%tmp_2978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'bitselect' 'tmp_2978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%or_ln42_416 = or i1 %tmp_2976, i1 %icmp_ln42_613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'or' 'or_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%and_ln42_887 = and i1 %or_ln42_416, i1 %tmp_2977" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'and' 'and_ln42_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%zext_ln42_119 = zext i1 %and_ln42_887" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'zext' 'zext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_119 = add i16 %trunc_ln42_132, i16 %zext_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'add' 'add_ln42_119' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2979 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_119, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_2979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_888)   --->   "%xor_ln42_503 = xor i1 %tmp_2979, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_888 = and i1 %tmp_2978, i1 %xor_ln42_503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_888' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_999 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_119, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'partselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.57ns)   --->   "%icmp_ln42_614 = icmp_eq  i3 %tmp_999, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'icmp' 'icmp_ln42_614' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1000 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_119, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'partselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln42_615 = icmp_eq  i4 %tmp_1000, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'icmp' 'icmp_ln42_615' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%icmp_ln42_616 = icmp_eq  i4 %tmp_1000, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'icmp' 'icmp_ln42_616' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln73_120 = sext i16 %weights_171_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'sext' 'sext_ln73_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.94ns)   --->   "%mul_ln73_120 = mul i32 %conv_i_i_1, i32 %sext_ln73_120" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'mul' 'mul_ln73_120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2981 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'bitselect' 'tmp_2981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%trunc_ln42_133 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_120, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'partselect' 'trunc_ln42_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%tmp_2982 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_2982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%tmp_2983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_2983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln42_204 = trunc i32 %mul_ln73_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'trunc' 'trunc_ln42_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.73ns)   --->   "%icmp_ln42_617 = icmp_ne  i11 %trunc_ln42_204, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'icmp' 'icmp_ln42_617' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_895)   --->   "%tmp_2984 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'bitselect' 'tmp_2984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%or_ln42_419 = or i1 %tmp_2982, i1 %icmp_ln42_617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'or' 'or_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%and_ln42_894 = and i1 %or_ln42_419, i1 %tmp_2983" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'and' 'and_ln42_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%zext_ln42_120 = zext i1 %and_ln42_894" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'zext' 'zext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_120 = add i16 %trunc_ln42_133, i16 %zext_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'add' 'add_ln42_120' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2985 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_120, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_2985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_895)   --->   "%xor_ln42_507 = xor i1 %tmp_2985, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'xor' 'xor_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_895 = and i1 %tmp_2984, i1 %xor_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'and' 'and_ln42_895' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_1001 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_120, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'partselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.57ns)   --->   "%icmp_ln42_618 = icmp_eq  i3 %tmp_1001, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'icmp' 'icmp_ln42_618' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1002 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_120, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'partselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln42_619 = icmp_eq  i4 %tmp_1002, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'icmp' 'icmp_ln42_619' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_620 = icmp_eq  i4 %tmp_1002, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_620' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.58ns)   --->   "%a_74 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 168, i16 %data_170_val_read, i8 169, i16 %data_171_val_read, i8 170, i16 %data_172_val_read, i8 171, i16 %data_173_val_read, i8 172, i16 %data_174_val_read, i8 173, i16 %data_175_val_read, i8 174, i16 %data_176_val_read, i8 175, i16 %data_177_val_read, i16 0, i8 %idx_read"   --->   Operation 121 'sparsemux' 'a_74' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_74"   --->   Operation 122 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln73_121 = sext i16 %weights_172_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'sext' 'sext_ln73_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.94ns)   --->   "%mul_ln73_121 = mul i32 %conv_i_i_2, i32 %sext_ln73_121" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'mul' 'mul_ln73_121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2987 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_2987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%trunc_ln42_134 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_121, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'partselect' 'trunc_ln42_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%tmp_2988 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'bitselect' 'tmp_2988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%tmp_2989 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_2989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln42_205 = trunc i32 %mul_ln73_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'trunc' 'trunc_ln42_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.73ns)   --->   "%icmp_ln42_621 = icmp_ne  i11 %trunc_ln42_205, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'icmp' 'icmp_ln42_621' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_902)   --->   "%tmp_2990 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_2990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%or_ln42_422 = or i1 %tmp_2988, i1 %icmp_ln42_621" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'or' 'or_ln42_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%and_ln42_901 = and i1 %or_ln42_422, i1 %tmp_2989" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'and' 'and_ln42_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%zext_ln42_121 = zext i1 %and_ln42_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'zext' 'zext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_121 = add i16 %trunc_ln42_134, i16 %zext_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'add' 'add_ln42_121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2991 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_121, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_2991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_902)   --->   "%xor_ln42_511 = xor i1 %tmp_2991, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'xor' 'xor_ln42_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_902 = and i1 %tmp_2990, i1 %xor_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'and' 'and_ln42_902' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1003 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_121, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'partselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.57ns)   --->   "%icmp_ln42_622 = icmp_eq  i3 %tmp_1003, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'icmp' 'icmp_ln42_622' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1004 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_121, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.70ns)   --->   "%icmp_ln42_623 = icmp_eq  i4 %tmp_1004, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'icmp' 'icmp_ln42_623' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln42_624 = icmp_eq  i4 %tmp_1004, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'icmp' 'icmp_ln42_624' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln73_122 = sext i16 %weights_173_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'sext' 'sext_ln73_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.94ns)   --->   "%mul_ln73_122 = mul i32 %conv_i_i_2, i32 %sext_ln73_122" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'mul' 'mul_ln73_122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_2993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%trunc_ln42_135 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_122, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'partselect' 'trunc_ln42_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%tmp_2994 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_2994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%tmp_2995 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'bitselect' 'tmp_2995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln42_206 = trunc i32 %mul_ln73_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'trunc' 'trunc_ln42_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.73ns)   --->   "%icmp_ln42_625 = icmp_ne  i11 %trunc_ln42_206, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_625' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_909)   --->   "%tmp_2996 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'bitselect' 'tmp_2996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%or_ln42_425 = or i1 %tmp_2994, i1 %icmp_ln42_625" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'or' 'or_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%and_ln42_908 = and i1 %or_ln42_425, i1 %tmp_2995" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'and' 'and_ln42_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%zext_ln42_122 = zext i1 %and_ln42_908" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'zext' 'zext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_122 = add i16 %trunc_ln42_135, i16 %zext_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'add' 'add_ln42_122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_2997 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_122, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'bitselect' 'tmp_2997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_909)   --->   "%xor_ln42_515 = xor i1 %tmp_2997, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_909 = and i1 %tmp_2996, i1 %xor_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'and' 'and_ln42_909' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1005 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_122, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'partselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.57ns)   --->   "%icmp_ln42_626 = icmp_eq  i3 %tmp_1005, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'icmp' 'icmp_ln42_626' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_1006 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_122, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'partselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln42_627 = icmp_eq  i4 %tmp_1006, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'icmp' 'icmp_ln42_627' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.70ns)   --->   "%icmp_ln42_628 = icmp_eq  i4 %tmp_1006, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'icmp' 'icmp_ln42_628' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.58ns)   --->   "%a_75 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 168, i16 %data_171_val_read, i8 169, i16 %data_172_val_read, i8 170, i16 %data_173_val_read, i8 171, i16 %data_174_val_read, i8 172, i16 %data_175_val_read, i8 173, i16 %data_176_val_read, i8 174, i16 %data_177_val_read, i8 175, i16 %data_178_val_read, i16 0, i8 %idx_read"   --->   Operation 165 'sparsemux' 'a_75' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv_i_i_3 = sext i16 %a_75"   --->   Operation 166 'sext' 'conv_i_i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln73_123 = sext i16 %weights_174_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'sext' 'sext_ln73_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.94ns)   --->   "%mul_ln73_123 = mul i32 %conv_i_i_3, i32 %sext_ln73_123" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'mul' 'mul_ln73_123' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_2999 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_2999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%trunc_ln42_136 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_123, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'partselect' 'trunc_ln42_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%tmp_3000 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'bitselect' 'tmp_3000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%tmp_3001 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_3001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln42_207 = trunc i32 %mul_ln73_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'trunc' 'trunc_ln42_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.73ns)   --->   "%icmp_ln42_629 = icmp_ne  i11 %trunc_ln42_207, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'icmp' 'icmp_ln42_629' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_916)   --->   "%tmp_3002 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitselect' 'tmp_3002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%or_ln42_428 = or i1 %tmp_3000, i1 %icmp_ln42_629" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'or' 'or_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%and_ln42_915 = and i1 %or_ln42_428, i1 %tmp_3001" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'and' 'and_ln42_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%zext_ln42_123 = zext i1 %and_ln42_915" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'zext' 'zext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_123 = add i16 %trunc_ln42_136, i16 %zext_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'add' 'add_ln42_123' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_3003 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_123, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_3003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_916)   --->   "%xor_ln42_519 = xor i1 %tmp_3003, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'xor' 'xor_ln42_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_916 = and i1 %tmp_3002, i1 %xor_ln42_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'and' 'and_ln42_916' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_1007 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_123, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.57ns)   --->   "%icmp_ln42_630 = icmp_eq  i3 %tmp_1007, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_630' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_1008 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_123, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.70ns)   --->   "%icmp_ln42_631 = icmp_eq  i4 %tmp_1008, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'icmp' 'icmp_ln42_631' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.70ns)   --->   "%icmp_ln42_632 = icmp_eq  i4 %tmp_1008, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'icmp' 'icmp_ln42_632' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln73_124 = sext i16 %weights_175_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'sext' 'sext_ln73_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.94ns)   --->   "%mul_ln73_124 = mul i32 %conv_i_i_3, i32 %sext_ln73_124" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'mul' 'mul_ln73_124' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_3005 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_3005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%trunc_ln42_137 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_124, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'partselect' 'trunc_ln42_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%tmp_3006 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'bitselect' 'tmp_3006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%tmp_3007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_3007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln42_208 = trunc i32 %mul_ln73_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'trunc' 'trunc_ln42_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.73ns)   --->   "%icmp_ln42_633 = icmp_ne  i11 %trunc_ln42_208, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'icmp' 'icmp_ln42_633' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_923)   --->   "%tmp_3008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'bitselect' 'tmp_3008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%or_ln42_431 = or i1 %tmp_3006, i1 %icmp_ln42_633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'or' 'or_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%and_ln42_922 = and i1 %or_ln42_431, i1 %tmp_3007" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'and' 'and_ln42_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%zext_ln42_124 = zext i1 %and_ln42_922" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'zext' 'zext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_124 = add i16 %trunc_ln42_137, i16 %zext_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'add' 'add_ln42_124' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_3009 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_124, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_3009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_923)   --->   "%xor_ln42_523 = xor i1 %tmp_3009, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'xor' 'xor_ln42_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_923 = and i1 %tmp_3008, i1 %xor_ln42_523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'and' 'and_ln42_923' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1009 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_124, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'partselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.57ns)   --->   "%icmp_ln42_634 = icmp_eq  i3 %tmp_1009, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'icmp' 'icmp_ln42_634' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1010 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_124, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns)   --->   "%icmp_ln42_635 = icmp_eq  i4 %tmp_1010, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'icmp' 'icmp_ln42_635' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.70ns)   --->   "%icmp_ln42_636 = icmp_eq  i4 %tmp_1010, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'icmp' 'icmp_ln42_636' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.58ns)   --->   "%a_76 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 168, i16 %data_172_val_read, i8 169, i16 %data_173_val_read, i8 170, i16 %data_174_val_read, i8 171, i16 %data_175_val_read, i8 172, i16 %data_176_val_read, i8 173, i16 %data_177_val_read, i8 174, i16 %data_178_val_read, i8 175, i16 %data_179_val_read, i16 0, i8 %idx_read"   --->   Operation 209 'sparsemux' 'a_76' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.58ns)   --->   "%a_77 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 168, i16 %data_173_val_read, i8 169, i16 %data_174_val_read, i8 170, i16 %data_175_val_read, i8 171, i16 %data_176_val_read, i8 172, i16 %data_177_val_read, i8 173, i16 %data_178_val_read, i8 174, i16 %data_179_val_read, i8 175, i16 %data_180_val_read, i16 0, i8 %idx_read"   --->   Operation 210 'sparsemux' 'a_77' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.58ns)   --->   "%a_78 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 168, i16 %data_174_val_read, i8 169, i16 %data_175_val_read, i8 170, i16 %data_176_val_read, i8 171, i16 %data_177_val_read, i8 172, i16 %data_178_val_read, i8 173, i16 %data_179_val_read, i8 174, i16 %data_180_val_read, i8 175, i16 %data_181_val_read, i16 0, i8 %idx_read"   --->   Operation 211 'sparsemux' 'a_78' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_877)   --->   "%select_ln42 = select i1 %and_ln42_874, i1 %icmp_ln42_607, i1 %icmp_ln42_608" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_878)   --->   "%tmp_2968 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'bitselect' 'tmp_2968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_878)   --->   "%xor_ln42_551 = xor i1 %tmp_2968, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'xor' 'xor_ln42_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_878)   --->   "%and_ln42_875 = and i1 %icmp_ln42_606, i1 %xor_ln42_551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_878)   --->   "%select_ln42_496 = select i1 %and_ln42_874, i1 %and_ln42_875, i1 %icmp_ln42_607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'select' 'select_ln42_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_412)   --->   "%and_ln42_876 = and i1 %and_ln42_874, i1 %icmp_ln42_607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_877)   --->   "%xor_ln42_496 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'xor' 'xor_ln42_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_877)   --->   "%or_ln42_411 = or i1 %tmp_2967, i1 %xor_ln42_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'or' 'or_ln42_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_877)   --->   "%xor_ln42_497 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'xor' 'xor_ln42_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_877 = and i1 %or_ln42_411, i1 %xor_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'and' 'and_ln42_877' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_878 = and i1 %tmp_2967, i1 %select_ln42_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'and' 'and_ln42_878' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_412)   --->   "%or_ln42_452 = or i1 %and_ln42_876, i1 %and_ln42_878" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_412)   --->   "%xor_ln42_498 = xor i1 %or_ln42_452, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_412)   --->   "%and_ln42_879 = and i1 %tmp, i1 %xor_ln42_498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_498)   --->   "%select_ln42_497 = select i1 %and_ln42_877, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'select' 'select_ln42_497' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_412 = or i1 %and_ln42_877, i1 %and_ln42_879" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'or' 'or_ln42_412' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_498 = select i1 %or_ln42_412, i16 %select_ln42_497, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'select' 'select_ln42_498' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_884)   --->   "%select_ln42_499 = select i1 %and_ln42_881, i1 %icmp_ln42_611, i1 %icmp_ln42_612" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'select' 'select_ln42_499' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_885)   --->   "%tmp_2974 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'bitselect' 'tmp_2974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_885)   --->   "%xor_ln42_552 = xor i1 %tmp_2974, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'xor' 'xor_ln42_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_885)   --->   "%and_ln42_882 = and i1 %icmp_ln42_610, i1 %xor_ln42_552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_885)   --->   "%select_ln42_500 = select i1 %and_ln42_881, i1 %and_ln42_882, i1 %icmp_ln42_611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'select' 'select_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_415)   --->   "%and_ln42_883 = and i1 %and_ln42_881, i1 %icmp_ln42_611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_884)   --->   "%xor_ln42_500 = xor i1 %select_ln42_499, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'xor' 'xor_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_884)   --->   "%or_ln42_414 = or i1 %tmp_2973, i1 %xor_ln42_500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_884)   --->   "%xor_ln42_501 = xor i1 %tmp_2969, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'xor' 'xor_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_884 = and i1 %or_ln42_414, i1 %xor_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'and' 'and_ln42_884' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_885 = and i1 %tmp_2973, i1 %select_ln42_500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_885' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_415)   --->   "%or_ln42_453 = or i1 %and_ln42_883, i1 %and_ln42_885" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'or' 'or_ln42_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_415)   --->   "%xor_ln42_502 = xor i1 %or_ln42_453, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_415)   --->   "%and_ln42_886 = and i1 %tmp_2969, i1 %xor_ln42_502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_502)   --->   "%select_ln42_501 = select i1 %and_ln42_884, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'select' 'select_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_415 = or i1 %and_ln42_884, i1 %and_ln42_886" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_415' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_502 = select i1 %or_ln42_415, i16 %select_ln42_501, i16 %add_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'select' 'select_ln42_502' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_891)   --->   "%select_ln42_503 = select i1 %and_ln42_888, i1 %icmp_ln42_615, i1 %icmp_ln42_616" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'select' 'select_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_892)   --->   "%tmp_2980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_2980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_892)   --->   "%xor_ln42_553 = xor i1 %tmp_2980, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'xor' 'xor_ln42_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_892)   --->   "%and_ln42_889 = and i1 %icmp_ln42_614, i1 %xor_ln42_553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_892)   --->   "%select_ln42_504 = select i1 %and_ln42_888, i1 %and_ln42_889, i1 %icmp_ln42_615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'select' 'select_ln42_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_418)   --->   "%and_ln42_890 = and i1 %and_ln42_888, i1 %icmp_ln42_615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_891)   --->   "%xor_ln42_504 = xor i1 %select_ln42_503, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'xor' 'xor_ln42_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_891)   --->   "%or_ln42_417 = or i1 %tmp_2979, i1 %xor_ln42_504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'or' 'or_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_891)   --->   "%xor_ln42_505 = xor i1 %tmp_2975, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'xor' 'xor_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_891 = and i1 %or_ln42_417, i1 %xor_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_891' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_892 = and i1 %tmp_2979, i1 %select_ln42_504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_892' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_418)   --->   "%or_ln42_454 = or i1 %and_ln42_890, i1 %and_ln42_892" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'or' 'or_ln42_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_418)   --->   "%xor_ln42_506 = xor i1 %or_ln42_454, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_418)   --->   "%and_ln42_893 = and i1 %tmp_2975, i1 %xor_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_506)   --->   "%select_ln42_505 = select i1 %and_ln42_891, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_418 = or i1 %and_ln42_891, i1 %and_ln42_893" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'or' 'or_ln42_418' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_506 = select i1 %or_ln42_418, i16 %select_ln42_505, i16 %add_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'select' 'select_ln42_506' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_898)   --->   "%select_ln42_507 = select i1 %and_ln42_895, i1 %icmp_ln42_619, i1 %icmp_ln42_620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'select' 'select_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_899)   --->   "%tmp_2986 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'bitselect' 'tmp_2986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_899)   --->   "%xor_ln42_554 = xor i1 %tmp_2986, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'xor' 'xor_ln42_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_899)   --->   "%and_ln42_896 = and i1 %icmp_ln42_618, i1 %xor_ln42_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_899)   --->   "%select_ln42_508 = select i1 %and_ln42_895, i1 %and_ln42_896, i1 %icmp_ln42_619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'select' 'select_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%and_ln42_897 = and i1 %and_ln42_895, i1 %icmp_ln42_619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_898)   --->   "%xor_ln42_508 = xor i1 %select_ln42_507, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'xor' 'xor_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_898)   --->   "%or_ln42_420 = or i1 %tmp_2985, i1 %xor_ln42_508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'or' 'or_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_898)   --->   "%xor_ln42_509 = xor i1 %tmp_2981, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'xor' 'xor_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_898 = and i1 %or_ln42_420, i1 %xor_ln42_509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'and' 'and_ln42_898' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_899 = and i1 %tmp_2985, i1 %select_ln42_508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_899' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%or_ln42_455 = or i1 %and_ln42_897, i1 %and_ln42_899" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'or' 'or_ln42_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%xor_ln42_510 = xor i1 %or_ln42_455, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'xor' 'xor_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%and_ln42_900 = and i1 %tmp_2981, i1 %xor_ln42_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_510)   --->   "%select_ln42_509 = select i1 %and_ln42_898, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'select' 'select_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_421 = or i1 %and_ln42_898, i1 %and_ln42_900" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'or' 'or_ln42_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_510 = select i1 %or_ln42_421, i16 %select_ln42_509, i16 %add_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_510' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_905)   --->   "%select_ln42_511 = select i1 %and_ln42_902, i1 %icmp_ln42_623, i1 %icmp_ln42_624" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'select' 'select_ln42_511' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_906)   --->   "%tmp_2992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'bitselect' 'tmp_2992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_906)   --->   "%xor_ln42_555 = xor i1 %tmp_2992, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_906)   --->   "%and_ln42_903 = and i1 %icmp_ln42_622, i1 %xor_ln42_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_906)   --->   "%select_ln42_512 = select i1 %and_ln42_902, i1 %and_ln42_903, i1 %icmp_ln42_623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'select' 'select_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_424)   --->   "%and_ln42_904 = and i1 %and_ln42_902, i1 %icmp_ln42_623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'and' 'and_ln42_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_905)   --->   "%xor_ln42_512 = xor i1 %select_ln42_511, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_905)   --->   "%or_ln42_423 = or i1 %tmp_2991, i1 %xor_ln42_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'or' 'or_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_905)   --->   "%xor_ln42_513 = xor i1 %tmp_2987, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'xor' 'xor_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_905 = and i1 %or_ln42_423, i1 %xor_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'and' 'and_ln42_905' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_906 = and i1 %tmp_2991, i1 %select_ln42_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_906' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_424)   --->   "%or_ln42_456 = or i1 %and_ln42_904, i1 %and_ln42_906" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'or' 'or_ln42_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_424)   --->   "%xor_ln42_514 = xor i1 %or_ln42_456, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'xor' 'xor_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_424)   --->   "%and_ln42_907 = and i1 %tmp_2987, i1 %xor_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'and' 'and_ln42_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_514)   --->   "%select_ln42_513 = select i1 %and_ln42_905, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'select' 'select_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_424 = or i1 %and_ln42_905, i1 %and_ln42_907" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'or' 'or_ln42_424' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_514 = select i1 %or_ln42_424, i16 %select_ln42_513, i16 %add_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'select' 'select_ln42_514' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_912)   --->   "%select_ln42_515 = select i1 %and_ln42_909, i1 %icmp_ln42_627, i1 %icmp_ln42_628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'select' 'select_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_913)   --->   "%tmp_2998 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'bitselect' 'tmp_2998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_913)   --->   "%xor_ln42_556 = xor i1 %tmp_2998, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'xor' 'xor_ln42_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_913)   --->   "%and_ln42_910 = and i1 %icmp_ln42_626, i1 %xor_ln42_556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'and' 'and_ln42_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_913)   --->   "%select_ln42_516 = select i1 %and_ln42_909, i1 %and_ln42_910, i1 %icmp_ln42_627" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'select' 'select_ln42_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_427)   --->   "%and_ln42_911 = and i1 %and_ln42_909, i1 %icmp_ln42_627" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_912)   --->   "%xor_ln42_516 = xor i1 %select_ln42_515, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_912)   --->   "%or_ln42_426 = or i1 %tmp_2997, i1 %xor_ln42_516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'or' 'or_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_912)   --->   "%xor_ln42_517 = xor i1 %tmp_2993, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_912 = and i1 %or_ln42_426, i1 %xor_ln42_517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_912' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_913 = and i1 %tmp_2997, i1 %select_ln42_516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_913' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_427)   --->   "%or_ln42_457 = or i1 %and_ln42_911, i1 %and_ln42_913" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'or' 'or_ln42_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_427)   --->   "%xor_ln42_518 = xor i1 %or_ln42_457, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'xor' 'xor_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_427)   --->   "%and_ln42_914 = and i1 %tmp_2993, i1 %xor_ln42_518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'and' 'and_ln42_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_518)   --->   "%select_ln42_517 = select i1 %and_ln42_912, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'select' 'select_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_427 = or i1 %and_ln42_912, i1 %and_ln42_914" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'or' 'or_ln42_427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_518 = select i1 %or_ln42_427, i16 %select_ln42_517, i16 %add_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_518' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_919)   --->   "%select_ln42_519 = select i1 %and_ln42_916, i1 %icmp_ln42_631, i1 %icmp_ln42_632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'select' 'select_ln42_519' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_920)   --->   "%tmp_3004 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_3004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_920)   --->   "%xor_ln42_557 = xor i1 %tmp_3004, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'xor' 'xor_ln42_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_920)   --->   "%and_ln42_917 = and i1 %icmp_ln42_630, i1 %xor_ln42_557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_920)   --->   "%select_ln42_520 = select i1 %and_ln42_916, i1 %and_ln42_917, i1 %icmp_ln42_631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_430)   --->   "%and_ln42_918 = and i1 %and_ln42_916, i1 %icmp_ln42_631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'and' 'and_ln42_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_919)   --->   "%xor_ln42_520 = xor i1 %select_ln42_519, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_919)   --->   "%or_ln42_429 = or i1 %tmp_3003, i1 %xor_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'or' 'or_ln42_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_919)   --->   "%xor_ln42_521 = xor i1 %tmp_2999, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'xor' 'xor_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_919 = and i1 %or_ln42_429, i1 %xor_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_919' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_920 = and i1 %tmp_3003, i1 %select_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'and' 'and_ln42_920' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_430)   --->   "%or_ln42_458 = or i1 %and_ln42_918, i1 %and_ln42_920" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'or' 'or_ln42_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_430)   --->   "%xor_ln42_522 = xor i1 %or_ln42_458, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'xor' 'xor_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_430)   --->   "%and_ln42_921 = and i1 %tmp_2999, i1 %xor_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_522)   --->   "%select_ln42_521 = select i1 %and_ln42_919, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_430 = or i1 %and_ln42_919, i1 %and_ln42_921" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'or' 'or_ln42_430' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_522 = select i1 %or_ln42_430, i16 %select_ln42_521, i16 %add_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'select' 'select_ln42_522' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_926)   --->   "%select_ln42_523 = select i1 %and_ln42_923, i1 %icmp_ln42_635, i1 %icmp_ln42_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'select' 'select_ln42_523' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_927)   --->   "%tmp_3010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_3010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_927)   --->   "%xor_ln42_558 = xor i1 %tmp_3010, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'xor' 'xor_ln42_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_927)   --->   "%and_ln42_924 = and i1 %icmp_ln42_634, i1 %xor_ln42_558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'and' 'and_ln42_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_927)   --->   "%select_ln42_524 = select i1 %and_ln42_923, i1 %and_ln42_924, i1 %icmp_ln42_635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'select' 'select_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_433)   --->   "%and_ln42_925 = and i1 %and_ln42_923, i1 %icmp_ln42_635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'and' 'and_ln42_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_926)   --->   "%xor_ln42_524 = xor i1 %select_ln42_523, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'xor' 'xor_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_926)   --->   "%or_ln42_432 = or i1 %tmp_3009, i1 %xor_ln42_524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'or' 'or_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_926)   --->   "%xor_ln42_525 = xor i1 %tmp_3005, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'xor' 'xor_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_926 = and i1 %or_ln42_432, i1 %xor_ln42_525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'and' 'and_ln42_926' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_927 = and i1 %tmp_3009, i1 %select_ln42_524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_927' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_433)   --->   "%or_ln42_459 = or i1 %and_ln42_925, i1 %and_ln42_927" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'or' 'or_ln42_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_433)   --->   "%xor_ln42_526 = xor i1 %or_ln42_459, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'xor' 'xor_ln42_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_433)   --->   "%and_ln42_928 = and i1 %tmp_3005, i1 %xor_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'and' 'and_ln42_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_526)   --->   "%select_ln42_525 = select i1 %and_ln42_926, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'select' 'select_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_433 = or i1 %and_ln42_926, i1 %and_ln42_928" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'or' 'or_ln42_433' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_526 = select i1 %or_ln42_433, i16 %select_ln42_525, i16 %add_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_526' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%conv_i_i_4 = sext i16 %a_76"   --->   Operation 348 'sext' 'conv_i_i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln73_125 = sext i16 %weights_176_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'sext' 'sext_ln73_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.94ns)   --->   "%mul_ln73_125 = mul i32 %conv_i_i_4, i32 %sext_ln73_125" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'mul' 'mul_ln73_125' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_3011 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'bitselect' 'tmp_3011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%trunc_ln42_138 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_125, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'partselect' 'trunc_ln42_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%tmp_3012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'bitselect' 'tmp_3012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%tmp_3013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_3013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln42_209 = trunc i32 %mul_ln73_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'trunc' 'trunc_ln42_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.73ns)   --->   "%icmp_ln42_637 = icmp_ne  i11 %trunc_ln42_209, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'icmp' 'icmp_ln42_637' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_930)   --->   "%tmp_3014 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_3014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%or_ln42_434 = or i1 %tmp_3012, i1 %icmp_ln42_637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%and_ln42_929 = and i1 %or_ln42_434, i1 %tmp_3013" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'and' 'and_ln42_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%zext_ln42_125 = zext i1 %and_ln42_929" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'zext' 'zext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_125 = add i16 %trunc_ln42_138, i16 %zext_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'add' 'add_ln42_125' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_3015 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_125, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'bitselect' 'tmp_3015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_930)   --->   "%xor_ln42_527 = xor i1 %tmp_3015, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'xor' 'xor_ln42_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_930 = and i1 %tmp_3014, i1 %xor_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_930' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_1011 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_125, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'partselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.57ns)   --->   "%icmp_ln42_638 = icmp_eq  i3 %tmp_1011, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'icmp' 'icmp_ln42_638' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_1012 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_125, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'partselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln42_639 = icmp_eq  i4 %tmp_1012, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'icmp' 'icmp_ln42_639' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_640 = icmp_eq  i4 %tmp_1012, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_640' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_933)   --->   "%select_ln42_527 = select i1 %and_ln42_930, i1 %icmp_ln42_639, i1 %icmp_ln42_640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'select' 'select_ln42_527' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_934)   --->   "%tmp_3016 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'bitselect' 'tmp_3016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_934)   --->   "%xor_ln42_559 = xor i1 %tmp_3016, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'xor' 'xor_ln42_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_934)   --->   "%and_ln42_931 = and i1 %icmp_ln42_638, i1 %xor_ln42_559" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'and' 'and_ln42_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_934)   --->   "%select_ln42_528 = select i1 %and_ln42_930, i1 %and_ln42_931, i1 %icmp_ln42_639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_436)   --->   "%and_ln42_932 = and i1 %and_ln42_930, i1 %icmp_ln42_639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'and' 'and_ln42_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_933)   --->   "%xor_ln42_528 = xor i1 %select_ln42_527, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_933)   --->   "%or_ln42_435 = or i1 %tmp_3015, i1 %xor_ln42_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'or' 'or_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_933)   --->   "%xor_ln42_529 = xor i1 %tmp_3011, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'xor' 'xor_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_933 = and i1 %or_ln42_435, i1 %xor_ln42_529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_933' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_934 = and i1 %tmp_3015, i1 %select_ln42_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'and' 'and_ln42_934' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_436)   --->   "%or_ln42_460 = or i1 %and_ln42_932, i1 %and_ln42_934" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'or' 'or_ln42_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_436)   --->   "%xor_ln42_530 = xor i1 %or_ln42_460, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_436)   --->   "%and_ln42_935 = and i1 %tmp_3011, i1 %xor_ln42_530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_530)   --->   "%select_ln42_529 = select i1 %and_ln42_933, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'select' 'select_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_436 = or i1 %and_ln42_933, i1 %and_ln42_935" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'or' 'or_ln42_436' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_530 = select i1 %or_ln42_436, i16 %select_ln42_529, i16 %add_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'select' 'select_ln42_530' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln73_126 = sext i16 %weights_177_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'sext' 'sext_ln73_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (1.94ns)   --->   "%mul_ln73_126 = mul i32 %conv_i_i_4, i32 %sext_ln73_126" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'mul' 'mul_ln73_126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_3017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_3017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%trunc_ln42_139 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_126, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'partselect' 'trunc_ln42_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%tmp_3018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'bitselect' 'tmp_3018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%tmp_3019 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_3019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln42_210 = trunc i32 %mul_ln73_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'trunc' 'trunc_ln42_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.73ns)   --->   "%icmp_ln42_641 = icmp_ne  i11 %trunc_ln42_210, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'icmp' 'icmp_ln42_641' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_937)   --->   "%tmp_3020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'bitselect' 'tmp_3020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%or_ln42_437 = or i1 %tmp_3018, i1 %icmp_ln42_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'or' 'or_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%and_ln42_936 = and i1 %or_ln42_437, i1 %tmp_3019" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'and' 'and_ln42_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%zext_ln42_126 = zext i1 %and_ln42_936" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'zext' 'zext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_126 = add i16 %trunc_ln42_139, i16 %zext_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'add' 'add_ln42_126' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_3021 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_126, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'bitselect' 'tmp_3021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_937)   --->   "%xor_ln42_531 = xor i1 %tmp_3021, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'xor' 'xor_ln42_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_937 = and i1 %tmp_3020, i1 %xor_ln42_531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'and' 'and_ln42_937' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_1013 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_126, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'partselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.57ns)   --->   "%icmp_ln42_642 = icmp_eq  i3 %tmp_1013, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_642' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_1014 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_126, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'partselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.70ns)   --->   "%icmp_ln42_643 = icmp_eq  i4 %tmp_1014, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'icmp' 'icmp_ln42_643' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.70ns)   --->   "%icmp_ln42_644 = icmp_eq  i4 %tmp_1014, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_644' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_940)   --->   "%select_ln42_531 = select i1 %and_ln42_937, i1 %icmp_ln42_643, i1 %icmp_ln42_644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'select' 'select_ln42_531' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_941)   --->   "%tmp_3022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'bitselect' 'tmp_3022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_941)   --->   "%xor_ln42_560 = xor i1 %tmp_3022, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_941)   --->   "%and_ln42_938 = and i1 %icmp_ln42_642, i1 %xor_ln42_560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'and' 'and_ln42_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_941)   --->   "%select_ln42_532 = select i1 %and_ln42_937, i1 %and_ln42_938, i1 %icmp_ln42_643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'select' 'select_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_439)   --->   "%and_ln42_939 = and i1 %and_ln42_937, i1 %icmp_ln42_643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_940)   --->   "%xor_ln42_532 = xor i1 %select_ln42_531, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'xor' 'xor_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_940)   --->   "%or_ln42_438 = or i1 %tmp_3021, i1 %xor_ln42_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'or' 'or_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_940)   --->   "%xor_ln42_533 = xor i1 %tmp_3017, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'xor' 'xor_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_940 = and i1 %or_ln42_438, i1 %xor_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'and' 'and_ln42_940' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_941 = and i1 %tmp_3021, i1 %select_ln42_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'and' 'and_ln42_941' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_439)   --->   "%or_ln42_461 = or i1 %and_ln42_939, i1 %and_ln42_941" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'or' 'or_ln42_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_439)   --->   "%xor_ln42_534 = xor i1 %or_ln42_461, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'xor' 'xor_ln42_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_439)   --->   "%and_ln42_942 = and i1 %tmp_3017, i1 %xor_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_534)   --->   "%select_ln42_533 = select i1 %and_ln42_940, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'select' 'select_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_439 = or i1 %and_ln42_940, i1 %and_ln42_942" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'or' 'or_ln42_439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_534 = select i1 %or_ln42_439, i16 %select_ln42_533, i16 %add_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'select' 'select_ln42_534' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%conv_i_i_5 = sext i16 %a_77"   --->   Operation 425 'sext' 'conv_i_i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln73_127 = sext i16 %weights_178_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'sext' 'sext_ln73_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (1.94ns)   --->   "%mul_ln73_127 = mul i32 %conv_i_i_5, i32 %sext_ln73_127" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'mul' 'mul_ln73_127' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_3023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_3023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_127, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%tmp_3024 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_3024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%tmp_3025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_3025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln42_211 = trunc i32 %mul_ln73_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'trunc' 'trunc_ln42_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.73ns)   --->   "%icmp_ln42_645 = icmp_ne  i11 %trunc_ln42_211, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'icmp' 'icmp_ln42_645' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_944)   --->   "%tmp_3026 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'bitselect' 'tmp_3026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%or_ln42_440 = or i1 %tmp_3024, i1 %icmp_ln42_645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%and_ln42_943 = and i1 %or_ln42_440, i1 %tmp_3025" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'and' 'and_ln42_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%zext_ln42_127 = zext i1 %and_ln42_943" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'zext' 'zext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_127 = add i16 %trunc_ln42_s, i16 %zext_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'add' 'add_ln42_127' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_3027 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_127, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_3027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_944)   --->   "%xor_ln42_535 = xor i1 %tmp_3027, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_944 = and i1 %tmp_3026, i1 %xor_ln42_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_944' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_1015 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_127, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'partselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.57ns)   --->   "%icmp_ln42_646 = icmp_eq  i3 %tmp_1015, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_646' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_1016 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_127, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'partselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.70ns)   --->   "%icmp_ln42_647 = icmp_eq  i4 %tmp_1016, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'icmp' 'icmp_ln42_647' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.70ns)   --->   "%icmp_ln42_648 = icmp_eq  i4 %tmp_1016, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'icmp' 'icmp_ln42_648' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_947)   --->   "%select_ln42_535 = select i1 %and_ln42_944, i1 %icmp_ln42_647, i1 %icmp_ln42_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'select' 'select_ln42_535' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_948)   --->   "%tmp_3028 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'bitselect' 'tmp_3028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_948)   --->   "%xor_ln42_561 = xor i1 %tmp_3028, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_948)   --->   "%and_ln42_945 = and i1 %icmp_ln42_646, i1 %xor_ln42_561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'and' 'and_ln42_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_948)   --->   "%select_ln42_536 = select i1 %and_ln42_944, i1 %and_ln42_945, i1 %icmp_ln42_647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_536' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_442)   --->   "%and_ln42_946 = and i1 %and_ln42_944, i1 %icmp_ln42_647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'and' 'and_ln42_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_947)   --->   "%xor_ln42_536 = xor i1 %select_ln42_535, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_947)   --->   "%or_ln42_441 = or i1 %tmp_3027, i1 %xor_ln42_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'or' 'or_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_947)   --->   "%xor_ln42_537 = xor i1 %tmp_3023, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'xor' 'xor_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_947 = and i1 %or_ln42_441, i1 %xor_ln42_537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_947' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_948 = and i1 %tmp_3027, i1 %select_ln42_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'and' 'and_ln42_948' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_442)   --->   "%or_ln42_462 = or i1 %and_ln42_946, i1 %and_ln42_948" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_442)   --->   "%xor_ln42_538 = xor i1 %or_ln42_462, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_442)   --->   "%and_ln42_949 = and i1 %tmp_3023, i1 %xor_ln42_538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_538)   --->   "%select_ln42_537 = select i1 %and_ln42_947, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'select' 'select_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_442 = or i1 %and_ln42_947, i1 %and_ln42_949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_538 = select i1 %or_ln42_442, i16 %select_ln42_537, i16 %add_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'select' 'select_ln42_538' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln73_128 = sext i16 %weights_179_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'sext' 'sext_ln73_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (1.94ns)   --->   "%mul_ln73_128 = mul i32 %conv_i_i_5, i32 %sext_ln73_128" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'mul' 'mul_ln73_128' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_3029 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'bitselect' 'tmp_3029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%trunc_ln42_140 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_128, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'partselect' 'trunc_ln42_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%tmp_3030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_3030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%tmp_3031 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_3031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln42_212 = trunc i32 %mul_ln73_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'trunc' 'trunc_ln42_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.73ns)   --->   "%icmp_ln42_649 = icmp_ne  i11 %trunc_ln42_212, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'icmp' 'icmp_ln42_649' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_951)   --->   "%tmp_3032 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'bitselect' 'tmp_3032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%or_ln42_443 = or i1 %tmp_3030, i1 %icmp_ln42_649" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'or' 'or_ln42_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%and_ln42_950 = and i1 %or_ln42_443, i1 %tmp_3031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'and' 'and_ln42_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%zext_ln42_128 = zext i1 %and_ln42_950" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'zext' 'zext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_128 = add i16 %trunc_ln42_140, i16 %zext_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'add' 'add_ln42_128' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_3033 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_128, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'bitselect' 'tmp_3033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_951)   --->   "%xor_ln42_539 = xor i1 %tmp_3033, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'xor' 'xor_ln42_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_951 = and i1 %tmp_3032, i1 %xor_ln42_539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'and' 'and_ln42_951' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_1017 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_128, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'partselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.57ns)   --->   "%icmp_ln42_650 = icmp_eq  i3 %tmp_1017, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'icmp' 'icmp_ln42_650' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_1018 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_128, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.70ns)   --->   "%icmp_ln42_651 = icmp_eq  i4 %tmp_1018, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'icmp' 'icmp_ln42_651' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.70ns)   --->   "%icmp_ln42_652 = icmp_eq  i4 %tmp_1018, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'icmp' 'icmp_ln42_652' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_954)   --->   "%select_ln42_539 = select i1 %and_ln42_951, i1 %icmp_ln42_651, i1 %icmp_ln42_652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_539' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_955)   --->   "%tmp_3034 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_3034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_955)   --->   "%xor_ln42_562 = xor i1 %tmp_3034, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_955)   --->   "%and_ln42_952 = and i1 %icmp_ln42_650, i1 %xor_ln42_562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_955)   --->   "%select_ln42_540 = select i1 %and_ln42_951, i1 %and_ln42_952, i1 %icmp_ln42_651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_445)   --->   "%and_ln42_953 = and i1 %and_ln42_951, i1 %icmp_ln42_651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_954)   --->   "%xor_ln42_540 = xor i1 %select_ln42_539, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_954)   --->   "%or_ln42_444 = or i1 %tmp_3033, i1 %xor_ln42_540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_954)   --->   "%xor_ln42_541 = xor i1 %tmp_3029, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_954 = and i1 %or_ln42_444, i1 %xor_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_954' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_955 = and i1 %tmp_3033, i1 %select_ln42_540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_955' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_445)   --->   "%or_ln42_463 = or i1 %and_ln42_953, i1 %and_ln42_955" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_445)   --->   "%xor_ln42_542 = xor i1 %or_ln42_463, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_445)   --->   "%and_ln42_956 = and i1 %tmp_3029, i1 %xor_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_542)   --->   "%select_ln42_541 = select i1 %and_ln42_954, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_541' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_445 = or i1 %and_ln42_954, i1 %and_ln42_956" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_445' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_542 = select i1 %or_ln42_445, i16 %select_ln42_541, i16 %add_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_542' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%conv_i_i_6 = sext i16 %a_78"   --->   Operation 502 'sext' 'conv_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln73_129 = sext i16 %weights_180_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'sext' 'sext_ln73_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (1.94ns)   --->   "%mul_ln73_129 = mul i32 %conv_i_i_6, i32 %sext_ln73_129" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'mul' 'mul_ln73_129' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_3035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'bitselect' 'tmp_3035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%trunc_ln42_141 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_129, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'partselect' 'trunc_ln42_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%tmp_3036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'bitselect' 'tmp_3036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%tmp_3037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'bitselect' 'tmp_3037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln42_213 = trunc i32 %mul_ln73_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'trunc' 'trunc_ln42_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.73ns)   --->   "%icmp_ln42_653 = icmp_ne  i11 %trunc_ln42_213, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'icmp' 'icmp_ln42_653' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_958)   --->   "%tmp_3038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'bitselect' 'tmp_3038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%or_ln42_446 = or i1 %tmp_3036, i1 %icmp_ln42_653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%and_ln42_957 = and i1 %or_ln42_446, i1 %tmp_3037" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'and' 'and_ln42_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%zext_ln42_129 = zext i1 %and_ln42_957" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'zext' 'zext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_129 = add i16 %trunc_ln42_141, i16 %zext_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'add' 'add_ln42_129' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_3039 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_129, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'bitselect' 'tmp_3039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_958)   --->   "%xor_ln42_543 = xor i1 %tmp_3039, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'xor' 'xor_ln42_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_958 = and i1 %tmp_3038, i1 %xor_ln42_543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_958' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_1019 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_129, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'partselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.57ns)   --->   "%icmp_ln42_654 = icmp_eq  i3 %tmp_1019, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'icmp' 'icmp_ln42_654' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_1020 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_129, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'partselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.70ns)   --->   "%icmp_ln42_655 = icmp_eq  i4 %tmp_1020, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'icmp' 'icmp_ln42_655' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_656 = icmp_eq  i4 %tmp_1020, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_656' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_961)   --->   "%select_ln42_543 = select i1 %and_ln42_958, i1 %icmp_ln42_655, i1 %icmp_ln42_656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'select' 'select_ln42_543' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_962)   --->   "%tmp_3040 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'bitselect' 'tmp_3040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_962)   --->   "%xor_ln42_563 = xor i1 %tmp_3040, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'xor' 'xor_ln42_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_962)   --->   "%and_ln42_959 = and i1 %icmp_ln42_654, i1 %xor_ln42_563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'and' 'and_ln42_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_962)   --->   "%select_ln42_544 = select i1 %and_ln42_958, i1 %and_ln42_959, i1 %icmp_ln42_655" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'select' 'select_ln42_544' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_448)   --->   "%and_ln42_960 = and i1 %and_ln42_958, i1 %icmp_ln42_655" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_961)   --->   "%xor_ln42_544 = xor i1 %select_ln42_543, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'xor' 'xor_ln42_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_961)   --->   "%or_ln42_447 = or i1 %tmp_3039, i1 %xor_ln42_544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'or' 'or_ln42_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_961)   --->   "%xor_ln42_545 = xor i1 %tmp_3035, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'xor' 'xor_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_961 = and i1 %or_ln42_447, i1 %xor_ln42_545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_961' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_962 = and i1 %tmp_3039, i1 %select_ln42_544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_962' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_448)   --->   "%or_ln42_464 = or i1 %and_ln42_960, i1 %and_ln42_962" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'or' 'or_ln42_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_448)   --->   "%xor_ln42_546 = xor i1 %or_ln42_464, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_448)   --->   "%and_ln42_963 = and i1 %tmp_3035, i1 %xor_ln42_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'and' 'and_ln42_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_546)   --->   "%select_ln42_545 = select i1 %and_ln42_961, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'select' 'select_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_448 = or i1 %and_ln42_961, i1 %and_ln42_963" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'or' 'or_ln42_448' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_546 = select i1 %or_ln42_448, i16 %select_ln42_545, i16 %add_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_546' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln73_130 = sext i16 %weights_181_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'sext' 'sext_ln73_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (1.94ns)   --->   "%mul_ln73_130 = mul i32 %conv_i_i_6, i32 %sext_ln73_130" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'mul' 'mul_ln73_130' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_3041 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'bitselect' 'tmp_3041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%trunc_ln42_142 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_130, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'partselect' 'trunc_ln42_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%tmp_3042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_3042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%tmp_3043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'bitselect' 'tmp_3043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln42_214 = trunc i32 %mul_ln73_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'trunc' 'trunc_ln42_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.73ns)   --->   "%icmp_ln42_657 = icmp_ne  i11 %trunc_ln42_214, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'icmp' 'icmp_ln42_657' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_965)   --->   "%tmp_3044 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'bitselect' 'tmp_3044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%or_ln42_449 = or i1 %tmp_3042, i1 %icmp_ln42_657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'or' 'or_ln42_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%and_ln42_964 = and i1 %or_ln42_449, i1 %tmp_3043" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%zext_ln42_130 = zext i1 %and_ln42_964" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'zext' 'zext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_130 = add i16 %trunc_ln42_142, i16 %zext_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'add' 'add_ln42_130' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_3045 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_130, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_3045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_965)   --->   "%xor_ln42_547 = xor i1 %tmp_3045, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_965 = and i1 %tmp_3044, i1 %xor_ln42_547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_965' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_1021 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_130, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'partselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.57ns)   --->   "%icmp_ln42_658 = icmp_eq  i3 %tmp_1021, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'icmp' 'icmp_ln42_658' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_1022 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_130, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'partselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.70ns)   --->   "%icmp_ln42_659 = icmp_eq  i4 %tmp_1022, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'icmp' 'icmp_ln42_659' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.70ns)   --->   "%icmp_ln42_660 = icmp_eq  i4 %tmp_1022, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'icmp' 'icmp_ln42_660' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_968)   --->   "%select_ln42_547 = select i1 %and_ln42_965, i1 %icmp_ln42_659, i1 %icmp_ln42_660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'select' 'select_ln42_547' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_969)   --->   "%tmp_3046 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_3046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_969)   --->   "%xor_ln42_564 = xor i1 %tmp_3046, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_969)   --->   "%and_ln42_966 = and i1 %icmp_ln42_658, i1 %xor_ln42_564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_969)   --->   "%select_ln42_548 = select i1 %and_ln42_965, i1 %and_ln42_966, i1 %icmp_ln42_659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_451)   --->   "%and_ln42_967 = and i1 %and_ln42_965, i1 %icmp_ln42_659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'and' 'and_ln42_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_968)   --->   "%xor_ln42_548 = xor i1 %select_ln42_547, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'xor' 'xor_ln42_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_968)   --->   "%or_ln42_450 = or i1 %tmp_3045, i1 %xor_ln42_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'or' 'or_ln42_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_968)   --->   "%xor_ln42_549 = xor i1 %tmp_3041, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'xor' 'xor_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_968 = and i1 %or_ln42_450, i1 %xor_ln42_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_968' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_969 = and i1 %tmp_3045, i1 %select_ln42_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_969' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_451)   --->   "%or_ln42_465 = or i1 %and_ln42_967, i1 %and_ln42_969" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'or' 'or_ln42_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_451)   --->   "%xor_ln42_550 = xor i1 %or_ln42_465, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'xor' 'xor_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_451)   --->   "%and_ln42_970 = and i1 %tmp_3041, i1 %xor_ln42_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_550)   --->   "%select_ln42_549 = select i1 %and_ln42_968, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'select' 'select_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_451 = or i1 %and_ln42_968, i1 %and_ln42_970" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_451' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_550 = select i1 %or_ln42_451, i16 %select_ln42_549, i16 %add_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'select' 'select_ln42_550' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_498" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln58_208 = sext i16 %select_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'sext' 'sext_ln58_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.78ns)   --->   "%add_ln58_197 = add i16 %select_ln42_506, i16 %select_ln42_498" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'add' 'add_ln58_197' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_208, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_3047 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'bitselect' 'tmp_3047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_3048 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_197, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'bitselect' 'tmp_3048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_317)   --->   "%xor_ln58 = xor i1 %tmp_3047, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_317)   --->   "%and_ln58 = and i1 %tmp_3048, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_316)   --->   "%xor_ln58_424 = xor i1 %tmp_3048, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'xor' 'xor_ln58_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_316)   --->   "%and_ln58_208 = and i1 %tmp_3047, i1 %xor_ln58_424" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'and' 'and_ln58_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.12ns)   --->   "%xor_ln58_425 = xor i1 %tmp_3047, i1 %tmp_3048" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'xor' 'xor_ln58_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_317)   --->   "%xor_ln58_426 = xor i1 %xor_ln58_425, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'xor' 'xor_ln58_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_317)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_426" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_317)   --->   "%select_ln58 = select i1 %xor_ln58_425, i16 32767, i16 %add_ln58_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_316 = select i1 %and_ln58_208, i16 32768, i16 %add_ln58_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'select' 'select_ln58_316' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_317 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_316" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'select' 'select_ln58_317' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln58_209 = sext i16 %select_ln42_502" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'sext' 'sext_ln58_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln58_210 = sext i16 %select_ln42_510" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'sext' 'sext_ln58_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.78ns)   --->   "%add_ln58_198 = add i16 %select_ln42_510, i16 %select_ln42_502" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'add' 'add_ln58_198' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.78ns)   --->   "%add_ln58_111 = add i17 %sext_ln58_210, i17 %sext_ln58_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'add' 'add_ln58_111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_3049 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_111, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'bitselect' 'tmp_3049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_3050 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_198, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'bitselect' 'tmp_3050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_320)   --->   "%xor_ln58_427 = xor i1 %tmp_3049, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'xor' 'xor_ln58_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_320)   --->   "%and_ln58_209 = and i1 %tmp_3050, i1 %xor_ln58_427" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'and' 'and_ln58_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_319)   --->   "%xor_ln58_428 = xor i1 %tmp_3050, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'xor' 'xor_ln58_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_319)   --->   "%and_ln58_210 = and i1 %tmp_3049, i1 %xor_ln58_428" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'and' 'and_ln58_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.12ns)   --->   "%xor_ln58_429 = xor i1 %tmp_3049, i1 %tmp_3050" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'xor' 'xor_ln58_429' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_320)   --->   "%xor_ln58_430 = xor i1 %xor_ln58_429, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'xor' 'xor_ln58_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_320)   --->   "%or_ln58_100 = or i1 %and_ln58_209, i1 %xor_ln58_430" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'or' 'or_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_320)   --->   "%select_ln58_318 = select i1 %xor_ln58_429, i16 32767, i16 %add_ln58_198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'select' 'select_ln58_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_319 = select i1 %and_ln58_210, i16 32768, i16 %add_ln58_198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'select' 'select_ln58_319' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_320 = select i1 %or_ln58_100, i16 %select_ln58_318, i16 %select_ln58_319" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'select' 'select_ln58_320' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln58_211 = sext i16 %select_ln58_317" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'sext' 'sext_ln58_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln58_212 = sext i16 %select_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'sext' 'sext_ln58_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.78ns)   --->   "%add_ln58_199 = add i16 %select_ln42_514, i16 %select_ln58_317" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'add' 'add_ln58_199' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.78ns)   --->   "%add_ln58_112 = add i17 %sext_ln58_212, i17 %sext_ln58_211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'add' 'add_ln58_112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_3051 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_112, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'bitselect' 'tmp_3051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_3052 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_199, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'bitselect' 'tmp_3052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_323)   --->   "%xor_ln58_431 = xor i1 %tmp_3051, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'xor' 'xor_ln58_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_323)   --->   "%and_ln58_211 = and i1 %tmp_3052, i1 %xor_ln58_431" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'and' 'and_ln58_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_322)   --->   "%xor_ln58_432 = xor i1 %tmp_3052, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'xor' 'xor_ln58_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_322)   --->   "%and_ln58_212 = and i1 %tmp_3051, i1 %xor_ln58_432" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'and' 'and_ln58_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.12ns)   --->   "%xor_ln58_433 = xor i1 %tmp_3051, i1 %tmp_3052" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'xor' 'xor_ln58_433' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_323)   --->   "%xor_ln58_434 = xor i1 %xor_ln58_433, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'xor' 'xor_ln58_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_323)   --->   "%or_ln58_101 = or i1 %and_ln58_211, i1 %xor_ln58_434" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'or' 'or_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_323)   --->   "%select_ln58_321 = select i1 %xor_ln58_433, i16 32767, i16 %add_ln58_199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'select' 'select_ln58_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_322 = select i1 %and_ln58_212, i16 32768, i16 %add_ln58_199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'select' 'select_ln58_322' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_323 = select i1 %or_ln58_101, i16 %select_ln58_321, i16 %select_ln58_322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'select' 'select_ln58_323' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln58_213 = sext i16 %select_ln58_320" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'sext' 'sext_ln58_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln58_214 = sext i16 %select_ln42_518" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'sext' 'sext_ln58_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.78ns)   --->   "%add_ln58_200 = add i16 %select_ln42_518, i16 %select_ln58_320" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'add' 'add_ln58_200' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.78ns)   --->   "%add_ln58_113 = add i17 %sext_ln58_214, i17 %sext_ln58_213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'add' 'add_ln58_113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_3053 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_113, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'bitselect' 'tmp_3053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_3054 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_200, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'bitselect' 'tmp_3054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_326)   --->   "%xor_ln58_435 = xor i1 %tmp_3053, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'xor' 'xor_ln58_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_326)   --->   "%and_ln58_213 = and i1 %tmp_3054, i1 %xor_ln58_435" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'and' 'and_ln58_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_325)   --->   "%xor_ln58_436 = xor i1 %tmp_3054, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'xor' 'xor_ln58_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_325)   --->   "%and_ln58_214 = and i1 %tmp_3053, i1 %xor_ln58_436" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'and' 'and_ln58_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns)   --->   "%xor_ln58_437 = xor i1 %tmp_3053, i1 %tmp_3054" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'xor' 'xor_ln58_437' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_326)   --->   "%xor_ln58_438 = xor i1 %xor_ln58_437, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'xor' 'xor_ln58_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_326)   --->   "%or_ln58_102 = or i1 %and_ln58_213, i1 %xor_ln58_438" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'or' 'or_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_326)   --->   "%select_ln58_324 = select i1 %xor_ln58_437, i16 32767, i16 %add_ln58_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'select' 'select_ln58_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_325 = select i1 %and_ln58_214, i16 32768, i16 %add_ln58_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'select' 'select_ln58_325' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_326 = select i1 %or_ln58_102, i16 %select_ln58_324, i16 %select_ln58_325" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'select' 'select_ln58_326' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln58_215 = sext i16 %select_ln58_323" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'sext' 'sext_ln58_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln58_216 = sext i16 %select_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'sext' 'sext_ln58_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.78ns)   --->   "%add_ln58_201 = add i16 %select_ln42_522, i16 %select_ln58_323" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'add' 'add_ln58_201' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.78ns)   --->   "%add_ln58_114 = add i17 %sext_ln58_216, i17 %sext_ln58_215" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'add' 'add_ln58_114' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_3055 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_114, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'bitselect' 'tmp_3055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_3056 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_201, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'bitselect' 'tmp_3056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln58_217 = sext i16 %select_ln58_326" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'sext' 'sext_ln58_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln58_218 = sext i16 %select_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'sext' 'sext_ln58_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.78ns)   --->   "%add_ln58_202 = add i16 %select_ln42_526, i16 %select_ln58_326" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'add' 'add_ln58_202' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.78ns)   --->   "%add_ln58_115 = add i17 %sext_ln58_218, i17 %sext_ln58_217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'add' 'add_ln58_115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_3057 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_115, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'bitselect' 'tmp_3057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_3058 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_202, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'bitselect' 'tmp_3058' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 655 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 14, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 656 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_329)   --->   "%xor_ln58_439 = xor i1 %tmp_3055, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'xor' 'xor_ln58_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_329)   --->   "%and_ln58_215 = and i1 %tmp_3056, i1 %xor_ln58_439" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'and' 'and_ln58_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_328)   --->   "%xor_ln58_440 = xor i1 %tmp_3056, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_328)   --->   "%and_ln58_216 = and i1 %tmp_3055, i1 %xor_ln58_440" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.12ns)   --->   "%xor_ln58_441 = xor i1 %tmp_3055, i1 %tmp_3056" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_441' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_329)   --->   "%xor_ln58_442 = xor i1 %xor_ln58_441, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'xor' 'xor_ln58_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_329)   --->   "%or_ln58_103 = or i1 %and_ln58_215, i1 %xor_ln58_442" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'or' 'or_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_329)   --->   "%select_ln58_327 = select i1 %xor_ln58_441, i16 32767, i16 %add_ln58_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'select' 'select_ln58_327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_328 = select i1 %and_ln58_216, i16 32768, i16 %add_ln58_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_328' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_329 = select i1 %or_ln58_103, i16 %select_ln58_327, i16 %select_ln58_328" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_329' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_332)   --->   "%xor_ln58_443 = xor i1 %tmp_3057, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'xor' 'xor_ln58_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_332)   --->   "%and_ln58_217 = and i1 %tmp_3058, i1 %xor_ln58_443" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'and' 'and_ln58_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_331)   --->   "%xor_ln58_444 = xor i1 %tmp_3058, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'xor' 'xor_ln58_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_331)   --->   "%and_ln58_218 = and i1 %tmp_3057, i1 %xor_ln58_444" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'and' 'and_ln58_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.12ns)   --->   "%xor_ln58_445 = xor i1 %tmp_3057, i1 %tmp_3058" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'xor' 'xor_ln58_445' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_332)   --->   "%xor_ln58_446 = xor i1 %xor_ln58_445, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'xor' 'xor_ln58_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_332)   --->   "%or_ln58_104 = or i1 %and_ln58_217, i1 %xor_ln58_446" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'or' 'or_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_332)   --->   "%select_ln58_330 = select i1 %xor_ln58_445, i16 32767, i16 %add_ln58_202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'select' 'select_ln58_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_331 = select i1 %and_ln58_218, i16 32768, i16 %add_ln58_202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'select' 'select_ln58_331' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_332 = select i1 %or_ln58_104, i16 %select_ln58_330, i16 %select_ln58_331" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'select' 'select_ln58_332' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln58_219 = sext i16 %select_ln58_329" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'sext' 'sext_ln58_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln58_220 = sext i16 %select_ln42_530" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'sext' 'sext_ln58_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.78ns)   --->   "%add_ln58_203 = add i16 %select_ln42_530, i16 %select_ln58_329" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'add' 'add_ln58_203' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.78ns)   --->   "%add_ln58_116 = add i17 %sext_ln58_220, i17 %sext_ln58_219" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'add' 'add_ln58_116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_3059 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_116, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'bitselect' 'tmp_3059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_3060 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_203, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'bitselect' 'tmp_3060' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_335)   --->   "%xor_ln58_447 = xor i1 %tmp_3059, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'xor' 'xor_ln58_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_335)   --->   "%and_ln58_219 = and i1 %tmp_3060, i1 %xor_ln58_447" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'and' 'and_ln58_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_334)   --->   "%xor_ln58_448 = xor i1 %tmp_3060, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'xor' 'xor_ln58_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_334)   --->   "%and_ln58_220 = and i1 %tmp_3059, i1 %xor_ln58_448" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'and' 'and_ln58_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.12ns)   --->   "%xor_ln58_449 = xor i1 %tmp_3059, i1 %tmp_3060" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'xor' 'xor_ln58_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_335)   --->   "%xor_ln58_450 = xor i1 %xor_ln58_449, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'xor' 'xor_ln58_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_335)   --->   "%or_ln58_105 = or i1 %and_ln58_219, i1 %xor_ln58_450" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'or' 'or_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_335)   --->   "%select_ln58_333 = select i1 %xor_ln58_449, i16 32767, i16 %add_ln58_203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'select' 'select_ln58_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_334 = select i1 %and_ln58_220, i16 32768, i16 %add_ln58_203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'select' 'select_ln58_334' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_335 = select i1 %or_ln58_105, i16 %select_ln58_333, i16 %select_ln58_334" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'select' 'select_ln58_335' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln58_221 = sext i16 %select_ln58_332" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'sext' 'sext_ln58_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln58_222 = sext i16 %select_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'sext' 'sext_ln58_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.78ns)   --->   "%add_ln58_204 = add i16 %select_ln42_534, i16 %select_ln58_332" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'add' 'add_ln58_204' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.78ns)   --->   "%add_ln58_117 = add i17 %sext_ln58_222, i17 %sext_ln58_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'add' 'add_ln58_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_3061 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_117, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'bitselect' 'tmp_3061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_3062 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_204, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'bitselect' 'tmp_3062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_338)   --->   "%xor_ln58_451 = xor i1 %tmp_3061, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'xor' 'xor_ln58_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_338)   --->   "%and_ln58_221 = and i1 %tmp_3062, i1 %xor_ln58_451" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'and' 'and_ln58_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_337)   --->   "%xor_ln58_452 = xor i1 %tmp_3062, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'xor' 'xor_ln58_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_337)   --->   "%and_ln58_222 = and i1 %tmp_3061, i1 %xor_ln58_452" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'and' 'and_ln58_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.12ns)   --->   "%xor_ln58_453 = xor i1 %tmp_3061, i1 %tmp_3062" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'xor' 'xor_ln58_453' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_338)   --->   "%xor_ln58_454 = xor i1 %xor_ln58_453, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'xor' 'xor_ln58_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_338)   --->   "%or_ln58_106 = or i1 %and_ln58_221, i1 %xor_ln58_454" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'or' 'or_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_338)   --->   "%select_ln58_336 = select i1 %xor_ln58_453, i16 32767, i16 %add_ln58_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'select' 'select_ln58_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_337 = select i1 %and_ln58_222, i16 32768, i16 %add_ln58_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'select' 'select_ln58_337' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_338 = select i1 %or_ln58_106, i16 %select_ln58_336, i16 %select_ln58_337" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'select' 'select_ln58_338' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln58_223 = sext i16 %select_ln58_335" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'sext' 'sext_ln58_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln58_224 = sext i16 %select_ln42_538" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'sext' 'sext_ln58_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.78ns)   --->   "%add_ln58_205 = add i16 %select_ln42_538, i16 %select_ln58_335" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'add' 'add_ln58_205' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.78ns)   --->   "%add_ln58_118 = add i17 %sext_ln58_224, i17 %sext_ln58_223" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'add' 'add_ln58_118' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_3063 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_118, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'bitselect' 'tmp_3063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_3064 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_205, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'bitselect' 'tmp_3064' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_341)   --->   "%xor_ln58_455 = xor i1 %tmp_3063, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'xor' 'xor_ln58_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_341)   --->   "%and_ln58_223 = and i1 %tmp_3064, i1 %xor_ln58_455" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'and' 'and_ln58_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_340)   --->   "%xor_ln58_456 = xor i1 %tmp_3064, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'xor' 'xor_ln58_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_340)   --->   "%and_ln58_224 = and i1 %tmp_3063, i1 %xor_ln58_456" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'and' 'and_ln58_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.12ns)   --->   "%xor_ln58_457 = xor i1 %tmp_3063, i1 %tmp_3064" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'xor' 'xor_ln58_457' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_341)   --->   "%xor_ln58_458 = xor i1 %xor_ln58_457, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'xor' 'xor_ln58_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_341)   --->   "%or_ln58_107 = or i1 %and_ln58_223, i1 %xor_ln58_458" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'or' 'or_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_341)   --->   "%select_ln58_339 = select i1 %xor_ln58_457, i16 32767, i16 %add_ln58_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'select' 'select_ln58_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_340 = select i1 %and_ln58_224, i16 32768, i16 %add_ln58_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'select' 'select_ln58_340' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_341 = select i1 %or_ln58_107, i16 %select_ln58_339, i16 %select_ln58_340" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'select' 'select_ln58_341' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln58_225 = sext i16 %select_ln58_338" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'sext' 'sext_ln58_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln58_226 = sext i16 %select_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'sext' 'sext_ln58_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.78ns)   --->   "%add_ln58_206 = add i16 %select_ln42_542, i16 %select_ln58_338" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'add' 'add_ln58_206' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.78ns)   --->   "%add_ln58_119 = add i17 %sext_ln58_226, i17 %sext_ln58_225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'add' 'add_ln58_119' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_3065 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_119, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'bitselect' 'tmp_3065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_3066 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_206, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'bitselect' 'tmp_3066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_344)   --->   "%xor_ln58_459 = xor i1 %tmp_3065, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_344)   --->   "%and_ln58_225 = and i1 %tmp_3066, i1 %xor_ln58_459" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_343)   --->   "%xor_ln58_460 = xor i1 %tmp_3066, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_343)   --->   "%and_ln58_226 = and i1 %tmp_3065, i1 %xor_ln58_460" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'and' 'and_ln58_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.12ns)   --->   "%xor_ln58_461 = xor i1 %tmp_3065, i1 %tmp_3066" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'xor' 'xor_ln58_461' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_344)   --->   "%xor_ln58_462 = xor i1 %xor_ln58_461, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'xor' 'xor_ln58_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_344)   --->   "%or_ln58_108 = or i1 %and_ln58_225, i1 %xor_ln58_462" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'or' 'or_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_344)   --->   "%select_ln58_342 = select i1 %xor_ln58_461, i16 32767, i16 %add_ln58_206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_343 = select i1 %and_ln58_226, i16 32768, i16 %add_ln58_206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'select' 'select_ln58_343' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_344 = select i1 %or_ln58_108, i16 %select_ln58_342, i16 %select_ln58_343" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'select' 'select_ln58_344' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln58_227 = sext i16 %select_ln58_341" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'sext' 'sext_ln58_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln58_228 = sext i16 %select_ln42_546" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'sext' 'sext_ln58_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.78ns)   --->   "%add_ln58_207 = add i16 %select_ln42_546, i16 %select_ln58_341" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'add' 'add_ln58_207' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.78ns)   --->   "%add_ln58_120 = add i17 %sext_ln58_228, i17 %sext_ln58_227" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'add' 'add_ln58_120' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_3067 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_120, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'bitselect' 'tmp_3067' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_3068 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_207, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'bitselect' 'tmp_3068' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_347)   --->   "%xor_ln58_463 = xor i1 %tmp_3067, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_347)   --->   "%and_ln58_227 = and i1 %tmp_3068, i1 %xor_ln58_463" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_346)   --->   "%xor_ln58_464 = xor i1 %tmp_3068, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_346)   --->   "%and_ln58_228 = and i1 %tmp_3067, i1 %xor_ln58_464" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'and' 'and_ln58_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.12ns)   --->   "%xor_ln58_465 = xor i1 %tmp_3067, i1 %tmp_3068" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'xor' 'xor_ln58_465' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_347)   --->   "%xor_ln58_466 = xor i1 %xor_ln58_465, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'xor' 'xor_ln58_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_347)   --->   "%or_ln58_109 = or i1 %and_ln58_227, i1 %xor_ln58_466" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'or' 'or_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_347)   --->   "%select_ln58_345 = select i1 %xor_ln58_465, i16 32767, i16 %add_ln58_207" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_346 = select i1 %and_ln58_228, i16 32768, i16 %add_ln58_207" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'select' 'select_ln58_346' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_347 = select i1 %or_ln58_109, i16 %select_ln58_345, i16 %select_ln58_346" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'select' 'select_ln58_347' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln58_229 = sext i16 %select_ln58_344" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'sext' 'sext_ln58_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln58_230 = sext i16 %select_ln42_550" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'sext' 'sext_ln58_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.78ns)   --->   "%add_ln58_208 = add i16 %select_ln42_550, i16 %select_ln58_344" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'add' 'add_ln58_208' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.78ns)   --->   "%add_ln58_121 = add i17 %sext_ln58_230, i17 %sext_ln58_229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'add' 'add_ln58_121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_3069 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_121, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'bitselect' 'tmp_3069' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_3070 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_208, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'bitselect' 'tmp_3070' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_350)   --->   "%xor_ln58_467 = xor i1 %tmp_3069, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_350)   --->   "%and_ln58_229 = and i1 %tmp_3070, i1 %xor_ln58_467" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_349)   --->   "%xor_ln58_468 = xor i1 %tmp_3070, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_349)   --->   "%and_ln58_230 = and i1 %tmp_3069, i1 %xor_ln58_468" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'and' 'and_ln58_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.12ns)   --->   "%xor_ln58_469 = xor i1 %tmp_3069, i1 %tmp_3070" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'xor' 'xor_ln58_469' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_350)   --->   "%xor_ln58_470 = xor i1 %xor_ln58_469, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'xor' 'xor_ln58_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_350)   --->   "%or_ln58_110 = or i1 %and_ln58_229, i1 %xor_ln58_470" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'or' 'or_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_350)   --->   "%select_ln58_348 = select i1 %xor_ln58_469, i16 32767, i16 %add_ln58_208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_349 = select i1 %and_ln58_230, i16 32768, i16 %add_ln58_208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'select' 'select_ln58_349' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_350 = select i1 %or_ln58_110, i16 %select_ln58_348, i16 %select_ln58_349" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'select' 'select_ln58_350' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %select_ln58_347" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 773 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %select_ln58_350" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 774 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 775 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.166ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [32]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [61]  (0.584 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [64]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.735 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_874', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.122 ns)

 <State 2>: 4.225ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_125', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [376]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42_637', firmware/nnet_utils/nnet_dense_latency.h:42) [382]  (0.735 ns)
	'or' operation 1 bit ('or_ln42_434', firmware/nnet_utils/nnet_dense_latency.h:42) [384]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_929', firmware/nnet_utils/nnet_dense_latency.h:42) [385]  (0.000 ns)
	'add' operation 16 bit ('add_ln42_125', firmware/nnet_utils/nnet_dense_latency.h:42) [387]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42_527', firmware/nnet_utils/nnet_dense_latency.h:42) [389]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_930', firmware/nnet_utils/nnet_dense_latency.h:42) [390]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_527', firmware/nnet_utils/nnet_dense_latency.h:42) [396]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_528', firmware/nnet_utils/nnet_dense_latency.h:42) [402]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_435', firmware/nnet_utils/nnet_dense_latency.h:42) [403]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_933', firmware/nnet_utils/nnet_dense_latency.h:42) [405]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_436', firmware/nnet_utils/nnet_dense_latency.h:42) [411]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_530', firmware/nnet_utils/nnet_dense_latency.h:42) [412]  (0.243 ns)

 <State 3>: 4.299ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_440', firmware/nnet_utils/nnet_dense_latency.h:58) [679]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_216', firmware/nnet_utils/nnet_dense_latency.h:58) [680]  (0.000 ns)
	'select' operation 16 bit ('select_ln58_328', firmware/nnet_utils/nnet_dense_latency.h:58) [685]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_329', firmware/nnet_utils/nnet_dense_latency.h:58) [686]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_203', firmware/nnet_utils/nnet_dense_latency.h:58) [705]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_334', firmware/nnet_utils/nnet_dense_latency.h:58) [717]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_335', firmware/nnet_utils/nnet_dense_latency.h:58) [718]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_205', firmware/nnet_utils/nnet_dense_latency.h:58) [737]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_340', firmware/nnet_utils/nnet_dense_latency.h:58) [749]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_341', firmware/nnet_utils/nnet_dense_latency.h:58) [750]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_207', firmware/nnet_utils/nnet_dense_latency.h:58) [769]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_346', firmware/nnet_utils/nnet_dense_latency.h:58) [781]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_347', firmware/nnet_utils/nnet_dense_latency.h:58) [782]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
