#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145004350 .scope module, "testbench" "testbench" 2 4;
 .timescale -6 -9;
P_0x1450044c0 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x145004500 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x145004540 .param/l "MAIN_FRE" 0 2 7, +C4<00000000000000000000000001100100>;
v0x145015610_0 .var "Clock", 0 0;
v0x1450156c0_0 .var "Ra", 4 0;
v0x145015760_0 .var "Rb", 4 0;
v0x145015810_0 .var "RegWr", 0 0;
v0x1450158c0_0 .var "Rw", 4 0;
v0x145015990_0 .var "addr", 31 0;
v0x145015a20_0 .net "busA", 31 0, v0x145014f90_0;  1 drivers
v0x145015ad0_0 .net "busB", 31 0, v0x145015030_0;  1 drivers
v0x145015b80_0 .var "busW", 31 0;
v0x145015cb0_0 .var "data", 31 0;
v0x145015d40_0 .var/i "i", 31 0;
v0x145015dd0_0 .var "sys_clk", 0 0;
v0x145015e80_0 .var "sys_rst", 0 0;
v0x145015f10_0 .var/i "x", 31 0;
E_0x145004580 .event posedge, v0x145004c50_0;
S_0x1450046f0 .scope module, "u_Reg" "Reg" 2 49, 3 2 0, S_0x145004350;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Ra";
    .port_info 1 /INPUT 5 "Rb";
    .port_info 2 /INPUT 5 "Rw";
    .port_info 3 /INPUT 1 "RegWr";
    .port_info 4 /INPUT 32 "busW";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 32 "busA";
    .port_info 7 /OUTPUT 32 "busB";
P_0x1450048b0 .param/l "n" 0 3 5, +C4<00000000000000000000000000100000>;
v0x145004c50_0 .net "Clock", 0 0, v0x145015dd0_0;  1 drivers
v0x145014d00_0 .net "Ra", 4 0, v0x1450156c0_0;  1 drivers
v0x145014da0_0 .net "Rb", 4 0, v0x145015760_0;  1 drivers
v0x145014e30_0 .net "RegWr", 0 0, v0x145015810_0;  1 drivers
v0x145014ec0_0 .net "Rw", 4 0, v0x1450158c0_0;  1 drivers
v0x145014f90_0 .var "busA", 31 0;
v0x145015030_0 .var "busB", 31 0;
v0x1450150e0_0 .net "busW", 31 0, v0x145015b80_0;  1 drivers
v0x145015190 .array "mem", 31 0, 31 0;
v0x145015190_0 .array/port v0x145015190, 0;
v0x145015190_1 .array/port v0x145015190, 1;
v0x145015190_2 .array/port v0x145015190, 2;
E_0x145004ab0/0 .event anyedge, v0x145014d00_0, v0x145015190_0, v0x145015190_1, v0x145015190_2;
v0x145015190_3 .array/port v0x145015190, 3;
v0x145015190_4 .array/port v0x145015190, 4;
v0x145015190_5 .array/port v0x145015190, 5;
v0x145015190_6 .array/port v0x145015190, 6;
E_0x145004ab0/1 .event anyedge, v0x145015190_3, v0x145015190_4, v0x145015190_5, v0x145015190_6;
v0x145015190_7 .array/port v0x145015190, 7;
v0x145015190_8 .array/port v0x145015190, 8;
v0x145015190_9 .array/port v0x145015190, 9;
v0x145015190_10 .array/port v0x145015190, 10;
E_0x145004ab0/2 .event anyedge, v0x145015190_7, v0x145015190_8, v0x145015190_9, v0x145015190_10;
v0x145015190_11 .array/port v0x145015190, 11;
v0x145015190_12 .array/port v0x145015190, 12;
v0x145015190_13 .array/port v0x145015190, 13;
v0x145015190_14 .array/port v0x145015190, 14;
E_0x145004ab0/3 .event anyedge, v0x145015190_11, v0x145015190_12, v0x145015190_13, v0x145015190_14;
v0x145015190_15 .array/port v0x145015190, 15;
v0x145015190_16 .array/port v0x145015190, 16;
v0x145015190_17 .array/port v0x145015190, 17;
v0x145015190_18 .array/port v0x145015190, 18;
E_0x145004ab0/4 .event anyedge, v0x145015190_15, v0x145015190_16, v0x145015190_17, v0x145015190_18;
v0x145015190_19 .array/port v0x145015190, 19;
v0x145015190_20 .array/port v0x145015190, 20;
v0x145015190_21 .array/port v0x145015190, 21;
v0x145015190_22 .array/port v0x145015190, 22;
E_0x145004ab0/5 .event anyedge, v0x145015190_19, v0x145015190_20, v0x145015190_21, v0x145015190_22;
v0x145015190_23 .array/port v0x145015190, 23;
v0x145015190_24 .array/port v0x145015190, 24;
v0x145015190_25 .array/port v0x145015190, 25;
v0x145015190_26 .array/port v0x145015190, 26;
E_0x145004ab0/6 .event anyedge, v0x145015190_23, v0x145015190_24, v0x145015190_25, v0x145015190_26;
v0x145015190_27 .array/port v0x145015190, 27;
v0x145015190_28 .array/port v0x145015190, 28;
v0x145015190_29 .array/port v0x145015190, 29;
v0x145015190_30 .array/port v0x145015190, 30;
E_0x145004ab0/7 .event anyedge, v0x145015190_27, v0x145015190_28, v0x145015190_29, v0x145015190_30;
v0x145015190_31 .array/port v0x145015190, 31;
E_0x145004ab0/8 .event anyedge, v0x145015190_31, v0x145014da0_0;
E_0x145004ab0 .event/or E_0x145004ab0/0, E_0x145004ab0/1, E_0x145004ab0/2, E_0x145004ab0/3, E_0x145004ab0/4, E_0x145004ab0/5, E_0x145004ab0/6, E_0x145004ab0/7, E_0x145004ab0/8;
E_0x145004c00 .event negedge, v0x145004c50_0;
    .scope S_0x1450046f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145015190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145015190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145015190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145015190, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x1450046f0;
T_1 ;
    %wait E_0x145004c00;
    %load/vec4 v0x145014e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x1450150e0_0;
    %load/vec4 v0x145014ec0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145015190, 0, 4;
    %vpi_call 3 36 "$display", "[DEBUG] write %h to reg%h", v0x1450150e0_0, v0x145014ec0_0 {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1450046f0;
T_2 ;
    %wait E_0x145004ab0;
    %load/vec4 v0x145014d00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x145015190, 4;
    %assign/vec4 v0x145014f90_0, 0;
    %load/vec4 v0x145014da0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x145015190, 4;
    %assign/vec4 v0x145015030_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x145004350;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145015dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145015e80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145015cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145015990_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145015610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145015f10_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x145004350;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x145015dd0_0;
    %inv;
    %store/vec4 v0x145015dd0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x145004350;
T_5 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145015e80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x145004350;
T_6 ;
    %wait E_0x145004580;
    %load/vec4 v0x145015e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145015990_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x145015990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145015990_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x145004350;
T_7 ;
    %wait E_0x145004580;
    %load/vec4 v0x145015e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145015cb0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x145015cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145015cb0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x145004350;
T_8 ;
    %vpi_call 2 64 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x145004350 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145015810_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1450156c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x145015760_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1450156c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x145015760_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1450156c0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x145015760_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1450158c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145015810_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x145015b80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1450158c0_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x145015b80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1450158c0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x145015b80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1450158c0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x145015b80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1450158c0_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x145015b80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x1450158c0_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x145015b80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145015810_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1450156c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x145015760_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1450156c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x145015760_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1450156c0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x145015760_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1450158c0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145015810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145015d40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x145015d40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x145015d40_0;
    %pad/s 5;
    %store/vec4 v0x1450158c0_0, 0, 5;
    %load/vec4 v0x145015f10_0;
    %store/vec4 v0x145015b80_0, 0, 32;
    %load/vec4 v0x145015f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145015f10_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x145015d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145015d40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145015810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145015d40_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x145015d40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %load/vec4 v0x145015d40_0;
    %pad/s 5;
    %store/vec4 v0x1450156c0_0, 0, 5;
    %load/vec4 v0x145015d40_0;
    %addi 1, 0, 32;
    %pad/s 5;
    %store/vec4 v0x145015760_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0x145015d40_0;
    %addi 2, 0, 32;
    %store/vec4 v0x145015d40_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %delay 500000, 0;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/REGS/user/src/Reg.v";
