xpm_cdc.sv,systemverilog,xil_defaultlib,../../../2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../reloj2.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../reloj2.srcs/sources_1/ip/clk_wiz_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../reloj2.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../reloj2.srcs/sources_1/ip/clk_wiz_0"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../reloj2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="../../../../reloj2.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../reloj2.srcs/sources_1/ip/clk_wiz_0"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../reloj2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,incdir="../../../../reloj2.srcs/sources_1/bd/design_1/ipshared/85a3"incdir="../../../../reloj2.srcs/sources_1/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
