

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 02:40:11 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  197384332|  197384893|  1.974 sec|  1.974 sec|  197384332|  197384893|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |               |    Latency (cycles)   |     Iteration     |  Initiation Interval  |  Trip |          |
        |   Loop Name   |    min    |    max    |      Latency      |  achieved |   target  | Count | Pipelined|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |- TILE_ROW     |  197384331|  197384892|  3870281 ~ 3870292|          -|          -|     51|        no|
        | + LOAD_INPUT  |     227008|     227008|               7094|          -|          -|     32|        no|
        |  ++ BH        |       7092|       7092|                788|          -|          -|      9|        no|
        |   +++ PAD     |          2|          2|                  1|          -|          -|      2|        no|
        |   +++ BH.2    |        765|        765|                  3|          -|          -|    255|        no|
        | + IN          |       2784|       2784|                 87|          -|          -|     32|        no|
        |  ++ K         |         85|         85|                 17|          -|          -|      5|        no|
        |   +++ K.1     |         15|         15|                  3|          -|          -|      5|        no|
        | + IN_ROW_COL  |    3631200|    3631200|                 89|          -|          -|  40800|        no|
        | + BH          |       7737|       7744|               2579|          -|          -|      3|        no|
        |  ++ BH.1      |        765|        765|                  3|          -|          -|    255|        no|
        |  ++ BH.2      |        765|        765|                  3|          -|          -|    255|        no|
        | + BH          |       1538|       1540|                769|          -|          -|      2|        no|
        |  ++ BW        |        255|        255|                  1|          -|          -|    255|        no|
        |  ++ BW        |        255|        255|                  1|          -|          -|    255|        no|
        |  ++ BW        |        255|        255|                  1|          -|          -|    255|        no|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 4 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 40 
36 --> 37 35 
37 --> 38 36 
38 --> 39 
39 --> 37 
40 --> 41 44 
41 --> 42 
42 --> 43 
43 --> 40 
44 --> 45 53 
45 --> 46 
46 --> 47 49 
47 --> 48 
48 --> 46 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 63 
54 --> 55 
55 --> 56 58 
56 --> 57 
57 --> 55 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 44 
63 --> 65 64 
64 --> 64 65 
65 --> 65 66 2 
66 --> 66 63 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 67 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 68 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 69 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights"   --->   Operation 70 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 71 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 72 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_11, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_29, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_28, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i62 %trunc_ln" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 77 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln111" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 78 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 0, i8 %h_2" [src/conv3.cpp:33]   --->   Operation 79 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln33 = br void %TILE_IN" [src/conv3.cpp:33]   --->   Operation 80 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h_2" [src/conv3.cpp:33]   --->   Operation 81 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.76ns)   --->   "%icmp_ln33 = icmp_eq  i8 %h_3, i8 255" [src/conv3.cpp:33]   --->   Operation 82 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %TILE_IN.split, void %for.end76" [src/conv3.cpp:33]   --->   Operation 83 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i8 %h_3" [src/conv3.cpp:126->src/conv3.cpp:58]   --->   Operation 84 'zext' 'zext_ln126' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i8 %h_3" [src/conv3.cpp:126->src/conv3.cpp:58]   --->   Operation 85 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:33]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv3.cpp:33]   --->   Operation 87 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln80 = br void %BH.i" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 88 'br' 'br_ln80' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [src/conv3.cpp:61]   --->   Operation 89 'ret' 'ret_ln61' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.92>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%bin = phi i6 %add_ln80, void %for.inc45.i, i6 0, void %TILE_IN.split" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 90 'phi' 'bin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 %add_ln80_1, void %for.inc45.i, i23 0, void %TILE_IN.split" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 91 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.92ns)   --->   "%add_ln80_1 = add i23 %phi_mul, i23 260100" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 92 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i6 %bin" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 93 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %bin, i3 0" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 94 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i9 %tmp_s" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 95 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.77ns)   --->   "%add_ln92 = add i10 %zext_ln92_1, i10 %zext_ln92" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 96 'add' 'add_ln92' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.78ns)   --->   "%icmp_ln80 = icmp_eq  i6 %bin, i6 32" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 97 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln80 = add i6 %bin, i6 1" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 98 'add' 'add_ln80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %BH.i.split, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 99 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 101 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i23 %phi_mul" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 102 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.42ns)   --->   "%br_ln81 = br void %PAD.i" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 103 'br' 'br_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%bh = phi i4 %add_ln81, void %for.inc42.i, i4 0, void %BH.i.split" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 104 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i4 %bh" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 105 'zext' 'zext_ln92_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.78ns)   --->   "%add_ln92_1 = add i10 %add_ln92, i10 %zext_ln92_2" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 106 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i10 %add_ln92_1" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 107 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.11ns)   --->   "%mul_ln81 = mul i17 %zext_ln81_1, i17 259" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 108 'mul' 'mul_ln81' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.79ns)   --->   "%icmp_ln81 = icmp_eq  i4 %bh, i4 9" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 109 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.79ns)   --->   "%add_ln81 = add i4 %bh, i4 1" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 110 'add' 'add_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %PAD.i.split, void %for.inc45.i" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 111 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.79ns)   --->   "%add_ln84 = add i4 %bh, i4 14" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 112 'add' 'add_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i4 %add_ln84" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 113 'sext' 'sext_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.76ns)   --->   "%add_ln84_1 = add i10 %sext_ln84, i10 %zext_ln126" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 114 'add' 'add_ln84_1' <Predicate = (!icmp_ln81)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln84_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 115 'bitselect' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln84_1, i10 254" [src/srcnn.cpp:56->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 116 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln81)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln84_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 117 'bitselect' 'tmp_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_3, i10 0, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 118 'select' 'select_ln55' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 119 'or' 'or_ln55' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln84_1" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 120 'select' 'hclamp' <Predicate = (!icmp_ln81)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln86_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 122 'bitconcatenate' 'shl_ln86_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i12 %shl_ln86_1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 123 'sext' 'sext_ln86' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.89ns)   --->   "%sub_ln86 = sub i20 %shl_ln, i20 %sext_ln86" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 124 'sub' 'sub_ln86' <Predicate = (!icmp_ln81)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i20 %sub_ln86" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 125 'sext' 'sext_ln86_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln86 = add i64 %sext_ln86_2, i64 %input_ftmap_read" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 126 'add' 'add_ln86' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln86_1 = add i64 %add_ln86, i64 %zext_ln81" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 127 'add' 'add_ln86_1' <Predicate = (!icmp_ln81)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln86_1, i32 2, i32 63" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 128 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i62 %trunc_ln3" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 129 'sext' 'sext_ln86_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln86_1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 130 'getelementptr' 'i3_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.08ns)   --->   "%add_ln87 = add i64 %add_ln86_1, i64 1016" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 131 'add' 'add_ln87' <Predicate = (!icmp_ln81)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln87, i32 2, i32 63" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 132 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i62 %trunc_ln4" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 133 'sext' 'sext_ln87' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln87" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 134 'getelementptr' 'i3_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln80 = br void %BH.i" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 135 'br' 'br_ln80' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 136 [8/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 136 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 137 [7/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 137 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 138 [8/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 138 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 139 [6/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 139 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 140 [7/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 140 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 141 [5/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 141 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 142 [6/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 142 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 143 [4/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 143 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 144 [5/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 144 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 145 [3/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 145 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 146 [4/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 146 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 147 [2/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 147 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 148 [3/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 148 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 149 [1/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 149 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 150 [2/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 150 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 151 [1/1] (7.30ns)   --->   "%i3_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 151 'read' 'i3_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 152 [1/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 152 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 154 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i3_addr_read_1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 155 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (7.30ns)   --->   "%i3_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr_1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 156 'read' 'i3_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i3_addr_1_read" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 157 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.42ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 158 'br' 'br_ln90' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.87>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%p = phi i2 %add_ln90, void %for.inc.i.split, i2 0, void %PAD.i.split" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 159 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i2 %p" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 160 'zext' 'zext_ln92_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.86ns)   --->   "%add_ln92_2 = add i17 %mul_ln81, i17 %zext_ln92_3" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 161 'add' 'add_ln92_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln92_4 = zext i17 %add_ln92_2" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 162 'zext' 'zext_ln92_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln92_4" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 163 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i2 %p" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 164 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.54ns)   --->   "%icmp_ln90 = icmp_eq  i2 %p, i2 2" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 165 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.54ns)   --->   "%add_ln90 = add i2 %p, i2 1" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 166 'add' 'add_ln90' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc.i.split, void %for.end.i" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 167 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 169 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.23ns)   --->   "%store_ln92 = store i32 %left, i17 %input_fm_buffer_addr" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 170 'store' 'store_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 171 [1/1] (0.77ns)   --->   "%add_ln93 = add i9 %zext_ln90, i9 257" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 171 'add' 'add_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i9 %add_ln93" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 172 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.86ns)   --->   "%add_ln93_1 = add i17 %mul_ln81, i17 %zext_ln93" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 173 'add' 'add_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i17 %add_ln93_1" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 174 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln93_1" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 175 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %right, i17 %input_fm_buffer_addr_1" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 176 'store' 'store_ln93' <Predicate = (!icmp_ln90)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 177 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 178 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 179 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 180 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 181 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 182 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 183 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 184 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 185 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 186 [1/1] (0.42ns)   --->   "%br_ln97 = br void %load-store-loop.i" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 186 'br' 'br_ln97' <Predicate = true> <Delay = 0.42>

State 24 <SV = 23> <Delay = 1.62>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_60, void %load-store-loop.i.split"   --->   Operation 187 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 188 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.76ns)   --->   "%exitcond257 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 189 'icmp' 'exitcond257' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.76ns)   --->   "%empty_60 = add i8 %loop_index_i, i8 1"   --->   Operation 190 'add' 'empty_60' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond257, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 191 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 2"   --->   Operation 192 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond257)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast147 = zext i9 %arrayidx36612_sum_i"   --->   Operation 193 'zext' 'arrayidx36612_sum_i_cast147' <Predicate = (!exitcond257)> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.86ns)   --->   "%empty_62 = add i17 %mul_ln81, i17 %arrayidx36612_sum_i_cast147" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 194 'add' 'empty_62' <Predicate = (!exitcond257)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln81 = br void %PAD.i" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 195 'br' 'br_ln81' <Predicate = (exitcond257)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 196 [1/1] (7.30ns)   --->   "%i3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i3_addr" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 196 'read' 'i3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%empty_61 = bitcast i32 %i3_addr_read" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 198 'bitcast' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast157 = zext i17 %empty_62" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 199 'zext' 'p_cast157' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast157" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 200 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %empty_61, i17 %input_fm_buffer_addr_2" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 201 'store' 'store_ln86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 202 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 7.30>
ST_27 : Operation 203 [8/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 203 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 4> <Delay = 7.30>
ST_28 : Operation 204 [7/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 204 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 5> <Delay = 7.30>
ST_29 : Operation 205 [6/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 205 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 6> <Delay = 7.30>
ST_30 : Operation 206 [5/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 206 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 7> <Delay = 7.30>
ST_31 : Operation 207 [4/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 207 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 8> <Delay = 7.30>
ST_32 : Operation 208 [3/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 208 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 9> <Delay = 7.30>
ST_33 : Operation 209 [2/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 209 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 10> <Delay = 7.30>
ST_34 : Operation 210 [1/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 210 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 211 [1/1] (0.42ns)   --->   "%br_ln111 = br void %K.i" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 211 'br' 'br_ln111' <Predicate = true> <Delay = 0.42>

State 35 <SV = 11> <Delay = 0.78>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%bin_1 = phi i6 %add_ln111, void %for.inc20.i, i6 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 212 'phi' 'bin_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%bin_1_cast = zext i6 %bin_1" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 213 'zext' 'bin_1_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %bin_1, i2 0" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 214 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i8 %tmp_1" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 215 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.76ns)   --->   "%empty_64 = add i9 %tmp_12_cast, i9 %bin_1_cast" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 216 'add' 'empty_64' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.78ns)   --->   "%icmp_ln111 = icmp_eq  i6 %bin_1, i6 32" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 217 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 218 [1/1] (0.78ns)   --->   "%add_ln111 = add i6 %bin_1, i6 1" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 218 'add' 'add_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %K.i.split, void %KR.preheader" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 219 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 221 'specloopname' 'specloopname_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.42ns)   --->   "%br_ln112 = br void %for.body8.i" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 222 'br' 'br_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.42>
ST_35 : Operation 223 [1/1] (0.42ns)   --->   "%br_ln40 = br void %KR" [src/conv3.cpp:40]   --->   Operation 223 'br' 'br_ln40' <Predicate = (icmp_ln111)> <Delay = 0.42>

State 36 <SV = 12> <Delay = 1.56>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%k = phi i3 %add_ln112, void %for.inc.i22, i3 0, void %K.i.split" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 224 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %k" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 225 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 226 [1/1] (0.77ns)   --->   "%empty_65 = add i9 %empty_64, i9 %k_cast" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 226 'add' 'empty_65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 227 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_65" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 227 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 228 [1/1] (0.00ns)   --->   "%empty_66 = trunc i9 %empty_65" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 228 'trunc' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_66, i2 0" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 229 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (0.78ns)   --->   "%empty_67 = add i10 %p_shl, i10 %p_cast" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 230 'add' 'empty_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 231 [1/1] (0.67ns)   --->   "%icmp_ln112 = icmp_eq  i3 %k, i3 5" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 231 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 232 [1/1] (0.67ns)   --->   "%add_ln112 = add i3 %k, i3 1" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 232 'add' 'add_ln112' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.body8.i.split, void %for.inc20.i" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 233 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 234 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 234 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 235 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.42ns)   --->   "%br_ln114 = br void %load-store-loop.i20" [src/conv3.cpp:114->src/conv3.cpp:37]   --->   Operation 236 'br' 'br_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.42>
ST_36 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln111 = br void %K.i" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 237 'br' 'br_ln111' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 37 <SV = 13> <Delay = 0.78>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "%loop_index_i19 = phi i3 0, void %for.body8.i.split, i3 %empty_69, void %load-store-loop.i20.split"   --->   Operation 238 'phi' 'loop_index_i19' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (0.00ns)   --->   "%loop_index_i19_cast146 = zext i3 %loop_index_i19"   --->   Operation 239 'zext' 'loop_index_i19_cast146' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 240 [1/1] (0.78ns)   --->   "%empty_68 = add i10 %empty_67, i10 %loop_index_i19_cast146" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 240 'add' 'empty_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%p_cast154 = zext i10 %empty_68" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 241 'zext' 'p_cast154' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr = getelementptr i32 %weight_buffer_0, i64 0, i64 %p_cast154" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 242 'getelementptr' 'weight_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.67ns)   --->   "%exitcond3410 = icmp_eq  i3 %loop_index_i19, i3 5"   --->   Operation 243 'icmp' 'exitcond3410' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 244 [1/1] (0.67ns)   --->   "%empty_69 = add i3 %loop_index_i19, i3 1"   --->   Operation 244 'add' 'empty_69' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3410, void %load-store-loop.i20.split, void %for.inc.i22"   --->   Operation 245 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.body8.i" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 246 'br' 'br_ln112' <Predicate = (exitcond3410)> <Delay = 0.00>

State 38 <SV = 14> <Delay = 7.30>
ST_38 : Operation 247 [1/1] (7.30ns)   --->   "%w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w3_addr" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 247 'read' 'w3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 15> <Delay = 1.23>
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 248 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 249 [1/1] (0.00ns)   --->   "%empty_70 = bitcast i32 %w3_addr_read" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 249 'bitcast' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln111 = store i32 %empty_70, i10 %weight_buffer_0_addr" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 250 'store' 'store_ln111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_39 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i20"   --->   Operation 251 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 12> <Delay = 4.03>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i16 %add_ln40_1, void %for.inc62, i16 0, void %KR.preheader" [src/conv3.cpp:40]   --->   Operation 252 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 253 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln40_1, void %for.inc62, i6 0, void %KR.preheader" [src/conv3.cpp:40]   --->   Operation 253 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i11 %select_ln42_2, void %for.inc62, i11 0, void %KR.preheader" [src/conv3.cpp:42]   --->   Operation 254 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "%r = phi i3 %select_ln42_1, void %for.inc62, i3 0, void %KR.preheader" [src/conv3.cpp:42]   --->   Operation 255 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 256 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln43, void %for.inc62, i8 0, void %KR.preheader" [src/conv3.cpp:43]   --->   Operation 256 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 257 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp_eq  i16 %indvar_flatten22, i16 40800" [src/conv3.cpp:40]   --->   Operation 257 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 258 [1/1] (0.85ns)   --->   "%add_ln40_1 = add i16 %indvar_flatten22, i16 1" [src/conv3.cpp:40]   --->   Operation 258 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc62, void %RELU.0.i.preheader" [src/conv3.cpp:40]   --->   Operation 259 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 260 [1/1] (0.78ns)   --->   "%add_ln40 = add i6 %i, i6 1" [src/conv3.cpp:40]   --->   Operation 260 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 261 [1/1] (0.79ns)   --->   "%icmp_ln42 = icmp_eq  i11 %indvar_flatten7, i11 1275" [src/conv3.cpp:42]   --->   Operation 261 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 262 [1/1] (0.20ns)   --->   "%select_ln40 = select i1 %icmp_ln42, i3 0, i3 %r" [src/conv3.cpp:40]   --->   Operation 262 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 263 [1/1] (0.38ns)   --->   "%select_ln40_1 = select i1 %icmp_ln42, i6 %add_ln40, i6 %i" [src/conv3.cpp:40]   --->   Operation 263 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln42, i1 1" [src/conv3.cpp:40]   --->   Operation 264 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 265 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %c, i8 255" [src/conv3.cpp:43]   --->   Operation 265 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 266 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln43, i1 %xor_ln40" [src/conv3.cpp:40]   --->   Operation 266 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 267 [1/1] (0.67ns)   --->   "%add_ln42 = add i3 %select_ln40, i3 1" [src/conv3.cpp:42]   --->   Operation 267 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln40, i1 %icmp_ln42" [src/conv3.cpp:42]   --->   Operation 268 'or' 'or_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 269 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i8 0, i8 %c" [src/conv3.cpp:42]   --->   Operation 269 'select' 'select_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 270 [1/1] (0.20ns)   --->   "%select_ln42_1 = select i1 %and_ln40, i3 %add_ln42, i3 %select_ln40" [src/conv3.cpp:42]   --->   Operation 270 'select' 'select_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 271 [1/1] (0.00ns)   --->   "%select_ln42_1_cast = zext i3 %select_ln42_1" [src/conv3.cpp:42]   --->   Operation 271 'zext' 'select_ln42_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 272 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %select_ln42_1, i8 0" [src/conv3.cpp:42]   --->   Operation 272 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_71 = sub i11 %p_shl1, i11 %select_ln42_1_cast" [src/conv3.cpp:42]   --->   Operation 273 'sub' 'empty_71' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 274 [1/1] (0.00ns)   --->   "%select_ln42_cast = zext i8 %select_ln42" [src/conv3.cpp:42]   --->   Operation 274 'zext' 'select_ln42_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 275 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_72 = add i11 %empty_71, i11 %select_ln42_cast" [src/conv3.cpp:42]   --->   Operation 275 'add' 'empty_72' <Predicate = (!icmp_ln40)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 276 [1/1] (0.00ns)   --->   "%p_cast153 = zext i11 %empty_72" [src/conv3.cpp:42]   --->   Operation 276 'zext' 'p_cast153' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 277 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast153" [src/conv3.cpp:42]   --->   Operation 277 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 278 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 278 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_40 : Operation 279 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln42, i8 1" [src/conv3.cpp:43]   --->   Operation 279 'add' 'add_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 280 [1/1] (0.79ns)   --->   "%add_ln42_1 = add i11 %indvar_flatten7, i11 1" [src/conv3.cpp:42]   --->   Operation 280 'add' 'add_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 281 [1/1] (0.38ns)   --->   "%select_ln42_2 = select i1 %icmp_ln42, i11 1, i11 %add_ln42_1" [src/conv3.cpp:42]   --->   Operation 281 'select' 'select_ln42_2' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 282 [1/1] (0.42ns)   --->   "%br_ln130 = br void %RELU.0.i" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 282 'br' 'br_ln130' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 41 <SV = 13> <Delay = 4.60>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i6 %select_ln40_1" [src/conv3.cpp:53]   --->   Operation 283 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i6 %select_ln40_1" [src/conv3.cpp:53]   --->   Operation 284 'zext' 'zext_ln53_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln40_1, i3 0" [src/conv3.cpp:53]   --->   Operation 285 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln53_8 = zext i9 %tmp_2" [src/conv3.cpp:53]   --->   Operation 286 'zext' 'zext_ln53_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 287 [1/1] (0.77ns)   --->   "%add_ln53 = add i10 %zext_ln53_8, i10 %zext_ln53_7" [src/conv3.cpp:53]   --->   Operation 287 'add' 'add_ln53' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln40_1, i2 0" [src/conv3.cpp:53]   --->   Operation 288 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln53_9 = zext i8 %tmp_4" [src/conv3.cpp:53]   --->   Operation 289 'zext' 'zext_ln53_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.76ns)   --->   "%add_ln53_1 = add i9 %zext_ln53_9, i9 %zext_ln53" [src/conv3.cpp:53]   --->   Operation 290 'add' 'add_ln53_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 291 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 291 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_41 : Operation 292 [2/2] (3.36ns)   --->   "%call_ln53 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i9 %add_ln53_1, i3 %select_ln42_1, i10 %add_ln53, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:53]   --->   Operation 292 'call' 'call_ln53' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 14> <Delay = 0.00>
ST_42 : Operation 293 [1/2] (0.00ns)   --->   "%call_ln53 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i9 %add_ln53_1, i3 %select_ln42_1, i10 %add_ln53, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:53]   --->   Operation 293 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 15> <Delay = 1.23>
ST_43 : Operation 294 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 294 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 295 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40800, i64 40800, i64 40800"   --->   Operation 295 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 296 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv3.cpp:43]   --->   Operation 297 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 298 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 299 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %p_loc_load, i11 %output_fm_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 299 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_43 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln43 = br void %KR" [src/conv3.cpp:43]   --->   Operation 300 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 44 <SV = 13> <Delay = 2.83>
ST_44 : Operation 301 [1/1] (0.00ns)   --->   "%bh_1 = phi i3 %add_ln130, void %for.inc45.1.i, i3 0, void %RELU.0.i.preheader" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 301 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 302 [1/1] (0.67ns)   --->   "%icmp_ln130 = icmp_ult  i3 %bh_1, i3 5" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 302 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 303 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %bh_1" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 304 'zext' 'zext_ln136' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %bh_1, i8 0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 305 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 306 [1/1] (0.79ns)   --->   "%sub_ln136 = sub i11 %tmp_5, i11 %zext_ln136" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 306 'sub' 'sub_ln136' <Predicate = (icmp_ln130)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %bh_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 307 'zext' 'zext_ln130' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 308 [2/2] (2.03ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i11 %sub_ln136, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 308 'call' 'call_ln136' <Predicate = (icmp_ln130)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 309 [1/1] (0.76ns)   --->   "%add_ln133 = add i9 %zext_ln130, i9 %zext_ln126_1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 309 'add' 'add_ln133' <Predicate = (icmp_ln130)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln133, i10 0" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 310 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i19 %shl_ln1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 311 'zext' 'zext_ln133' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 312 [1/1] (0.00ns)   --->   "%shl_ln133_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln133, i2 0" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 312 'bitconcatenate' 'shl_ln133_1' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i11 %shl_ln133_1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 313 'zext' 'zext_ln133_3' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 314 [1/1] (0.88ns)   --->   "%sub_ln133 = sub i20 %zext_ln133, i20 %zext_ln133_3" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 314 'sub' 'sub_ln133' <Predicate = (icmp_ln130)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i20 %sub_ln133" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 315 'sext' 'sext_ln133' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln133_1 = add i64 %sext_ln133, i64 %output_ftmap_read" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 316 'add' 'add_ln133_1' <Predicate = (icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln133_1, i32 2, i32 63" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 317 'partselect' 'trunc_ln5' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i62 %trunc_ln5" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 318 'sext' 'sext_ln143' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 319 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln143" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 319 'getelementptr' 'o_addr' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 45 <SV = 14> <Delay = 7.30>
ST_45 : Operation 320 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 320 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 321 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i11 %sub_ln136, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 322 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 323 [1/1] (7.30ns)   --->   "%empty_73 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 323 'writereq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 324 [1/1] (0.42ns)   --->   "%br_ln143 = br void %load-store-loop.0.i" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 324 'br' 'br_ln143' <Predicate = true> <Delay = 0.42>

State 46 <SV = 15> <Delay = 2.73>
ST_46 : Operation 325 [1/1] (0.00ns)   --->   "%loop_index_0_i = phi i8 0, void %RELU.0.i.split, i8 %empty_75, void %load-store-loop.0.i.split"   --->   Operation 325 'phi' 'loop_index_0_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 326 [1/1] (0.00ns)   --->   "%loop_index_0_i_cast148 = zext i8 %loop_index_0_i"   --->   Operation 326 'zext' 'loop_index_0_i_cast148' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 327 [1/1] (0.79ns)   --->   "%empty_74 = add i11 %sub_ln136, i11 %loop_index_0_i_cast148" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 327 'add' 'empty_74' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 328 [1/1] (0.00ns)   --->   "%p_cast158 = zext i11 %empty_74" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 328 'zext' 'p_cast158' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 329 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast158" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 329 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 330 [1/1] (0.76ns)   --->   "%exitcond6119 = icmp_eq  i8 %loop_index_0_i, i8 255"   --->   Operation 330 'icmp' 'exitcond6119' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 331 [1/1] (0.76ns)   --->   "%empty_75 = add i8 %loop_index_0_i, i8 1"   --->   Operation 331 'add' 'empty_75' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6119, void %load-store-loop.0.i.split, void %for.inc45.0.i"   --->   Operation 332 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 333 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i11 %output_fm_buffer_0_addr_1" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 333 'load' 'output_fm_buffer_0_load_1' <Predicate = (!exitcond6119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_46 : Operation 334 [1/1] (0.00ns)   --->   "%or_ln133 = or i3 %bh_1, i3 1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 334 'or' 'or_ln133' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i3 %or_ln133" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 335 'zext' 'zext_ln133_4' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 336 [1/1] (0.76ns)   --->   "%add_ln133_2 = add i9 %zext_ln133_4, i9 %zext_ln126_1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 336 'add' 'add_ln133_2' <Predicate = (exitcond6119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln133_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln133_2, i10 0" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 337 'bitconcatenate' 'shl_ln133_2' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln133_5 = zext i19 %shl_ln133_2" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 338 'zext' 'zext_ln133_5' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln133_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln133_2, i2 0" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 339 'bitconcatenate' 'shl_ln133_3' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln133_6 = zext i11 %shl_ln133_3" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 340 'zext' 'zext_ln133_6' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 341 [1/1] (0.88ns)   --->   "%sub_ln133_1 = sub i20 %zext_ln133_5, i20 %zext_ln133_6" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 341 'sub' 'sub_ln133_1' <Predicate = (exitcond6119)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i20 %sub_ln133_1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 342 'sext' 'sext_ln133_1' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 343 [1/1] (1.08ns)   --->   "%add_ln133_3 = add i64 %sext_ln133_1, i64 %output_ftmap_read" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 343 'add' 'add_ln133_3' <Predicate = (exitcond6119)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 16> <Delay = 1.23>
ST_47 : Operation 344 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i11 %output_fm_buffer_0_addr_1" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 344 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>

State 48 <SV = 17> <Delay = 7.30>
ST_48 : Operation 345 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 345 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 346 [1/1] (0.00ns)   --->   "%empty_76 = bitcast i32 %output_fm_buffer_0_load_1" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 346 'bitcast' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %o_addr, i32 %empty_76, i4 15" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 347 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i"   --->   Operation 348 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 49 <SV = 16> <Delay = 7.30>
ST_49 : Operation 349 [5/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 349 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 17> <Delay = 7.30>
ST_50 : Operation 350 [4/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 350 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 18> <Delay = 7.30>
ST_51 : Operation 351 [3/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 351 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 19> <Delay = 7.30>
ST_52 : Operation 352 [2/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 352 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 20> <Delay = 7.30>
ST_53 : Operation 353 [1/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 353 'writeresp' 'empty_77' <Predicate = (icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i3 %or_ln133" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 354 'zext' 'zext_ln136_3' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_53 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %or_ln133, i8 0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 355 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_53 : Operation 356 [1/1] (0.79ns)   --->   "%sub_ln136_1 = sub i11 %tmp_6, i11 %zext_ln136_3" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 356 'sub' 'sub_ln136_1' <Predicate = (icmp_ln130)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 357 [1/1] (0.67ns)   --->   "%icmp_ln130_1 = icmp_ult  i3 %or_ln133, i3 5" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 357 'icmp' 'icmp_ln130_1' <Predicate = (icmp_ln130)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 358 'br' 'br_ln130' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_53 : Operation 359 [2/2] (2.03ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU2, i11 %sub_ln136_1, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 359 'call' 'call_ln136' <Predicate = (icmp_ln130 & icmp_ln130_1)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln133_3, i32 2, i32 63" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 360 'partselect' 'trunc_ln143_1' <Predicate = (icmp_ln130 & icmp_ln130_1)> <Delay = 0.00>
ST_53 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln143_1 = sext i62 %trunc_ln143_1" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 361 'sext' 'sext_ln143_1' <Predicate = (icmp_ln130 & icmp_ln130_1)> <Delay = 0.00>
ST_53 : Operation 362 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln143_1" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 362 'getelementptr' 'o_addr_1' <Predicate = (icmp_ln130 & icmp_ln130_1)> <Delay = 0.00>
ST_53 : Operation 363 [1/1] (0.42ns)   --->   "%br_ln65 = br void %BW.0.i.i" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 363 'br' 'br_ln65' <Predicate = (!icmp_ln130_1) | (!icmp_ln130)> <Delay = 0.42>

State 54 <SV = 21> <Delay = 7.30>
ST_54 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU2, i11 %sub_ln136_1, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 364 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 365 [1/1] (7.30ns)   --->   "%empty_78 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 365 'writereq' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 366 [1/1] (0.42ns)   --->   "%br_ln143 = br void %load-store-loop.1.i" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 366 'br' 'br_ln143' <Predicate = true> <Delay = 0.42>

State 55 <SV = 22> <Delay = 2.03>
ST_55 : Operation 367 [1/1] (0.00ns)   --->   "%loop_index_1_i = phi i8 0, void %for.body8.1.i.preheader, i8 %empty_80, void %load-store-loop.1.i.split"   --->   Operation 367 'phi' 'loop_index_1_i' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 368 [1/1] (0.00ns)   --->   "%loop_index_1_i_cast149 = zext i8 %loop_index_1_i"   --->   Operation 368 'zext' 'loop_index_1_i_cast149' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 369 [1/1] (0.79ns)   --->   "%empty_79 = add i11 %sub_ln136_1, i11 %loop_index_1_i_cast149" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 369 'add' 'empty_79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 370 [1/1] (0.00ns)   --->   "%p_cast160 = zext i11 %empty_79" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 370 'zext' 'p_cast160' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 371 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast160" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 371 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 372 [1/1] (0.76ns)   --->   "%exitcond6521 = icmp_eq  i8 %loop_index_1_i, i8 255"   --->   Operation 372 'icmp' 'exitcond6521' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 373 [1/1] (0.76ns)   --->   "%empty_80 = add i8 %loop_index_1_i, i8 1"   --->   Operation 373 'add' 'empty_80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6521, void %load-store-loop.1.i.split, void %for.inc45.1.i"   --->   Operation 374 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 375 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_2 = load i11 %output_fm_buffer_0_addr_2" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 375 'load' 'output_fm_buffer_0_load_2' <Predicate = (!exitcond6521)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_55 : Operation 376 [1/1] (0.67ns)   --->   "%add_ln130 = add i3 %bh_1, i3 2" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 376 'add' 'add_ln130' <Predicate = (exitcond6521)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 23> <Delay = 1.23>
ST_56 : Operation 377 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_2 = load i11 %output_fm_buffer_0_addr_2" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 377 'load' 'output_fm_buffer_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>

State 57 <SV = 24> <Delay = 7.30>
ST_57 : Operation 378 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 378 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 379 [1/1] (0.00ns)   --->   "%empty_81 = bitcast i32 %output_fm_buffer_0_load_2" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 379 'bitcast' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 380 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %o_addr_1, i32 %empty_81, i4 15" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 380 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 381 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 58 <SV = 23> <Delay = 7.30>
ST_58 : Operation 382 [5/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 382 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 24> <Delay = 7.30>
ST_59 : Operation 383 [4/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 383 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 25> <Delay = 7.30>
ST_60 : Operation 384 [3/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 384 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 26> <Delay = 7.30>
ST_61 : Operation 385 [2/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 385 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 27> <Delay = 7.30>
ST_62 : Operation 386 [1/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 386 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln130 = br void %RELU.0.i" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 387 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>

State 63 <SV = 21> <Delay = 0.79>
ST_63 : Operation 388 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln65_2, void %for.inc13.2.i.i, i3 0, void %for.end50.i" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 388 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %h" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 389 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %h, i8 0" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 390 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 391 [1/1] (0.79ns)   --->   "%sub_ln69 = sub i11 %tmp_7, i11 %zext_ln69" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 391 'sub' 'sub_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 392 [1/1] (0.67ns)   --->   "%icmp_ln65 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 392 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %BW.0.i.i.split" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 393 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 394 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 394 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 395 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 395 'specloopname' 'specloopname_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 396 [1/1] (0.42ns)   --->   "%br_ln67 = br void %for.inc.0.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 396 'br' 'br_ln67' <Predicate = (icmp_ln65)> <Delay = 0.42>

State 64 <SV = 22> <Delay = 2.03>
ST_64 : Operation 397 [1/1] (0.00ns)   --->   "%w = phi i8 %add_ln67, void %for.inc.0.i.i.split, i8 0, void %BW.0.i.i.split" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 397 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i8 %w" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 398 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 399 [1/1] (0.79ns)   --->   "%add_ln69 = add i11 %sub_ln69, i11 %zext_ln69_1" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 399 'add' 'add_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i11 %add_ln69" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 400 'zext' 'zext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 401 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_3 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln69_2" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 401 'getelementptr' 'output_fm_buffer_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 402 [1/1] (0.76ns)   --->   "%icmp_ln67 = icmp_eq  i8 %w, i8 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 402 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 403 [1/1] (0.76ns)   --->   "%add_ln67 = add i8 %w, i8 1" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 403 'add' 'add_ln67' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc.0.i.i.split, void %for.inc13.0.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 404 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 405 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 405 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 406 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 406 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 407 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 0, i11 %output_fm_buffer_0_addr_3" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 407 'store' 'store_ln69' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_64 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.0.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 408 'br' 'br_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 409 [1/1] (0.67ns)   --->   "%add_ln65 = add i3 %h, i3 1" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 409 'add' 'add_ln65' <Predicate = (icmp_ln67)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i3 %add_ln65" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 410 'zext' 'zext_ln69_3' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln65, i8 0" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 411 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 412 [1/1] (0.79ns)   --->   "%sub_ln69_1 = sub i11 %tmp_8, i11 %zext_ln69_3" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 412 'sub' 'sub_ln69_1' <Predicate = (icmp_ln67)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 413 [1/1] (0.42ns)   --->   "%br_ln67 = br void %for.inc.1.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 413 'br' 'br_ln67' <Predicate = (icmp_ln67)> <Delay = 0.42>

State 65 <SV = 23> <Delay = 2.03>
ST_65 : Operation 414 [1/1] (0.00ns)   --->   "%w_3 = phi i8 %add_ln67_1, void %for.inc.1.i.i.split, i8 0, void %for.inc13.0.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 414 'phi' 'w_3' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln69_4 = zext i8 %w_3" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 415 'zext' 'zext_ln69_4' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 416 [1/1] (0.79ns)   --->   "%add_ln69_3 = add i11 %sub_ln69_1, i11 %zext_ln69_4" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 416 'add' 'add_ln69_3' <Predicate = (icmp_ln65)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln69_5 = zext i11 %add_ln69_3" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 417 'zext' 'zext_ln69_5' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 418 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_4 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln69_5" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 418 'getelementptr' 'output_fm_buffer_0_addr_4' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 419 [1/1] (0.76ns)   --->   "%icmp_ln67_1 = icmp_eq  i8 %w_3, i8 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 419 'icmp' 'icmp_ln67_1' <Predicate = (icmp_ln65)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 420 [1/1] (0.76ns)   --->   "%add_ln67_1 = add i8 %w_3, i8 1" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 420 'add' 'add_ln67_1' <Predicate = (icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67_1, void %for.inc.1.i.i.split, void %for.inc13.1.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 421 'br' 'br_ln67' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 422 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 422 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = (icmp_ln65 & !icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 423 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 423 'specloopname' 'specloopname_ln67' <Predicate = (icmp_ln65 & !icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 424 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 0, i11 %output_fm_buffer_0_addr_4" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 424 'store' 'store_ln69' <Predicate = (icmp_ln65 & !icmp_ln67_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_65 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.1.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 425 'br' 'br_ln67' <Predicate = (icmp_ln65 & !icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 426 [1/1] (0.67ns)   --->   "%add_ln65_1 = add i3 %h, i3 2" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 426 'add' 'add_ln65_1' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln69_6 = zext i3 %add_ln65_1" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 427 'zext' 'zext_ln69_6' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln65_1, i8 0" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 428 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 429 [1/1] (0.79ns)   --->   "%sub_ln69_2 = sub i11 %tmp_9, i11 %zext_ln69_6" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 429 'sub' 'sub_ln69_2' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 430 [1/1] (0.67ns)   --->   "%icmp_ln65_1 = icmp_ult  i3 %add_ln65_1, i3 5" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 430 'icmp' 'icmp_ln65_1' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 431 'br' 'br_ln65' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 432 [1/1] (0.42ns)   --->   "%br_ln69 = br void %for.inc.2.i.i" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 432 'br' 'br_ln69' <Predicate = (icmp_ln65 & icmp_ln67_1 & icmp_ln65_1)> <Delay = 0.42>
ST_65 : Operation 433 [1/1] (0.76ns)   --->   "%add_ln33 = add i8 %h_3, i8 5" [src/conv3.cpp:33]   --->   Operation 433 'add' 'add_ln33' <Predicate = (icmp_ln67_1 & !icmp_ln65_1) | (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 434 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 %add_ln33, i8 %h_2" [src/conv3.cpp:33]   --->   Operation 434 'store' 'store_ln33' <Predicate = (icmp_ln67_1 & !icmp_ln65_1) | (!icmp_ln65)> <Delay = 0.42>
ST_65 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln33 = br void %TILE_IN" [src/conv3.cpp:33]   --->   Operation 435 'br' 'br_ln33' <Predicate = (icmp_ln67_1 & !icmp_ln65_1) | (!icmp_ln65)> <Delay = 0.00>

State 66 <SV = 24> <Delay = 2.03>
ST_66 : Operation 436 [1/1] (0.00ns)   --->   "%w_4 = phi i8 %add_ln67_2, void %for.inc.2.i.i.split, i8 0, void %for.inc.2.i.i.preheader" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 436 'phi' 'w_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln69_7 = zext i8 %w_4" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 437 'zext' 'zext_ln69_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 438 [1/1] (0.79ns)   --->   "%add_ln69_4 = add i11 %sub_ln69_2, i11 %zext_ln69_7" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 438 'add' 'add_ln69_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln69_8 = zext i11 %add_ln69_4" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 439 'zext' 'zext_ln69_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 440 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_5 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln69_8" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 440 'getelementptr' 'output_fm_buffer_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 441 [1/1] (0.76ns)   --->   "%icmp_ln67_2 = icmp_eq  i8 %w_4, i8 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 441 'icmp' 'icmp_ln67_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 442 [1/1] (0.76ns)   --->   "%add_ln67_2 = add i8 %w_4, i8 1" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 442 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67_2, void %for.inc.2.i.i.split, void %for.inc13.2.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 443 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 444 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 444 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_66 : Operation 445 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 445 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_66 : Operation 446 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 0, i11 %output_fm_buffer_0_addr_5" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 446 'store' 'store_ln69' <Predicate = (!icmp_ln67_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_66 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.2.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 447 'br' 'br_ln67' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_66 : Operation 448 [1/1] (0.67ns)   --->   "%add_ln65_2 = add i3 %h, i3 3" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 448 'add' 'add_ln65_2' <Predicate = (icmp_ln67_2)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln65 = br void %BW.0.i.i" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 449 'br' 'br_ln65' <Predicate = (icmp_ln67_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [11]  (0.000 ns)
	'store' operation ('store_ln33', src/conv3.cpp:33) of constant 0 on local variable 'h' [23]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv3.cpp:33) on local variable 'h' [26]  (0.000 ns)
	'icmp' operation ('icmp_ln33', src/conv3.cpp:33) [27]  (0.765 ns)

 <State 3>: 0.924ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/conv3.cpp:80->src/conv3.cpp:36) with incoming values : ('add_ln80_1', src/conv3.cpp:80->src/conv3.cpp:36) [37]  (0.000 ns)
	'add' operation ('add_ln80_1', src/conv3.cpp:80->src/conv3.cpp:36) [38]  (0.924 ns)

 <State 4>: 5.550ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv3.cpp:84->src/conv3.cpp:36) with incoming values : ('add_ln81', src/conv3.cpp:81->src/conv3.cpp:36) [52]  (0.000 ns)
	'add' operation ('add_ln84', src/conv3.cpp:84->src/conv3.cpp:36) [63]  (0.797 ns)
	'add' operation ('add_ln84_1', src/conv3.cpp:84->src/conv3.cpp:36) [65]  (0.765 ns)
	'icmp' operation ('icmp_ln56', src/srcnn.cpp:56->src/conv3.cpp:84->src/conv3.cpp:36) [67]  (0.787 ns)
	'or' operation ('or_ln55', src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36) [70]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36) [71]  (0.403 ns)
	'sub' operation ('sub_ln86', src/conv3.cpp:86->src/conv3.cpp:36) [75]  (0.894 ns)
	'add' operation ('add_ln86', src/conv3.cpp:86->src/conv3.cpp:36) [77]  (0.000 ns)
	'add' operation ('add_ln86_1', src/conv3.cpp:86->src/conv3.cpp:36) [78]  (0.819 ns)
	'add' operation ('add_ln87', src/conv3.cpp:87->src/conv3.cpp:36) [85]  (1.085 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [82]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [82]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [82]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [82]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [82]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [82]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [82]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [82]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_read_1', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [83]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_1_read', src/conv3.cpp:87->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:87->src/conv3.cpp:36) [90]  (7.300 ns)

 <State 15>: 2.876ns
The critical path consists of the following:
	'phi' operation ('p', src/conv3.cpp:90->src/conv3.cpp:36) with incoming values : ('add_ln90', src/conv3.cpp:90->src/conv3.cpp:36) [94]  (0.000 ns)
	'add' operation ('add_ln93', src/conv3.cpp:93->src/conv3.cpp:36) [107]  (0.776 ns)
	'add' operation ('add_ln93_1', src/conv3.cpp:93->src/conv3.cpp:36) [109]  (0.863 ns)
	'getelementptr' operation ('input_fm_buffer_addr_1', src/conv3.cpp:93->src/conv3.cpp:36) [111]  (0.000 ns)
	'store' operation ('store_ln93', src/conv3.cpp:93->src/conv3.cpp:36) of variable 'right', src/conv3.cpp:87->src/conv3.cpp:36 on array 'input_fm_buffer' [112]  (1.237 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:97->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:97->src/conv3.cpp:36) [115]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:97->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:97->src/conv3.cpp:36) [115]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:97->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:97->src/conv3.cpp:36) [115]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:97->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:97->src/conv3.cpp:36) [115]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:97->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:97->src/conv3.cpp:36) [115]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:97->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:97->src/conv3.cpp:36) [115]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:97->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:97->src/conv3.cpp:36) [115]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:97->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:97->src/conv3.cpp:36) [115]  (7.300 ns)

 <State 24>: 1.628ns
The critical path consists of the following:
	'phi' operation ('loop_index_i') with incoming values : ('empty_60') [118]  (0.000 ns)
	'add' operation ('arrayidx36612_sum_i') [127]  (0.765 ns)
	'add' operation ('empty_62', src/conv3.cpp:81->src/conv3.cpp:36) [129]  (0.863 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_read', src/conv3.cpp:86->src/conv3.cpp:36) on port 'i3' (src/conv3.cpp:86->src/conv3.cpp:36) [125]  (7.300 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln86', src/conv3.cpp:86->src/conv3.cpp:36) of variable 'empty_61', src/conv3.cpp:86->src/conv3.cpp:36 on array 'input_fm_buffer' [132]  (1.237 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv3.cpp:111->src/conv3.cpp:37) on port 'w3' (src/conv3.cpp:111->src/conv3.cpp:37) [139]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv3.cpp:111->src/conv3.cpp:37) on port 'w3' (src/conv3.cpp:111->src/conv3.cpp:37) [139]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv3.cpp:111->src/conv3.cpp:37) on port 'w3' (src/conv3.cpp:111->src/conv3.cpp:37) [139]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv3.cpp:111->src/conv3.cpp:37) on port 'w3' (src/conv3.cpp:111->src/conv3.cpp:37) [139]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv3.cpp:111->src/conv3.cpp:37) on port 'w3' (src/conv3.cpp:111->src/conv3.cpp:37) [139]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv3.cpp:111->src/conv3.cpp:37) on port 'w3' (src/conv3.cpp:111->src/conv3.cpp:37) [139]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv3.cpp:111->src/conv3.cpp:37) on port 'w3' (src/conv3.cpp:111->src/conv3.cpp:37) [139]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv3.cpp:111->src/conv3.cpp:37) on port 'w3' (src/conv3.cpp:111->src/conv3.cpp:37) [139]  (7.300 ns)

 <State 35>: 0.781ns
The critical path consists of the following:
	'phi' operation ('bin', src/conv3.cpp:111->src/conv3.cpp:37) with incoming values : ('add_ln111', src/conv3.cpp:111->src/conv3.cpp:37) [142]  (0.000 ns)
	'icmp' operation ('icmp_ln111', src/conv3.cpp:111->src/conv3.cpp:37) [147]  (0.781 ns)

 <State 36>: 1.563ns
The critical path consists of the following:
	'phi' operation ('k', src/conv3.cpp:112->src/conv3.cpp:37) with incoming values : ('add_ln112', src/conv3.cpp:112->src/conv3.cpp:37) [155]  (0.000 ns)
	'add' operation ('empty_65', src/conv3.cpp:111->src/conv3.cpp:37) [157]  (0.776 ns)
	'add' operation ('empty_67', src/conv3.cpp:111->src/conv3.cpp:37) [161]  (0.787 ns)

 <State 37>: 0.787ns
The critical path consists of the following:
	'phi' operation ('loop_index_i19') with incoming values : ('empty_69') [170]  (0.000 ns)
	'add' operation ('empty_68', src/conv3.cpp:111->src/conv3.cpp:37) [172]  (0.787 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('w3_addr_read', src/conv3.cpp:111->src/conv3.cpp:37) on port 'w3' (src/conv3.cpp:111->src/conv3.cpp:37) [180]  (7.300 ns)

 <State 39>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln111', src/conv3.cpp:111->src/conv3.cpp:37) of variable 'empty_70', src/conv3.cpp:111->src/conv3.cpp:37 on array 'weight_buffer_0' [182]  (1.237 ns)

 <State 40>: 4.038ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', src/conv3.cpp:42) with incoming values : ('select_ln42_2', src/conv3.cpp:42) [193]  (0.000 ns)
	'icmp' operation ('icmp_ln42', src/conv3.cpp:42) [203]  (0.798 ns)
	'select' operation ('select_ln40', src/conv3.cpp:40) [204]  (0.208 ns)
	'add' operation ('add_ln42', src/conv3.cpp:42) [217]  (0.673 ns)
	'select' operation ('select_ln42_1', src/conv3.cpp:42) [221]  (0.208 ns)
	'sub' operation ('empty_71', src/conv3.cpp:42) [224]  (0.000 ns)
	'add' operation ('empty_72', src/conv3.cpp:42) [226]  (0.914 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr', src/conv3.cpp:42) [228]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load', src/conv3.cpp:53) on array 'output_fm_buffer_0' [230]  (1.237 ns)

 <State 41>: 4.602ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load', src/conv3.cpp:53) on array 'output_fm_buffer_0' [230]  (1.237 ns)
	'call' operation ('call_ln53', src/conv3.cpp:53) to 'conv3_Pipeline_KR_KC' [231]  (3.365 ns)

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 1.237ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [232]  (0.000 ns)
	'store' operation ('store_ln53', src/conv3.cpp:53) of variable 'p_loc_load' on array 'output_fm_buffer_0' [233]  (1.237 ns)

 <State 44>: 2.833ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv3.cpp:130->src/conv3.cpp:58) with incoming values : ('add_ln130', src/conv3.cpp:130->src/conv3.cpp:58) [241]  (0.000 ns)
	'sub' operation ('sub_ln136', src/conv3.cpp:136->src/conv3.cpp:58) [247]  (0.798 ns)
	'call' operation ('call_ln136', src/conv3.cpp:136->src/conv3.cpp:58) to 'conv3_Pipeline_RELU' [251]  (2.035 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_73', src/conv3.cpp:143->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:143->src/conv3.cpp:58) [263]  (7.300 ns)

 <State 46>: 2.734ns
The critical path consists of the following:
	'or' operation ('or_ln133', src/conv3.cpp:133->src/conv3.cpp:58) [281]  (0.000 ns)
	'add' operation ('add_ln133_2', src/conv3.cpp:133->src/conv3.cpp:58) [283]  (0.765 ns)
	'sub' operation ('sub_ln133_1', src/conv3.cpp:133->src/conv3.cpp:58) [288]  (0.884 ns)
	'add' operation ('add_ln133_3', src/conv3.cpp:133->src/conv3.cpp:58) [290]  (1.085 ns)

 <State 47>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:136->src/conv3.cpp:58) on array 'output_fm_buffer_0' [276]  (1.237 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln143', src/conv3.cpp:143->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:143->src/conv3.cpp:58) [278]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_77', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [291]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_77', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [291]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_77', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [291]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_77', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [291]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_77', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [291]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_78', src/conv3.cpp:143->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:143->src/conv3.cpp:58) [302]  (7.300 ns)

 <State 55>: 2.035ns
The critical path consists of the following:
	'phi' operation ('loop_index_1_i') with incoming values : ('empty_80') [305]  (0.000 ns)
	'add' operation ('empty_79', src/conv3.cpp:136->src/conv3.cpp:58) [307]  (0.798 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_2', src/conv3.cpp:136->src/conv3.cpp:58) [309]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load_2', src/conv3.cpp:136->src/conv3.cpp:58) on array 'output_fm_buffer_0' [315]  (1.237 ns)

 <State 56>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load_2', src/conv3.cpp:136->src/conv3.cpp:58) on array 'output_fm_buffer_0' [315]  (1.237 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln143', src/conv3.cpp:143->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:143->src/conv3.cpp:58) [317]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_82', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [320]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_82', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [320]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_82', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [320]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_82', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [320]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_82', src/conv3.cpp:130->src/conv3.cpp:58) on port 'o' (src/conv3.cpp:130->src/conv3.cpp:58) [320]  (7.300 ns)

 <State 63>: 0.798ns
The critical path consists of the following:
	'phi' operation ('h', src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58) with incoming values : ('add_ln65_2', src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58) [326]  (0.000 ns)
	'sub' operation ('sub_ln69', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) [329]  (0.798 ns)

 <State 64>: 2.035ns
The critical path consists of the following:
	'phi' operation ('w', src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58) with incoming values : ('add_ln67', src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58) [337]  (0.000 ns)
	'add' operation ('add_ln69', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) [339]  (0.798 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_3', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) [341]  (0.000 ns)
	'store' operation ('store_ln69', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) of constant 0 on array 'output_fm_buffer_0' [348]  (1.237 ns)

 <State 65>: 2.035ns
The critical path consists of the following:
	'phi' operation ('w', src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58) with incoming values : ('add_ln67_1', src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58) [357]  (0.000 ns)
	'add' operation ('add_ln69_3', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) [359]  (0.798 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_4', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) [361]  (0.000 ns)
	'store' operation ('store_ln69', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) of constant 0 on array 'output_fm_buffer_0' [368]  (1.237 ns)

 <State 66>: 2.035ns
The critical path consists of the following:
	'phi' operation ('w', src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58) with incoming values : ('add_ln67_2', src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58) [380]  (0.000 ns)
	'add' operation ('add_ln69_4', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) [382]  (0.798 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_5', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) [384]  (0.000 ns)
	'store' operation ('store_ln69', src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58) of constant 0 on array 'output_fm_buffer_0' [391]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
