INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arm-33/Desktop/mini_project/mini_project.gen/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arm-33/Desktop/mini_project/mini_project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/decoder_2_to_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2_to_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/mux_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
