0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/serdes/serdes.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/serdes/serdes.srcs/sim_1/new/serdes_tb.sv,1699940966,systemVerilog,,,,serdes_tb,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/serdes/serdes.srcs/sources_1/new/serdes.sv,1699940790,systemVerilog,,C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/serdes/serdes.srcs/sim_1/new/serdes_tb.sv,,serdes,,uvm,,,,,,
