// Seed: 3556156523
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input reg id_3,
    input id_4
);
  logic id_5;
  always id_2 <= id_3;
  genvar id_6;
endmodule
