static unsigned int aio_iiro_16_read_inputs(struct comedi_device *dev)\r\n{\r\nunsigned int val;\r\nval = inb(dev->iobase + AIO_IIRO_16_INPUT_0_7);\r\nval |= inb(dev->iobase + AIO_IIRO_16_INPUT_8_15) << 8;\r\nreturn val;\r\n}\r\nstatic irqreturn_t aio_iiro_16_cos(int irq, void *d)\r\n{\r\nstruct comedi_device *dev = d;\r\nstruct comedi_subdevice *s = dev->read_subdev;\r\nunsigned int status;\r\nunsigned int val;\r\nstatus = inb(dev->iobase + AIO_IIRO_16_STATUS);\r\nif (!(status & AIO_IIRO_16_STATUS_IRQE))\r\nreturn IRQ_NONE;\r\nval = aio_iiro_16_read_inputs(dev);\r\nval |= (status << 16);\r\ncomedi_buf_write_samples(s, &val, 1);\r\ncomedi_handle_events(dev, s);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic void aio_iiro_enable_irq(struct comedi_device *dev, bool enable)\r\n{\r\nif (enable)\r\ninb(dev->iobase + AIO_IIRO_16_IRQ);\r\nelse\r\noutb(0, dev->iobase + AIO_IIRO_16_IRQ);\r\n}\r\nstatic int aio_iiro_16_cos_cancel(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\naio_iiro_enable_irq(dev, false);\r\nreturn 0;\r\n}\r\nstatic int aio_iiro_16_cos_cmd(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\naio_iiro_enable_irq(dev, true);\r\nreturn 0;\r\n}\r\nstatic int aio_iiro_16_cos_cmdtest(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nint err = 0;\r\nerr |= comedi_check_trigger_src(&cmd->start_src, TRIG_NOW);\r\nerr |= comedi_check_trigger_src(&cmd->scan_begin_src, TRIG_EXT);\r\nerr |= comedi_check_trigger_src(&cmd->convert_src, TRIG_FOLLOW);\r\nerr |= comedi_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);\r\nerr |= comedi_check_trigger_src(&cmd->stop_src, TRIG_NONE);\r\nif (err)\r\nreturn 1;\r\nerr |= comedi_check_trigger_arg_is(&cmd->start_arg, 0);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, 0);\r\nerr |= comedi_check_trigger_arg_is(&cmd->convert_arg, 0);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_end_arg,\r\ncmd->chanlist_len);\r\nerr |= comedi_check_trigger_arg_is(&cmd->stop_arg, 0);\r\nif (err)\r\nreturn 3;\r\nreturn 0;\r\n}\r\nstatic int aio_iiro_16_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nif (comedi_dio_update_state(s, data)) {\r\noutb(s->state & 0xff, dev->iobase + AIO_IIRO_16_RELAY_0_7);\r\noutb((s->state >> 8) & 0xff,\r\ndev->iobase + AIO_IIRO_16_RELAY_8_15);\r\n}\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic int aio_iiro_16_di_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\ndata[1] = aio_iiro_16_read_inputs(dev);\r\nreturn insn->n;\r\n}\r\nstatic int aio_iiro_16_attach(struct comedi_device *dev,\r\nstruct comedi_devconfig *it)\r\n{\r\nstruct comedi_subdevice *s;\r\nint ret;\r\nret = comedi_request_region(dev, it->options[0], 0x8);\r\nif (ret)\r\nreturn ret;\r\naio_iiro_enable_irq(dev, false);\r\nif ((1 << it->options[1]) & 0xdcfc) {\r\nret = request_irq(it->options[1], aio_iiro_16_cos, 0,\r\ndev->board_name, dev);\r\nif (ret == 0)\r\ndev->irq = it->options[1];\r\n}\r\nret = comedi_alloc_subdevices(dev, 2);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 16;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = aio_iiro_16_do_insn_bits;\r\ns->state = inb(dev->iobase + AIO_IIRO_16_RELAY_0_7) |\r\n(inb(dev->iobase + AIO_IIRO_16_RELAY_8_15) << 8);\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 16;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = aio_iiro_16_di_insn_bits;\r\nif (dev->irq) {\r\ndev->read_subdev = s;\r\ns->subdev_flags |= SDF_CMD_READ | SDF_LSAMPL;\r\ns->len_chanlist = 1;\r\ns->do_cmdtest = aio_iiro_16_cos_cmdtest;\r\ns->do_cmd = aio_iiro_16_cos_cmd;\r\ns->cancel = aio_iiro_16_cos_cancel;\r\n}\r\nreturn 0;\r\n}
