{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716964547963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716964547963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 13:35:47 2024 " "Processing started: Wed May 29 13:35:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716964547963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964547963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RicsV_Pipelined -c RicsV_Pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off RicsV_Pipelined -c RicsV_Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964547963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716964548278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716964548278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ricsv_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file ricsv_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 RicsV_Pipelined " "Found entity 1: RicsV_Pipelined" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Memory2 " "Found entity 1: Mux_Memory2" {  } { { "Mux_Memory2.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/Mux_Memory2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ImmExt RicsV_Pipelined.v(129) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(129): created implicit net for \"ImmExt\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite RicsV_Pipelined.v(135) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(135): created implicit net for \"RegWrite\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite RicsV_Pipelined.v(136) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(136): created implicit net for \"MemWrite\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Jump RicsV_Pipelined.v(137) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(137): created implicit net for \"Jump\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Branch RicsV_Pipelined.v(138) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(138): created implicit net for \"Branch\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrc RicsV_Pipelined.v(139) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(139): created implicit net for \"ALUSrc\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ResultSrc RicsV_Pipelined.v(140) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(140): created implicit net for \"ResultSrc\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUControl RicsV_Pipelined.v(141) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(141): created implicit net for \"ALUControl\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCplus4_E RicsV_Pipelined.v(153) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(153): created implicit net for \"PCplus4_E\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUResult RicsV_Pipelined.v(220) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(220): created implicit net for \"ALUResult\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mux_Register_out RicsV_Pipelined.v(221) " "Verilog HDL Implicit Net warning at RicsV_Pipelined.v(221): created implicit net for \"Mux_Register_out\"" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RicsV_Pipelined " "Elaborating entity \"RicsV_Pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716964554319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"PC:pc_inst\"" {  } { { "RicsV_Pipelined.v" "pc_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554349 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.v 1 1 " "Using design file instruction_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:imem_inst " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:imem_inst\"" {  } { { "RicsV_Pipelined.v" "imem_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k instruction_memory.v(11) " "Verilog HDL Always Construct warning at instruction_memory.v(11): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[0\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[0\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[0\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[0\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[0\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[0\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[0\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[0\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[0\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[1\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[1\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[1\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[1\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[1\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[1\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[1\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[1\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[1\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[2\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[2\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[2\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[2\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[2\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[2\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[2\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[2\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[2\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[3\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[3\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[3\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[3\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[3\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[3\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[3\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[3\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[3\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[4\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[4\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[4\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[4\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[4\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[4\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554367 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[4\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[4\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[4\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[5\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[5\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[5\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[5\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[5\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[5\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[5\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[5\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[5\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[6\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[6\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[6\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[6\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[6\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[6\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[6\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[6\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[6\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[7\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[7\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[7\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[7\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[7\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[7\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[7\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[7\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[7\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[8\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[8\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[8\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[8\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[8\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[8\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[8\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[8\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[8\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[9\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[9\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[9\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[9\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[9\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[9\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[9\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[9\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[9\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[10\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[10\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[10\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[10\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[10\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[10\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[10\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[10\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[11\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[11\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[11\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[11\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[11\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[11\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[11\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554368 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[11\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[12\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[12\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[12\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[12\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[12\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[12\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[12\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[12\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[13\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[13\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[13\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[13\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[13\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[13\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[13\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[13\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[14\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[14\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[14\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[14\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[14\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[14\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[14\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[14\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[15\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[15\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[15\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[15\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[15\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[15\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[15\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[15\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[16\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[16\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[16\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[16\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[16\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[16\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[16\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[16\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[17\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[17\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[17\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[17\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[17\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[17\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[17\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[17\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[18\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[18\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[18\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[18\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[18\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[18\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[18\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[18\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[19\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554369 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[19\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[19\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[19\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[19\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[19\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[19\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[19\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[20\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[20\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[20\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[20\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[20\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[20\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[20\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[20\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[21\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[21\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[21\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[21\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[21\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[21\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[21\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[21\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[22\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[22\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[22\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[22\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[22\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[22\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[22\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[22\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[23\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[23\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[23\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[23\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[23\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[23\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[23\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[23\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[24\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[24\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[24\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[24\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[24\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[24\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[24\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[24\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[25\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[25\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[25\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[25\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[25\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[25\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[25\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[25\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[26\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[26\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[26\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554370 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[26\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[26\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[26\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[26\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[26\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[27\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[27\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[27\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[27\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[27\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[27\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[27\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[27\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[28\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[28\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[28\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[28\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[28\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[28\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[28\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[28\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[29\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[29\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[29\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[29\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[29\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[29\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[29\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[29\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[30\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[30\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[30\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[30\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[30\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[30\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[30\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[30\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[31\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[31\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[31\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[31\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[31\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[31\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[31\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[31\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[32\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[32\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[32\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[32\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[32\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[32\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[32\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[32\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[33\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[33\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[33\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[33\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[33\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[33\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554371 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[33\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[33\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[34\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[34\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[34\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[34\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[34\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[34\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[34\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[34\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[35\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[35\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[35\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[35\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[35\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[35\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[35\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[35\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[36\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[36\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[36\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[36\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[36\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[36\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[36\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[36\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[37\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[37\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[37\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[37\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[37\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[37\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[37\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[37\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[38\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554372 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[38\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[38\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[38\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[38\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[38\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[38\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[38\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[39\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[39\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[39\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[39\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[39\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[39\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[39\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[39\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[40\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[40\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[40\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[40\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[40\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[40\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[40\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[40\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[41\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[41\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[41\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[41\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[41\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[41\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[41\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[41\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[42\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[42\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[42\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[42\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[42\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[42\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[42\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[42\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[43\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[43\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[43\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[43\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[43\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554373 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[43\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[43\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[43\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[44\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[44\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[44\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[44\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[44\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[44\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[44\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[44\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[45\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[45\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[45\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[45\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[45\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[45\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[45\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[45\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[46\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[46\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[46\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[46\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[46\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[46\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[46\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[46\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[47\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[47\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[47\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[47\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[47\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[47\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[47\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[47\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[48\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[48\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[48\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[48\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[48\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[48\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[48\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[48\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[49\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[49\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[49\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[49\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[49\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[49\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[49\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[49\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[50\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[50\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[50\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[50\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[50\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[50\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554374 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[50\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[50\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[51\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[51\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[51\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[51\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[51\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[51\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[51\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[51\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[52\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[52\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[52\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[52\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[52\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[52\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[52\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[52\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[53\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[53\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[53\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[53\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[53\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[53\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[53\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[53\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[54\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[54\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[54\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[54\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[54\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[54\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[54\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[54\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[55\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[55\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[55\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[55\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[55\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[55\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[55\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[55\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[56\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[56\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[56\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[56\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[56\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[56\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[56\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[56\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[57\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[57\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[57\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[57\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[57\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[57\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[57\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[57\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[58\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554375 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[58\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[58\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[58\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[58\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[58\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[58\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[58\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[59\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[59\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[59\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[59\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[59\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[59\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[59\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[59\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[60\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[60\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[60\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[60\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[60\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[60\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[60\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[60\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[61\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[61\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[61\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[61\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[61\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[61\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[61\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[61\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[62\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[62\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[62\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[62\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[62\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[62\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[62\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[62\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[63\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[63\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[63\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[63\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[63\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[63\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[63\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[63\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[64\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[64\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[64\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[64\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[64\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[64\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[64\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[64\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[64\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[65\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[65\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[65\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[65\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554376 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[65\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[65\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[65\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[65\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[65\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[66\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[66\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[66\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[66\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[66\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[66\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[66\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[66\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[66\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[67\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[67\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[67\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[67\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[67\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[67\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[67\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[67\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[67\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[68\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[68\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[68\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[68\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[68\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[68\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[68\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[68\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[68\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[69\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[69\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[69\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[69\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[69\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[69\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[69\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[69\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[69\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[70\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[70\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[70\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[70\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[70\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[70\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[70\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[70\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[70\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[71\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[71\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[71\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[71\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[71\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[71\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[71\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[71\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[71\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[72\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[72\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[72\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[72\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554377 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[72\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[72\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[72\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[72\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[72\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[73\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[73\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[73\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[73\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[73\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[73\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[73\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[73\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[73\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[74\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[74\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[74\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[74\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[74\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[74\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[74\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[74\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[74\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[75\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[75\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[75\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[75\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[75\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[75\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[75\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[75\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[75\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[76\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[76\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[76\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[76\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[76\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[76\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[76\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[76\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[76\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[77\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[77\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[77\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[77\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[77\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[77\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[77\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[77\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[77\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[78\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[78\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[78\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[78\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[78\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[78\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[78\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[78\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[78\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[79\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[79\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[79\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[79\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[79\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[79\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[79\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[79\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[79\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554378 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[80\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[80\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[80\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[80\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[80\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[80\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[80\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[80\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[80\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[81\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[81\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[81\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[81\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[81\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[81\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[81\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[81\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[81\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[82\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[82\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[82\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[82\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[82\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[82\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[82\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[82\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[82\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[83\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[83\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[83\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[83\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[83\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[83\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[83\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[83\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[83\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[84\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[84\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[84\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[84\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[84\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[84\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[84\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[84\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[84\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[85\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[85\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[85\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[85\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[85\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[85\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[85\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[85\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[85\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[86\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[86\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[86\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[86\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554379 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[86\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[86\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[86\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[86\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[86\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[87\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[87\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[87\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[87\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[87\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[87\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[87\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[87\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[87\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[88\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[88\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[88\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[88\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[88\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[88\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[88\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[88\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[88\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[89\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[89\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[89\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[89\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[89\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[89\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[89\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[89\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[89\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[90\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[90\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[90\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[90\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[90\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[90\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[90\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[90\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[90\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[91\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[91\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[91\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[91\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[91\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[91\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[91\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[91\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[91\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[92\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[92\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[92\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[92\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[92\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[92\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[92\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[92\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[92\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[93\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554380 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[93\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[93\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[93\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[93\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[93\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[93\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[93\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[93\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[94\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[94\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[94\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[94\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[94\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[94\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[94\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[94\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[94\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[95\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[95\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[95\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[95\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[95\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[95\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[95\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[95\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[95\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[96\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[96\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[96\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[96\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[96\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[96\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[96\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[96\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[96\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[97\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[97\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[97\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[97\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[97\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[97\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[97\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[97\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[97\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[98\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[98\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[98\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[98\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[98\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[98\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[98\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[98\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[98\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554381 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[99\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[99\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[99\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[99\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[99\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[99\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[99\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[99\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[99\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[100\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[100\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[100\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[100\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[100\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[100\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[100\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[100\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[100\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[101\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[101\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[101\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[101\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[101\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[101\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[101\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[101\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[101\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[102\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[102\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[102\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[102\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[102\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[102\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[102\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[102\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[102\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[103\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[103\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[103\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[103\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[103\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[103\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[103\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[103\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[103\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[104\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[104\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[104\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[104\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[104\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[104\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[104\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[104\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[104\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[105\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[105\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[105\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[105\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[105\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[105\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[105\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554382 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[105\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[105\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[106\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[106\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[106\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[106\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[106\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[106\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[106\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[106\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[106\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[107\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[107\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[107\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[107\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[107\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[107\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[107\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[107\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[107\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[108\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[108\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[108\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[108\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[108\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[108\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[108\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[108\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[108\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[109\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[109\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[109\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[109\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[109\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[109\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[109\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[109\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[109\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[110\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[110\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[110\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[110\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[110\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[110\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[110\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[110\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[110\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[111\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[111\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[111\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[111\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[111\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[111\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[111\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[111\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[111\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[112\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[112\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[112\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[112\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[112\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[112\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[112\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554383 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[112\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[112\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[113\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[113\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[113\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[113\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[113\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[113\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[113\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[113\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[113\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[114\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[114\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[114\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[114\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[114\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[114\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[114\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[114\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[114\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[115\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[115\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[115\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[115\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[115\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[115\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[115\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[115\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[115\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[116\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[116\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[116\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[116\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[116\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[116\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[116\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[116\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[116\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[117\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[117\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[117\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[117\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[117\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[117\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[117\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[117\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[117\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[118\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[118\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[118\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[118\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[118\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[118\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[118\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[118\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[118\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[119\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[119\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[119\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[119\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[119\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[119\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554384 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[119\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[119\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[119\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[120\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[120\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[120\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[120\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[120\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[120\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[120\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[120\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[120\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[121\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[121\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[121\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[121\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[121\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[121\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[121\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[121\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[121\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[122\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[122\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[122\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[122\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[122\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[122\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[122\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[122\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[122\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[123\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[123\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[123\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[123\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[123\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[123\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[123\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[123\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[123\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[124\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[124\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[124\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[124\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[124\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[124\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[124\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[124\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[124\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[125\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[125\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[125\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[125\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[125\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[125\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[125\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[125\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[125\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[126\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[126\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[126\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[126\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[126\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[126\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554385 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[126\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[126\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[126\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[127\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[127\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[127\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[127\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[127\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[127\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[127\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[127\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[127\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[128\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[128\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[128\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[128\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[128\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[128\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[128\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[128\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[128\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[129\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[129\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[129\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[129\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[129\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[129\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[129\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[129\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[129\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[130\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[130\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[130\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[130\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[130\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[130\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[130\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[130\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[130\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[131\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[131\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[131\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[131\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[131\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[131\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[131\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[131\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[131\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[132\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[132\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[132\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[132\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[132\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[132\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[132\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[132\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[132\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[133\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[133\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[133\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[133\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554386 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[133\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[133\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[133\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[133\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[133\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[134\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[134\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[134\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[134\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[134\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[134\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[134\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[134\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[134\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[135\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[135\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[135\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[135\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[135\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[135\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[135\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[135\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[135\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[136\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[136\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[136\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[136\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[136\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[136\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[136\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[136\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[136\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[137\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[137\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[137\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[137\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[137\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[137\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[137\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[137\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[137\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[138\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[138\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[138\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[138\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[138\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[138\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[138\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[138\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[138\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[139\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[139\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[139\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[139\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[139\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[139\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[139\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[139\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[139\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[140\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[140\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[140\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[140\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[140\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554387 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[140\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[140\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[140\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[140\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[141\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[141\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[141\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[141\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[141\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[141\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[141\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[141\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[141\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[142\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[142\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[142\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[142\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[142\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[142\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[142\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[142\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[142\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[143\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[143\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[143\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[143\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[143\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[143\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[143\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[143\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[143\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[144\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[144\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[144\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[144\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[144\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[144\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[144\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[144\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[144\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[145\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[145\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[145\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[145\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[145\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[145\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[145\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[145\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[145\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[146\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[146\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[146\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[146\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[146\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[146\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[146\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[146\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[146\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[147\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[147\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554388 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[147\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[147\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[147\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[147\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[147\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[147\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[147\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[148\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[148\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[148\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[148\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[148\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[148\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[148\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[148\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[148\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[149\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[149\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[149\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[149\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[149\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[149\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[149\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[149\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[149\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[150\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[150\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[150\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[150\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[150\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[150\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[150\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[150\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[150\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[151\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[151\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[151\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[151\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[151\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[151\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[151\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[151\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[151\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[152\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[152\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[152\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[152\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[152\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[152\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[152\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[152\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[152\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[153\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[153\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[153\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[153\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554389 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[153\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[153\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[153\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[153\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[153\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[154\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[154\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[154\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[154\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[154\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[154\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[154\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[154\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[154\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[155\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[155\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[155\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[155\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[155\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[155\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[155\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[155\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[155\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[156\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[156\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[156\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[156\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[156\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[156\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[156\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[156\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[156\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[157\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[157\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[157\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[157\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[157\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[157\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[157\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[157\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[157\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[158\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[158\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[158\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[158\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[158\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[158\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[158\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[158\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[158\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[159\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[159\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[159\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[159\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[159\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[159\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[159\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[159\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[159\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[160\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[160\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[160\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554390 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[160\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[160\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[160\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[160\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[160\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[160\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[161\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[161\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[161\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[161\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[161\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[161\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[161\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[161\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[161\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[162\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[162\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[162\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[162\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[162\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[162\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[162\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[162\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[162\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[163\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[163\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[163\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[163\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[163\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[163\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[163\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[163\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[163\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[164\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[164\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[164\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[164\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[164\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[164\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[164\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[164\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[164\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[165\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[165\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[165\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[165\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[165\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[165\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[165\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[165\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[165\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[166\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[166\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[166\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[166\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[166\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[166\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[166\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[166\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[166\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[167\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[167\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[167\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554391 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[167\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[167\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[167\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[167\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[167\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[167\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[168\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[168\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[168\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[168\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[168\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[168\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[168\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[168\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[168\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[169\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[169\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[169\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[169\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[169\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[169\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[169\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[169\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[169\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[170\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[170\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[170\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[170\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[170\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[170\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[170\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[170\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[170\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[171\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[171\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[171\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[171\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[171\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[171\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[171\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[171\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[171\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[172\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[172\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[172\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[172\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[172\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[172\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[172\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[172\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[172\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[173\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[173\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[173\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[173\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[173\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[173\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[173\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[173\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[173\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[174\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[174\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[174\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[174\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554392 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[174\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[174\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[174\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[174\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[174\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[175\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[175\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[175\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[175\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[175\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[175\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[175\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[175\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[175\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[176\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[176\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[176\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[176\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[176\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[176\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[176\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[176\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[176\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[177\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[177\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[177\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[177\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[177\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[177\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[177\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[177\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[177\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[178\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[178\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[178\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[178\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[178\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[178\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[178\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[178\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[178\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[179\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[179\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[179\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[179\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[179\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[179\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[179\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[179\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[179\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[180\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[180\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[180\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[180\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[180\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[180\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[180\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[180\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[180\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[181\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[181\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[181\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[181\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554393 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[181\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[181\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[181\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[181\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[181\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[182\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[182\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[182\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[182\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[182\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[182\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[182\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[182\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[182\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[183\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[183\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[183\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[183\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[183\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[183\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[183\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[183\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[183\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[184\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[184\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[184\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[184\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[184\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[184\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[184\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[184\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[184\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[185\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[185\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[185\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[185\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[185\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[185\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[185\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[185\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[185\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[186\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[186\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[186\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[186\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[186\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[186\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[186\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[186\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[186\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[187\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[187\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[187\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[187\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[187\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[187\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[187\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[187\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[187\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[188\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[188\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554394 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[188\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[188\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[188\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[188\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[188\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[188\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[188\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[189\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[189\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[189\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[189\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[189\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[189\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[189\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[189\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[189\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[190\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[190\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[190\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[190\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[190\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[190\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[190\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[190\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[190\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[191\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[191\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[191\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[191\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[191\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[191\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[191\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[191\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[191\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[192\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[192\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[192\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[192\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[192\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[192\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[192\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[192\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[192\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[193\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[193\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[193\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[193\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[193\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[193\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[193\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[193\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[193\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[194\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[194\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[194\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[194\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554395 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[194\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[194\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[194\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[194\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[194\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[195\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[195\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[195\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[195\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[195\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[195\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[195\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[195\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[195\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[196\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[196\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[196\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[196\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[196\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[196\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[196\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[196\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[196\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[197\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[197\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[197\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[197\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[197\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[197\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[197\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[197\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[197\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[198\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[198\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[198\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[198\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[198\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[198\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[198\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[198\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[198\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[199\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[199\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[199\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[199\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[199\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[199\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[199\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[199\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[199\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[200\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[200\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[200\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[200\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[200\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[200\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[200\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[200\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[200\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[201\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[201\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[201\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[201\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554396 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[201\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[201\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[201\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[201\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[201\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[202\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[202\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[202\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[202\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[202\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[202\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[202\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[202\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[202\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[203\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[203\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[203\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[203\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[203\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[203\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[203\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[203\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[203\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[204\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[204\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[204\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[204\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[204\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[204\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[204\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[204\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[204\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[205\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[205\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[205\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[205\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[205\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[205\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[205\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[205\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[205\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[206\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[206\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[206\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[206\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[206\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[206\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[206\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[206\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[206\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[207\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[207\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[207\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[207\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[207\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554397 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[207\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[207\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[207\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[207\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[208\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[208\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[208\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[208\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[208\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[208\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[208\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[208\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[208\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[209\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[209\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[209\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[209\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[209\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[209\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[209\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[209\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[209\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[210\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[210\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[210\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[210\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[210\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[210\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[210\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[210\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[210\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[211\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[211\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[211\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[211\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[211\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[211\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[211\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[211\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[211\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[212\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[212\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[212\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[212\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[212\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[212\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[212\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[212\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[212\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[213\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[213\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[213\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[213\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[213\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[213\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554398 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[213\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[213\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[213\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[214\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[214\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[214\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[214\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[214\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[214\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[214\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[214\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[214\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[215\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[215\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[215\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[215\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[215\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[215\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[215\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[215\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[215\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[216\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[216\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[216\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[216\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[216\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[216\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[216\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[216\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[216\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[217\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[217\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[217\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[217\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[217\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[217\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[217\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[217\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[217\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[218\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[218\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[218\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[218\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[218\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[218\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[218\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[218\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[218\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[219\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[219\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[219\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[219\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[219\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[219\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[219\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[219\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[219\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[220\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[220\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[220\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[220\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[220\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554399 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[220\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[220\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[220\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[220\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[221\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[221\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[221\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[221\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[221\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[221\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[221\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[221\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[221\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[222\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[222\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[222\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[222\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[222\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[222\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[222\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[222\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[222\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[223\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[223\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[223\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[223\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[223\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[223\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[223\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[223\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[223\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[224\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[224\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[224\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[224\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[224\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[224\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[224\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[224\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[224\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[225\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[225\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[225\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[225\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[225\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[225\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[225\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[225\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[225\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[226\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[226\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[226\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[226\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[226\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[226\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[226\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[226\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[226\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[227\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[227\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[227\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[227\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554400 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[227\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[227\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[227\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[227\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[227\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[228\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[228\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[228\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[228\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[228\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[228\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[228\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[228\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[228\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[229\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[229\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[229\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[229\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[229\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[229\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[229\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[229\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[229\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[230\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[230\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[230\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[230\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[230\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[230\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[230\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[230\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[230\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[231\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[231\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[231\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[231\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[231\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[231\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[231\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[231\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[231\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[232\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[232\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[232\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[232\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[232\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[232\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[232\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[232\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[232\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[233\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[233\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[233\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[233\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[233\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[233\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[233\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[233\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[233\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[234\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[234\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[234\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554401 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[234\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[234\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[234\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[234\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[234\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[234\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[235\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[235\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[235\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[235\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[235\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[235\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[235\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[235\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[235\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[236\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[236\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[236\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[236\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[236\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[236\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[236\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[236\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[236\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[237\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[237\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[237\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[237\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[237\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[237\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[237\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[237\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[237\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[238\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[238\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[238\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[238\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[238\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[238\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[238\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[238\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[238\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[239\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[239\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[239\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[239\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[239\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[239\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[239\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[239\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[239\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[240\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[240\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[240\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[240\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[240\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[240\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[240\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[240\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[240\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[241\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[241\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554402 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[241\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[241\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[241\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[241\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[241\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[241\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[241\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[242\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[242\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[242\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[242\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[242\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[242\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[242\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[242\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[242\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[243\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[243\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[243\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[243\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[243\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[243\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[243\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[243\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[243\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[244\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[244\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[244\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[244\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[244\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[244\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[244\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[244\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[244\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[245\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[245\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[245\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[245\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[245\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[245\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[245\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[245\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[245\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[246\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[246\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[246\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[246\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[246\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[246\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[246\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[246\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[246\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[247\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[247\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[247\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[247\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[247\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[247\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[247\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[247\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[247\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554403 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[248\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[248\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[248\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[248\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[248\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[248\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[248\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[248\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[248\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[249\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[249\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[249\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[249\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[249\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[249\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[249\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[249\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[249\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[250\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[250\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[250\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[250\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[250\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[250\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[250\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[250\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[250\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[251\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[251\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[251\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[251\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[251\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[251\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[251\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[251\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[251\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[252\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[252\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[252\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[252\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[252\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[252\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[252\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[252\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[252\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[253\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[253\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[253\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[253\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[253\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[253\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[253\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[253\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[253\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[254\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[254\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[254\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[254\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[254\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[254\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554404 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[254\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[254\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[254\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[0\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[255\]\[0\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[1\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[255\]\[1\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[2\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[255\]\[2\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[3\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[255\]\[3\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[4\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[255\]\[4\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[5\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[255\]\[5\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[6\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[255\]\[6\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[255\]\[7\] instruction_memory.v(11) " "Inferred latch for \"Imemory\[255\]\[7\]\" at instruction_memory.v(11)" {  } { { "instruction_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554405 "|RicsV_Pipelined|Instruction_Memory:imem_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "if_id.v 1 1 " "Using design file if_id.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "if_id.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/if_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:if_id_inst " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:if_id_inst\"" {  } { { "RicsV_Pipelined.v" "if_id_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pcplus4.v 1 1 " "Using design file pcplus4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCplus4 " "Found entity 1: PCplus4" {  } { { "pcplus4.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/pcplus4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCplus4 PCplus4:pcplus4_inst " "Elaborating entity \"PCplus4\" for hierarchy \"PCplus4:pcplus4_inst\"" {  } { { "RicsV_Pipelined.v" "pcplus4_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.v 1 1 " "Using design file register_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "register_file.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/register_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:regfile_inst " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:regfile_inst\"" {  } { { "RicsV_Pipelined.v" "regfile_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554442 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k register_file.v(18) " "Verilog HDL Always Construct warning at register_file.v(18): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/register_file.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716964554446 "|RicsV_Pipelined|Register_File:regfile_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.v 1 1 " "Using design file control_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554457 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_inst " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_inst\"" {  } { { "RicsV_Pipelined.v" "control_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554458 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc_D control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"ResultSrc_D\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(114) " "Verilog HDL Case Statement warning at control_unit.v(114): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 114 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(152) " "Verilog HDL Case Statement warning at control_unit.v(152): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 152 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(193) " "Verilog HDL Case Statement warning at control_unit.v(193): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 193 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl_D control_unit.v(113) " "Verilog HDL Always Construct warning at control_unit.v(113): inferring latch(es) for variable \"ALUControl_D\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl_D\[0\] control_unit.v(151) " "Inferred latch for \"ALUControl_D\[0\]\" at control_unit.v(151)" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl_D\[1\] control_unit.v(151) " "Inferred latch for \"ALUControl_D\[1\]\" at control_unit.v(151)" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl_D\[2\] control_unit.v(151) " "Inferred latch for \"ALUControl_D\[2\]\" at control_unit.v(151)" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl_D\[3\] control_unit.v(151) " "Inferred latch for \"ALUControl_D\[3\]\" at control_unit.v(151)" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc_D\[0\] control_unit.v(20) " "Inferred latch for \"ResultSrc_D\[0\]\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc_D\[1\] control_unit.v(20) " "Inferred latch for \"ResultSrc_D\[1\]\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554459 "|RicsV_Pipelined|Control_Unit:control_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "immediate_generator.v 1 1 " "Using design file immediate_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generator " "Found entity 1: Immediate_Generator" {  } { { "immediate_generator.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/immediate_generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Generator Immediate_Generator:immgen_inst " "Elaborating entity \"Immediate_Generator\" for hierarchy \"Immediate_Generator:immgen_inst\"" {  } { { "RicsV_Pipelined.v" "immgen_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554470 ""}
{ "Warning" "WSGN_SEARCH_FILE" "id_ex.v 1 1 " "Using design file id_ex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "id_ex.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/id_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:id_ex_inst " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:id_ex_inst\"" {  } { { "RicsV_Pipelined.v" "id_ex_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_srca_e.v 1 1 " "Using design file mux_srca_e.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_SrcA_E " "Found entity 1: Mux_SrcA_E" {  } { { "mux_srca_e.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_srca_e.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_SrcA_E Mux_SrcA_E:mux_srca_e_inst " "Elaborating entity \"Mux_SrcA_E\" for hierarchy \"Mux_SrcA_E:mux_srca_e_inst\"" {  } { { "RicsV_Pipelined.v" "mux_srca_e_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_srcb_e.v 1 1 " "Using design file mux_srcb_e.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_SrcB_E " "Found entity 1: Mux_SrcB_E" {  } { { "mux_srcb_e.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_srcb_e.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_SrcB_E Mux_SrcB_E:mux_srcb_e_inst " "Elaborating entity \"Mux_SrcB_E\" for hierarchy \"Mux_SrcB_E:mux_srcb_e_inst\"" {  } { { "RicsV_Pipelined.v" "mux_srcb_e_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_srcb_e2.v 1 1 " "Using design file mux_srcb_e2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_SrcB_E2 " "Found entity 1: Mux_SrcB_E2" {  } { { "mux_srcb_e2.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_srcb_e2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_SrcB_E2 Mux_SrcB_E2:uSAE " "Elaborating entity \"Mux_SrcB_E2\" for hierarchy \"Mux_SrcB_E2:uSAE\"" {  } { { "RicsV_Pipelined.v" "uSAE" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add_pc.v 1 1 " "Using design file add_pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Add_PC " "Found entity 1: Add_PC" {  } { { "add_pc.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/add_pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_PC Add_PC:addpc_inst " "Elaborating entity \"Add_PC\" for hierarchy \"Add_PC:addpc_inst\"" {  } { { "RicsV_Pipelined.v" "addpc_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_inst\"" {  } { { "RicsV_Pipelined.v" "alu_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex_mem.v 1 1 " "Using design file ex_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "ex_mem.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/ex_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554557 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:ex_mem_inst " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:ex_mem_inst\"" {  } { { "RicsV_Pipelined.v" "ex_mem_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554558 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.v 1 1 " "Using design file data_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Data_memory " "Found entity 1: Data_memory" {  } { { "data_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_memory Data_memory:dmem_inst " "Elaborating entity \"Data_memory\" for hierarchy \"Data_memory:dmem_inst\"" {  } { { "RicsV_Pipelined.v" "dmem_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554570 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k data_memory.v(19) " "Verilog HDL Always Construct warning at data_memory.v(19): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/data_memory.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716964554577 "|RicsV_Pipelined|Data_memory:dmem_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "mem_wb.v 1 1 " "Using design file mem_wb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "mem_wb.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mem_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:mem_wb_inst " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:mem_wb_inst\"" {  } { { "RicsV_Pipelined.v" "mem_wb_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Memory2 Mux_Memory2:mmux_Memory2 " "Elaborating entity \"Mux_Memory2\" for hierarchy \"Mux_Memory2:mmux_Memory2\"" {  } { { "RicsV_Pipelined.v" "mmux_Memory2" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hazard_unit.v 1 1 " "Using design file hazard_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "hazard_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:hazard_unit " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:hazard_unit\"" {  } { { "RicsV_Pipelined.v" "hazard_unit" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard_unit.v(18) " "Verilog HDL assignment warning at hazard_unit.v(18): truncated value with size 2 to match size of target (1)" {  } { { "hazard_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716964554602 "|RicsV_Pipelined|Hazard_Unit:hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard_unit.v(20) " "Verilog HDL assignment warning at hazard_unit.v(20): truncated value with size 2 to match size of target (1)" {  } { { "hazard_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716964554602 "|RicsV_Pipelined|Hazard_Unit:hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard_unit.v(21) " "Verilog HDL assignment warning at hazard_unit.v(21): truncated value with size 2 to match size of target (1)" {  } { { "hazard_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716964554602 "|RicsV_Pipelined|Hazard_Unit:hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard_unit.v(24) " "Verilog HDL assignment warning at hazard_unit.v(24): truncated value with size 2 to match size of target (1)" {  } { { "hazard_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716964554602 "|RicsV_Pipelined|Hazard_Unit:hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard_unit.v(26) " "Verilog HDL assignment warning at hazard_unit.v(26): truncated value with size 2 to match size of target (1)" {  } { { "hazard_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716964554602 "|RicsV_Pipelined|Hazard_Unit:hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard_unit.v(27) " "Verilog HDL assignment warning at hazard_unit.v(27): truncated value with size 2 to match size of target (1)" {  } { { "hazard_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716964554602 "|RicsV_Pipelined|Hazard_Unit:hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ForwardB_E hazard_unit.v(17) " "Verilog HDL Always Construct warning at hazard_unit.v(17): inferring latch(es) for variable \"ForwardB_E\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716964554602 "|RicsV_Pipelined|Hazard_Unit:hazard_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ForwardB_E hazard_unit.v(25) " "Inferred latch for \"ForwardB_E\" at hazard_unit.v(25)" {  } { { "hazard_unit.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964554602 "|RicsV_Pipelined|Hazard_Unit:hazard_unit"}
{ "Warning" "WSGN_SEARCH_FILE" "mux_pc.v 1 1 " "Using design file mux_pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_PC " "Found entity 1: Mux_PC" {  } { { "mux_pc.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716964554613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716964554613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_PC Mux_PC:mux_pc_inst " "Elaborating entity \"Mux_PC\" for hierarchy \"Mux_PC:mux_pc_inst\"" {  } { { "RicsV_Pipelined.v" "mux_pc_inst" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964554613 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554753 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554753 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardA_E\[1\] " "Net \"ForwardA_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardA_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554754 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554754 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554754 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardA_E\[1\] " "Net \"ForwardA_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardA_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554758 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554758 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardA_E\[1\] " "Net \"ForwardA_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardA_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554758 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554758 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554758 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardA_E\[1\] " "Net \"ForwardA_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardA_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554759 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554759 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554759 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardA_E\[1\] " "Net \"ForwardA_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardA_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554760 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554760 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardA_E\[1\] " "Net \"ForwardA_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardA_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554760 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554760 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardA_E\[1\] " "Net \"ForwardA_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardA_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554761 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554761 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardA_E\[1\] " "Net \"ForwardA_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardA_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554762 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554762 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardA_E\[1\] " "Net \"ForwardA_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardA_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554762 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ForwardB_E\[1\] " "Net \"ForwardB_E\[1\]\" is missing source, defaulting to GND" {  } { { "RicsV_Pipelined.v" "ForwardB_E\[1\]" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716964554762 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716964554762 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716964555342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_cur\[0\] GND " "Pin \"PC_cur\[0\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|PC_cur[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_cur\[1\] GND " "Pin \"PC_cur\[1\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|PC_cur[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[2\] GND " "Pin \"Instruction_cur\[2\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[3\] GND " "Pin \"Instruction_cur\[3\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[6\] GND " "Pin \"Instruction_cur\[6\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[9\] GND " "Pin \"Instruction_cur\[9\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[10\] GND " "Pin \"Instruction_cur\[10\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[11\] GND " "Pin \"Instruction_cur\[11\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[12\] GND " "Pin \"Instruction_cur\[12\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[13\] GND " "Pin \"Instruction_cur\[13\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[14\] GND " "Pin \"Instruction_cur\[14\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[17\] GND " "Pin \"Instruction_cur\[17\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[18\] GND " "Pin \"Instruction_cur\[18\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[19\] GND " "Pin \"Instruction_cur\[19\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[24\] GND " "Pin \"Instruction_cur\[24\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[25\] GND " "Pin \"Instruction_cur\[25\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[26\] GND " "Pin \"Instruction_cur\[26\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[27\] GND " "Pin \"Instruction_cur\[27\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_cur\[31\] GND " "Pin \"Instruction_cur\[31\]\" is stuck at GND" {  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716964555361 "|RicsV_Pipelined|Instruction_cur[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716964555361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716964555427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716964555684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716964555881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716964555881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716964555967 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716964555967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716964555967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716964555967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716964556014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 13:35:56 2024 " "Processing ended: Wed May 29 13:35:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716964556014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716964556014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716964556014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716964556014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716964558108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716964558108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 13:35:56 2024 " "Processing started: Wed May 29 13:35:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716964558108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716964558108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RicsV_Pipelined -c RicsV_Pipelined " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RicsV_Pipelined -c RicsV_Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716964558108 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716964558286 ""}
{ "Info" "0" "" "Project  = RicsV_Pipelined" {  } {  } 0 0 "Project  = RicsV_Pipelined" 0 0 "Fitter" 0 0 1716964558287 ""}
{ "Info" "0" "" "Revision = RicsV_Pipelined" {  } {  } 0 0 "Revision = RicsV_Pipelined" 0 0 "Fitter" 0 0 1716964558287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716964558335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716964558335 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RicsV_Pipelined EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RicsV_Pipelined\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716964558345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716964558391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716964558391 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716964558650 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716964558661 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716964558803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716964558803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716964558803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716964558803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716964558803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716964558803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716964558803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716964558803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716964558803 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716964558803 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716964558820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716964558820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716964558820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716964558820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716964558820 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716964558820 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716964558824 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1716964559260 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RicsV_Pipelined.sdc " "Synopsys Design Constraints File file not found: 'RicsV_Pipelined.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716964559460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716964559461 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716964559463 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1716964559463 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716964559463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716964559488 ""}  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716964559488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716964559488 ""}  } { { "RicsV_Pipelined.v" "" { Text "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716964559488 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716964559669 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716964559669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716964559669 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716964559670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716964559670 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716964559671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716964559671 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716964559671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716964559685 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716964559685 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716964559685 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1716964559689 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1716964559689 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1716964559689 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716964559689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716964559689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716964559689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716964559689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716964559689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716964559689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716964559689 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716964559689 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1716964559689 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1716964559689 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716964559738 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716964559753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716964561282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716964561393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716964561432 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716964567878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716964567878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716964568049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y49 X10_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60" {  } { { "loc" "" { Generic "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60"} { { 12 { 0 ""} 0 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716964570103 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716964570103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716964570574 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716964570574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716964570576 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716964570664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716964570675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716964570828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716964570829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716964570952 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716964571242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/output_files/RicsV_Pipelined.fit.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/output_files/RicsV_Pipelined.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716964571635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6304 " "Peak virtual memory: 6304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716964571836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 13:36:11 2024 " "Processing ended: Wed May 29 13:36:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716964571836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716964571836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716964571836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716964571836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716964573598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716964573598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 13:36:12 2024 " "Processing started: Wed May 29 13:36:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716964573598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716964573598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RicsV_Pipelined -c RicsV_Pipelined " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RicsV_Pipelined -c RicsV_Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716964573598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716964573847 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716964575538 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716964575601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716964576116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 13:36:16 2024 " "Processing ended: Wed May 29 13:36:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716964576116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716964576116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716964576116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716964576116 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716964576715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716964577984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716964577984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 13:36:16 2024 " "Processing started: Wed May 29 13:36:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716964577984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716964577984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RicsV_Pipelined -c RicsV_Pipelined " "Command: quartus_sta RicsV_Pipelined -c RicsV_Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716964577984 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716964578094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716964578199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716964578199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578236 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RicsV_Pipelined.sdc " "Synopsys Design Constraints File file not found: 'RicsV_Pipelined.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716964578531 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578532 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716964578532 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716964578532 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716964578533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716964578533 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716964578534 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716964578543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716964578561 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716964578561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.182 " "Worst-case setup slack is -2.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.182             -43.399 clk  " "   -2.182             -43.399 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.408 " "Worst-case hold slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 clk  " "    0.408               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716964578567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716964578570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.550 clk  " "   -3.000             -41.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578572 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716964578588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716964578603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716964578759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716964578779 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716964578784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716964578784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.817 " "Worst-case setup slack is -1.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817             -35.671 clk  " "   -1.817             -35.671 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clk  " "    0.365               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716964578793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716964578798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.550 clk  " "   -3.000             -41.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578801 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716964578819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716964578864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716964578866 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716964578866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.599 " "Worst-case setup slack is -0.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -7.077 clk  " "   -0.599              -7.077 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk  " "    0.189               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716964578875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716964578878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.174 clk  " "   -3.000             -35.174 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716964578881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716964578881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716964579163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716964579163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716964579210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 13:36:19 2024 " "Processing ended: Wed May 29 13:36:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716964579210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716964579210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716964579210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716964579210 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus Prime Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716964579913 ""}
