{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 23:36:14 2014 " "Info: Processing started: Tue Nov 04 23:36:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stat_prj -c stat_prj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off stat_prj -c stat_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buses.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file buses.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_bus " "Info: Found entity 1: main_bus" {  } { { "buses.sv" "" { Text "D:/altera/stat/buses.sv" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "memory.sv(141) " "Warning (10090): Verilog HDL syntax warning at memory.sv(141): extra block comment delimiter characters /* within block comment" {  } { { "memory.sv" "" { Text "D:/altera/stat/memory.sv" 141 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "memory.sv(143) " "Warning (10090): Verilog HDL syntax warning at memory.sv(143): extra block comment delimiter characters /* within block comment" {  } { { "memory.sv" "" { Text "D:/altera/stat/memory.sv" 143 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "main.sv(203) " "Warning (10090): Verilog HDL syntax warning at main.sv(203): extra block comment delimiter characters /* within block comment" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 203 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "main.sv(205) " "Warning (10090): Verilog HDL syntax warning at main.sv(205): extra block comment delimiter characters /* within block comment" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 205 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 4 2 " "Info: Found 4 design units, including 2 entities, in source file main.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions_main (SystemVerilog) " "Info: Found design unit 1: definitions_main (SystemVerilog)" {  } { { "packages.sv" "" { Text "D:/altera/stat/packages.sv" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 definitions_mem (SystemVerilog) " "Info: Found design unit 2: definitions_mem (SystemVerilog)" {  } { { "packages.sv" "" { Text "D:/altera/stat/packages.sv" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stat " "Info: Found entity 1: stat" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Info: Found entity 2: testbench" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 119 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "memory.sv(141) " "Warning (10090): Verilog HDL syntax warning at memory.sv(141): extra block comment delimiter characters /* within block comment" {  } { { "memory.sv" "" { Text "D:/altera/stat/memory.sv" 141 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "memory.sv(143) " "Warning (10090): Verilog HDL syntax warning at memory.sv(143): extra block comment delimiter characters /* within block comment" {  } { { "memory.sv" "" { Text "D:/altera/stat/memory.sv" 143 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Info: Found entity 1: mem" {  } { { "memory.sv" "" { Text "D:/altera/stat/memory.sv" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packages.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file packages.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
