{"result": {"query": ":facetid:toc:\"db/conf/IEEEpact/IEEEpact2001.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "179.66"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "27", "@dc": "27", "@oc": "27", "@id": "40529206", "text": ":facetid:toc:db/conf/IEEEpact/IEEEpact2001.bht"}}, "hits": {"@total": "27", "@computed": "27", "@sent": "27", "@first": "0", "hit": [{"@score": "1", "@id": "5970405", "info": {"authors": {"author": [{"@pid": "99/6934", "text": "Brannon Batson"}, {"@pid": "25/4266", "text": "T. N. Vijaykumar"}]}, "title": "Reactive-Associative Caches.", "venue": "IEEE PACT", "pages": "49-60", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/BatsonV01", "doi": "10.1109/PACT.2001.953287", "ee": "https://doi.org/10.1109/PACT.2001.953287", "url": "https://dblp.org/rec/conf/IEEEpact/BatsonV01"}, "url": "URL#5970405"}, {"@score": "1", "@id": "5970406", "info": {"authors": {"author": [{"@pid": "54/2476", "text": "James Burns"}, {"@pid": "g/JeanLucGaudiot", "text": "Jean-Luc Gaudiot"}]}, "title": "Area and System Clock Effects on SMT/CMP Processors.", "venue": "IEEE PACT", "pages": "211-218", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/BurnsG01", "doi": "10.1109/PACT.2001.953301", "ee": "https://doi.org/10.1109/PACT.2001.953301", "url": "https://dblp.org/rec/conf/IEEEpact/BurnsG01"}, "url": "URL#5970406"}, {"@score": "1", "@id": "5970407", "info": {"authors": {"author": [{"@pid": "10/6226", "text": "Brendon Cahoon"}, {"@pid": "m/KSMcKinley", "text": "Kathryn S. McKinley"}]}, "title": "Data Flow Analysis for Software Prefetching Linked Data Structures in Java.", "venue": "IEEE PACT", "pages": "280-291", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/CahoonM01", "doi": "10.1109/PACT.2001.953309", "ee": "https://doi.org/10.1109/PACT.2001.953309", "url": "https://dblp.org/rec/conf/IEEEpact/CahoonM01"}, "url": "URL#5970407"}, {"@score": "1", "@id": "5970408", "info": {"authors": {"author": [{"@pid": "78/6696", "text": "Bharat Chandramouli"}, {"@pid": "c/JohnBCarter", "text": "John B. Carter"}, {"@pid": "31/1764", "text": "Wilson C. Hsieh"}, {"@pid": "m/SallyAMcKee", "text": "Sally A. McKee"}]}, "title": "A Cost Framework for Evaluating Integrated Restructuring Optimizations.", "venue": "IEEE PACT", "pages": "131-140", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/ChandramouliCHM01", "doi": "10.1109/PACT.2001.953294", "ee": "https://doi.org/10.1109/PACT.2001.953294", "url": "https://dblp.org/rec/conf/IEEEpact/ChandramouliCHM01"}, "url": "URL#5970408"}, {"@score": "1", "@id": "5970409", "info": {"authors": {"author": {"@pid": "99/2941", "text": "Trishul M. Chilimbi"}}, "title": "On the Stability of Temporal Data Reference Profiles.", "venue": "IEEE PACT", "pages": "151-160", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/Chilimbi01", "doi": "10.1109/PACT.2001.953296", "ee": "https://doi.org/10.1109/PACT.2001.953296", "url": "https://dblp.org/rec/conf/IEEEpact/Chilimbi01"}, "url": "URL#5970409"}, {"@score": "1", "@id": "5970410", "info": {"authors": {"author": [{"@pid": "38/2184", "text": "Josep M. Codina"}, {"@pid": "43/6635", "text": "F. Jes\u00fas S\u00e1nchez"}, {"@pid": "g/AntonioGonzalez1", "text": "Antonio Gonz\u00e1lez 0001"}]}, "title": "A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors.", "venue": "IEEE PACT", "pages": "175-184", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/CodinaSG01", "doi": "10.1109/PACT.2001.953298", "ee": "https://doi.org/10.1109/PACT.2001.953298", "url": "https://dblp.org/rec/conf/IEEEpact/CodinaSG01"}, "url": "URL#5970410"}, {"@score": "1", "@id": "5970411", "info": {"authors": {"author": [{"@pid": "94/281", "text": "Jes\u00fas Corbal"}, {"@pid": "38/6361", "text": "Roger Espasa"}, {"@pid": "v/MateoValero", "text": "Mateo Valero"}]}, "title": "On the Efficiency of Reductions in \u00b5-SIMD Media Extensions.", "venue": "IEEE PACT", "pages": "83-94", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/CorbalEV01", "doi": "10.1109/PACT.2001.953290", "ee": "https://doi.org/10.1109/PACT.2001.953290", "url": "https://dblp.org/rec/conf/IEEEpact/CorbalEV01"}, "url": "URL#5970411"}, {"@score": "1", "@id": "5970412", "info": {"authors": {"author": [{"@pid": "31/840", "text": "Gautam Doshi"}, {"@pid": "66/1954", "text": "Rakesh Krishnaiyer"}, {"@pid": "31/5973", "text": "Kalyan Muthukumar"}]}, "title": "Optimizing Software Data Prefetches with Rotating Registers.", "venue": "IEEE PACT", "pages": "257-267", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/DoshiKM01", "doi": "10.1109/PACT.2001.953306", "ee": "https://doi.org/10.1109/PACT.2001.953306", "url": "https://dblp.org/rec/conf/IEEEpact/DoshiKM01"}, "url": "URL#5970412"}, {"@score": "1", "@id": "5970413", "info": {"authors": {"author": [{"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}, {"@pid": "b/KoenraadDeBosschere", "text": "Koenraad De Bosschere"}]}, "title": "Hybrid Analytical-Statistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces.", "venue": "IEEE PACT", "pages": "25-34", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/EeckhoutB01", "doi": "10.1109/PACT.2001.953285", "ee": "https://doi.org/10.1109/PACT.2001.953285", "url": "https://dblp.org/rec/conf/IEEEpact/EeckhoutB01"}, "url": "URL#5970413"}, {"@score": "1", "@id": "5970414", "info": {"authors": {"author": [{"@pid": "f/RACFerreira", "text": "Renato Ferreira 0001"}, {"@pid": "s/JoelHSaltz", "text": "Joel H. Saltz"}, {"@pid": "a/GAgrawal", "text": "Gagan Agrawal"}]}, "title": "Compiler and Runtime Analysis for Efficient Communication in Data Intensive Applications.", "venue": "IEEE PACT", "pages": "231-242", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/FerreiraSA01", "doi": "10.1109/PACT.2001.953303", "ee": "https://doi.org/10.1109/PACT.2001.953303", "url": "https://dblp.org/rec/conf/IEEEpact/FerreiraSA01"}, "url": "URL#5970414"}, {"@score": "1", "@id": "5970415", "info": {"authors": {"author": [{"@pid": "95/6451", "text": "Mar\u00eda Jes\u00fas Garzar\u00e1n"}, {"@pid": "77/4185", "text": "Milos Prvulovic"}, {"@pid": "43/2821-5", "text": "Ye Zhang 0005"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}, {"@pid": "43/3380", "text": "Alin Jula"}, {"@pid": "64/4832-8", "text": "Hao Yu 0008"}, {"@pid": "r/LawrenceRauchwerger", "text": "Lawrence Rauchwerger"}]}, "title": "Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors.", "venue": "IEEE PACT", "pages": "243-254", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/GarzaranPZTJYR01", "doi": "10.1109/PACT.2001.953304", "ee": "https://doi.org/10.1109/PACT.2001.953304", "url": "https://dblp.org/rec/conf/IEEEpact/GarzaranPZTJYR01"}, "url": "URL#5970415"}, {"@score": "1", "@id": "5970416", "info": {"authors": {"author": [{"@pid": "70/2156", "text": "Xianglong Huang"}, {"@pid": "88/5294", "text": "Zhenlin Wang"}, {"@pid": "m/KSMcKinley", "text": "Kathryn S. McKinley"}]}, "title": "Compiling for the Impulse Memory Controller.", "venue": "IEEE PACT", "pages": "141-150", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/HuangWM01", "doi": "10.1109/PACT.2001.953295", "ee": "https://doi.org/10.1109/PACT.2001.953295", "url": "https://dblp.org/rec/conf/IEEEpact/HuangWM01"}, "url": "URL#5970416"}, {"@score": "1", "@id": "5970417", "info": {"authors": {"author": [{"@pid": "83/5240", "text": "Jaehyuk Huh"}, {"@pid": "b/DougBurger", "text": "Doug Burger"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "Exploring the Design Space of Future CMPs.", "venue": "IEEE PACT", "pages": "199-210", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/HuhBK01", "doi": "10.1109/PACT.2001.953300", "ee": "https://doi.org/10.1109/PACT.2001.953300", "url": "https://dblp.org/rec/conf/IEEEpact/HuhBK01"}, "url": "URL#5970417"}, {"@score": "1", "@id": "5970418", "info": {"authors": {"author": [{"@pid": "96/2151", "text": "Daniel A. Jim\u00e9nez"}, {"@pid": "21/536", "text": "Heather L. Hanson"}, {"@pid": "65/1026", "text": "Calvin Lin"}]}, "title": "Boolean Formula-Based Branch Prediction for Future Technologies.", "venue": "IEEE PACT", "pages": "97-106", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/JimenezHL01", "doi": "10.1109/PACT.2001.953291", "ee": "https://doi.org/10.1109/PACT.2001.953291", "url": "https://dblp.org/rec/conf/IEEEpact/JimenezHL01"}, "url": "URL#5970418"}, {"@score": "1", "@id": "5970419", "info": {"authors": {"author": [{"@pid": "82/2282", "text": "Ben H. H. Juurlink"}, {"@pid": "v/SVassiliadis", "text": "Stamatis Vassiliadis"}, {"@pid": "57/6891", "text": "Dmitri Tcheressiz"}, {"@pid": "w/HarryAGWijshoff", "text": "Harry A. G. Wijshoff"}]}, "title": "Implementation and Evaluation of the Complex Streamed Instruction Set.", "venue": "IEEE PACT", "pages": "73-82", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/JuurlinkVTW01", "doi": "10.1109/PACT.2001.953289", "ee": "https://doi.org/10.1109/PACT.2001.953289", "url": "https://dblp.org/rec/conf/IEEEpact/JuurlinkVTW01"}, "url": "URL#5970419"}, {"@score": "1", "@id": "5970420", "info": {"authors": {"author": [{"@pid": "41/266", "text": "Nicholas Kohout"}, {"@pid": "58/4880", "text": "Seungryul Choi"}, {"@pid": "42/938", "text": "Dongkeun Kim"}, {"@pid": "y/DonaldYeung", "text": "Donald Yeung"}]}, "title": "Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes.", "venue": "IEEE PACT", "pages": "268-279", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/KohoutCKY01", "doi": "10.1109/PACT.2001.953307", "ee": "https://doi.org/10.1109/PACT.2001.953307", "url": "https://dblp.org/rec/conf/IEEEpact/KohoutCKY01"}, "url": "URL#5970420"}, {"@score": "1", "@id": "5970421", "info": {"authors": {"author": [{"@pid": "56/2282", "text": "Enric Morancho"}, {"@pid": "l/JMLlaberia", "text": "Jos\u00e9 Mar\u00eda Llaber\u00eda"}, {"@pid": "74/4391", "text": "\u00c0ngel Oliv\u00e9"}]}, "title": "Recovery Mechanism for Latency Misprediction.", "venue": "IEEE PACT", "pages": "118-128", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/MoranchoLO01", "doi": "10.1109/PACT.2001.953293", "ee": "https://doi.org/10.1109/PACT.2001.953293", "url": "https://dblp.org/rec/conf/IEEEpact/MoranchoLO01"}, "url": "URL#5970421"}, {"@score": "1", "@id": "5970422", "info": {"authors": {"author": [{"@pid": "83/3018", "text": "S\u00e9bastien Nussbaum"}, {"@pid": "17/1987-1", "text": "James E. Smith 0001"}]}, "title": "Modeling Superscalar Processors via Statistical Simulation.", "venue": "IEEE PACT", "pages": "15-24", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/NussbaumS01", "doi": "10.1109/PACT.2001.953284", "ee": "https://doi.org/10.1109/PACT.2001.953284", "url": "https://dblp.org/rec/conf/IEEEpact/NussbaumS01"}, "url": "URL#5970422"}, {"@score": "1", "@id": "5970423", "info": {"authors": {"author": [{"@pid": "21/3146", "text": "Erik M. Nystrom"}, {"@pid": "77/1584", "text": "Ronald D. Barnes"}, {"@pid": "24/1918", "text": "Matthew C. Merten"}, {"@pid": "03/4630", "text": "Wen-mei W. Hwu"}]}, "title": "Code Reordering and Speculation Support for Dynamic Optimization System.", "venue": "IEEE PACT", "pages": "163-174", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/NystromBMH01", "doi": "10.1109/PACT.2001.953297", "ee": "https://doi.org/10.1109/PACT.2001.953297", "url": "https://dblp.org/rec/conf/IEEEpact/NystromBMH01"}, "url": "URL#5970423"}, {"@score": "1", "@id": "5970424", "info": {"authors": {"author": [{"@pid": "05/4510", "text": "Vijay S. Pai"}, {"@pid": "97/4181", "text": "Sarita V. Adve"}]}, "title": "Comparing and Combining Read Miss Clustering and Software Prefetching.", "venue": "IEEE PACT", "pages": "292-303", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/PaiA01", "doi": "10.1109/PACT.2001.953310", "ee": "https://doi.org/10.1109/PACT.2001.953310", "url": "https://dblp.org/rec/conf/IEEEpact/PaiA01"}, "url": "URL#5970424"}, {"@score": "1", "@id": "5970425", "info": {"authors": {"author": [{"@pid": "30/2466", "text": "Michael Penner"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Cache-Friendly Implementations of Transitive Closure.", "venue": "IEEE PACT", "pages": "185-196", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/PennerP01", "doi": "10.1109/PACT.2001.953299", "ee": "https://doi.org/10.1109/PACT.2001.953299", "url": "https://dblp.org/rec/conf/IEEEpact/PennerP01"}, "url": "URL#5970425"}, {"@score": "1", "@id": "5970426", "info": {"authors": {"author": [{"@pid": "51/5639", "text": "Roni Rosner"}, {"@pid": "01/1397", "text": "Avi Mendelson"}, {"@pid": "02/4298", "text": "Ronny Ronen"}]}, "title": "Filtering Techniques to Improve Trace-Cache Efficiency.", "venue": "IEEE PACT", "pages": "37-48", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/RosnerMR01", "doi": "10.1109/PACT.2001.953286", "ee": "https://doi.org/10.1109/PACT.2001.953286", "url": "https://dblp.org/rec/conf/IEEEpact/RosnerMR01"}, "url": "URL#5970426"}, {"@score": "1", "@id": "5970427", "info": {"authors": {"author": [{"@pid": "23/3778", "text": "Timothy Sherwood"}, {"@pid": "98/5915", "text": "Erez Perelman"}, {"@pid": "c/BradCalder", "text": "Brad Calder"}]}, "title": "Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications.", "venue": "IEEE PACT", "pages": "3-14", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/SherwoodPC01", "doi": "10.1109/PACT.2001.953283", "ee": "https://doi.org/10.1109/PACT.2001.953283", "url": "https://dblp.org/rec/conf/IEEEpact/SherwoodPC01"}, "url": "URL#5970427"}, {"@score": "1", "@id": "5970428", "info": {"authors": {"author": [{"@pid": "17/2190", "text": "Renju Thomas"}, {"@pid": "f/ManojFranklin", "text": "Manoj Franklin"}]}, "title": "Using Dataflow Based Context for Accurate Value Prediction.", "venue": "IEEE PACT", "pages": "107-117", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/ThomasF01", "doi": "10.1109/PACT.2001.953292", "ee": "https://doi.org/10.1109/PACT.2001.953292", "url": "https://dblp.org/rec/conf/IEEEpact/ThomasF01"}, "url": "URL#5970428"}, {"@score": "1", "@id": "5970429", "info": {"authors": {"author": [{"@pid": "62/1646", "text": "Fredrik Warg"}, {"@pid": "48/2905", "text": "Per Stenstr\u00f6m"}]}, "title": "Limits on Speculative Module-Level Parallelism in Imperative and Object-Oriented Programs on CMP Platforms.", "venue": "IEEE PACT", "pages": "221-230", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/WargS01", "doi": "10.1109/PACT.2001.953302", "ee": "https://doi.org/10.1109/PACT.2001.953302", "url": "https://dblp.org/rec/conf/IEEEpact/WargS01"}, "url": "URL#5970429"}, {"@score": "1", "@id": "5970430", "info": {"authors": {"author": [{"@pid": "91/3111", "text": "Huiyang Zhou"}, {"@pid": "18/6033", "text": "Mark C. Toburen"}, {"@pid": "87/6036", "text": "Eric Rotenberg"}, {"@pid": "91/1557", "text": "Thomas M. Conte"}]}, "title": "Adaptive Mode Control: A Static-Power-Efficient Cache Design.", "venue": "IEEE PACT", "pages": "61-70", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/ZhouTRC01", "doi": "10.1109/PACT.2001.953288", "ee": "https://doi.org/10.1109/PACT.2001.953288", "url": "https://dblp.org/rec/conf/IEEEpact/ZhouTRC01"}, "url": "URL#5970430"}, {"@score": "1", "@id": "6018292", "info": {"title": "2001 International Conference on Parallel Architectures and Compilation Techniques (PACT 2001), 8-12 September 2001, Barcelona, Spain", "venue": "IEEE PACT", "publisher": "IEEE Computer Society", "year": "2001", "type": "Editorship", "key": "conf/IEEEpact/2001", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7564/proceeding", "url": "https://dblp.org/rec/conf/IEEEpact/2001"}, "url": "URL#6018292"}]}}}