$date
	Fri Sep 29 16:24:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 1 ! out_data_rdy $end
$var wire 10 " out_data_ptr [9:0] $end
$var wire 32 # out_data [31:0] $end
$var wire 10 $ fifo_size [9:0] $end
$var wire 1 % event_overflow $end
$var reg 1 & clk $end
$var reg 32 ' in_data [31:0] $end
$var reg 1 ( in_data_vld $end
$var reg 1 ) out_data_vld $end
$var reg 1 * rstn $end
$scope module fifo_0 $end
$var wire 1 & clk $end
$var wire 32 + in_data [31:0] $end
$var wire 1 ( in_data_vld $end
$var wire 32 , out_data [31:0] $end
$var wire 10 - out_data_ptr [9:0] $end
$var wire 1 ) out_data_vld $end
$var wire 1 * rstn $end
$var wire 1 ! out_data_rdy $end
$var wire 10 . fifo_size_ns [9:0] $end
$var wire 10 / fifo_head_ptr_ns [9:0] $end
$var wire 1 % event_overflow $end
$var wire 10 0 current_data_ptr_ns [9:0] $end
$var reg 10 1 current_data_ptr [9:0] $end
$var reg 10 2 fifo_head_ptr [9:0] $end
$var reg 10 3 fifo_size [9:0] $end
$var integer 32 4 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
1*
0)
0(
bx '
0&
x%
bx $
bx #
bx "
x!
$end
#1
0*
#5
b0 .
b0 /
b0 0
b0 #
b0 ,
b0 "
b0 -
b0 2
0%
0!
b0 $
b0 3
b0 1
b10000000000 4
1&
#10
0&
#15
b10000000000 4
1&
#20
0&
#21
1*
#25
1&
#30
0&
#35
1&
#40
0&
#45
1&
#50
0&
#55
1&
#60
0&
#65
1&
#70
0&
#71
b1 .
b1 0
b1 '
b1 +
1(
#75
b10 .
b10 0
1!
b1 $
b1 3
b1 1
b1 #
b1 ,
1&
#80
0&
#81
b10 '
b10 +
#85
b11 .
b11 0
b10 $
b10 3
b10 1
1&
#90
0&
#91
b10 .
b10 0
0(
#95
1&
#100
0&
#105
1&
#110
0&
#115
1&
#120
0&
#125
1&
#130
0&
#135
1&
#140
0&
#141
