set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {InstructionRegister.vo InstructionRegister_v.sdo}}
	{{"Fast Model"} {InstructionRegister_fast.vo InstructionRegister_v_fast.sdo}}
}
