// Seed: 3606778732
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    output tri0 id_5
);
  wire id_7;
  assign id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    output wand id_3,
    output supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri id_7
    , id_17,
    output supply1 id_8,
    input supply1 id_9,
    output wand id_10,
    output supply1 id_11,
    input supply1 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input wor id_15
    , id_18
);
  parameter id_19 = 1 ? -1 <= 1 : 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_5,
      id_1,
      id_3
  );
  wire id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29;
  logic [-1 : 1] id_30;
  ;
endmodule
