#ifndef CC1120_CONST_H
#define CC1120_CONST_H


/* ----------------------- CC1120 Config Memory Addresses ----------------------- */
#define CC1120_ADDR_IOCFG3			0x00
#define CC1120_ADDR_IOCFG2			0x01
#define CC1120_ADDR_IOCFG1			0x02
#define CC1120_ADDR_IOCFG0			0x03
#define CC1120_ADDR_SYNC3			0x04
#define CC1120_ADDR_SYNC2			0x05
#define CC1120_ADDR_SYNC1			0x06
#define CC1120_ADDR_SYNC0			0x07
#define CC1120_ADDR_SYNC_CFG1		0x08
#define CC1120_ADDR_SYNC_CFG0		0x09
#define CC1120_ADDR_DEVIATION_M		0x0A
#define CC1120_ADDR_MODCFG_DEV_E	0x0B
#define CC1120_ADDR_DCFILT_CFG		0x0C
#define CC1120_ADDR_PREAMBLE_CFG1	0x0D
#define CC1120_ADDR_PREAMBLE_CFG0	0x0E
#define CC1120_ADDR_FREQ_IF_CFG		0x0F
#define CC1120_ADDR_IQIC			0x10
#define CC1120_ADDR_CHAN_BW			0x11
#define CC1120_ADDR_MDMCFG1			0x12
#define CC1120_ADDR_MDMCFG0			0x13
#define CC1120_ADDR_DRATE2			0x14
#define CC1120_ADDR_DRATE1			0x15
#define CC1120_ADDR_DRATE0			0x16
#define CC1120_ADDR_AGC_REF			0x17
#define CC1120_ADDR_AGC_CS_THR		0x18
#define CC1120_ADDR_AGC_GAIN_ADJUST	0x19
#define CC1120_ADDR_AGC_CFG3		0x1A
#define CC1120_ADDR_AGC_CFG2		0x1B
#define CC1120_ADDR_AGC_CFG1		0x1C
#define CC1120_ADDR_AGC_CFG0		0x1D
#define CC1120_ADDR_FIFO_CFG		0x1E
#define CC1120_ADDR_DEV_ADDR		0x1F
#define CC1120_ADDR_SETTLING_CFG	0x20
#define CC1120_ADDR_FS_CFG			0x21
#define CC1120_ADDR_WOR_CFG1		0x22
#define CC1120_ADDR_WOR_CFG0		0x23
#define CC1120_ADDR_WOR_EVENT0_MSB	0x24
#define CC1120_ADDR_WOR_EVENT0_LSB	0x25
#define CC1120_ADDR_PKT_CFG2		0x26
#define CC1120_ADDR_PKT_CFG1		0x27
#define CC1120_ADDR_PKT_CFG0		0x28
#define CC1120_ADDR_RFEND_CFG1		0x29
#define CC1120_ADDR_RFEND_CFG0		0x2A
#define CC1120_ADDR_PA_CFG2			0x2B
#define CC1120_ADDR_PA_CFG1			0x2C
#define CC1120_ADDR_PA_CFG0			0x2D
#define CC1120_ADDR_PKT_LEN			0x2E
#define CC1120_ADDR_EXTENDED_MEMORY_ACCESS	0x2F


/* --------------------- CC1120 Command Strobe Addresses --------------------- */
/* Command strobes 0x30 to 0x3D do NOT function if the burst bit is set when strobing. */ 
#define CC1120_STROBE_SRES			0x30
#define CC1120_STROBE_SFSTXON		0x31
#define CC1120_STROBE_SXOFF			0x32
#define CC1120_STROBE_SCAL			0x33
#define CC1120_STROBE_SRX			0x34
#define CC1120_STROBE_STX			0x35
#define CC1120_STROBE_SIDLE			0x36
#define CC1120_STROBE_SAFC			0x37
#define CC1120_STROBE_SWOR			0x38
#define CC1120_STROBE_SPWD			0x39
#define CC1120_STROBE_SFRX			0x3A
#define CC1120_STROBE_SFTX			0x3B
#define CC1120_STROBE_SWORRST		0x3C
#define CC1120_STROBE_SNOP			0x3D
#define CC1120_DIRECT_MEMORY_ACCESS	0x3E
#define CC1120_FIFO_ACCESS			0x3F


/* ----------------------- CC1120 Extended Memory Addresses ----------------------- */
#define CC1120_ADDR_IF_MIX_CFG			0x2F00
#define CC1120_ADDR_FREQOFF_CFG			0x2F01
#define CC1120_ADDR_TOC_CFG				0x2F02
#define CC1120_ADDR_MARC_SPARE			0x2F03
#define CC1120_ADDR_ECG_CFG				0x2F04
#define CC1120_ADDR_SOFT_TX_DATA_CFG	0x2F05
#define CC1120_ADDR_EXT_CTRL			0x2F06
#define CC1120_ADDR_RCCAL_FINE			0x2F07
#define CC1120_ADDR_RCCAL_COARSE		0x2F08
#define CC1120_ADDR_RCCAL_OFFSET		0x2F09
#define CC1120_ADDR_FREQOFF1			0x2F0A
#define CC1120_ADDR_FREQOFF0			0x2F0B
#define CC1120_ADDR_FREQ2				0x2F0C
#define CC1120_ADDR_FREQ1				0x2F0D
#define CC1120_ADDR_FREQ0				0x2F0E
#define CC1120_ADDR_IF_ADC2				0x2F0F
#define CC1120_ADDR_IF_ADC1				0x2F10
#define CC1120_ADDR_IF_ADC0				0x2F11
#define CC1120_ADDR_FS_DIG1				0x2F12
#define CC1120_ADDR_FS_DIG0				0x2F13
#define CC1120_ADDR_FS_CAL3				0x2F14
#define CC1120_ADDR_FS_CAL2				0x2F15
#define CC1120_ADDR_FS_CAL1				0x2F16
#define CC1120_ADDR_FS_CAL0				0x2F17
#define CC1120_ADDR_FS_CHP				0x2F18
#define CC1120_ADDR_FS_DIVTWO			0x2F19
#define CC1120_ADDR_FS_DSM1				0x2F1A
#define CC1120_ADDR_FS_DSM0				0x2F1B
#define CC1120_ADDR_FS_DVC1				0x2F1C
#define CC1120_ADDR_FS_DVC0				0x2F1D
#define CC1120_ADDR_FS_LBI				0x2F1E
#define CC1120_ADDR_FS_PFD				0x2F1F
#define CC1120_ADDR_FS_PRE				0x2F20
#define CC1120_ADDR_FS_REG_DIV_CML		0x2F21
#define CC1120_ADDR_FS_SPARE			0x2F22
#define CC1120_ADDR_FS_VCO4				0x2F23
#define CC1120_ADDR_FS_VCO3				0x2F24
#define CC1120_ADDR_FS_VCO2				0x2F25
#define CC1120_ADDR_FS_VCO1				0x2F26
#define CC1120_ADDR_FS_VCO0				0x2F27
#define CC1120_ADDR_GBIAS6				0x2F28
#define CC1120_ADDR_GBIAS5				0x2F29
#define CC1120_ADDR_GBIAS4				0x2F2A
#define CC1120_ADDR_GBIAS3				0x2F2B
#define CC1120_ADDR_GBIAS2				0x2F2C
#define CC1120_ADDR_GBIAS1				0x2F2D
#define CC1120_ADDR_GBIAS0				0x2F2E
#define CC1120_ADDR_IFAMP				0x2F2F
#define CC1120_ADDR_LNA					0x2F30
#define CC1120_ADDR_RXMIX				0x2F31
#define CC1120_ADDR_XOSC5				0x2F32
#define CC1120_ADDR_XOSC4				0x2F33
#define CC1120_ADDR_XOSC3				0x2F34
#define CC1120_ADDR_XOSC2				0x2F35
#define CC1120_ADDR_XOSC1				0x2F36
#define CC1120_ADDR_XOSC0				0x2F37
#define CC1120_ADDR_ANALOG_SPARE		0x2F38
#define CC1120_ADDR_PA_CFG3				0x2F39
#define CC1120_ADDR_WOR_TIME1			0x2F64
#define CC1120_ADDR_WOR_TIME0			0x2F65
#define CC1120_ADDR_WOR_CAPTURE1		0x2F66
#define CC1120_ADDR_WOR_CAPTURE0		0x2F67
#define CC1120_ADDR_BIST				0x2F68
#define CC1120_ADDR_DCFILTOFFSET_I1		0x2F69
#define CC1120_ADDR_DCFILTOFFSET_I0		0x2F6A
#define CC1120_ADDR_DCFILTOFFSET_Q1		0x2F6B
#define CC1120_ADDR_DCFILTOFFSET_Q0		0x2F6C
#define CC1120_ADDR_IQIE_I1				0x2F6D
#define CC1120_ADDR_IQIE_I0				0x2F6E
#define CC1120_ADDR_IQIE_Q1				0x2F6F
#define CC1120_ADDR_IQIE_Q0				0x2F70
#define CC1120_ADDR_RSSI1				0x2F71
#define CC1120_ADDR_RSSI0				0x2F72
#define CC1120_ADDR_MARCSTATE			0x2F73
#define CC1120_ADDR_LQI_VAL				0x2F74
#define CC1120_ADDR_PQT_SYNC_ERR		0x2F75
#define CC1120_ADDR_DEM_STATUS			0x2F76
#define CC1120_ADDR_FREQOFF_EST1		0x2F77
#define CC1120_ADDR_FREQOFF_EST0		0x2F78
#define CC1120_ADDR_AGC_GAIN3			0x2F79
#define CC1120_ADDR_AGC_GAIN2			0x2F7A
#define CC1120_ADDR_AGC_GAIN1			0x2F7B
#define CC1120_ADDR_AGC_GAIN0			0x2F7C
#define CC1120_ADDR_SOFT_RX_DATA_OUT	0x2F7D
#define CC1120_ADDR_SOFT_TX_DATA_IN		0x2F7E
#define CC1120_ADDR_ASK_SOFT_RX_DATA	0x2F7F
#define CC1120_ADDR_RNDGEN				0x2F80
#define CC1120_ADDR_MAGN2				0x2F81
#define CC1120_ADDR_MAGN1				0x2F82
#define CC1120_ADDR_MAGN0				0x2F83
#define CC1120_ADDR_ANG1				0x2F84
#define CC1120_ADDR_ANG0				0x2F85
#define CC1120_ADDR_CHFILT_I2			0x2F86
#define CC1120_ADDR_CHFILT_I1			0x2F87
#define CC1120_ADDR_CHFILT_I0			0x2F88
#define CC1120_ADDR_CHFILT_Q2			0x2F89
#define CC1120_ADDR_CHFILT_Q1			0x2F8A
#define CC1120_ADDR_CHFILT_Q0			0x2F8B
#define CC1120_ADDR_GPIO_STATUS			0x2F8C
#define CC1120_ADDR_FSCAL_CTRL			0x2F8D
#define CC1120_ADDR_PHASE_ADJUST		0x2F8E
#define CC1120_ADDR_PARTNUMBER			0x2F8F
#define CC1120_ADDR_PARTVERSION			0x2F90
#define CC1120_ADDR_SERIAL_STATUS		0x2F91
#define CC1120_ADDR_RX_STATUS			0x2F92
#define CC1120_ADDR_TX_STATUS			0x2F93
#define CC1120_ADDR_MARC_STATUS1		0x2F94
#define CC1120_ADDR_MARC_STATUS0		0x2F95
#define CC1120_ADDR_PA_IFAMP_TEST		0x2F96
#define CC1120_ADDR_FSRF_TEST			0x2F97
#define CC1120_ADDR_PRE_TEST			0x2F98
#define CC1120_ADDR_PRE_OVR				0x2F99
#define CC1120_ADDR_ADC_TEST			0x2F9A
#define CC1120_ADDR_DVC_TEST			0x2F9B
#define CC1120_ADDR_ATEST				0x2F9C
#define CC1120_ADDR_ATEST_LVDS			0x2F9D
#define CC1120_ADDR_ATEST_MODE			0x2F9E
#define CC1120_ADDR_XOSC_TEST1			0x2F9F
#define CC1120_ADDR_XOSC_TEST0			0x2FA0
#define CC1120_ADDR_RXFIRST				0x2FD2
#define CC1120_ADDR_TXFIRST				0x2FD3
#define CC1120_ADDR_RXLAST				0x2FD4
#define CC1120_ADDR_TXLAST				0x2FD5
#define CC1120_ADDR_NUM_TXBYTES			0x2FD6
#define CC1120_ADDR_NUM_RXBYTES			0x2FD7
#define CC1120_ADDR_FIFO_NUM_TXBYTES	0x2FD8
#define CC1120_ADDR_FIFO_NUM_RXBYTES	0x2FD9



/* ---------------------- CC1120 Register Access Modifiers ---------------------- */
#define CC1120_READ_BIT 			0x80
#define CC1120_WRITE_BIT			0x00
#define CC1120_BURST_BIT			0x40
#define CC1120_STANDARD_BIT			0x00


/* -------------------------------- CC1120 Masks -------------------------------- */
#define CC1120_EXTENDED_MEMORY_ACCESS_MASK	0x2F00
#define CC1120_ADDRESS_MASK					0xFF


/* ------------------------------- GPIO Functions ------------------------------- */
#define CC1120_GPIO_RXFIFO_THR			0
#define CC1120_GPIO_RXFIFO_THR_PKT		1
#define CC1120_GPIO_TXFIFO_THR			2
#define CC1120_GPIO_TXFIFO_THR_PKT		3
#define CC1120_GPIO_RXFIFO_OVERFLOW		4
#define CC1120_GPIO_TXFIFO_UNDERFLOW	5
#define CC1120_GPIO_PKT_SYNC_RXTX		6
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_
#define CC1120_GPIO_







#endif /* CC1120_CONST_H */