{"vcs1":{"timestamp_begin":1726845517.151102052, "rt":1.32, "ut":0.31, "st":0.23}}
{"vcselab":{"timestamp_begin":1726845518.558701180, "rt":1.50, "ut":0.28, "st":0.19}}
{"link":{"timestamp_begin":1726845520.132682493, "rt":0.39, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726845516.529583973}
{"VCS_COMP_START_TIME": 1726845516.529583973}
{"VCS_COMP_END_TIME": 1726845521.842798916}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329748}}
{"stitch_vcselab": {"peak_mem": 215160}}
