library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity FAdder is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Cin : in STD_LOGIC;
           Cout : out STD_LOGIC;
           Suma : out STD_LOGIC);
end FAdder;

architecture Behavioral of FAdder is

begin

 Suma <= A XOR B XOR Cin; -- Suma
 Cout <= (A AND B) OR (Cin AND (A OR B)); -- Carry
 
end Behavioral;
