Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 21 14:40:59 2025
| Host         : UTCALB-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     166         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1389)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (449)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1389)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTN[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: d2/cntr_reg[9]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: p1/clkout_a_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: p1/clkout_b_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: p1/clkout_c_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: pgen1/out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pgen1/slowclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (449)
--------------------------------------------------
 There are 449 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.974        0.000                      0                   93        0.163        0.000                      0                   93        3.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.974        0.000                      0                   93        0.163        0.000                      0                   93        3.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.014ns (29.468%)  route 2.427ns (70.532%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.712     8.786    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y42         FDRE                                         r  p1/counter_c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    12.894    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  p1/counter_c_reg[0]/C
                         clock pessimism              0.425    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.524    12.760    p1/counter_c_reg[0]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.014ns (29.468%)  route 2.427ns (70.532%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.712     8.786    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y42         FDRE                                         r  p1/counter_c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    12.894    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  p1/counter_c_reg[1]/C
                         clock pessimism              0.425    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.524    12.760    p1/counter_c_reg[1]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.014ns (29.468%)  route 2.427ns (70.532%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.712     8.786    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y42         FDRE                                         r  p1/counter_c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    12.894    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  p1/counter_c_reg[2]/C
                         clock pessimism              0.425    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.524    12.760    p1/counter_c_reg[2]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.014ns (29.468%)  route 2.427ns (70.532%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.712     8.786    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y42         FDRE                                         r  p1/counter_c_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    12.894    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  p1/counter_c_reg[3]/C
                         clock pessimism              0.425    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.524    12.760    p1/counter_c_reg[3]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.014ns (29.910%)  route 2.376ns (70.090%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.661     8.736    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  p1/counter_c_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    12.895    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  p1/counter_c_reg[16]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.285    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.524    12.761    p1/counter_c_reg[16]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.014ns (29.910%)  route 2.376ns (70.090%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.661     8.736    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  p1/counter_c_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    12.895    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  p1/counter_c_reg[17]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.285    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.524    12.761    p1/counter_c_reg[17]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.014ns (29.910%)  route 2.376ns (70.090%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.661     8.736    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  p1/counter_c_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    12.895    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  p1/counter_c_reg[18]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.285    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.524    12.761    p1/counter_c_reg[18]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.014ns (29.910%)  route 2.376ns (70.090%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.661     8.736    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  p1/counter_c_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    12.895    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  p1/counter_c_reg[19]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.285    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.524    12.761    p1/counter_c_reg[19]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.014ns (29.893%)  route 2.378ns (70.107%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.663     8.737    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    12.895    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[4]/C
                         clock pessimism              0.450    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.524    12.786    p1/counter_c_reg[4]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 p1/counter_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_c_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.014ns (29.893%)  route 2.378ns (70.107%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  p1/counter_c_reg[6]/Q
                         net (fo=3, routed)           0.867     6.730    p1/counter_c_reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.854 r  p1/counter_c[0]_i_7/O
                         net (fo=1, routed)           0.291     7.145    p1/counter_c[0]_i_7_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.269 r  p1/counter_c[0]_i_6/O
                         net (fo=1, routed)           0.294     7.564    p1/counter_c[0]_i_6_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  p1/counter_c[0]_i_3/O
                         net (fo=1, routed)           0.263     7.951    p1/counter_c[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.075 r  p1/counter_c[0]_i_1/O
                         net (fo=27, routed)          0.663     8.737    p1/counter_c[0]_i_1_n_0
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    12.895    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  p1/counter_c_reg[5]/C
                         clock pessimism              0.450    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.524    12.786    p1/counter_c_reg[5]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 p1/counter_b_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/clkout_b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.559     1.471    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y53         FDRE                                         r  p1/counter_b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  p1/counter_b_reg[10]/Q
                         net (fo=3, routed)           0.110     1.722    p1/counter_b_reg[10]
    SLICE_X16Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  p1/clkout_b_i_1/O
                         net (fo=1, routed)           0.000     1.767    p1/clkout_b_i_1_n_0
    SLICE_X16Y53         FDRE                                         r  p1/clkout_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.828     1.987    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y53         FDRE                                         r  p1/clkout_b_reg/C
                         clock pessimism             -0.503     1.484    
    SLICE_X16Y53         FDRE (Hold_fdre_C_D)         0.120     1.604    p1/clkout_b_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 p1/counter_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.559     1.471    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y54         FDRE                                         r  p1/counter_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  p1/counter_b_reg[4]/Q
                         net (fo=8, routed)           0.060     1.695    p1/counter_b_reg[4]
    SLICE_X17Y54         LUT4 (Prop_lut4_I1_O)        0.045     1.740 r  p1/counter_b[6]_i_1/O
                         net (fo=1, routed)           0.000     1.740    p1/p_0_in__1[6]
    SLICE_X17Y54         FDRE                                         r  p1/counter_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.828     1.987    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y54         FDRE                                         r  p1/counter_b_reg[6]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X17Y54         FDRE (Hold_fdre_C_D)         0.092     1.576    p1/counter_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 p1/counter_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.559     1.471    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y54         FDRE                                         r  p1/counter_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  p1/counter_b_reg[0]/Q
                         net (fo=8, routed)           0.130     1.764    p1/counter_b_reg[0]
    SLICE_X17Y54         LUT4 (Prop_lut4_I1_O)        0.049     1.813 r  p1/counter_b[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    p1/p_0_in__1[3]
    SLICE_X17Y54         FDRE                                         r  p1/counter_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.828     1.987    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y54         FDRE                                         r  p1/counter_b_reg[3]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X17Y54         FDRE (Hold_fdre_C_D)         0.107     1.591    p1/counter_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 p1/counter_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.559     1.471    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y54         FDRE                                         r  p1/counter_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  p1/counter_b_reg[2]/Q
                         net (fo=7, routed)           0.173     1.785    p1/counter_b_reg[2]
    SLICE_X16Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.830 r  p1/counter_b[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    p1/counter_b[4]_i_1_n_0
    SLICE_X16Y54         FDRE                                         r  p1/counter_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.828     1.987    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y54         FDRE                                         r  p1/counter_b_reg[4]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X16Y54         FDRE (Hold_fdre_C_D)         0.121     1.605    p1/counter_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 p1/counter_b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.733%)  route 0.174ns (48.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.559     1.471    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y54         FDRE                                         r  p1/counter_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  p1/counter_b_reg[6]/Q
                         net (fo=6, routed)           0.174     1.785    p1/counter_b_reg[6]
    SLICE_X16Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  p1/counter_b[8]_i_1/O
                         net (fo=1, routed)           0.000     1.830    p1/p_0_in__1[8]
    SLICE_X16Y54         FDRE                                         r  p1/counter_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.828     1.987    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y54         FDRE                                         r  p1/counter_b_reg[8]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X16Y54         FDRE (Hold_fdre_C_D)         0.121     1.605    p1/counter_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 p1/counter_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.563%)  route 0.175ns (48.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.559     1.471    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y54         FDRE                                         r  p1/counter_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  p1/counter_b_reg[2]/Q
                         net (fo=7, routed)           0.175     1.787    p1/counter_b_reg[2]
    SLICE_X16Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  p1/counter_b[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    p1/counter_b[5]_i_1_n_0
    SLICE_X16Y54         FDRE                                         r  p1/counter_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.828     1.987    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y54         FDRE                                         r  p1/counter_b_reg[5]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X16Y54         FDRE (Hold_fdre_C_D)         0.121     1.605    p1/counter_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.232%)  route 0.133ns (41.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.476    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  p1/counter_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  p1/counter_a_reg[5]/Q
                         net (fo=3, routed)           0.133     1.750    p1/counter_a_reg[5]
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.795 r  p1/counter_a[5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    p1/p_0_in__0[5]
    SLICE_X17Y40         FDRE                                         r  p1/counter_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.991    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  p1/counter_a_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.092     1.568    p1/counter_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 p1/counter_c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/clkout_c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.555%)  route 0.125ns (37.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.566     1.478    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  p1/counter_c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  p1/counter_c_reg[22]/Q
                         net (fo=3, routed)           0.125     1.767    p1/counter_c_reg[22]
    SLICE_X17Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  p1/clkout_c_i_1/O
                         net (fo=1, routed)           0.000     1.812    p1/clkout_c_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.833     1.992    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.091     1.584    p1/clkout_c_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 p1/counter_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.063%)  route 0.161ns (45.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.476    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  p1/counter_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  p1/counter_a_reg[2]/Q
                         net (fo=6, routed)           0.161     1.778    p1/counter_a_reg[2]
    SLICE_X17Y39         LUT5 (Prop_lut5_I1_O)        0.049     1.827 r  p1/counter_a[4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    p1/p_0_in__0[4]
    SLICE_X17Y39         FDRE                                         r  p1/counter_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.990    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y39         FDRE                                         r  p1/counter_a_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.107     1.598    p1/counter_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 p1/counter_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p1/counter_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.559     1.471    p1/CLK_IN_IBUF_BUFG
    SLICE_X16Y54         FDRE                                         r  p1/counter_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  p1/counter_b_reg[0]/Q
                         net (fo=8, routed)           0.130     1.764    p1/counter_b_reg[0]
    SLICE_X17Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  p1/counter_b[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    p1/p_0_in__1[2]
    SLICE_X17Y54         FDRE                                         r  p1/counter_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.828     1.987    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y54         FDRE                                         r  p1/counter_b_reg[2]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X17Y54         FDRE (Hold_fdre_C_D)         0.092     1.576    p1/counter_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IN_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X18Y40    p1/clkout_a_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X16Y53    p1/clkout_b_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X17Y46    p1/clkout_c_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X17Y39    p1/counter_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X17Y39    p1/counter_a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X17Y40    p1/counter_a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X17Y39    p1/counter_a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X17Y39    p1/counter_a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X17Y40    p1/counter_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X18Y40    p1/clkout_a_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X18Y40    p1/clkout_a_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y53    p1/clkout_b_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y53    p1/clkout_b_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y46    p1/clkout_c_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y46    p1/clkout_c_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y39    p1/counter_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y39    p1/counter_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y39    p1/counter_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y39    p1/counter_a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X18Y40    p1/clkout_a_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X18Y40    p1/clkout_a_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y53    p1/clkout_b_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y53    p1/clkout_b_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y46    p1/clkout_c_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y46    p1/clkout_c_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y39    p1/counter_a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y39    p1/counter_a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y39    p1/counter_a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y39    p1/counter_a_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           453 Endpoints
Min Delay           453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.586ns  (logic 5.207ns (44.942%)  route 6.379ns (55.058%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           2.756     4.206    p1/SW_IBUF[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     4.330 r  p1/LD_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, routed)           0.577     4.908    LD_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.009 r  LD_OBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          3.046     8.055    LD_OBUF_BUFG[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.586 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.586    LD[0]
    M14                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2/cntr_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.947ns  (logic 4.375ns (39.969%)  route 6.572ns (60.031%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE                         0.000     0.000 r  d2/cntr_reg[19]/C
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  d2/cntr_reg[19]/Q
                         net (fo=2, routed)           0.830     1.348    d2/cntr_reg[19]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.124     1.472 r  d2/mem_i_i_6/O
                         net (fo=2, routed)           0.854     2.326    d2/mem_i_i_6_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.450 r  d2/LD_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.807     3.257    d2/LD_OBUF[2]_inst_i_5_n_0
    SLICE_X21Y47         LUT4 (Prop_lut4_I2_O)        0.124     3.381 r  d2/LD_OBUF[2]_inst_i_2/O
                         net (fo=36, routed)          4.081     7.462    LD_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    10.947 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.947    LD[2]
    G14                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            cpu1/mem_address_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 1.583ns (21.578%)  route 5.753ns (78.422%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  BTN_IBUF[0]_inst/O
                         net (fo=84, routed)          5.374     6.833    cpu1/BTN_IBUF[0]
    SLICE_X6Y37          LUT5 (Prop_lut5_I3_O)        0.124     6.957 r  cpu1/mem_address[3]_i_1/O
                         net (fo=4, routed)           0.379     7.336    cpu1/mem_address[3]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  cpu1/mem_address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            cpu1/mem_address_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 1.583ns (21.578%)  route 5.753ns (78.422%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  BTN_IBUF[0]_inst/O
                         net (fo=84, routed)          5.374     6.833    cpu1/BTN_IBUF[0]
    SLICE_X6Y37          LUT5 (Prop_lut5_I3_O)        0.124     6.957 r  cpu1/mem_address[3]_i_1/O
                         net (fo=4, routed)           0.379     7.336    cpu1/mem_address[3]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  cpu1/mem_address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dbgu1/p_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 3.214ns (43.980%)  route 4.094ns (56.020%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  mem1/mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     2.454 f  mem1/mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[11]
                         net (fo=4, routed)           1.309     3.763    mem1/mem_port_b_rd[7]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.157     3.920 f  mem1/p_out[6]_i_16/O
                         net (fo=3, routed)           0.609     4.530    mem1/p_out[6]_i_16_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.355     4.885 f  mem1/p_out[6]_i_8/O
                         net (fo=3, routed)           1.354     6.239    mem1/acntr_reg[0]_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.363 f  mem1/p_out[6]_i_7/O
                         net (fo=2, routed)           0.821     7.184    dbgu1/p_out_reg[6]_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.308 r  dbgu1/p_out[5]_i_1/O
                         net (fo=1, routed)           0.000     7.308    dbgu1/p_out[5]_i_1_n_0
    SLICE_X12Y40         FDCE                                         r  dbgu1/p_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem1/mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            dbgu1/p_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 3.214ns (43.998%)  route 4.091ns (56.002%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1                     0.000     0.000 r  mem1/mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     2.454 r  mem1/mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[11]
                         net (fo=4, routed)           1.309     3.763    mem1/mem_port_b_rd[7]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.157     3.920 r  mem1/p_out[6]_i_16/O
                         net (fo=3, routed)           0.609     4.530    mem1/p_out[6]_i_16_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I0_O)        0.355     4.885 r  mem1/p_out[6]_i_8/O
                         net (fo=3, routed)           1.354     6.239    mem1/acntr_reg[0]_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.363 r  mem1/p_out[6]_i_7/O
                         net (fo=2, routed)           0.818     7.181    dbgu1/p_out_reg[6]_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.305 r  dbgu1/p_out[6]_i_2/O
                         net (fo=1, routed)           0.000     7.305    dbgu1/p_out[6]_i_2_n_0
    SLICE_X12Y40         FDCE                                         r  dbgu1/p_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            cpu1/opcode_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 1.583ns (21.852%)  route 5.661ns (78.148%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  BTN_IBUF[0]_inst/O
                         net (fo=84, routed)          5.081     6.540    cpu1/BTN_IBUF[0]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     6.664 r  cpu1/opcode[7]_i_1/O
                         net (fo=8, routed)           0.580     7.244    cpu1/opcode[7]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  cpu1/opcode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            cpu1/opcode_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 1.583ns (21.852%)  route 5.661ns (78.148%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  BTN_IBUF[0]_inst/O
                         net (fo=84, routed)          5.081     6.540    cpu1/BTN_IBUF[0]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     6.664 r  cpu1/opcode[7]_i_1/O
                         net (fo=8, routed)           0.580     7.244    cpu1/opcode[7]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  cpu1/opcode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            cpu1/opcode_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 1.583ns (21.852%)  route 5.661ns (78.148%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  BTN_IBUF[0]_inst/O
                         net (fo=84, routed)          5.081     6.540    cpu1/BTN_IBUF[0]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     6.664 r  cpu1/opcode[7]_i_1/O
                         net (fo=8, routed)           0.580     7.244    cpu1/opcode[7]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  cpu1/opcode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            cpu1/opcode_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 1.583ns (21.852%)  route 5.661ns (78.148%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  BTN_IBUF[0]_inst/O
                         net (fo=84, routed)          5.081     6.540    cpu1/BTN_IBUF[0]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.124     6.664 r  cpu1/opcode[7]_i_1/O
                         net (fo=8, routed)           0.580     7.244    cpu1/opcode[7]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  cpu1/opcode_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pgen1/pulses_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pgen1/pulses_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE                         0.000     0.000 r  pgen1/pulses_reg[0]/C
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pgen1/pulses_reg[0]/Q
                         net (fo=6, routed)           0.077     0.218    pgen1/pulses[0]
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.263 r  pgen1/pulses[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.263    pgen1/pulses[3]_C_i_1_n_0
    SLICE_X23Y46         FDCE                                         r  pgen1/pulses_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbgu1/p_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbgu1/u1/txbuf_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.191ns (66.687%)  route 0.095ns (33.313%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE                         0.000     0.000 r  dbgu1/p_out_reg[0]/C
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  dbgu1/p_out_reg[0]/Q
                         net (fo=1, routed)           0.095     0.241    dbgu1/u1/Q[0]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.286 r  dbgu1/u1/txbuf[0]_i_1/O
                         net (fo=1, routed)           0.000     0.286    dbgu1/u1/txbuf[0]
    SLICE_X13Y40         FDCE                                         r  dbgu1/u1/txbuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu1/r1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu1/mem_data_w_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE                         0.000     0.000 r  cpu1/r1_reg[2]/C
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu1/r1_reg[2]/Q
                         net (fo=19, routed)          0.110     0.251    cpu1/dbg_r1[2]
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.045     0.296 r  cpu1/mem_data_w[2]_i_1/O
                         net (fo=1, routed)           0.000     0.296    cpu1/mem_data_w[2]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  cpu1/mem_data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbgu1/u1/txbuf_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbgu1/u1/txbuf_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE                         0.000     0.000 r  dbgu1/u1/txbuf_reg[4]/C
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dbgu1/u1/txbuf_reg[4]/Q
                         net (fo=1, routed)           0.111     0.252    dbgu1/u1/txbuf_reg_n_0_[4]
    SLICE_X13Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.297 r  dbgu1/u1/txbuf[3]_i_1/O
                         net (fo=1, routed)           0.000     0.297    dbgu1/u1/txbuf[3]
    SLICE_X13Y41         FDCE                                         r  dbgu1/u1/txbuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbgu1/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbgu1/state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.191ns (62.485%)  route 0.115ns (37.515%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE                         0.000     0.000 r  dbgu1/state_reg[2]/C
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  dbgu1/state_reg[2]/Q
                         net (fo=18, routed)          0.115     0.261    dbgu1/state_reg_n_0_[2]
    SLICE_X14Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  dbgu1/state[6]_i_2/O
                         net (fo=1, routed)           0.000     0.306    dbgu1/state[6]_i_2_n_0
    SLICE_X14Y39         FDCE                                         r  dbgu1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbgu1/mem_a_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem1/mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.151ns (47.568%)  route 0.166ns (52.432%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE                         0.000     0.000 r  dbgu1/mem_a_reg[3]/C
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  dbgu1/mem_a_reg[3]/Q
                         net (fo=2, routed)           0.166     0.317    mem1/mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  mem1/mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pgen1/pulses_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            pgen1/pulses_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE                         0.000     0.000 r  pgen1/pulses_reg[3]_C/C
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pgen1/pulses_reg[3]_C/Q
                         net (fo=6, routed)           0.142     0.283    pgen1/pulses_reg[3]_C_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.328 r  pgen1/pulses[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    pgen1/pulses[1]_i_1_n_0
    SLICE_X22Y46         FDCE                                         r  pgen1/pulses_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pgen1/pulses_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            pgen1/pulses_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE                         0.000     0.000 r  pgen1/pulses_reg[3]_C/C
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pgen1/pulses_reg[3]_C/Q
                         net (fo=6, routed)           0.143     0.284    pgen1/pulses_reg[3]_C_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.329 r  pgen1/pulses[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    pgen1/pulses[2]_i_1_n_0
    SLICE_X22Y46         FDCE                                         r  pgen1/pulses_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pgen1/pulses_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pgen1/pulses_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.782%)  route 0.147ns (44.218%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE                         0.000     0.000 r  pgen1/pulses_reg[0]/C
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pgen1/pulses_reg[0]/Q
                         net (fo=6, routed)           0.147     0.288    pgen1/pulses[0]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.333 r  pgen1/pulses[3]_P_i_2/O
                         net (fo=1, routed)           0.000     0.333    pgen1/pulses01_in[3]
    SLICE_X22Y47         FDPE                                         r  pgen1/pulses_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu1/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.531%)  route 0.181ns (52.469%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE                         0.000     0.000 r  cpu1/FSM_onehot_state_reg[3]/C
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu1/FSM_onehot_state_reg[3]/Q
                         net (fo=14, routed)          0.181     0.345    cpu1/Q[2]
    SLICE_X6Y40          FDPE                                         r  cpu1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.212ns (48.395%)  route 4.492ns (51.605%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.868     6.670    p1/clk_slow
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.794 r  p1/LD_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, routed)           0.577     7.371    LD_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.472 r  LD_OBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          3.046    10.518    LD_OBUF_BUFG[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    14.049 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.049    LD[0]
    M14                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.555ns  (logic 0.704ns (19.805%)  route 2.851ns (80.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.800     6.601    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.725 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          2.050     8.776    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.900 r  dbgu1/gen1/cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.900    dbgu1/gen1/cntr[2]_i_1_n_0
    SLICE_X13Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.554ns  (logic 0.704ns (19.811%)  route 2.850ns (80.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.800     6.601    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.725 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          2.049     8.775    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.899 r  dbgu1/gen1/cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.899    dbgu1/gen1/cntr[3]_i_1_n_0
    SLICE_X13Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 0.704ns (20.865%)  route 2.670ns (79.135%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.800     6.601    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.725 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          1.870     8.595    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.719 r  dbgu1/gen1/cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.719    dbgu1/gen1/cntr[0]_i_1_n_0
    SLICE_X12Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 0.704ns (20.913%)  route 2.662ns (79.087%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.800     6.601    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.725 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          1.862     8.588    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.712 r  dbgu1/gen1/cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.712    dbgu1/gen1/cntr[1]_i_1_n_0
    SLICE_X12Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.186ns  (logic 0.704ns (22.094%)  route 2.482ns (77.906%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.800     6.601    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.725 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          1.682     8.408    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  dbgu1/gen1/cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.532    dbgu1/gen1/cntr[4]_i_1_n_0
    SLICE_X13Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.061ns  (logic 0.704ns (22.998%)  route 2.357ns (77.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.800     6.601    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.725 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          1.557     8.282    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.406 r  dbgu1/gen1/cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.406    dbgu1/gen1/cntr[5]_i_1_n_0
    SLICE_X14Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.054ns  (logic 0.704ns (23.052%)  route 2.350ns (76.948%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.800     6.601    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.725 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          1.550     8.275    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.399 r  dbgu1/gen1/cntr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.399    dbgu1/gen1/cntr[6]_i_1_n_0
    SLICE_X14Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/pulse_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.667ns  (logic 0.704ns (26.401%)  route 1.963ns (73.599%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.800     6.601    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.725 f  d2/mem_i_i_1/O
                         net (fo=10, routed)          1.162     7.888    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X14Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.012 r  dbgu1/gen1/pulse_i_1/O
                         net (fo=1, routed)           0.000     8.012    dbgu1/gen1/pulse_i_1_n_0
    SLICE_X14Y42         FDCE                                         r  dbgu1/gen1/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/prevstate_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.450ns  (logic 0.704ns (28.741%)  route 1.745ns (71.259%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677     5.345    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.800     6.601    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.725 f  d2/mem_i_i_1/O
                         net (fo=10, routed)          0.945     7.671    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X13Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.795 r  dbgu1/gen1/prevstate_i_1/O
                         net (fo=1, routed)           0.000     7.795    dbgu1/gen1/prevstate_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  dbgu1/gen1/prevstate_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/prevstate_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.919ns  (logic 0.231ns (25.122%)  route 0.688ns (74.878%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.275     1.893    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.938 f  d2/mem_i_i_1/O
                         net (fo=10, routed)          0.413     2.351    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X13Y43         LUT5 (Prop_lut5_I4_O)        0.045     2.396 r  dbgu1/gen1/prevstate_i_1/O
                         net (fo=1, routed)           0.000     2.396    dbgu1/gen1/prevstate_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  dbgu1/gen1/prevstate_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.126ns  (logic 0.231ns (20.523%)  route 0.895ns (79.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.275     1.893    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.938 f  d2/mem_i_i_1/O
                         net (fo=10, routed)          0.619     2.557    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X14Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.602 r  dbgu1/gen1/pulse_i_1/O
                         net (fo=1, routed)           0.000     2.602    dbgu1/gen1/pulse_i_1_n_0
    SLICE_X14Y42         FDCE                                         r  dbgu1/gen1/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.247ns  (logic 0.231ns (18.525%)  route 1.016ns (81.475%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.275     1.893    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          0.741     2.679    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.724 r  dbgu1/gen1/cntr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.724    dbgu1/gen1/cntr[6]_i_1_n_0
    SLICE_X14Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.257ns  (logic 0.231ns (18.374%)  route 1.026ns (81.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.275     1.893    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          0.751     2.689    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.734 r  dbgu1/gen1/cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.734    dbgu1/gen1/cntr[5]_i_1_n_0
    SLICE_X14Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.231ns (16.555%)  route 1.164ns (83.445%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.275     1.893    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          0.889     2.827    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.872 r  dbgu1/gen1/cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.872    dbgu1/gen1/cntr[4]_i_1_n_0
    SLICE_X13Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.465ns  (logic 0.231ns (15.764%)  route 1.234ns (84.236%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.275     1.893    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          0.959     2.897    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.942 r  dbgu1/gen1/cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.942    dbgu1/gen1/cntr[1]_i_1_n_0
    SLICE_X12Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.471ns  (logic 0.231ns (15.703%)  route 1.240ns (84.297%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.275     1.893    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          0.965     2.903    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.948 r  dbgu1/gen1/cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.948    dbgu1/gen1/cntr[0]_i_1_n_0
    SLICE_X12Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.539ns  (logic 0.231ns (15.014%)  route 1.308ns (84.986%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.275     1.893    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          1.032     2.970    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.045     3.015 r  dbgu1/gen1/cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.015    dbgu1/gen1/cntr[2]_i_1_n_0
    SLICE_X13Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbgu1/gen1/cntr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.539ns  (logic 0.231ns (15.014%)  route 1.308ns (84.986%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.275     1.893    d2/clk_slow
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  d2/mem_i_i_1/O
                         net (fo=10, routed)          1.032     2.970    dbgu1/gen1/cntr_reg[6]_1
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.045     3.015 r  dbgu1/gen1/cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.015    dbgu1/gen1/cntr[3]_i_1_n_0
    SLICE_X13Y42         FDCE                                         r  dbgu1/gen1/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/clkout_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.444ns (53.259%)  route 1.267ns (46.741%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.477    p1/CLK_IN_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  p1/clkout_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  p1/clkout_c_reg/Q
                         net (fo=2, routed)           0.309     1.927    p1/clk_slow
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.972 r  p1/LD_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, routed)           0.213     2.186    LD_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.212 r  LD_OBUF_BUFG[0]_inst/O
                         net (fo=34, routed)          0.744     2.956    LD_OBUF_BUFG[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     4.188 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.188    LD[0]
    M14                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------





