 ```verilog
always @(posedge clk) begin
    case(sel)
        0 : out = in[3:0];
        1 : out = in[7:4];
        2 : out = in[11:8];
        ... // Repeat for all 8 cases up to sel=7
        default : out = {8'bz, in}; // Default case to handle invalid sel values
    endcase
end
```