// Generated by CIRCT unknown git version
module vjtag(	// file.cleaned.mlir:2:3
  input  [1:0] ir_out,	// file.cleaned.mlir:2:23
  input        tdo,	// file.cleaned.mlir:2:40
  output [1:0] ir_in,	// file.cleaned.mlir:2:55
  output       tck,	// file.cleaned.mlir:2:71
               tdi,	// file.cleaned.mlir:2:85
               virtual_state_cdr,	// file.cleaned.mlir:2:99
               virtual_state_cir,	// file.cleaned.mlir:2:127
               virtual_state_e1dr,	// file.cleaned.mlir:2:155
               virtual_state_e2dr,	// file.cleaned.mlir:2:184
               virtual_state_pdr,	// file.cleaned.mlir:2:213
               virtual_state_sdr,	// file.cleaned.mlir:2:241
               virtual_state_udr,	// file.cleaned.mlir:2:269
               virtual_state_uir	// file.cleaned.mlir:2:297
);

  assign ir_in = 2'h0;	// file.cleaned.mlir:3:14, :5:5
  assign tck = 1'h0;	// file.cleaned.mlir:4:14, :5:5
  assign tdi = 1'h0;	// file.cleaned.mlir:4:14, :5:5
  assign virtual_state_cdr = 1'h0;	// file.cleaned.mlir:4:14, :5:5
  assign virtual_state_cir = 1'h0;	// file.cleaned.mlir:4:14, :5:5
  assign virtual_state_e1dr = 1'h0;	// file.cleaned.mlir:4:14, :5:5
  assign virtual_state_e2dr = 1'h0;	// file.cleaned.mlir:4:14, :5:5
  assign virtual_state_pdr = 1'h0;	// file.cleaned.mlir:4:14, :5:5
  assign virtual_state_sdr = 1'h0;	// file.cleaned.mlir:4:14, :5:5
  assign virtual_state_udr = 1'h0;	// file.cleaned.mlir:4:14, :5:5
  assign virtual_state_uir = 1'h0;	// file.cleaned.mlir:4:14, :5:5
endmodule

