Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 18 11:35:39 2019
| Host         : LAPTOP-33B0TTHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 208 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/cu/ad/aluctrl_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/cu/ad/aluctrl_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/cu/ad/aluctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/cu/ad/ctrl_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1402 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.322        0.000                      0                   33        0.279        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.322        0.000                      0                   33        0.279        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 2.271ns (48.590%)  route 2.403ns (51.410%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.308    clk_gen/count20_carry__4_n_2
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.422    clk_gen/count20_carry__5_n_2
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.756 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.756    clk_gen/p_0_in[30]
    SLICE_X28Y19         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.062    15.078    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 2.176ns (47.523%)  route 2.403ns (52.477%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.308    clk_gen/count20_carry__4_n_2
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.422    clk_gen/count20_carry__5_n_2
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.661 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.661    clk_gen/p_0_in[31]
    SLICE_X28Y19         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.062    15.078    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 2.160ns (47.339%)  route 2.403ns (52.661%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.308    clk_gen/count20_carry__4_n_2
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.422    clk_gen/count20_carry__5_n_2
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.645 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.645    clk_gen/p_0_in[29]
    SLICE_X28Y19         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.062    15.078    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 2.157ns (47.304%)  route 2.403ns (52.695%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.308    clk_gen/count20_carry__4_n_2
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.642    clk_gen/p_0_in[26]
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.062    15.079    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.136ns (47.061%)  route 2.403ns (52.939%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.308    clk_gen/count20_carry__4_n_2
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.621    clk_gen/p_0_in[28]
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.062    15.079    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 2.062ns (46.183%)  route 2.403ns (53.817%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.308    clk_gen/count20_carry__4_n_2
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.547 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.547    clk_gen/p_0_in[27]
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.062    15.079    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 2.046ns (45.990%)  route 2.403ns (54.010%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.308    clk_gen/count20_carry__4_n_2
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.531 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.531    clk_gen/p_0_in[25]
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.062    15.079    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 2.043ns (45.953%)  route 2.403ns (54.047%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.528 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.528    clk_gen/p_0_in[22]
    SLICE_X28Y17         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.439    14.780    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.062    15.081    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 2.022ns (45.697%)  route 2.403ns (54.303%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.507    clk_gen/p_0_in[24]
    SLICE_X28Y17         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.439    14.780    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.062    15.081    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.948ns (44.773%)  route 2.403ns (55.227%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.561     5.082    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.873     6.375    clk_gen/count2[0]
    SLICE_X29Y13         LUT4 (Prop_lut4_I1_O)        0.299     6.674 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.781     7.455    clk_gen/count20_carry_i_8_n_2
    SLICE_X29Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.748     8.327    clk_gen/count20_carry_i_4_n_2
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.451 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    clk_gen/count2_0[8]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.852 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    clk_gen/count20_carry__0_n_2
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.966    clk_gen/count20_carry__1_n_2
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.080    clk_gen/count20_carry__2_n_2
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.194    clk_gen/count20_carry__3_n_2
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.433 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.433    clk_gen/p_0_in[23]
    SLICE_X28Y17         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.439    14.780    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.062    15.081    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.184     1.767    clk_gen/index_reg[1]
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.812 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.812    clk_gen/clk_5KHz_i_1_n_2
    SLICE_X29Y15         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091     1.533    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.715    clk_gen/count2[19]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.826    clk_gen/p_0_in[19]
    SLICE_X28Y16         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     1.953    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.716    clk_gen/count2[15]
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.827    clk_gen/p_0_in[15]
    SLICE_X28Y15         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.133     1.716    clk_gen/count2[7]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.827    clk_gen/p_0_in[7]
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.557     1.440    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.715    clk_gen/count2[23]
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.826    clk_gen/p_0_in[23]
    SLICE_X28Y17         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.825     1.952    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.556     1.439    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.134     1.714    clk_gen/count2[27]
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.825    clk_gen/p_0_in[27]
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.824     1.951    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.134     1.717    clk_gen/count2[11]
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.828    clk_gen/p_0_in[11]
    SLICE_X28Y14         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.555     1.438    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.134     1.713    clk_gen/count2[31]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.824    clk_gen/p_0_in[31]
    SLICE_X28Y19         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.823     1.950    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X28Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.560     1.443    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.718    clk_gen/count2[3]
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.829    clk_gen/p_0_in[3]
    SLICE_X28Y12         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     1.956    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X28Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.715    clk_gen/count2[19]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.859 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.859    clk_gen/p_0_in[20]
    SLICE_X28Y16         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     1.953    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y13   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y14   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y14   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y14   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y15   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y15   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y15   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y15   clk_gen/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y19   clk_gen/count2_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y19   clk_gen/count2_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y19   clk_gen/count2_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y18   reg_hex_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y18   reg_hex_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y21   reg_hex_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   clk_gen/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   clk_gen/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   clk_gen/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   clk_gen/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   clk_gen/count2_reg[17]/C



