TimeQuest Timing Analyzer report for sd_bmp_hdmi
Fri Jan 23 21:35:31 2026
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. MTBF Summary
 44. Synchronizer Summary
 45. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 48. Slow 1200mV 0C Model Fmax Summary
 49. Slow 1200mV 0C Model Setup Summary
 50. Slow 1200mV 0C Model Hold Summary
 51. Slow 1200mV 0C Model Recovery Summary
 52. Slow 1200mV 0C Model Removal Summary
 53. Slow 1200mV 0C Model Minimum Pulse Width Summary
 54. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 59. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 61. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 63. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 64. Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 67. Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 69. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Output Enable Times
 81. Minimum Output Enable Times
 82. Output Disable Times
 83. Minimum Output Disable Times
 84. MTBF Summary
 85. Synchronizer Summary
 86. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 89. Fast 1200mV 0C Model Setup Summary
 90. Fast 1200mV 0C Model Hold Summary
 91. Fast 1200mV 0C Model Recovery Summary
 92. Fast 1200mV 0C Model Removal Summary
 93. Fast 1200mV 0C Model Minimum Pulse Width Summary
 94. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 97. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 98. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 99. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
101. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
103. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
104. Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
106. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
107. Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
109. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
116. Setup Times
117. Hold Times
118. Clock to Output Times
119. Minimum Clock to Output Times
120. Output Enable Times
121. Minimum Output Enable Times
122. Output Disable Times
123. Minimum Output Disable Times
124. MTBF Summary
125. Synchronizer Summary
126. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
129. Multicorner Timing Analysis Summary
130. Setup Times
131. Hold Times
132. Clock to Output Times
133. Minimum Clock to Output Times
134. Board Trace Model Assignments
135. Input Transition Times
136. Signal Integrity Metrics (Slow 1200mv 0c Model)
137. Signal Integrity Metrics (Slow 1200mv 85c Model)
138. Signal Integrity Metrics (Fast 1200mv 0c Model)
139. Setup Transfers
140. Hold Transfers
141. Recovery Transfers
142. Removal Transfers
143. Report TCCS
144. Report RSKM
145. Unconstrained Paths
146. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; sd_bmp_hdmi                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; sd_bmp_hdmi.sdc ; OK     ; Fri Jan 23 21:35:29 2026 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; 10.000 ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; Generated ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; Generated ; 20.000 ; 50.0 MHz  ; 10.000 ; 20.000 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] }  ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz  ; 0.000  ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3.076  ; 325.1 MHz ; 0.000  ; 1.538  ; 50.00      ; 2         ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { sys_clk }                                                   ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 30.4 MHz   ; 30.4 MHz        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 105.04 MHz ; 105.04 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;      ;
; 123.32 MHz ; 123.32 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 271.81 MHz ; 271.81 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;      ;
; 390.93 MHz ; 390.93 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -17.507 ; -278.421      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.926  ; -58.945       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.518   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.289   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 7.152   ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.263 ; -0.515        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.374  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.439  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.454  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.416 ; -213.961      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5.352  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.498  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.787 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 2.127 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.341 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.699 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.393 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.720 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.722 ; 0.000         ;
; sys_clk                                                   ; 9.832 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -17.507 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.293     ;
; -17.422 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.208     ;
; -17.409 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.195     ;
; -17.398 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.184     ;
; -17.361 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.147     ;
; -17.313 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.099     ;
; -17.300 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.086     ;
; -17.291 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.077     ;
; -17.276 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.062     ;
; -17.263 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.049     ;
; -17.252 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.038     ;
; -17.245 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.031     ;
; -17.215 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 33.001     ;
; -17.213 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.999     ;
; -17.182 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.968     ;
; -17.167 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.953     ;
; -17.154 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.940     ;
; -17.146 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.932     ;
; -17.145 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.931     ;
; -17.136 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.922     ;
; -17.130 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.916     ;
; -17.117 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.903     ;
; -17.104 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.890     ;
; -17.099 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.885     ;
; -17.067 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.853     ;
; -17.037 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.823     ;
; -17.036 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.822     ;
; -17.000 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.786     ;
; -16.999 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.785     ;
; -16.990 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.776     ;
; -16.980 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.766     ;
; -16.958 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.744     ;
; -16.957 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.743     ;
; -16.953 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.739     ;
; -16.925 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.711     ;
; -16.921 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.707     ;
; -16.891 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.677     ;
; -16.871 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.657     ;
; -16.854 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.640     ;
; -16.854 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.640     ;
; -16.848 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.634     ;
; -16.834 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.620     ;
; -16.816 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.602     ;
; -16.811 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.597     ;
; -16.779 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.565     ;
; -16.775 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.561     ;
; -16.745 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.531     ;
; -16.725 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.511     ;
; -16.708 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.494     ;
; -16.704 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.490     ;
; -16.702 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.488     ;
; -16.688 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.474     ;
; -16.670 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.456     ;
; -16.666 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.452     ;
; -16.665 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.451     ;
; -16.633 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.419     ;
; -16.629 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.415     ;
; -16.599 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.385     ;
; -16.595 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.381     ;
; -16.577 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.363     ;
; -16.562 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.348     ;
; -16.558 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.344     ;
; -16.529 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.315     ;
; -16.520 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.306     ;
; -16.492 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.278     ;
; -16.483 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.269     ;
; -16.479 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.265     ;
; -16.449 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.235     ;
; -16.420 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.206     ;
; -16.412 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.198     ;
; -16.383 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.169     ;
; -16.361 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.147     ;
; -16.315 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.101     ;
; -16.285 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.591     ;
; -16.283 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.069     ;
; -16.274 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.060     ;
; -16.237 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.023     ;
; -16.216 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 32.002     ;
; -16.206 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.512     ;
; -16.200 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.506     ;
; -16.187 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.493     ;
; -16.121 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.427     ;
; -16.108 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.414     ;
; -16.069 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.375     ;
; -16.050 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 31.836     ;
; -16.027 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 31.813     ;
; -16.023 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.329     ;
; -15.995 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 31.781     ;
; -15.991 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.297     ;
; -15.990 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.296     ;
; -15.944 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.250     ;
; -15.924 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 31.710     ;
; -15.924 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.230     ;
; -15.912 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.218     ;
; -15.845 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 31.631     ;
; -15.845 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.151     ;
; -15.774 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.401      ; 31.560     ;
; -15.758 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.064     ;
; -15.735 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.041     ;
; -15.703 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 31.009     ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.926 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 3.236      ;
; -3.761 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 3.071      ;
; -3.457 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.240      ;
; -3.456 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.239      ;
; -3.454 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.237      ;
; -3.446 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.757      ;
; -3.314 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.097      ;
; -3.313 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.096      ;
; -3.312 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.095      ;
; -3.311 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.094      ;
; -3.310 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.093      ;
; -3.309 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.092      ;
; -3.308 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.091      ;
; -3.307 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.090      ;
; -3.305 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.088      ;
; -3.304 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.087      ;
; -3.300 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.083      ;
; -3.292 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.075      ;
; -3.291 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.074      ;
; -3.289 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 3.072      ;
; -3.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.552      ;
; -3.149 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.932      ;
; -3.148 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.931      ;
; -3.147 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.930      ;
; -3.146 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.929      ;
; -3.145 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.928      ;
; -3.144 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.927      ;
; -3.143 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.926      ;
; -3.142 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.925      ;
; -3.140 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.923      ;
; -3.139 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.922      ;
; -3.135 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.864     ; 2.918      ;
; -3.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.372      ;
; -2.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.270      ;
; -2.903 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.228      ;
; -2.873 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.198      ;
; -2.750 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.075      ;
; -2.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.051      ;
; -2.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 2.063      ;
; -2.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.336     ; 2.031      ;
; -2.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.322     ; 1.909      ;
; -1.766 ; vs_d0                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 1.076      ;
; -1.585 ; vs_d1                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.337     ; 0.895      ;
; 1.891  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.034      ;
; 1.893  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.032      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.023      ;
; 1.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.023      ;
; 2.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.855      ;
; 2.072  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.853      ;
; 2.081  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.844      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.123  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.798      ;
; 2.154  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.771      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.768      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.768      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.768      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.768      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.768      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.768      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.768      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.768      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.768      ;
; 2.171  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.754      ;
; 2.173  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.752      ;
; 2.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.749      ;
; 2.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.749      ;
; 2.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.749      ;
; 2.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.749      ;
; 2.182  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.743      ;
; 2.188  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.737      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.213  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.708      ;
; 2.333  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.592      ;
; 2.367  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.558      ;
; 2.367  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.558      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.518 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.479      ;
; 0.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.474      ;
; 0.525 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.472      ;
; 0.557 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.436      ;
; 0.557 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.436      ;
; 0.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.424      ;
; 0.576 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.420      ;
; 0.577 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.419      ;
; 0.577 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.419      ;
; 0.578 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.418      ;
; 0.579 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.417      ;
; 0.612 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.384      ;
; 0.613 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.383      ;
; 0.617 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.379      ;
; 0.618 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.378      ;
; 0.619 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.377      ;
; 0.679 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.318      ;
; 0.684 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.313      ;
; 0.686 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.311      ;
; 0.718 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.275      ;
; 0.718 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.275      ;
; 0.733 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.263      ;
; 0.737 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.259      ;
; 0.738 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.258      ;
; 0.738 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.258      ;
; 0.739 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.257      ;
; 0.740 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.256      ;
; 0.749 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.790      ;
; 0.768 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.776      ;
; 0.773 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.223      ;
; 0.774 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.222      ;
; 0.778 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.218      ;
; 0.779 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.217      ;
; 0.780 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.759      ;
; 0.780 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.216      ;
; 0.799 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.745      ;
; 0.810 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.189      ;
; 0.851 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.146      ;
; 0.854 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.143      ;
; 0.865 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.998      ;
; 0.874 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.123      ;
; 0.875 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.122      ;
; 0.876 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.121      ;
; 0.879 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.118      ;
; 0.893 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.104      ;
; 0.893 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.104      ;
; 0.893 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.104      ;
; 0.894 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.103      ;
; 0.901 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.096      ;
; 0.902 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.095      ;
; 0.926 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.943      ;
; 0.936 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.057      ;
; 0.936 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.084     ; 2.057      ;
; 0.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.059      ;
; 0.940 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.056      ;
; 0.941 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.055      ;
; 0.942 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.054      ;
; 0.943 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.053      ;
; 0.943 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.053      ;
; 0.958 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.905      ;
; 0.968 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.900      ;
; 0.971 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.028      ;
; 0.985 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.011      ;
; 0.986 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.009      ;
; 0.987 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.009      ;
; 0.990 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.554      ;
; 0.990 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.006      ;
; 0.992 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.552      ;
; 0.992 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.004      ;
; 0.992 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.004      ;
; 1.012 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.985      ;
; 1.015 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.982      ;
; 1.017 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.981      ;
; 1.019 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.850      ;
; 1.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.963      ;
; 1.041 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.956      ;
; 1.041 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.956      ;
; 1.057 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.940      ;
; 1.061 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.807      ;
; 1.062 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.935      ;
; 1.063 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.934      ;
; 1.063 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.934      ;
; 1.073 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.470      ;
; 1.076 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.921      ;
; 1.104 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.439      ;
; 1.124 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.871      ;
; 1.145 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.852      ;
; 1.146 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.851      ;
; 1.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.849      ;
; 1.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.835      ;
; 1.164 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.833      ;
; 1.165 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.832      ;
; 1.165 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.832      ;
; 1.165 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.832      ;
; 1.178 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.820      ;
; 1.181 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.816      ;
; 1.183 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.814      ;
; 1.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.810      ;
; 1.212 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.656      ;
; 1.221 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.776      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.289  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 4.554      ;
; 5.971  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.865      ;
; 6.065  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.775      ;
; 6.234  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.609      ;
; 6.431  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 3.405      ;
; 6.482  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.358      ;
; 6.666  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.165      ;
; 6.666  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.165      ;
; 6.666  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.165      ;
; 6.666  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.165      ;
; 6.705  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.135      ;
; 6.838  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.002      ;
; 6.906  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 2.925      ;
; 6.916  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 2.927      ;
; 6.960  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 2.883      ;
; 7.169  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 2.654      ;
; 7.201  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 2.622      ;
; 7.235  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 2.596      ;
; 7.329  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 2.498      ;
; 7.624  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 2.203      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.784  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 2.045      ;
; 7.788  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 2.042      ;
; 7.847  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 1.978      ;
; 7.847  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 1.978      ;
; 7.865  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 1.965      ;
; 7.933  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 1.897      ;
; 7.953  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 1.877      ;
; 7.954  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 1.886      ;
; 7.955  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 1.875      ;
; 7.979  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 1.851      ;
; 7.985  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 1.845      ;
; 8.002  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 1.829      ;
; 8.002  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 1.828      ;
; 8.005  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 1.825      ;
; 8.093  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.735      ;
; 8.153  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 1.676      ;
; 8.369  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.457      ;
; 8.759  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.067      ;
; 10.480 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 9.441      ;
; 10.510 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 9.411      ;
; 10.593 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.329      ;
; 10.613 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.309      ;
; 10.690 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 9.231      ;
; 10.722 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.200      ;
; 10.722 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.200      ;
; 10.752 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.170      ;
; 10.752 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.170      ;
; 10.778 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.144      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.789 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.133      ;
; 10.799 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 9.122      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.819 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 9.103      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
; 10.856 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 9.067      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.152  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.661      ;
; 7.325  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.188     ; 2.488      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 7.413  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.187     ; 2.401      ;
; 16.321 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.598      ;
; 16.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.417      ;
; 16.554 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.369      ;
; 16.554 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.369      ;
; 16.554 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.369      ;
; 16.554 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.369      ;
; 16.554 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.369      ;
; 16.554 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.369      ;
; 16.554 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.369      ;
; 16.554 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.369      ;
; 16.554 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.369      ;
; 16.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.345      ;
; 16.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.345      ;
; 16.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.345      ;
; 16.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.345      ;
; 16.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.345      ;
; 16.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.345      ;
; 16.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.345      ;
; 16.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.345      ;
; 16.578 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.345      ;
; 16.630 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.289      ;
; 16.657 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.262      ;
; 16.665 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.254      ;
; 16.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.256      ;
; 16.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.256      ;
; 16.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.256      ;
; 16.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.256      ;
; 16.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.256      ;
; 16.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.256      ;
; 16.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.256      ;
; 16.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.256      ;
; 16.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.256      ;
; 16.699 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.220      ;
; 16.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.108      ;
; 16.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.103      ;
; 16.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.103      ;
; 16.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.103      ;
; 16.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.103      ;
; 16.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.103      ;
; 16.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.103      ;
; 16.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.103      ;
; 16.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.103      ;
; 16.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 3.103      ;
; 16.833 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.086      ;
; 16.896 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.023      ;
; 16.961 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.960      ;
; 16.966 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.953      ;
; 16.974 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.945      ;
; 16.983 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.936      ;
; 17.008 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.911      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.896      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.861      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.861      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.861      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.861      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.861      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.861      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.861      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.861      ;
; 17.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.861      ;
; 17.092 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.829      ;
; 17.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.812      ;
; 17.139 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.784      ;
; 17.142 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.777      ;
; 17.185 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.736      ;
; 17.189 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.732      ;
; 17.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.730      ;
; 17.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.725      ;
; 17.196 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.725      ;
; 17.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.714      ;
; 17.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.715      ;
; 17.240 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.681      ;
; 17.256 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.665      ;
; 17.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.656      ;
; 17.274 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.078     ; 2.649      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.627      ;
; 17.339 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.582      ;
; 17.340 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.080     ; 2.581      ;
; 17.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.569      ;
; 17.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.569      ;
; 17.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.569      ;
; 17.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.569      ;
; 17.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.079     ; 2.569      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 1.428      ;
; -0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.438      ;
; -0.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.666      ;
; 0.018  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.708      ;
; 0.023  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 1.714      ;
; 0.084  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.774      ;
; 0.117  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 1.808      ;
; 0.134  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.824      ;
; 0.147  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 1.838      ;
; 0.154  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 1.844      ;
; 0.181  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 1.872      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.487  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.780      ;
; 0.500  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.509  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.515  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.809      ;
; 0.517  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.811      ;
; 0.524  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.178      ;
; 0.525  ; pipe_gen:u_pipe_gen|lfsr[1]                                                                                                                                            ; pipe_gen:u_pipe_gen|pipe2_gap_y[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.182      ;
; 0.534  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.537  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.537  ; bird_ctrl:u_bird_ctrl|key_d0                                                                                                                                           ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.542  ; internal_frame_en                                                                                                                                                      ; pipe_gen:u_pipe_gen|pipe1_x[2]                                                                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.543  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.572  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.225      ;
; 0.625  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.656  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.949      ;
; 0.659  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.953      ;
; 0.667  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.961      ;
; 0.674  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.692  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.984      ;
; 0.695  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.989      ;
; 0.702  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.995      ;
; 0.708  ; vs_d0                                                                                                                                                                  ; vs_d1                                                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.712  ; pipe_gen:u_pipe_gen|pipe2_x[3]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[3]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.716  ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                           ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.008      ;
; 0.717  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.010      ;
; 0.742  ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742  ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743  ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743  ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744  ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749  ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.753  ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754  ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.756  ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.760  ; sprite_render:u_sprite_render|bg_data_d1[4]                                                                                                                            ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.052      ;
; 0.768  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770  ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771  ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.776  ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.779  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.779  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.782  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783  ; internal_frame_en                                                                                                                                                      ; pipe_gen:u_pipe_gen|pipe1_x[6]                                                                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.785  ; internal_frame_en                                                                                                                                                      ; pipe_gen:u_pipe_gen|pipe1_x[5]                                                                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.788  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.790  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.793  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.809  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.102      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.374 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.114      ;
; 0.388 ; pipe_load_addr[1]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.124      ;
; 0.421 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.159      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.472 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.210      ;
; 0.475 ; pipe_load_addr[2]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.211      ;
; 0.485 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.223      ;
; 0.491 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.229      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.802      ;
; 0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.468      ; 1.239      ;
; 0.518 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.812      ;
; 0.527 ; pipe_load_addr[8]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.263      ;
; 0.527 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.828      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.829      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.829      ;
; 0.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.842      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.843      ;
; 0.558 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.851      ;
; 0.560 ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.853      ;
; 0.562 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.855      ;
; 0.563 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.856      ;
; 0.565 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.858      ;
; 0.566 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.859      ;
; 0.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.862      ;
; 0.572 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.865      ;
; 0.586 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.879      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.919      ;
; 0.641 ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.935      ;
; 0.644 ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.938      ;
; 0.648 ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.941      ;
; 0.649 ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.942      ;
; 0.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.943      ;
; 0.654 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.394      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.951      ;
; 0.660 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.400      ;
; 0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.959      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.959      ;
; 0.667 ; pipe_load_addr[9]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.403      ;
; 0.667 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_datain_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.500      ; 1.421      ;
; 0.668 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.961      ;
; 0.670 ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.963      ;
; 0.682 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.422      ;
; 0.685 ; pipe_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 1.433      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.991      ;
; 0.703 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 1.461      ;
; 0.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.997      ;
; 0.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.997      ;
; 0.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.996      ;
; 0.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.998      ;
; 0.706 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.999      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.999      ;
; 0.708 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.001      ;
; 0.709 ; pipe_load_addr[10]                                                                                                                                                     ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.445      ;
; 0.713 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.006      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.005      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.439 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.166      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.175      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.457 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.184      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.129      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.776      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.136      ;
; 0.489 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.214      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.220      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.145      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.808      ;
; 0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.165      ;
; 0.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.825      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.195      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.248      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.365      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.952      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.405      ;
; 0.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.971      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.972      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.997      ;
; 0.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.998      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.008      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.010      ;
; 0.723 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.021      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.023      ;
; 0.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.026      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.026      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.141      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.476      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.801      ;
; 0.640 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.932      ;
; 0.642 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.935      ;
; 0.645 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.937      ;
; 0.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.959      ;
; 0.671 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.963      ;
; 0.702 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.994      ;
; 0.723 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.015      ;
; 0.724 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.016      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.041      ;
; 0.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.048      ;
; 0.758 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.050      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.060      ;
; 0.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.064      ;
; 0.781 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.073      ;
; 0.814 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.106      ;
; 0.824 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.116      ;
; 0.824 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.116      ;
; 0.865 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.157      ;
; 0.892 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.184      ;
; 0.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.190      ;
; 0.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.191      ;
; 0.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.191      ;
; 0.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.191      ;
; 0.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.190      ;
; 0.899 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.192      ;
; 0.899 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.192      ;
; 0.899 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.192      ;
; 0.899 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.192      ;
; 0.900 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.193      ;
; 0.900 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.193      ;
; 0.900 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.193      ;
; 0.900 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.193      ;
; 0.900 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.193      ;
; 0.901 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.194      ;
; 0.901 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.194      ;
; 0.926 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.218      ;
; 0.996 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.288      ;
; 1.046 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.338      ;
; 1.073 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.365      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.394      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.400      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.402      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.408      ;
; 1.119 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.411      ;
; 1.127 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.426      ;
; 1.136 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.428      ;
; 1.141 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.433      ;
; 1.147 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.439      ;
; 1.150 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.442      ;
; 1.158 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.450      ;
; 1.179 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.471      ;
; 1.179 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.471      ;
; 1.182 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.474      ;
; 1.183 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.474      ;
; 1.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.479      ;
; 1.188 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.480      ;
; 1.218 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.510      ;
; 1.218 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.510      ;
; 1.220 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.512      ;
; 1.223 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.515      ;
; 1.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.524      ;
; 1.233 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.525      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.501 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.503 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.505 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.798      ;
; 0.530 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.570 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.978      ;
; 0.571 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.979      ;
; 0.571 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.979      ;
; 0.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.981      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.981      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.982      ;
; 0.575 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.984      ;
; 0.575 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.984      ;
; 0.578 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.986      ;
; 0.602 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.010      ;
; 0.624 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.033      ;
; 0.625 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.033      ;
; 0.626 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.035      ;
; 0.626 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.035      ;
; 0.627 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.035      ;
; 0.627 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.035      ;
; 0.627 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.036      ;
; 0.627 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.036      ;
; 0.627 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.035      ;
; 0.628 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.036      ;
; 0.628 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.036      ;
; 0.628 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.037      ;
; 0.642 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.938      ;
; 0.647 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.647 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.650 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.651 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.944      ;
; 0.655 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.063      ;
; 0.720 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.129      ;
; 0.728 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.136      ;
; 0.740 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.764 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.771 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.080      ;
; 0.793 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.085      ;
; 0.814 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.178      ; 1.220      ;
; 0.853 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.145      ;
; 0.888 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.180      ;
; 0.892 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.182      ; 1.302      ;
; 0.942 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.237      ;
; 0.947 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.241      ;
; 0.960 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.178      ; 1.366      ;
; 0.998 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.178      ; 1.404      ;
; 1.003 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.178      ; 1.409      ;
; 1.021 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.314      ;
; 1.025 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.317      ;
; 1.027 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.319      ;
; 1.033 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.326      ;
; 1.034 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.326      ;
; 1.041 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.333      ;
; 1.045 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.336      ;
; 1.046 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.339      ;
; 1.047 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.338      ;
; 1.146 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.330      ;
; 1.156 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.449      ;
; 1.166 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.457      ;
; 1.167 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.458      ;
; 1.177 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.470      ;
; 1.178 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.471      ;
; 1.179 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.468      ;
; 1.180 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.473      ;
; 1.184 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.477      ;
; 1.185 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.478      ;
; 1.185 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.477      ;
; 1.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.480      ;
; 1.188 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.480      ;
; 1.202 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.386      ;
; 1.223 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.516      ;
; 1.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.417      ;
; 1.244 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.535      ;
; 1.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.546      ;
; 1.260 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.551      ;
; 1.262 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.553      ;
; 1.285 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.577      ;
; 1.299 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.591      ;
; 1.306 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.489      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.555      ; 3.610      ;
; -2.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.555      ; 3.610      ;
; -2.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.544      ; 3.598      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.601      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.591      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.594      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.594      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.595      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.594      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.595      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.595      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.594      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.595      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.603      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.603      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.603      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.601      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.601      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.601      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.601      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.601      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.601      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.601      ;
; -2.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.601      ;
; -2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.577      ; 3.618      ;
; -2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.577      ; 3.618      ;
; -2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.577      ; 3.618      ;
; -2.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.564      ; 3.603      ;
; -2.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.555      ; 3.497      ;
; -2.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.555      ; 3.497      ;
; -2.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.544      ; 3.485      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.488      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.478      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.481      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.481      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.482      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.481      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.482      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.482      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.552      ; 3.481      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.553      ; 3.482      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.490      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.490      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.490      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.488      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.488      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.488      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.488      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.488      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.488      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.488      ;
; -2.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.488      ;
; -2.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.577      ; 3.505      ;
; -2.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.577      ; 3.505      ;
; -2.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.577      ; 3.505      ;
; -2.287 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.564      ; 3.490      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.555      ;
; 5.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.555      ;
; 5.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.555      ;
; 5.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.555      ;
; 5.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.555      ;
; 5.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.555      ;
; 5.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.555      ;
; 5.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.555      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.552      ;
; 5.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.323      ;
; 5.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.323      ;
; 5.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.323      ;
; 5.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.323      ;
; 5.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.323      ;
; 5.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.323      ;
; 5.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.323      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.257      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.262      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.262      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.262      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.262      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.262      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.262      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.262      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.262      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.262      ;
; 5.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.230      ;
; 5.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.230      ;
; 5.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.230      ;
; 5.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.230      ;
; 5.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.230      ;
; 5.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.230      ;
; 5.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 4.230      ;
; 5.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 4.326      ;
; 5.979 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 4.294      ;
; 6.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.876      ;
; 6.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.876      ;
; 6.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.876      ;
; 6.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.876      ;
; 6.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.876      ;
; 6.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.876      ;
; 6.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.876      ;
; 6.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.876      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.873      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 3.859      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.644      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.644      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.644      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.644      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.644      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.644      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.644      ;
; 6.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.578      ;
; 6.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.578      ;
; 6.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.578      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 4.323      ;
; 5.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 4.323      ;
; 5.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 4.323      ;
; 5.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 4.323      ;
; 5.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 4.323      ;
; 5.772 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 4.048      ;
; 5.772 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 4.048      ;
; 5.772 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 4.048      ;
; 5.772 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 4.048      ;
; 5.772 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 4.048      ;
; 5.772 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 4.048      ;
; 5.772 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 4.048      ;
; 5.772 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 4.048      ;
; 5.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.935      ;
; 5.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.935      ;
; 5.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.935      ;
; 5.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.935      ;
; 5.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.935      ;
; 5.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.935      ;
; 5.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.935      ;
; 5.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.935      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 3.816      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 3.816      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 3.816      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 3.816      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 3.816      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 3.816      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 3.816      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 3.816      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 3.816      ;
; 6.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.776      ;
; 6.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.776      ;
; 6.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.776      ;
; 6.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.776      ;
; 6.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.776      ;
; 6.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.776      ;
; 6.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.776      ;
; 6.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.776      ;
; 6.066 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.763      ;
; 6.066 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.763      ;
; 6.066 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.763      ;
; 6.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.644      ;
; 6.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.644      ;
; 6.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.644      ;
; 6.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.644      ;
; 6.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.644      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[16]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[2]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[1]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[12]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[6]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[10]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[11]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[13]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[18]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.215 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[21]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.605      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 3.599      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 3.596      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 3.595      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.600      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.600      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.600      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.601      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.601      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.601      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.601      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.601      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.601      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 3.601      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 3.602      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 3.602      ;
; 6.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 3.602      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.787 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.655      ; 2.838      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.836      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.836      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.836      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.836      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.836      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.836      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.836      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.836      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.836      ;
; 0.843 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.655      ; 2.894      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.892      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.892      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.892      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.892      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.892      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.892      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.892      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.892      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.650      ; 2.892      ;
; 1.110 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.643      ; 3.149      ;
; 1.140 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.829      ;
; 1.140 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.829      ;
; 1.140 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.829      ;
; 1.140 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.829      ;
; 1.140 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.829      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.147      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.147      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.147      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.147      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.147      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.147      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.147      ;
; 1.166 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.643      ; 3.205      ;
; 1.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.885      ;
; 1.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.885      ;
; 1.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.885      ;
; 1.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.885      ;
; 1.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.335      ; 2.885      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.203      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.203      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.203      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.203      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.203      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.203      ;
; 1.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.203      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.909      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.909      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.909      ;
; 1.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.909      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.926      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.926      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.926      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.926      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.926      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.926      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.926      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.926      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.926      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 2.936      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 2.936      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 2.936      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 2.936      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.965      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.965      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.965      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.336      ; 2.965      ;
; 1.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.982      ;
; 1.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.982      ;
; 1.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.982      ;
; 1.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.982      ;
; 1.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.982      ;
; 1.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.982      ;
; 1.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.982      ;
; 1.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.982      ;
; 1.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.340      ; 2.982      ;
; 1.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 2.992      ;
; 1.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 2.992      ;
; 1.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 2.992      ;
; 1.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.337      ; 2.992      ;
; 1.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.071      ;
; 1.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.071      ;
; 1.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.071      ;
; 1.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.071      ;
; 1.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.071      ;
; 1.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.071      ;
; 1.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.127      ;
; 1.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.127      ;
; 1.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.127      ;
; 1.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.127      ;
; 1.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.127      ;
; 1.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.127      ;
; 1.450 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.342      ; 3.146      ;
; 1.450 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.342      ; 3.146      ;
; 1.450 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.342      ; 3.146      ;
; 1.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.328      ; 3.134      ;
; 1.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.325      ; 3.134      ;
; 1.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.325      ; 3.134      ;
; 1.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.325      ; 3.134      ;
; 1.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.323      ; 3.132      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.553      ;
; 2.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.582      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.632      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.632      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.632      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.632      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.632      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.632      ;
; 2.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 2.847      ;
; 2.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 2.847      ;
; 2.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 2.847      ;
; 2.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 2.909      ;
; 2.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 2.909      ;
; 2.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 2.909      ;
; 2.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 2.909      ;
; 2.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 2.909      ;
; 2.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 2.909      ;
; 2.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 2.909      ;
; 2.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 2.909      ;
; 2.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 2.909      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 3.135      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 3.130      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 3.130      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 3.130      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 3.130      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 3.130      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 3.130      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[6]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 3.130      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 3.130      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 3.130      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.132      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.132      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.132      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.132      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.132      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.132      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.720 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 3.134      ;
; 2.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.133      ;
; 2.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.133      ;
; 2.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.133      ;
; 2.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.133      ;
; 2.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_switch                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 3.133      ;
; 2.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 3.134      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.632      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.632      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.632      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.632      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.632      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.632      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.802      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.820      ;
; 2.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.829      ;
; 2.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.829      ;
; 2.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.829      ;
; 2.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.829      ;
; 2.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.829      ;
; 2.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.829      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.844      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.844      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.844      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.844      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.844      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.844      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.844      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.844      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.858      ;
; 2.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 3.220      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.876      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.885      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.885      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.885      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.885      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.885      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.885      ;
; 2.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 3.249      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.905      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.900      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.900      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.900      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.900      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.900      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.900      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.900      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.900      ;
; 2.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.908      ;
; 2.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.908      ;
; 2.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.908      ;
; 2.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.908      ;
; 2.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.908      ;
; 2.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.908      ;
; 2.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.908      ;
; 2.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.908      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.261 ; 1.481        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.261 ; 1.481        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.379 ; 1.537        ; 0.158          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.379 ; 1.537        ; 0.158          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                              ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                              ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[1]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[2]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[3]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[6]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 7.393 ; 7.613        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[0]                                                                                                           ;
; 7.395 ; 7.615        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[11]                                                                                          ;
; 7.395 ; 7.615        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[12]                                                                                          ;
; 7.395 ; 7.615        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[13]                                                                                          ;
; 7.395 ; 7.615        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[14]                                                                                          ;
; 7.395 ; 7.615        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[15]                                                                                          ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                    ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                    ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                    ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                    ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                    ;
; 7.402 ; 7.622        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[0]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[10]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[11]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[1]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[3]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[4]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[5]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[6]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[7]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[8]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[9]                                                                                                       ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                              ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[4]                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[5]                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[6]                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[7]                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[8]                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[9]                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0] ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1] ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2] ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3] ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4] ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5] ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[2]                                                                                                       ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7]                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                      ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[1]                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[2]                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[1]                                                                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[2]                                                                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[3]                                                                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[10]                                                                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[11]                                                                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[6]                                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[7]                                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[8]                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.869 ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 9.989 ; 9.989        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 9.989 ; 9.989        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 9.989 ; 9.989        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 9.989 ; 9.989        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 9.989 ; 9.989        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 9.989 ; 9.989        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 9.989 ; 9.989        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 9.989 ; 9.989        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_address_reg0                                                              ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_we_reg                                                                    ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_en                                                                                                                                                                        ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_en                                                                                                                                                                        ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_address_reg0                                                             ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_we_reg                                                                   ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_address_reg0                                                             ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_we_reg                                                                   ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]                                                                                                                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]                                                                                                                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]                                                                                                                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]                                                                                                                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]                                                                                                                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]                                                                                                                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]                                                                                                                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]                                                                                                                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                                                          ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                                                          ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                                                          ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                                                          ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                                                          ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                                                          ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                                                           ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_address_reg0                                                             ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_we_reg                                                                   ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_address_reg0                                                             ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_we_reg                                                                   ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~porta_address_reg0                                                              ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~porta_we_reg                                                                    ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                                                                               ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]                                                                                                                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                                                                               ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                                                                               ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                                         ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                                         ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                                         ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.874  ; 9.874        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.069  ; 5.347  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.892  ; 5.204  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.059  ; 5.347  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.439  ; 4.730  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.716  ; 4.973  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.080  ; 4.397  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 4.495  ; 4.799  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.874  ; 5.208  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.856  ; 5.124  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.069  ; 5.306  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.435  ; 4.727  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.351  ; 4.619  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.619  ; 4.943  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.449  ; 4.741  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.507  ; 4.800  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.064  ; 4.388  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.092  ; 4.410  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 4.104  ; 4.404  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -3.442 ; -3.142 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 1.360  ; 1.547  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -3.295 ; -3.594 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -4.102 ; -4.405 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -4.268 ; -4.543 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -3.654 ; -3.921 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -3.920 ; -4.154 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -3.310 ; -3.603 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -3.705 ; -3.987 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -4.085 ; -4.408 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -4.056 ; -4.300 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -4.259 ; -4.475 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -3.652 ; -3.919 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -3.570 ; -3.815 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -3.845 ; -4.155 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -3.665 ; -3.934 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -3.736 ; -4.017 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -3.295 ; -3.594 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -3.323 ; -3.615 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -3.315 ; -3.614 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 5.753  ; 5.451  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.743 ; -0.939 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.687  ; 7.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.647  ; 5.734  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 5.007  ; 5.142  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.051  ; 5.188  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 5.053  ; 5.189  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.774  ; 4.857  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.687  ; 5.766  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.994  ; 5.114  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.176  ; 5.279  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 5.178  ; 5.297  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 5.176  ; 5.274  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.687  ; 7.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 5.177  ; 5.304  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.838  ; 4.938  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 5.015  ; 5.144  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 5.015  ; 5.144  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.668  ; 4.778  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.608  ; 4.654  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 4.286  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 4.293  ; 4.384  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 7.340  ; 7.462  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 5.144  ; 4.990  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.122  ; 5.008  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.955  ; 4.798  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.002  ; 4.839  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.938  ; 4.796  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 7.340  ; 7.462  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 5.135  ; 5.003  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.962  ; 4.817  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.961  ; 4.875  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.352  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 5.150  ; 5.016  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 5.240  ; 5.103  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 5.200  ; 5.059  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.509  ; 4.460  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.278  ; 4.267  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.898  ; 4.805  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.423  ; 4.470  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.278  ; 4.342  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 1.145  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 1.043  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.527  ; 7.397  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 7.746  ; 7.517  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 7.828  ; 7.487  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 11.689 ; 11.582 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 9.119  ; 8.929  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 9.106  ; 8.927  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 11.444 ; 11.097 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 8.757  ; 8.621  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 8.846  ; 8.695  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 8.842  ; 8.706  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 11.689 ; 11.582 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 6.280  ; 6.441  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 6.087  ; 6.232  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 6.116  ; 6.213  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 6.055  ; 6.210  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 6.133  ; 6.315  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 6.043  ; 6.198  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 6.280  ; 6.441  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.846 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.669 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 12.685 ; 12.629 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 10.113 ; 9.976  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 10.127 ; 9.921  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 12.482 ; 12.091 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 9.751  ; 9.668  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 9.840  ; 9.742  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 9.889  ; 9.711  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 12.685 ; 12.629 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.397  ; 4.365  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.385  ; 4.353  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.375  ; 4.343  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.362  ; 4.330  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.350  ; 4.318  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.340  ; 4.308  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.199  ; 4.280  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.038  ; 5.124  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.421  ; 4.553  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.464  ; 4.598  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.466  ; 4.598  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.199  ; 4.280  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.076  ; 5.155  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.407  ; 4.523  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 4.587  ; 4.687  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.590  ; 4.704  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.588  ; 4.682  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.108  ; 6.986  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.588  ; 4.711  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.262  ; 4.360  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.092  ; 4.198  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.425  ; 4.550  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.092  ; 4.198  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.042  ; 4.087  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.733  ; 3.722  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.738  ; 3.827  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.726  ; 3.713  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.556  ; 4.407  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.529  ; 4.418  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.368  ; 4.217  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.414  ; 4.255  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.352  ; 4.215  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.769  ; 6.893  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.547  ; 4.418  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.376  ; 4.235  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.382  ; 4.298  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 3.789  ; 3.713  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.564  ; 4.434  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.650  ; 4.518  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.611  ; 4.475  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 3.947  ; 3.899  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 3.726  ; 3.715  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.321  ; 4.231  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 3.856  ; 3.902  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 3.717  ; 3.780  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.646  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.547  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 6.793  ; 6.688  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 6.717  ; 6.498  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.796  ; 6.468  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 5.609  ; 5.475  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 5.963  ; 5.775  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 5.983  ; 5.776  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 8.278  ; 7.879  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 5.609  ; 5.475  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 5.701  ; 5.596  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 5.739  ; 5.628  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 8.567  ; 8.481  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 4.697  ; 4.826  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 4.730  ; 4.941  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 4.707  ; 4.928  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 4.697  ; 4.918  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 4.728  ; 5.029  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 4.756  ; 4.826  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 4.945  ; 5.077  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.242 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.073 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 7.396  ; 7.254  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 7.751  ; 7.555  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 7.771  ; 7.556  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 10.014 ; 9.717  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 7.396  ; 7.254  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 7.539  ; 7.332  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 7.577  ; 7.364  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 10.347 ; 10.269 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.056  ; 4.024  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.045  ; 4.013  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.035  ; 4.003  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.035  ; 4.003  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.023  ; 3.991  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.011  ; 3.979  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.001  ; 3.969  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.001  ; 3.969  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.409 ; 5.296 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.409 ; 5.296 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.556 ; 5.464 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.932 ; 5.840 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.585 ; 5.493 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.657 ; 5.565 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.020 ; 8.156 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.409 ; 5.296 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.585 ; 5.493 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 6.224 ; 6.149 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.669 ; 5.577 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.850 ; 5.775 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.855 ; 5.780 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.850 ; 5.775 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.850 ; 5.775 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.838 ; 5.763 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.838 ; 5.763 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.784 ; 4.671 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.784 ; 4.671 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.960 ; 4.868 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.321 ; 5.229 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.988 ; 4.896 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.057 ; 4.965 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.436 ; 7.572 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.784 ; 4.671 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.988 ; 4.896 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.609 ; 5.534 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.069 ; 4.977 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.250 ; 5.175 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.255 ; 5.180 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.250 ; 5.175 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.250 ; 5.175 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.238 ; 5.163 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.238 ; 5.163 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.227     ; 5.340     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.227     ; 5.340     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.351     ; 5.443     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.687     ; 5.779     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.365     ; 5.457     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.422     ; 5.514     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.070     ; 7.934     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.227     ; 5.340     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.365     ; 5.457     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 6.036     ; 6.111     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.435     ; 5.527     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.633     ; 5.708     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.638     ; 5.713     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.633     ; 5.708     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.633     ; 5.708     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.620     ; 5.695     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.620     ; 5.695     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.604     ; 4.717     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.604     ; 4.717     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.759     ; 4.851     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.082     ; 5.174     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.773     ; 4.865     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.827     ; 4.919     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.489     ; 7.353     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.604     ; 4.717     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.773     ; 4.865     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.425     ; 5.500     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.840     ; 4.932     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.038     ; 5.113     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.043     ; 5.118     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.038     ; 5.113     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.038     ; 5.113     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.025     ; 5.100     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.025     ; 5.100     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.425 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.425         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.425       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.450         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 8.002        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 18.448       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 27.071         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 8.630        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 8.856        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 6.764        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 2.821        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 33.38 MHz  ; 33.38 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 112.79 MHz ; 112.79 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;                                                ;
; 130.68 MHz ; 130.68 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 290.53 MHz ; 290.53 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;                                                ;
; 421.23 MHz ; 402.09 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -14.575 ; -217.347      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.525  ; -52.055       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.702   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.490   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 7.304   ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.187 ; -0.364        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.355  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.401  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.403  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.178 ; -195.982      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5.604  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.754  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.772 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 1.950 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.147 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.670 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.361 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.718 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.719 ; 0.000         ;
; sys_clk                                                   ; 9.835 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -14.575 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.344     ;
; -14.497 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.266     ;
; -14.485 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.254     ;
; -14.454 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.223     ;
; -14.449 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.218     ;
; -14.376 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.145     ;
; -14.376 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.145     ;
; -14.371 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.140     ;
; -14.367 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.136     ;
; -14.364 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.133     ;
; -14.359 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.128     ;
; -14.328 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.097     ;
; -14.323 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.092     ;
; -14.321 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.090     ;
; -14.255 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.024     ;
; -14.251 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.020     ;
; -14.250 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.019     ;
; -14.250 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.019     ;
; -14.246 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.015     ;
; -14.245 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.014     ;
; -14.241 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.010     ;
; -14.238 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.007     ;
; -14.233 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 30.002     ;
; -14.200 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.969     ;
; -14.195 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.964     ;
; -14.130 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.899     ;
; -14.129 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.898     ;
; -14.125 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.894     ;
; -14.124 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.893     ;
; -14.120 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.889     ;
; -14.120 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.889     ;
; -14.116 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.885     ;
; -14.115 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.884     ;
; -14.074 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.843     ;
; -14.073 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.842     ;
; -14.069 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.838     ;
; -14.004 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.773     ;
; -14.000 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.769     ;
; -13.999 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.768     ;
; -13.999 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.768     ;
; -13.995 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.764     ;
; -13.994 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.763     ;
; -13.990 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.759     ;
; -13.952 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.721     ;
; -13.947 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.716     ;
; -13.943 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.712     ;
; -13.879 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.648     ;
; -13.874 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.643     ;
; -13.873 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.642     ;
; -13.869 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.638     ;
; -13.869 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.638     ;
; -13.868 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.637     ;
; -13.864 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.633     ;
; -13.826 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.595     ;
; -13.822 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.591     ;
; -13.821 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.590     ;
; -13.817 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.586     ;
; -13.753 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.522     ;
; -13.748 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.517     ;
; -13.748 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.517     ;
; -13.743 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.512     ;
; -13.725 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.494     ;
; -13.697 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.466     ;
; -13.696 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.465     ;
; -13.691 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.460     ;
; -13.647 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.416     ;
; -13.635 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.404     ;
; -13.622 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.391     ;
; -13.617 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.386     ;
; -13.576 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.345     ;
; -13.571 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.340     ;
; -13.526 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.295     ;
; -13.517 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.286     ;
; -13.489 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.804     ;
; -13.471 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.240     ;
; -13.450 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.219     ;
; -13.445 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.214     ;
; -13.424 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.739     ;
; -13.411 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.726     ;
; -13.401 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.170     ;
; -13.399 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.714     ;
; -13.346 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.661     ;
; -13.334 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.649     ;
; -13.290 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.605     ;
; -13.281 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.596     ;
; -13.270 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.039     ;
; -13.266 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 29.035     ;
; -13.235 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.550     ;
; -13.225 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.540     ;
; -13.223 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 28.992     ;
; -13.216 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.531     ;
; -13.170 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.485     ;
; -13.165 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.480     ;
; -13.150 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 28.919     ;
; -13.100 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.415     ;
; -13.093 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 28.862     ;
; -13.034 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.349     ;
; -13.030 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.345     ;
; -13.019 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.383      ; 28.788     ;
; -12.987 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 28.302     ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.525 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.133     ; 3.040      ;
; -3.374 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.133     ; 2.889      ;
; -3.077 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.688     ; 3.037      ;
; -3.076 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.688     ; 3.036      ;
; -3.074 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.688     ; 3.034      ;
; -3.048 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.562      ;
; -2.927 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.885      ;
; -2.926 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.884      ;
; -2.926 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.688     ; 2.886      ;
; -2.925 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.883      ;
; -2.925 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.688     ; 2.885      ;
; -2.924 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.882      ;
; -2.923 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.881      ;
; -2.923 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.688     ; 2.883      ;
; -2.922 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.880      ;
; -2.921 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.879      ;
; -2.920 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.878      ;
; -2.917 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.875      ;
; -2.916 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.874      ;
; -2.912 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.870      ;
; -2.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.409      ;
; -2.776 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.734      ;
; -2.775 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.733      ;
; -2.774 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.732      ;
; -2.773 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.731      ;
; -2.772 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.730      ;
; -2.771 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.729      ;
; -2.770 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.728      ;
; -2.769 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.727      ;
; -2.766 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.724      ;
; -2.765 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.723      ;
; -2.761 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.690     ; 2.719      ;
; -2.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.188      ;
; -2.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 2.128      ;
; -2.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.074      ;
; -2.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 2.059      ;
; -2.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 1.934      ;
; -2.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 1.905      ;
; -2.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 1.896      ;
; -2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 1.870      ;
; -2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.122     ; 1.771      ;
; -1.460 ; vs_d0                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 0.974      ;
; -1.301 ; vs_d1                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.134     ; 0.815      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.581      ;
; 2.485  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.446      ;
; 2.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.444      ;
; 2.494  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.437      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.573  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.356      ;
; 2.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.343      ;
; 2.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.343      ;
; 2.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.343      ;
; 2.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.343      ;
; 2.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.343      ;
; 2.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.343      ;
; 2.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.343      ;
; 2.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.343      ;
; 2.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.343      ;
; 2.606  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.327      ;
; 2.606  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.327      ;
; 2.606  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.327      ;
; 2.606  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.327      ;
; 2.643  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.288      ;
; 2.645  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.286      ;
; 2.652  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.279      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.269      ;
; 2.710  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.220      ;
; 2.712  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.218      ;
; 2.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.211      ;
; 2.728  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.203      ;
; 2.730  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.201      ;
; 2.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.194      ;
; 2.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.187      ;
; 2.770  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.161      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.702 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.303      ;
; 0.709 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.296      ;
; 0.711 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.294      ;
; 0.726 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.276      ;
; 0.728 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.274      ;
; 0.745 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.259      ;
; 0.749 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.255      ;
; 0.750 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.254      ;
; 0.750 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.254      ;
; 0.752 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.252      ;
; 0.753 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.251      ;
; 0.792 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.213      ;
; 0.793 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.212      ;
; 0.796 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.209      ;
; 0.798 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.207      ;
; 0.798 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.207      ;
; 0.835 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.170      ;
; 0.842 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.163      ;
; 0.844 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.161      ;
; 0.859 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.143      ;
; 0.861 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 2.141      ;
; 0.878 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.126      ;
; 0.879 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.702      ;
; 0.882 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.122      ;
; 0.883 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.121      ;
; 0.883 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.121      ;
; 0.885 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.119      ;
; 0.886 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 2.118      ;
; 0.903 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.685      ;
; 0.919 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.662      ;
; 0.925 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.080      ;
; 0.926 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.079      ;
; 0.929 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.076      ;
; 0.931 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.074      ;
; 0.931 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.074      ;
; 0.943 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.645      ;
; 0.970 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.037      ;
; 0.971 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.899      ;
; 0.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 2.006      ;
; 1.010 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.995      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.994      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.994      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.994      ;
; 1.018 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.987      ;
; 1.025 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.980      ;
; 1.027 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.978      ;
; 1.037 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.840      ;
; 1.042 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.960      ;
; 1.044 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.958      ;
; 1.045 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.960      ;
; 1.048 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.957      ;
; 1.061 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.943      ;
; 1.065 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.939      ;
; 1.066 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.938      ;
; 1.066 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.938      ;
; 1.068 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.936      ;
; 1.069 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.935      ;
; 1.073 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.804      ;
; 1.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.796      ;
; 1.083 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.922      ;
; 1.084 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.921      ;
; 1.085 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.918      ;
; 1.103 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.904      ;
; 1.108 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.897      ;
; 1.109 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.896      ;
; 1.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.893      ;
; 1.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.891      ;
; 1.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.891      ;
; 1.129 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.458      ;
; 1.135 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.452      ;
; 1.140 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.737      ;
; 1.143 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.862      ;
; 1.155 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.850      ;
; 1.155 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.850      ;
; 1.161 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.844      ;
; 1.174 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.832      ;
; 1.176 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.701      ;
; 1.178 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.827      ;
; 1.181 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.824      ;
; 1.193 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.812      ;
; 1.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.391      ;
; 1.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.791      ;
; 1.216 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.789      ;
; 1.217 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.788      ;
; 1.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.773      ;
; 1.236 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.351      ;
; 1.236 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.767      ;
; 1.243 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.762      ;
; 1.243 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.762      ;
; 1.244 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.761      ;
; 1.244 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.761      ;
; 1.270 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.735      ;
; 1.286 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.721      ;
; 1.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.699      ;
; 1.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.564      ;
; 1.345 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.660      ;
; 1.349 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.656      ;
; 1.357 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.648      ;
; 1.377 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.628      ;
; 1.378 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.627      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.490  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 4.371      ;
; 6.194  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 3.662      ;
; 6.303  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.559      ;
; 6.412  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 3.449      ;
; 6.607  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 3.249      ;
; 6.702  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 3.160      ;
; 6.840  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 3.015      ;
; 6.840  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 3.015      ;
; 6.840  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 3.015      ;
; 6.840  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 3.015      ;
; 6.890  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 2.972      ;
; 7.022  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 2.840      ;
; 7.068  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.787      ;
; 7.075  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 2.786      ;
; 7.135  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 2.726      ;
; 7.329  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 2.518      ;
; 7.355  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 2.492      ;
; 7.372  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.483      ;
; 7.577  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.274      ;
; 7.814  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.151     ; 2.037      ;
; 7.911  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 1.942      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.915  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.937      ;
; 7.978  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 1.871      ;
; 7.978  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 1.871      ;
; 7.979  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 1.874      ;
; 8.050  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 1.803      ;
; 8.066  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 1.787      ;
; 8.067  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 1.786      ;
; 8.083  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 1.779      ;
; 8.091  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 1.762      ;
; 8.091  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 1.762      ;
; 8.110  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 1.744      ;
; 8.112  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 1.741      ;
; 8.113  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 1.740      ;
; 8.214  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.638      ;
; 8.273  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 1.579      ;
; 8.466  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.384      ;
; 8.841  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 1.009      ;
; 11.134 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.797      ;
; 11.186 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.745      ;
; 11.216 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.715      ;
; 11.268 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.663      ;
; 11.360 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.571      ;
; 11.375 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.556      ;
; 11.413 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.518      ;
; 11.413 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.518      ;
; 11.442 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.489      ;
; 11.457 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.474      ;
; 11.465 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.466      ;
; 11.465 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.466      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.472 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.459      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.524 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 8.407      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
; 11.577 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 8.355      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.304  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.531      ;
; 7.464  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.371      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 7.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.167     ; 2.272      ;
; 16.558 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.371      ;
; 16.716 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.213      ;
; 16.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.181      ;
; 16.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.181      ;
; 16.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.181      ;
; 16.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.181      ;
; 16.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.181      ;
; 16.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.181      ;
; 16.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.181      ;
; 16.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.181      ;
; 16.751 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.181      ;
; 16.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.160      ;
; 16.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.160      ;
; 16.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.160      ;
; 16.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.160      ;
; 16.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.160      ;
; 16.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.160      ;
; 16.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.160      ;
; 16.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.160      ;
; 16.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.160      ;
; 16.843 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.086      ;
; 16.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.079      ;
; 16.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.079      ;
; 16.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.079      ;
; 16.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.079      ;
; 16.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.079      ;
; 16.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.079      ;
; 16.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.079      ;
; 16.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.079      ;
; 16.853 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 3.079      ;
; 16.855 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.074      ;
; 16.863 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.066      ;
; 16.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.047      ;
; 16.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.937      ;
; 16.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.937      ;
; 16.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.937      ;
; 16.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.937      ;
; 16.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.937      ;
; 16.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.937      ;
; 16.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.937      ;
; 16.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.937      ;
; 16.995 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.937      ;
; 17.001 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.928      ;
; 17.008 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.921      ;
; 17.046 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.883      ;
; 17.140 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.789      ;
; 17.146 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.783      ;
; 17.148 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.781      ;
; 17.167 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.762      ;
; 17.224 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.708      ;
; 17.224 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.708      ;
; 17.224 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.708      ;
; 17.224 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.708      ;
; 17.224 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.708      ;
; 17.224 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.708      ;
; 17.224 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.708      ;
; 17.224 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.708      ;
; 17.224 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.708      ;
; 17.260 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.670      ;
; 17.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.636      ;
; 17.319 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.611      ;
; 17.327 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.602      ;
; 17.331 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.598      ;
; 17.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.598      ;
; 17.342 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.590      ;
; 17.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.569      ;
; 17.388 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.542      ;
; 17.422 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.509      ;
; 17.431 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.498      ;
; 17.444 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.488      ;
; 17.469 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.462      ;
; 17.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.453      ;
; 17.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.454      ;
; 17.493 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.438      ;
; 17.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.415      ;
; 17.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.403      ;
; 17.553 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.378      ;
; 17.586 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.070     ; 2.346      ;
; 17.591 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.072     ; 2.339      ;
; 17.592 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.339      ;
; 17.592 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.339      ;
; 17.592 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.339      ;
; 17.592 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.071     ; 2.339      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.284      ;
; -0.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 1.293      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 1.502      ;
; 0.083  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.554      ;
; 0.093  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 1.563      ;
; 0.141  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 1.611      ;
; 0.155  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.626      ;
; 0.173  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 1.643      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.672      ;
; 0.219  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 1.689      ;
; 0.229  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 1.700      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.450  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.480  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.481  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.486  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.491  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.073      ;
; 0.491  ; pipe_gen:u_pipe_gen|lfsr[1]                                                                                                                                            ; pipe_gen:u_pipe_gen|pipe2_gap_y[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.493  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.495  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.497  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.079      ;
; 0.501  ; bird_ctrl:u_bird_ctrl|key_d0                                                                                                                                           ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.505  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.507  ; internal_frame_en                                                                                                                                                      ; pipe_gen:u_pipe_gen|pipe1_x[2]                                                                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.534  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.115      ;
; 0.578  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.606  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.615  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.623  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.891      ;
; 0.624  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.629  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.897      ;
; 0.635  ; pipe_gen:u_pipe_gen|pipe2_x[3]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[3]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.901      ;
; 0.642  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.645  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.655  ; vs_d0                                                                                                                                                                  ; vs_d1                                                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.659  ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                           ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.926      ;
; 0.674  ; sprite_render:u_sprite_render|bg_data_d1[4]                                                                                                                            ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.941      ;
; 0.691  ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691  ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691  ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691  ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692  ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694  ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696  ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697  ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698  ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699  ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.703  ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703  ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.706  ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.711  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712  ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.715  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.721  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.722  ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.723  ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.725  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.726  ; internal_frame_en                                                                                                                                                      ; pipe_gen:u_pipe_gen|pipe1_x[6]                                                                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.728  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729  ; internal_frame_en                                                                                                                                                      ; pipe_gen:u_pipe_gen|pipe1_x[5]                                                                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.735  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.735  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.738  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.739  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.007      ;
; 0.756  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.023      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.355 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.431      ; 1.016      ;
; 0.368 ; pipe_load_addr[1]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.023      ;
; 0.400 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.060      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.447 ; pipe_load_addr[2]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.102      ;
; 0.447 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.107      ;
; 0.459 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.119      ;
; 0.462 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.122      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.741      ;
; 0.488 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.756      ;
; 0.488 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.755      ;
; 0.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.416      ; 1.136      ;
; 0.491 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.762      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.764      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.764      ;
; 0.497 ; pipe_load_addr[8]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.152      ;
; 0.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.774      ;
; 0.512 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.779      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.782      ;
; 0.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.782      ;
; 0.516 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.783      ;
; 0.519 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.786      ;
; 0.519 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.786      ;
; 0.525 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.792      ;
; 0.528 ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.796      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.800      ;
; 0.548 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.816      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.598 ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.868      ;
; 0.603 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.431      ; 1.264      ;
; 0.604 ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.871      ;
; 0.607 ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.875      ;
; 0.611 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.431      ; 1.272      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.884      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.883      ;
; 0.617 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.885      ;
; 0.619 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_datain_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.443      ; 1.292      ;
; 0.620 ; pipe_load_addr[9]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.275      ;
; 0.621 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.888      ;
; 0.622 ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.889      ;
; 0.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.891      ;
; 0.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.891      ;
; 0.624 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.892      ;
; 0.627 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.894      ;
; 0.628 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.895      ;
; 0.628 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.895      ;
; 0.629 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.431      ; 1.290      ;
; 0.630 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.897      ;
; 0.630 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.897      ;
; 0.634 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.901      ;
; 0.634 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.901      ;
; 0.635 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.903      ;
; 0.636 ; pipe_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.300      ;
; 0.637 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.905      ;
; 0.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.906      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.072      ;
; 0.427 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.074      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.082      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.023      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.722      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.032      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.105      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.037      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.734      ;
; 0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.115      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.055      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.769      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.783      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.095      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.136      ;
; 0.591 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.242      ;
; 0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.861      ;
; 0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.861      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.623 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.276      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.893      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.898      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.898      ;
; 0.632 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.899      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.908      ;
; 0.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.919      ;
; 0.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.919      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.656 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.924      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.924      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.933      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.933      ;
; 0.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.940      ;
; 0.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.039      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.945      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.267      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.340      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.350      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.469 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.472 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.741      ;
; 0.488 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.756      ;
; 0.506 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.877      ;
; 0.507 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.878      ;
; 0.507 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.877      ;
; 0.507 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.878      ;
; 0.508 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.879      ;
; 0.509 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.880      ;
; 0.511 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.881      ;
; 0.512 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.883      ;
; 0.513 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.884      ;
; 0.536 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.907      ;
; 0.584 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.955      ;
; 0.586 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.957      ;
; 0.586 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.956      ;
; 0.587 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.957      ;
; 0.587 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.957      ;
; 0.587 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.957      ;
; 0.587 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.958      ;
; 0.589 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.960      ;
; 0.589 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.959      ;
; 0.590 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.961      ;
; 0.590 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.960      ;
; 0.590 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.961      ;
; 0.598 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.603 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.870      ;
; 0.607 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.875      ;
; 0.607 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.875      ;
; 0.613 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.984      ;
; 0.673 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.044      ;
; 0.684 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.158      ; 1.053      ;
; 0.686 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.690 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.700 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.968      ;
; 0.714 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.719 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.087      ;
; 0.721 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.989      ;
; 0.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.000      ;
; 0.738 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.006      ;
; 0.793 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.061      ;
; 0.826 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.094      ;
; 0.835 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.105      ;
; 0.840 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.110      ;
; 0.844 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 1.215      ;
; 0.856 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.224      ;
; 0.893 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.261      ;
; 0.897 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.265      ;
; 0.909 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.177      ;
; 0.917 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.185      ;
; 0.925 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.192      ;
; 0.929 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.197      ;
; 0.956 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.224      ;
; 0.957 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.224      ;
; 0.959 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.226      ;
; 0.959 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.227      ;
; 0.977 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.245      ;
; 1.032 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.189      ;
; 1.042 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.309      ;
; 1.044 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.312      ;
; 1.047 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.312      ;
; 1.066 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.334      ;
; 1.067 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.068 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.336      ;
; 1.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.342      ;
; 1.075 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.343      ;
; 1.078 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.346      ;
; 1.080 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.348      ;
; 1.080 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.348      ;
; 1.083 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.351      ;
; 1.092 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.360      ;
; 1.095 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.252      ;
; 1.115 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.272      ;
; 1.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.382      ;
; 1.118 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.385      ;
; 1.120 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.387      ;
; 1.121 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.388      ;
; 1.179 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.335      ;
; 1.193 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.461      ;
; 1.200 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.357      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.403 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.742      ;
; 0.594 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.861      ;
; 0.599 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.866      ;
; 0.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.868      ;
; 0.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.887      ;
; 0.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.890      ;
; 0.624 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.891      ;
; 0.677 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.943      ;
; 0.678 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.944      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.963      ;
; 0.699 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.966      ;
; 0.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.972      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.980      ;
; 0.723 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.989      ;
; 0.733 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.000      ;
; 0.758 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.025      ;
; 0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.034      ;
; 0.769 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.035      ;
; 0.803 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.069      ;
; 0.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.074      ;
; 0.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.074      ;
; 0.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.074      ;
; 0.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.074      ;
; 0.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.074      ;
; 0.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.074      ;
; 0.808 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.075      ;
; 0.808 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.075      ;
; 0.809 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.076      ;
; 0.809 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.076      ;
; 0.810 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.077      ;
; 0.821 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.087      ;
; 0.821 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.087      ;
; 0.833 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.099      ;
; 0.866 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.132      ;
; 0.922 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.188      ;
; 0.963 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.230      ;
; 1.003 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.269      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.282      ;
; 1.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.286      ;
; 1.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.287      ;
; 1.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.288      ;
; 1.029 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.297      ;
; 1.033 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.299      ;
; 1.035 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.301      ;
; 1.046 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.313      ;
; 1.049 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.315      ;
; 1.050 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.317      ;
; 1.067 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.334      ;
; 1.067 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.333      ;
; 1.071 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.337      ;
; 1.080 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.346      ;
; 1.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.355      ;
; 1.089 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.355      ;
; 1.094 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.361      ;
; 1.100 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.366      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.368      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.374      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.374      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.375      ;
; 1.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.379      ;
; 1.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.378      ;
; 1.115 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.382      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.383      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                               ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.438      ; 3.256      ;
; -2.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.269      ;
; -2.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.269      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.465      ; 3.272      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.465      ; 3.272      ;
; -2.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.465      ; 3.272      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.252      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.252      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.253      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.252      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.253      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.253      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.252      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.253      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.257      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.454      ; 3.260      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.454      ; 3.260      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.454      ; 3.260      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.454      ; 3.260      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.258      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.258      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.258      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.258      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.258      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.258      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.258      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.258      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.246      ;
; -2.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.453      ; 3.223      ;
; -2.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.453      ; 3.223      ;
; -2.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.453      ; 3.223      ;
; -2.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.453      ; 3.223      ;
; -2.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.453      ; 3.223      ;
; -2.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.453      ; 3.223      ;
; -2.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.438      ; 3.162      ;
; -2.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.175      ;
; -2.084 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.175      ;
; -2.073 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.465      ; 3.178      ;
; -2.073 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.465      ; 3.178      ;
; -2.073 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.465      ; 3.178      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.158      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.158      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.159      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.152      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.158      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.159      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.159      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.446      ; 3.158      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.447      ; 3.159      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.451      ; 3.163      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.454      ; 3.166      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.454      ; 3.166      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.454      ; 3.166      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.454      ; 3.166      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.164      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.164      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.164      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.164      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.164      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.164      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.164      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.164      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.152      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.152      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.152      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.152      ;
; -2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.440      ; 3.152      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.314      ;
; 5.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.314      ;
; 5.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.314      ;
; 5.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.314      ;
; 5.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.314      ;
; 5.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.314      ;
; 5.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.314      ;
; 5.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.314      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.311      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.093      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.093      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.093      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.093      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.093      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.093      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.093      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 6.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.995      ;
; 6.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.995      ;
; 6.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.995      ;
; 6.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.995      ;
; 6.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.995      ;
; 6.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.995      ;
; 6.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.995      ;
; 6.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.995      ;
; 6.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.995      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.962      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.962      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.962      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.962      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.962      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.962      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.192      ; 3.962      ;
; 6.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 4.056      ;
; 6.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 4.023      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.650      ;
; 6.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.621      ;
; 6.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.621      ;
; 6.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.621      ;
; 6.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.621      ;
; 6.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.621      ;
; 6.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.621      ;
; 6.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.621      ;
; 6.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.621      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.618      ;
; 6.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.400      ;
; 6.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.400      ;
; 6.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.400      ;
; 6.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.400      ;
; 6.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.400      ;
; 6.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.400      ;
; 6.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.400      ;
; 6.591 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.327      ;
; 6.591 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.327      ;
; 6.591 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.327      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 4.093      ;
; 5.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 4.093      ;
; 5.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 4.093      ;
; 5.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 4.093      ;
; 5.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 4.093      ;
; 6.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.677      ;
; 6.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.677      ;
; 6.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.677      ;
; 6.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.677      ;
; 6.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.677      ;
; 6.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.677      ;
; 6.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.677      ;
; 6.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.677      ;
; 6.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.611      ;
; 6.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.611      ;
; 6.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.611      ;
; 6.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.611      ;
; 6.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.611      ;
; 6.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.611      ;
; 6.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.611      ;
; 6.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.611      ;
; 6.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 3.611      ;
; 6.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.583      ;
; 6.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.583      ;
; 6.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.583      ;
; 6.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.583      ;
; 6.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.583      ;
; 6.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.583      ;
; 6.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.583      ;
; 6.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.583      ;
; 6.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 3.554      ;
; 6.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 3.554      ;
; 6.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 3.554      ;
; 6.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.436      ;
; 6.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.436      ;
; 6.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.436      ;
; 6.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.436      ;
; 6.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.436      ;
; 6.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.436      ;
; 6.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.436      ;
; 6.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 3.436      ;
; 6.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.400      ;
; 6.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.400      ;
; 6.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.400      ;
; 6.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.400      ;
; 6.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.400      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.301      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.301      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.301      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.301      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.301      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 3.301      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 3.260      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 3.254      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[16]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[2]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[1]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[12]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[6]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[10]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[11]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[13]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[18]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[21]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 3.261      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
; 6.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 3.259      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.413      ; 2.557      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.554      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.554      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.554      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.554      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.554      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.554      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.554      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.554      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.554      ;
; 0.855 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.413      ; 2.640      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.637      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.637      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.637      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.637      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.637      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.637      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.637      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.637      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.406      ; 2.637      ;
; 1.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.403      ; 2.834      ;
; 1.069 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.539      ;
; 1.069 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.539      ;
; 1.069 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.539      ;
; 1.069 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.539      ;
; 1.069 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.539      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.831      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.831      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.831      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.831      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.831      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.831      ;
; 1.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.831      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.608      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.608      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.608      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.608      ;
; 1.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.403      ; 2.917      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.624      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.624      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.624      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.624      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.624      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.624      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.624      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.624      ;
; 1.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.624      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.622      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.622      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.622      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.622      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.622      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.624      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.624      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.624      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.624      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.914      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.914      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.914      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.914      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.914      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.914      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.914      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.691      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.691      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.691      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.133      ; 2.691      ;
; 1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.707      ;
; 1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.707      ;
; 1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.707      ;
; 1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.707      ;
; 1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.707      ;
; 1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.707      ;
; 1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.707      ;
; 1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.707      ;
; 1.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.139      ; 2.707      ;
; 1.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.707      ;
; 1.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.707      ;
; 1.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.707      ;
; 1.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.134      ; 2.707      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.751      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.751      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.751      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.751      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.751      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.751      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.834      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.834      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.834      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.834      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.834      ;
; 1.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.124      ; 2.834      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.137      ; 2.850      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.137      ; 2.850      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.137      ; 2.850      ;
; 1.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.126      ; 2.840      ;
; 1.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.125      ; 2.840      ;
; 1.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.125      ; 2.840      ;
; 1.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.125      ; 2.840      ;
; 1.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 2.838      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.336      ;
; 1.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.363      ;
; 2.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.412      ;
; 2.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.412      ;
; 2.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.412      ;
; 2.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.412      ;
; 2.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.412      ;
; 2.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.412      ;
; 2.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.606      ;
; 2.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.606      ;
; 2.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.606      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.660      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.660      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.660      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.660      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.660      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.660      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.660      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.660      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 2.660      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.841      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 2.835      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[16]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[2]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[1]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[12]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[6]                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[10]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[11]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[13]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[17]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[19]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[20]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[18]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[21]                                                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.842      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 2.840      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.850      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.850      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.850      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.850      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.850      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.850      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.850      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.850      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.412      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.412      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.412      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.412      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.412      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.412      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.514      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.528      ;
; 2.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.539      ;
; 2.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.539      ;
; 2.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.539      ;
; 2.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.539      ;
; 2.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.539      ;
; 2.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.539      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.547      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.547      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.547      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.547      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.547      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.547      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.547      ;
; 2.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.547      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.597      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.610      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.608      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.608      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.608      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.608      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.608      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.608      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.608      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.611      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.622      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.622      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.622      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.622      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.622      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.256 ; 1.472        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.256 ; 1.472        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.476        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.380 ; 1.530        ; 0.150          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.380 ; 1.530        ; 0.150          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                          ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                          ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                          ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                           ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[1]                           ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[2]                           ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[3]                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[6]                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[11]                                         ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[12]                                         ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[13]                                         ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[14]                                         ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[15]                                         ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[0]                                                          ;
; 7.367 ; 7.583        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                   ;
; 7.367 ; 7.583        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                   ;
; 7.367 ; 7.583        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                   ;
; 7.367 ; 7.583        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                   ;
; 7.367 ; 7.583        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                   ;
; 7.367 ; 7.583        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[1]                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[2]                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[3]                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                   ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[0]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[10]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[11]                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[1]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[2]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[3]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[4]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[5]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[6]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[7]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[8]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[9]                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[10]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[11]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[12]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[13]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[14]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[15]                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[2]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[3]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[4]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[5]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[6]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[7]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[8]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[9]                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[0]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[4]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[5]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[6]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[7]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[8]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_gap_y[9]                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[0]                                                   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[7] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                             ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; internal_frame_en                                                                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[10]                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[11]                                                      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[2]                                                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[4]                                                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[5]                                                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[6]                                                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[7]                                                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[8]                                                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[9]                                                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x_d1[10]                                                   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x_d1[11]                                                   ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x_d1[2]                                                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x_d1[3]                                                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x_d1[4]                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.877 ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[3]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[4]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[5]|clk                                     ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_en|clk                                             ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_flag|clk                                           ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 9.990 ; 9.990        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]                                                                                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]                                                                                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]                                                                                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]                                                                                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]                                                                                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]                                                                                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]                                                                                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]                                                                                                                 ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_en                                                                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[0]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[10]                                                                                                                                                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[11]                                                                                                                                                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[12]                                                                                                                                                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[13]                                                                                                                                                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[14]                                                                                                                                                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[15]                                                                                                                                                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[1]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[2]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[3]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[4]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[5]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[6]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[7]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[8]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[9]                                                                                                                                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_en                                                                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[0]                                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[10]                                                                                                                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[11]                                                                                                                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[12]                                                                                                                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[13]                                                                                                                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[14]                                                                                                                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[15]                                                                                                                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[1]                                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[2]                                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[3]                                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[4]                                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[5]                                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[6]                                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[7]                                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[8]                                                                                                                                    ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; seg_driver:u_seg_driver|scan_cnt[9]                                                                                                                                    ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[0]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[10]                                                                                                                                                     ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[11]                                                                                                                                                     ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[12]                                                                                                                                                     ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[1]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[2]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[3]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[4]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[5]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[6]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[7]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[8]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_addr[9]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                                  ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.875  ; 9.875        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.124 ; 10.124       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.469  ; 4.591  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.276  ; 4.457  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.437  ; 4.591  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 3.855  ; 4.012  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.128  ; 4.233  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 3.511  ; 3.718  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.913  ; 4.079  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.254  ; 4.463  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.251  ; 4.375  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.469  ; 4.533  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 3.855  ; 4.011  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 3.781  ; 3.913  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.010  ; 4.228  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 3.867  ; 4.025  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 3.913  ; 4.093  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 3.491  ; 3.713  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 3.523  ; 3.731  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 3.589  ; 4.104  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -4.176 ; -3.994 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 1.200  ; 1.463  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -2.810 ; -3.014 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -3.577 ; -3.754 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -3.734 ; -3.882 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -3.159 ; -3.301 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -3.420 ; -3.512 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -2.829 ; -3.019 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -3.211 ; -3.364 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -3.555 ; -3.759 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -3.540 ; -3.649 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -3.749 ; -3.801 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -3.159 ; -3.300 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -3.088 ; -3.206 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -3.323 ; -3.533 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -3.171 ; -3.314 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -3.230 ; -3.403 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -2.810 ; -3.014 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -2.840 ; -3.031 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -2.881 ; -3.385 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 6.289  ; 6.116  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.648 ; -0.915 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 6.790  ; 6.810  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.143  ; 5.374  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.569  ; 4.818  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.617  ; 4.851  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.619  ; 4.851  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.362  ; 4.542  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.181  ; 5.412  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.564  ; 4.779  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 4.723  ; 4.937  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.730  ; 4.951  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.723  ; 4.927  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 6.790  ; 6.810  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.726  ; 4.965  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.419  ; 4.608  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.579  ; 4.814  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.579  ; 4.814  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.266  ; 4.464  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.213  ; 4.326  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.972  ; 3.920  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.936  ; 4.083  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 6.595  ; 6.588  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.814  ; 4.561  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.794  ; 4.571  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.640  ; 4.383  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.681  ; 4.415  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.614  ; 4.377  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.595  ; 6.588  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.797  ; 4.573  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.642  ; 4.397  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.623  ; 4.453  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.053  ; 3.914  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.816  ; 4.579  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.909  ; 4.649  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.861  ; 4.616  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.195  ; 4.081  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 3.963  ; 3.911  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.569  ; 4.390  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.048  ; 4.157  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 3.914  ; 4.037  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.927  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.785  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.007  ; 6.800  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 7.265  ; 6.844  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 7.356  ; 6.816  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 10.875 ; 10.656 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 8.582  ; 8.335  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 8.604  ; 8.319  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 10.875 ; 10.283 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 8.233  ; 8.054  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 8.113  ; 8.126  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 8.348  ; 8.129  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 10.602 ; 10.656 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 5.722  ; 6.063  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 5.616  ; 5.791  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 5.575  ; 5.826  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 5.588  ; 5.758  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 5.588  ; 5.940  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 5.578  ; 5.746  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 5.722  ; 6.063  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.518 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.134 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 11.748 ; 11.541 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 9.400  ; 9.232  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 9.456  ; 9.165  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 11.748 ; 11.087 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 9.091  ; 8.951  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 8.980  ; 9.023  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 9.237  ; 8.998  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 11.462 ; 11.541 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.958  ; 3.916  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.946  ; 3.904  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.940  ; 3.898  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.936  ; 3.894  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.940  ; 3.898  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.926  ; 3.885  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.914  ; 3.873  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.908  ; 3.867  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.904  ; 3.863  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.908  ; 3.867  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 3.834  ; 4.009  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 4.585  ; 4.809  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.031  ; 4.272  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.078  ; 4.304  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.080  ; 4.304  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 3.834  ; 4.009  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 4.621  ; 4.845  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.026  ; 4.235  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 4.184  ; 4.390  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.192  ; 4.404  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.184  ; 4.381  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 6.261  ; 6.274  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.187  ; 4.418  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 3.893  ; 4.075  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 3.738  ; 3.930  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.039  ; 4.266  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 3.738  ; 3.930  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 3.696  ; 3.805  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.464  ; 3.413  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.425  ; 3.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.456  ; 3.401  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.270  ; 4.025  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.247  ; 4.031  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.099  ; 3.850  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.137  ; 3.881  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.074  ; 3.845  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.069  ; 6.068  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.253  ; 4.036  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.102  ; 3.865  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.090  ; 3.926  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 3.535  ; 3.401  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.274  ; 4.046  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.364  ; 4.113  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.318  ; 4.081  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 3.679  ; 3.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 3.456  ; 3.405  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.038  ; 3.865  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 3.530  ; 3.635  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 3.400  ; 3.519  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.466  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.329  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 6.335  ; 6.156  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 6.332  ; 5.909  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.417  ; 5.880  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 5.180  ; 4.989  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 5.522  ; 5.263  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 5.542  ; 5.264  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 7.833  ; 7.152  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 5.180  ; 4.989  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 5.271  ; 5.169  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 5.311  ; 5.200  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 7.570  ; 7.616  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 4.298  ; 4.509  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 4.326  ; 4.609  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 4.307  ; 4.583  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 4.298  ; 4.575  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 4.325  ; 4.695  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 4.336  ; 4.509  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 4.504  ; 4.764  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 14.960 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 14.591 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 6.710  ; 6.514  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 7.051  ; 6.787  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 7.071  ; 6.788  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 9.251  ; 8.859  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 6.710  ; 6.514  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 6.931  ; 6.587  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 6.968  ; 6.618  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 9.095  ; 9.146  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.656  ; 3.614  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.644  ; 3.602  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634  ; 3.592  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.634  ; 3.592  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.627  ; 3.585  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.615  ; 3.573  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605  ; 3.563  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.605  ; 3.563  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.031 ; 4.924 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.031 ; 4.924 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.176 ; 5.079 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.537 ; 5.440 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.213 ; 5.116 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.271 ; 5.174 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.214 ; 7.285 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.031 ; 4.924 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.213 ; 5.116 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.809 ; 5.720 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.283 ; 5.186 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.446 ; 5.357 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.452 ; 5.363 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.446 ; 5.357 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.446 ; 5.357 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.434 ; 5.345 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.434 ; 5.345 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.464 ; 4.357 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.464 ; 4.357 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.645 ; 4.548 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.991 ; 4.894 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.680 ; 4.583 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.737 ; 4.640 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.695 ; 6.766 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.464 ; 4.357 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.680 ; 4.583 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.259 ; 5.170 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.748 ; 4.651 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.911 ; 4.822 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.916 ; 4.827 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.911 ; 4.822 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.911 ; 4.822 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.900 ; 4.811 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.900 ; 4.811 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.767     ; 4.874     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.767     ; 4.874     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.860     ; 4.957     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.159     ; 5.256     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.870     ; 4.967     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.916     ; 5.013     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.103     ; 7.032     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.767     ; 4.874     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.870     ; 4.967     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.462     ; 5.551     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.930     ; 5.027     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.101     ; 5.190     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.106     ; 5.195     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.101     ; 5.190     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.101     ; 5.190     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.087     ; 5.176     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.087     ; 5.176     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.206     ; 4.313     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.206     ; 4.313     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.337     ; 4.434     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.625     ; 4.722     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.347     ; 4.444     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.392     ; 4.489     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.591     ; 6.520     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.206     ; 4.313     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.347     ; 4.444     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.923     ; 5.012     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.405     ; 4.502     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.576     ; 4.665     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.581     ; 4.670     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.576     ; 4.665     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.576     ; 4.665     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.563     ; 4.652     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.563     ; 4.652     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.520 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.520         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.520       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.660         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 8.110        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 18.550       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 27.858         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 8.724        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 8.965        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 6.980        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 3.189        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -1.383 ; -20.661       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.240 ; -0.332        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.991  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 7.924  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 8.741  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.346 ; -0.692        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.115  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.153  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.187  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.644 ; -50.851       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 7.872  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 7.918  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.115 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.922 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.036 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.076 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.734 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.428 ; 0.000         ;
; sys_clk                                                   ; 9.423 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.733 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.797 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.383 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.708     ; 1.308      ;
; -1.341 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.708     ; 1.266      ;
; -1.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 1.183      ;
; -1.201 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.519     ; 1.315      ;
; -1.200 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.519     ; 1.314      ;
; -1.197 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.519     ; 1.311      ;
; -1.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 1.112      ;
; -1.171 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.287      ;
; -1.168 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.284      ;
; -1.168 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.284      ;
; -1.167 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.283      ;
; -1.166 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.282      ;
; -1.165 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.281      ;
; -1.165 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.281      ;
; -1.164 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.280      ;
; -1.163 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.279      ;
; -1.161 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.277      ;
; -1.160 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.276      ;
; -1.159 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.519     ; 1.273      ;
; -1.158 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.519     ; 1.272      ;
; -1.156 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.272      ;
; -1.155 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.519     ; 1.269      ;
; -1.126 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.242      ;
; -1.126 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.242      ;
; -1.125 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.241      ;
; -1.124 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.240      ;
; -1.123 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.239      ;
; -1.123 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.239      ;
; -1.122 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.238      ;
; -1.121 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.237      ;
; -1.119 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.235      ;
; -1.118 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.517     ; 1.234      ;
; -1.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.011      ;
; -1.050 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.976      ;
; -1.021 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.953      ;
; -1.020 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.952      ;
; -0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.890      ;
; -0.954 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.886      ;
; -0.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.881      ;
; -0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.871      ;
; -0.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.807      ;
; -0.526 ; vs_d0                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.452      ;
; -0.445 ; vs_d1                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.707     ; 0.371      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.442  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.509      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.464      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.464      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.464      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.464      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.464      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.464      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.464      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.464      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.464      ;
; 6.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.458      ;
; 6.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.458      ;
; 6.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.458      ;
; 6.493  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.458      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.523  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.428      ;
; 6.528  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.423      ;
; 6.530  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.421      ;
; 6.538  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.413      ;
; 6.554  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.398      ;
; 6.556  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.396      ;
; 6.561  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.391      ;
; 6.568  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.383      ;
; 6.568  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.383      ;
; 6.568  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.383      ;
; 6.568  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.383      ;
; 6.568  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.383      ;
; 6.568  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.383      ;
; 6.568  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.383      ;
; 6.568  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.383      ;
; 6.568  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.383      ;
; 6.574  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.377      ;
; 6.574  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.377      ;
; 6.574  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.377      ;
; 6.574  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.377      ;
; 6.582  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.369      ;
; 6.582  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.369      ;
; 6.582  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.369      ;
; 6.582  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.369      ;
; 6.582  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.369      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 1.207      ;
; -0.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 1.123      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.341      ; 1.058      ;
; -0.067 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.341      ; 1.033      ;
; -0.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.341      ; 1.018      ;
; 0.016  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 0.951      ;
; 0.019  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.341      ; 0.947      ;
; 0.041  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.341      ; 0.925      ;
; 0.042  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 0.925      ;
; 0.190  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.341      ; 0.776      ;
; 0.285  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.342      ; 0.682      ;
; 1.310  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.221     ;
; 1.322  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.209     ;
; 1.353  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.178     ;
; 1.358  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.173     ;
; 1.365  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.166     ;
; 1.370  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.161     ;
; 1.373  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.158     ;
; 1.373  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.158     ;
; 1.385  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.146     ;
; 1.390  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.141     ;
; 1.416  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.115     ;
; 1.421  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.110     ;
; 1.433  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.098     ;
; 1.436  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.095     ;
; 1.438  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.093     ;
; 1.441  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.090     ;
; 1.441  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.090     ;
; 1.449  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.082     ;
; 1.453  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.078     ;
; 1.453  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.078     ;
; 1.455  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.076     ;
; 1.461  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.070     ;
; 1.467  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.064     ;
; 1.484  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.047     ;
; 1.489  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.042     ;
; 1.504  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.027     ;
; 1.504  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.027     ;
; 1.512  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.019     ;
; 1.518  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.013     ;
; 1.521  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.010     ;
; 1.529  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 14.002     ;
; 1.535  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.996     ;
; 1.563  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.968     ;
; 1.572  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.959     ;
; 1.575  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.956     ;
; 1.577  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.954     ;
; 1.580  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.951     ;
; 1.581  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.950     ;
; 1.586  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.945     ;
; 1.589  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.942     ;
; 1.591  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.940     ;
; 1.593  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.938     ;
; 1.603  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.928     ;
; 1.626  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.905     ;
; 1.640  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.891     ;
; 1.643  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.888     ;
; 1.644  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.887     ;
; 1.647  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.884     ;
; 1.654  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.877     ;
; 1.654  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.877     ;
; 1.657  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.874     ;
; 1.659  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.872     ;
; 1.661  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.870     ;
; 1.666  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.865     ;
; 1.671  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.860     ;
; 1.675  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.856     ;
; 1.694  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.837     ;
; 1.708  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.823     ;
; 1.710  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.821     ;
; 1.712  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.819     ;
; 1.717  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.814     ;
; 1.718  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.813     ;
; 1.722  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.809     ;
; 1.723  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.808     ;
; 1.727  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.804     ;
; 1.734  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.797     ;
; 1.738  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.793     ;
; 1.765  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.766     ;
; 1.777  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.754     ;
; 1.778  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.753     ;
; 1.785  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.746     ;
; 1.806  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.725     ;
; 1.814  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.717     ;
; 1.820  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.711     ;
; 1.822  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 13.514     ;
; 1.828  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.703     ;
; 1.845  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.686     ;
; 1.865  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 13.471     ;
; 1.870  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 13.466     ;
; 1.871  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 13.465     ;
; 1.885  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 13.451     ;
; 1.896  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.635     ;
; 1.914  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 13.422     ;
; 1.919  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 13.417     ;
; 1.928  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.603     ;
; 1.934  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 13.402     ;
; 1.942  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.589     ;
; 1.946  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.160      ; 13.585     ;
; 1.953  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 13.383     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.991 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.037      ;
; 1.994 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.034      ;
; 1.996 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.032      ;
; 2.024 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.999      ;
; 2.025 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 1.001      ;
; 2.026 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.997      ;
; 2.028 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.998      ;
; 2.029 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.997      ;
; 2.029 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.997      ;
; 2.029 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.997      ;
; 2.030 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.996      ;
; 2.030 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.996      ;
; 2.031 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.995      ;
; 2.035 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.991      ;
; 2.036 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.990      ;
; 2.037 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.989      ;
; 2.046 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.785      ;
; 2.054 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.974      ;
; 2.057 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.971      ;
; 2.059 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.969      ;
; 2.064 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.767      ;
; 2.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.765      ;
; 2.075 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.953      ;
; 2.078 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.950      ;
; 2.080 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.948      ;
; 2.086 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.942      ;
; 2.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.941      ;
; 2.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.941      ;
; 2.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.941      ;
; 2.087 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.941      ;
; 2.090 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.747      ;
; 2.091 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.935      ;
; 2.094 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.932      ;
; 2.095 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.928      ;
; 2.095 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.931      ;
; 2.095 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.931      ;
; 2.096 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.930      ;
; 2.096 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.930      ;
; 2.097 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.926      ;
; 2.097 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.929      ;
; 2.097 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.929      ;
; 2.101 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.925      ;
; 2.103 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.923      ;
; 2.104 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.922      ;
; 2.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.915      ;
; 2.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.914      ;
; 2.115 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.912      ;
; 2.115 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.911      ;
; 2.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.907      ;
; 2.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.910      ;
; 2.116 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.910      ;
; 2.117 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.909      ;
; 2.117 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.909      ;
; 2.118 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.040     ; 0.905      ;
; 2.118 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.908      ;
; 2.118 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.908      ;
; 2.122 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.904      ;
; 2.124 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.902      ;
; 2.125 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.901      ;
; 2.127 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.902      ;
; 2.128 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.844      ;
; 2.131 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.841      ;
; 2.131 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.897      ;
; 2.138 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.890      ;
; 2.139 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.888      ;
; 2.140 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.887      ;
; 2.144 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.881      ;
; 2.147 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.689      ;
; 2.155 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.873      ;
; 2.158 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.870      ;
; 2.158 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.870      ;
; 2.159 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.869      ;
; 2.180 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.656      ;
; 2.184 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.844      ;
; 2.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.785      ;
; 2.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.829      ;
; 2.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.831      ;
; 2.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.782      ;
; 2.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.780      ;
; 2.199 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.828      ;
; 2.201 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.777      ;
; 2.201 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.827      ;
; 2.201 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.827      ;
; 2.201 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.827      ;
; 2.201 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.827      ;
; 2.202 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.826      ;
; 2.207 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.821      ;
; 2.209 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.626      ;
; 2.209 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.818      ;
; 2.210 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.817      ;
; 2.211 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.818      ;
; 2.226 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.801      ;
; 2.226 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.801      ;
; 2.227 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.039     ; 0.608      ;
; 2.230 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.797      ;
; 2.231 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.796      ;
; 2.246 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.783      ;
; 2.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.770      ;
; 2.259 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.767      ;
; 2.267 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.760      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.924  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 1.987      ;
; 8.235  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.672      ;
; 8.284  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 1.627      ;
; 8.358  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 1.553      ;
; 8.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.505      ;
; 8.480  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 1.431      ;
; 8.512  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 1.398      ;
; 8.512  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 1.398      ;
; 8.512  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 1.398      ;
; 8.512  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 1.398      ;
; 8.555  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 1.356      ;
; 8.585  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 1.325      ;
; 8.634  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 1.277      ;
; 8.638  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 1.273      ;
; 8.654  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 1.257      ;
; 8.732  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.170      ;
; 8.742  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.160      ;
; 8.751  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 1.159      ;
; 8.789  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.117      ;
; 8.928  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.978      ;
; 8.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.927      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.001  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.905      ;
; 9.006  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.902      ;
; 9.030  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 0.873      ;
; 9.030  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 0.873      ;
; 9.042  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.866      ;
; 9.052  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.856      ;
; 9.055  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.853      ;
; 9.063  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.845      ;
; 9.066  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.842      ;
; 9.074  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.834      ;
; 9.076  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 0.835      ;
; 9.082  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.826      ;
; 9.083  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 0.826      ;
; 9.130  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 0.777      ;
; 9.168  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 0.738      ;
; 9.264  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.641      ;
; 9.444  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.461      ;
; 15.715 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 4.236      ;
; 15.771 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.181      ;
; 15.802 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 4.149      ;
; 15.831 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.121      ;
; 15.831 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.121      ;
; 15.851 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 4.100      ;
; 15.858 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.094      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.864 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.088      ;
; 15.889 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 4.062      ;
; 15.907 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.045      ;
; 15.918 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.034      ;
; 15.918 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.034      ;
; 15.945 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.007      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.951 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 4.001      ;
; 15.967 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 3.985      ;
; 15.967 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 3.985      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
; 15.986 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.034     ; 3.967      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.741  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.156      ;
; 8.798  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.099      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 8.845  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.053      ;
; 18.433 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.515      ;
; 18.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.482      ;
; 18.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.482      ;
; 18.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.482      ;
; 18.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.482      ;
; 18.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.482      ;
; 18.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.482      ;
; 18.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.482      ;
; 18.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.482      ;
; 18.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.482      ;
; 18.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.458      ;
; 18.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.458      ;
; 18.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.458      ;
; 18.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.458      ;
; 18.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.458      ;
; 18.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.458      ;
; 18.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.458      ;
; 18.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.458      ;
; 18.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.458      ;
; 18.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.437      ;
; 18.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.412      ;
; 18.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.412      ;
; 18.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.412      ;
; 18.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.412      ;
; 18.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.412      ;
; 18.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.412      ;
; 18.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.412      ;
; 18.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.412      ;
; 18.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.412      ;
; 18.560 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.388      ;
; 18.595 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.353      ;
; 18.596 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.352      ;
; 18.599 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.349      ;
; 18.618 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.330      ;
; 18.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.331      ;
; 18.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.331      ;
; 18.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.331      ;
; 18.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.331      ;
; 18.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.331      ;
; 18.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.331      ;
; 18.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.331      ;
; 18.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.331      ;
; 18.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.331      ;
; 18.638 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.310      ;
; 18.652 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.296      ;
; 18.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.284      ;
; 18.686 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.268      ;
; 18.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.246      ;
; 18.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.244      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.237      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.237      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.237      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.237      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.237      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.237      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.237      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.237      ;
; 18.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.237      ;
; 18.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.226      ;
; 18.723 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.225      ;
; 18.726 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.222      ;
; 18.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.219      ;
; 18.731 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.217      ;
; 18.738 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.213      ;
; 18.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.203      ;
; 18.753 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.198      ;
; 18.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.198      ;
; 18.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.187      ;
; 18.770 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.181      ;
; 18.779 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.039     ; 1.169      ;
; 18.785 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.166      ;
; 18.791 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.160      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.144      ;
; 18.837 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.033     ; 1.117      ;
; 18.840 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.111      ;
; 18.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.035     ; 1.106      ;
; 18.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.035     ; 1.106      ;
; 18.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.035     ; 1.106      ;
; 18.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.035     ; 1.106      ;
; 18.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.035     ; 1.106      ;
; 18.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.035     ; 1.106      ;
; 18.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.035     ; 1.106      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.708      ; 0.588      ;
; -0.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.587      ;
; -0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.662      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.687      ;
; -0.239 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.708      ; 0.695      ;
; -0.233 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.700      ;
; -0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.732      ;
; -0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.708      ; 0.741      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.708      ; 0.748      ;
; -0.171 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.708      ; 0.763      ;
; -0.166 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 0.767      ;
; 0.186  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.485      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.488      ;
; 0.205  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205  ; pipe_gen:u_pipe_gen|lfsr[1]                                                                                                                                            ; pipe_gen:u_pipe_gen|pipe2_gap_y[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.209  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210  ; bird_ctrl:u_bird_ctrl|key_d0                                                                                                                                           ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.212  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.214  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.500      ;
; 0.214  ; internal_frame_en                                                                                                                                                      ; pipe_gen:u_pipe_gen|pipe1_x[2]                                                                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.215  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.218  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.220  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.226  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.252  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.267  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271  ; pipe_gen:u_pipe_gen|pipe2_x[3]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[3]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.273  ; vs_d0                                                                                                                                                                  ; vs_d1                                                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.277  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.279  ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                           ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.288  ; sprite_render:u_sprite_render|bg_data_d1[4]                                                                                                                            ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.293  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                               ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.295  ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296  ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301  ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302  ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303  ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.307  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309  ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.311  ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313  ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316  ; internal_frame_en                                                                                                                                                      ; pipe_gen:u_pipe_gen|pipe1_x[6]                                                                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317  ; internal_frame_en                                                                                                                                                      ; pipe_gen:u_pipe_gen|pipe1_x[5]                                                                                                                                                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.320  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.327  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.115 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.446      ;
; 0.125 ; pipe_load_addr[1]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.453      ;
; 0.151 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.481      ;
; 0.167 ; pipe_load_addr[2]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.495      ;
; 0.168 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.498      ;
; 0.171 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.501      ;
; 0.174 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.504      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.511      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; pipe_load_addr[8]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.520      ;
; 0.193 ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                                                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.337      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.339      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.341      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.347      ;
; 0.226 ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.346      ;
; 0.229 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.350      ;
; 0.231 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.351      ;
; 0.233 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.353      ;
; 0.234 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.354      ;
; 0.237 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.357      ;
; 0.238 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.358      ;
; 0.238 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.358      ;
; 0.242 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.573      ;
; 0.242 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.362      ;
; 0.249 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.580      ;
; 0.252 ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.585      ;
; 0.254 ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_datain_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.593      ;
; 0.255 ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.377      ;
; 0.258 ; pipe_load_addr[9]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.586      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.385      ;
; 0.264 ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; pipe_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.598      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.387      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.605      ;
; 0.267 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.391      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.602      ;
; 0.271 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                                             ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.393      ;
; 0.272 ; pipe_load_addr[1]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a4~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.600      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.155 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.158 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.485      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.456      ;
; 0.176 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.457      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.460      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.469      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.495      ;
; 0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.512      ;
; 0.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.566      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.582      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.465      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.615      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.613      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.577      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.207 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.332      ;
; 0.253 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.260 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.380      ;
; 0.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.413      ;
; 0.296 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.431      ;
; 0.318 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.438      ;
; 0.336 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.456      ;
; 0.338 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.459      ;
; 0.349 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.470      ;
; 0.349 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.470      ;
; 0.349 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.471      ;
; 0.350 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.471      ;
; 0.350 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.471      ;
; 0.350 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.471      ;
; 0.351 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.471      ;
; 0.351 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.472      ;
; 0.351 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.472      ;
; 0.351 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.472      ;
; 0.351 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.472      ;
; 0.351 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.472      ;
; 0.352 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.473      ;
; 0.352 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.473      ;
; 0.355 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.475      ;
; 0.372 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.492      ;
; 0.379 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.499      ;
; 0.380 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.500      ;
; 0.385 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.505      ;
; 0.431 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.551      ;
; 0.437 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.557      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.570      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.590      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.593      ;
; 0.482 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.602      ;
; 0.486 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.606      ;
; 0.489 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.609      ;
; 0.490 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.610      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.633      ;
; 0.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.635      ;
; 0.516 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.636      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.382      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.382      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.383      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.382      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.383      ;
; 0.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.383      ;
; 0.199 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.384      ;
; 0.208 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.393      ;
; 0.222 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.342      ;
; 0.229 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.415      ;
; 0.229 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.414      ;
; 0.230 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.415      ;
; 0.230 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.415      ;
; 0.230 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.416      ;
; 0.230 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.416      ;
; 0.230 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.415      ;
; 0.231 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.416      ;
; 0.231 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.417      ;
; 0.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.417      ;
; 0.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.418      ;
; 0.232 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.417      ;
; 0.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.430      ;
; 0.252 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.441      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.442      ;
; 0.259 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.294 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.082      ; 0.486      ;
; 0.304 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.324 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.087      ; 0.512      ;
; 0.345 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.465      ;
; 0.356 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.082      ; 0.538      ;
; 0.368 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.488      ;
; 0.373 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.082      ; 0.555      ;
; 0.374 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.082      ; 0.556      ;
; 0.374 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.497      ;
; 0.378 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.500      ;
; 0.394 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.516      ;
; 0.397 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.519      ;
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.520      ;
; 0.414 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.533      ;
; 0.415 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.536      ;
; 0.417 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.536      ;
; 0.419 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.419 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.422 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.542      ;
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.573      ;
; 0.462 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.468 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.585      ;
; 0.468 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.475 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.597      ;
; 0.478 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.600      ;
; 0.479 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.600      ;
; 0.483 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.563      ;
; 0.485 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.565      ;
; 0.492 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.612      ;
; 0.494 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.613      ;
; 0.496 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.615      ;
; 0.499 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.617      ;
; 0.503 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.623      ;
; 0.504 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.624      ;
; 0.508 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 0.604      ;
; 0.525 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.534 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.597      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 1.605      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 1.605      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.595      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.595      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.595      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.595      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.595      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.595      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.595      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.595      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.588      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.592      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.592      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.340      ; 1.602      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.592      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.340      ; 1.602      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.340      ; 1.602      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.592      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.594      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.596      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.596      ;
; -0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.596      ;
; -0.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.593      ;
; -0.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.593      ;
; -0.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.593      ;
; -0.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.593      ;
; -0.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 1.596      ;
; -0.591 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.328      ; 1.544      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 1.550      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.336      ; 1.550      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.539      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.539      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.340      ; 1.549      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.539      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.340      ; 1.549      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.340      ; 1.549      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.539      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 1.544      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.543      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.543      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.334      ; 1.543      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.534      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.540      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.072      ;
; 7.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.072      ;
; 7.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.072      ;
; 7.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.072      ;
; 7.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.072      ;
; 7.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.072      ;
; 7.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.072      ;
; 7.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.072      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.070      ;
; 7.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.988      ;
; 7.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.988      ;
; 7.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.988      ;
; 7.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.988      ;
; 7.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.988      ;
; 7.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.988      ;
; 7.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.988      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 7.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.949      ;
; 8.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.910      ;
; 8.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.910      ;
; 8.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.910      ;
; 8.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.910      ;
; 8.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.910      ;
; 8.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.910      ;
; 8.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.910      ;
; 8.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.910      ;
; 8.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.910      ;
; 8.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.895      ;
; 8.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.895      ;
; 8.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.895      ;
; 8.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.895      ;
; 8.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.895      ;
; 8.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.895      ;
; 8.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.895      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.758      ;
; 8.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.901      ;
; 8.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 1.886      ;
; 8.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.716      ;
; 8.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.716      ;
; 8.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.716      ;
; 8.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.716      ;
; 8.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.716      ;
; 8.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.716      ;
; 8.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.716      ;
; 8.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.716      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.714      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.632      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.632      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.632      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.632      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.632      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.632      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.632      ;
; 8.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.593      ;
; 8.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.593      ;
; 8.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.593      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.988      ;
; 7.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.988      ;
; 7.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.988      ;
; 7.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.988      ;
; 7.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.988      ;
; 8.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.783      ;
; 8.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.783      ;
; 8.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.783      ;
; 8.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.783      ;
; 8.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.783      ;
; 8.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.783      ;
; 8.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.783      ;
; 8.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.783      ;
; 8.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.741      ;
; 8.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.741      ;
; 8.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.741      ;
; 8.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.741      ;
; 8.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.741      ;
; 8.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.741      ;
; 8.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.741      ;
; 8.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.741      ;
; 8.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.717      ;
; 8.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.717      ;
; 8.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.717      ;
; 8.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.717      ;
; 8.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.717      ;
; 8.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.717      ;
; 8.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.717      ;
; 8.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.717      ;
; 8.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.717      ;
; 8.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.694      ;
; 8.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.694      ;
; 8.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.694      ;
; 8.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.670      ;
; 8.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.670      ;
; 8.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.670      ;
; 8.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.670      ;
; 8.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.670      ;
; 8.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.670      ;
; 8.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.670      ;
; 8.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.670      ;
; 8.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.632      ;
; 8.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.632      ;
; 8.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.632      ;
; 8.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.632      ;
; 8.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.632      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 1.601      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.600      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.600      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.600      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.600      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.600      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.600      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 1.595      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.596      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 1.598      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.599      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 1.598      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.600      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 1.598      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 1.598      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 1.598      ;
; 8.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 1.598      ;
; 8.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.598      ;
; 8.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.598      ;
; 8.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.598      ;
; 8.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.599      ;
; 8.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.599      ;
; 8.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.599      ;
; 8.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.599      ;
; 8.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 1.599      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.199      ;
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.199      ;
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.199      ;
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.199      ;
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.199      ;
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.199      ;
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.199      ;
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.199      ;
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.199      ;
; 0.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.853      ; 1.217      ;
; 0.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.853      ; 1.259      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.267      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.267      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.267      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.267      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.267      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.267      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.267      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.267      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.852      ; 1.267      ;
; 0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.335      ;
; 0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.335      ;
; 0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.335      ;
; 0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.335      ;
; 0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.335      ;
; 0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.335      ;
; 0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.335      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.353      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.212      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.212      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.212      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.212      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.212      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.231      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.231      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.231      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.231      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.236      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.236      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.236      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.236      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.248      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.248      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.248      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.248      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.248      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.248      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.248      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.248      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.248      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.411      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.419      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.419      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.419      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.419      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.419      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.419      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.847      ; 1.419      ;
; 0.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.299      ;
; 0.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.299      ;
; 0.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.299      ;
; 0.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.299      ;
; 0.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.299      ;
; 0.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.299      ;
; 0.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.303      ;
; 0.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.303      ;
; 0.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.303      ;
; 0.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.303      ;
; 0.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.706      ; 1.303      ;
; 0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.322      ;
; 0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.322      ;
; 0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.322      ;
; 0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.322      ;
; 0.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.327      ;
; 0.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.327      ;
; 0.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.327      ;
; 0.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.707      ; 1.327      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.337      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.337      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.337      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.337      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.337      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.337      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.337      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.337      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.711      ; 1.337      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.390      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.390      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.390      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.390      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.390      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.703      ; 1.390      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.406      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.406      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.406      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.406      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.406      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.406      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.406      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                                                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.406      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.119      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.127      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.158      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.158      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.158      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.158      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.158      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.158      ;
; 1.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.272      ;
; 1.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.272      ;
; 1.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.272      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.281      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.281      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.281      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.281      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.281      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.281      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.281      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.281      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.281      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.338      ;
; 1.143 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.340      ;
; 1.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.371      ;
; 1.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.371      ;
; 1.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.371      ;
; 1.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.371      ;
; 1.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.371      ;
; 1.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.371      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.407      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.408      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.406      ;
; 1.220 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.412      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.411      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.411      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.411      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.001                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.412      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.000                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.412      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.412      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.412      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.412      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.412      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.412      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.413      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.413      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.413      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.413      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.413      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.158      ;
; 1.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.158      ;
; 1.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.158      ;
; 1.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.158      ;
; 1.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.158      ;
; 1.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.158      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.179      ;
; 1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.181      ;
; 1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.181      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.212      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.212      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.212      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.212      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.212      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.212      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.230      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.233      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.231      ;
; 1.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.231      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.267      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.270      ;
; 1.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.432      ;
; 1.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.272      ;
; 1.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.272      ;
; 1.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.272      ;
; 1.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.272      ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.337 ; 1.521        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.338 ; 1.522        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_we_reg           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0      ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0      ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0     ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                               ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[1]                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[2]                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[3]                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[6]                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                          ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~portb_address_reg0                                                             ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~portb_address_reg0                                                             ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a4~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~portb_address_reg0                                                              ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~portb_address_reg0                                                             ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~portb_address_reg0                                                              ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                                                                  ;
; 7.464 ; 7.648        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[11]                                                                                                                                        ;
; 7.464 ; 7.648        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[12]                                                                                                                                        ;
; 7.464 ; 7.648        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[13]                                                                                                                                        ;
; 7.464 ; 7.648        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[14]                                                                                                                                        ;
; 7.464 ; 7.648        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[15]                                                                                                                                        ;
; 7.467 ; 7.651        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[0]                                                                                                                                                         ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                                    ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                                    ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                                    ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                                    ;
; 7.488 ; 7.704        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[2]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[5]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[6]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[7]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[8]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|velocity[9]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; collision_det:u_collision_det|collision                                                                                                                                             ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[10]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[11]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[14]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[15]                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                                    ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                                ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4]                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                                  ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                                                                                                   ;
; 7.489 ; 7.705        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_we_reg                                                                   ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_address_reg0                                                             ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_we_reg                                                                   ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~porta_address_reg0                                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~porta_we_reg                                                                    ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_address_reg0                                                             ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a4~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a4~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~porta_we_reg                                                                    ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_datain_reg0                                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~porta_datain_reg0                                                               ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a4~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~porta_datain_reg0                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; bird_load_en                                                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_en                                                                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[0]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[10]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[11]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[12]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[13]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[14]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[15]|clk                  ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[1]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[2]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[3]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[4]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[5]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[6]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[7]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[8]|clk                   ;
; 9.977 ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[9]|clk                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.430  ; 3.202  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.352  ; 3.110  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.421  ; 3.184  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 2.148  ; 2.893  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 2.260  ; 3.017  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 2.000  ; 2.724  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 2.164  ; 2.908  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.351  ; 3.114  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 2.343  ; 3.112  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.430  ; 3.202  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 2.146  ; 2.891  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 2.109  ; 2.841  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 2.229  ; 2.967  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 2.157  ; 2.903  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 2.165  ; 2.886  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 2.005  ; 2.727  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 2.012  ; 2.737  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 2.048  ; 2.450  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -6.911 ; -6.158 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 0.667  ; 1.143  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -1.646 ; -2.358 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -1.991 ; -2.741 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -2.055 ; -2.811 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -1.787 ; -2.519 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -1.894 ; -2.638 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -1.646 ; -2.358 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -1.803 ; -2.533 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -1.990 ; -2.744 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -1.975 ; -2.731 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -2.059 ; -2.817 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -1.786 ; -2.518 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -1.751 ; -2.471 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -1.870 ; -2.603 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -1.797 ; -2.530 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -1.809 ; -2.525 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -1.651 ; -2.361 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -1.658 ; -2.370 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -1.692 ; -2.096 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 7.910  ; 7.151  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.387 ; -0.873 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.268  ; 3.891  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.697  ; 2.554  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.359  ; 2.277  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.394  ; 2.313  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.395  ; 2.311  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.253  ; 2.179  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.716  ; 2.586  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.368  ; 2.282  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.507  ; 2.345  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.517  ; 2.359  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.508  ; 2.348  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.268  ; 3.891  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.514  ; 2.352  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.330  ; 2.187  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 2.373  ; 2.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.373  ; 2.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 2.191  ; 2.111  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.216  ; 2.089  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.937  ; 2.048  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 2.000  ; 1.963  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.795  ; 4.152  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.288  ; 2.366  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.276  ; 2.367  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 2.178  ; 2.251  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 2.182  ; 2.266  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 2.168  ; 2.242  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.795  ; 4.152  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.288  ; 2.368  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 2.185  ; 2.264  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.210  ; 2.354  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.933  ; 1.982  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 2.271  ; 2.417  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 2.305  ; 2.462  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 2.288  ; 2.439  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 2.015  ; 2.131  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 1.933  ; 2.044  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 2.175  ; 2.312  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 2.068  ; 2.002  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 1.980  ; 1.929  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.586 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.543 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.374  ; 3.489  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 3.419  ; 3.623  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 3.463  ; 3.635  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 6.108  ; 5.791  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 4.138  ; 4.140  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 4.110  ; 4.159  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 5.101  ; 5.292  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 3.975  ; 3.976  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 4.025  ; 3.907  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 4.018  ; 4.044  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 6.108  ; 5.791  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 2.987  ; 2.832  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 2.857  ; 2.832  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 2.963  ; 2.737  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 2.852  ; 2.826  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 2.905  ; 2.737  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 2.847  ; 2.823  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 2.987  ; 2.823  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.580 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.839 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 6.630  ; 6.313  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 4.660  ; 4.630  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 4.632  ; 4.681  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 5.591  ; 5.814  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 4.497  ; 4.486  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 4.547  ; 4.430  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 4.540  ; 4.566  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 6.630  ; 6.313  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.150  ; 2.171  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.138  ; 2.159  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.132  ; 2.153  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.128  ; 2.149  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.132  ; 2.153  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.166  ; 2.187  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.154  ; 2.175  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.148  ; 2.169  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.144  ; 2.165  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.148  ; 2.169  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 1.982  ; 1.911  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.409  ; 2.271  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.083  ; 2.004  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.116  ; 2.038  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.118  ; 2.037  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 1.982  ; 1.911  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.428  ; 2.303  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.094  ; 2.012  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.232  ; 2.074  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.244  ; 2.089  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.235  ; 2.077  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.000  ; 3.625  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.240  ; 2.081  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.063  ; 1.923  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 1.923  ; 1.847  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.098  ; 2.004  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 1.923  ; 1.847  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 1.952  ; 1.828  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.681  ; 1.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 1.739  ; 1.703  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 1.675  ; 1.722  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.015  ; 2.090  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.004  ; 2.092  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 1.910  ; 1.980  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 1.913  ; 1.994  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 1.900  ; 1.972  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.533  ; 3.889  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.015  ; 2.091  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 1.917  ; 1.993  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 1.944  ; 2.085  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.675  ; 1.722  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 2.003  ; 2.147  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 2.035  ; 2.189  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 2.019  ; 2.167  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 1.757  ; 1.871  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 1.678  ; 1.789  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 1.911  ; 2.046  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 1.805  ; 1.741  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 1.720  ; 1.671  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.821 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.779 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.035  ; 3.154  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 2.951  ; 3.166  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 2.993  ; 3.178  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 2.451  ; 2.473  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 2.607  ; 2.628  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 2.606  ; 2.630  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 3.574  ; 3.808  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 2.451  ; 2.473  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 2.540  ; 2.513  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 2.559  ; 2.533  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 4.597  ; 4.290  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 2.220  ; 2.141  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 2.271  ; 2.202  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 2.267  ; 2.197  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 2.266  ; 2.195  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 2.220  ; 2.206  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 2.302  ; 2.141  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 2.337  ; 2.236  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.306 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.557 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 3.277  ; 3.306  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 3.433  ; 3.461  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 3.431  ; 3.462  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 4.462  ; 4.564  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 3.277  ; 3.306  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 3.323  ; 3.394  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 3.342  ; 3.413  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 5.430  ; 5.116  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.988  ; 2.009  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.976  ; 1.997  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.004  ; 2.024  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.992  ; 2.012  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.441 ; 2.414 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.441 ; 2.414 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.490 ; 2.470 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.648 ; 2.628 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.488 ; 2.468 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.509 ; 2.489 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.128 ; 4.404 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.441 ; 2.414 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.488 ; 2.468 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.780 ; 2.821 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.519 ; 2.499 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.608 ; 2.649 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.613 ; 2.654 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.608 ; 2.649 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.608 ; 2.649 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.598 ; 2.639 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.598 ; 2.639 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.163 ; 2.136 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.163 ; 2.136 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.216 ; 2.196 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.368 ; 2.348 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.214 ; 2.194 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.234 ; 2.214 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.860 ; 4.136 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.163 ; 2.136 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.214 ; 2.194 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.499 ; 2.540 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.244 ; 2.224 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.333 ; 2.374 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.338 ; 2.379 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.333 ; 2.374 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.333 ; 2.374 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.323 ; 2.364 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.323 ; 2.364 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.511     ; 2.538     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.511     ; 2.538     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.574     ; 2.594     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.746     ; 2.766     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.576     ; 2.596     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.598     ; 2.618     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.502     ; 4.226     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.511     ; 2.538     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.576     ; 2.596     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.966     ; 2.925     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.610     ; 2.630     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.760     ; 2.719     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.765     ; 2.724     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.760     ; 2.719     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.760     ; 2.719     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.748     ; 2.707     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.748     ; 2.707     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.229     ; 2.256     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.229     ; 2.256     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.296     ; 2.316     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.462     ; 2.482     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.298     ; 2.318     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.319     ; 2.339     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.230     ; 3.954     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.229     ; 2.256     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.298     ; 2.318     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.679     ; 2.638     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.330     ; 2.350     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.480     ; 2.439     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.486     ; 2.445     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.480     ; 2.439     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.480     ; 2.439     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.469     ; 2.428     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.469     ; 2.428     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.964 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.964         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.964       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 28.389         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 9.083        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 19.306       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 34.310         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 9.415        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 9.504        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 8.548        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 6.843        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                           ; -17.507  ; -0.346 ; -2.416   ; 0.115   ; 0.589               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.926   ; 0.153  ; 5.352    ; 1.036   ; 4.670               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.289    ; 0.115  ; 5.498    ; 0.922   ; 9.719               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 7.152    ; 0.187  ; N/A      ; N/A     ; 9.718               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -17.507  ; -0.346 ; -2.416   ; 0.115   ; 7.361               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.518    ; 0.187  ; N/A      ; N/A     ; 0.589               ;
;  sys_clk                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                            ; -337.366 ; -0.692 ; -213.961 ; 0.0     ; 0.0                 ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -58.945  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -278.421 ; -0.692 ; -213.961 ; 0.000   ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.069  ; 5.347  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.892  ; 5.204  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.059  ; 5.347  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.439  ; 4.730  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.716  ; 4.973  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.080  ; 4.397  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 4.495  ; 4.799  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.874  ; 5.208  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.856  ; 5.124  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.069  ; 5.306  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.435  ; 4.727  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.351  ; 4.619  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.619  ; 4.943  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.449  ; 4.741  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.507  ; 4.800  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.064  ; 4.388  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.092  ; 4.410  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 4.104  ; 4.404  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -3.442 ; -3.142 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 1.360  ; 1.547  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -1.646 ; -2.358 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -1.991 ; -2.741 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -2.055 ; -2.811 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -1.787 ; -2.519 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -1.894 ; -2.638 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -1.646 ; -2.358 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -1.803 ; -2.533 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -1.990 ; -2.744 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -1.975 ; -2.731 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -2.059 ; -2.817 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -1.786 ; -2.518 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -1.751 ; -2.471 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -1.870 ; -2.603 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -1.797 ; -2.530 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -1.809 ; -2.525 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -1.651 ; -2.361 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -1.658 ; -2.370 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -1.692 ; -2.096 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 7.910  ; 7.151  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.387 ; -0.873 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.687  ; 7.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.647  ; 5.734  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 5.007  ; 5.142  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.051  ; 5.188  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 5.053  ; 5.189  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.774  ; 4.857  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.687  ; 5.766  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.994  ; 5.114  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.176  ; 5.279  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 5.178  ; 5.297  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 5.176  ; 5.274  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.687  ; 7.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 5.177  ; 5.304  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.838  ; 4.938  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 5.015  ; 5.144  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 5.015  ; 5.144  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 4.668  ; 4.778  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.608  ; 4.654  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 4.286  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 4.293  ; 4.384  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 7.340  ; 7.462  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 5.144  ; 4.990  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.122  ; 5.008  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.955  ; 4.798  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.002  ; 4.839  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.938  ; 4.796  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 7.340  ; 7.462  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 5.135  ; 5.003  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.962  ; 4.817  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.961  ; 4.875  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.352  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 5.150  ; 5.016  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 5.240  ; 5.103  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 5.200  ; 5.059  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.509  ; 4.460  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.278  ; 4.267  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.898  ; 4.805  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.423  ; 4.470  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.278  ; 4.342  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 1.145  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 1.043  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.527  ; 7.397  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 7.746  ; 7.517  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 7.828  ; 7.487  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 11.689 ; 11.582 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 9.119  ; 8.929  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 9.106  ; 8.927  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 11.444 ; 11.097 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 8.757  ; 8.621  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 8.846  ; 8.695  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 8.842  ; 8.706  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 11.689 ; 11.582 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 6.280  ; 6.441  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 6.087  ; 6.232  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 6.116  ; 6.213  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 6.055  ; 6.210  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 6.133  ; 6.315  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 6.043  ; 6.198  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 6.280  ; 6.441  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.846 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.669 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 12.685 ; 12.629 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 10.113 ; 9.976  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 10.127 ; 9.921  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 12.482 ; 12.091 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 9.751  ; 9.668  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 9.840  ; 9.742  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 9.889  ; 9.711  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 12.685 ; 12.629 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.397  ; 4.365  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.385  ; 4.353  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.375  ; 4.343  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.362  ; 4.330  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.350  ; 4.318  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.340  ; 4.308  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 1.982  ; 1.911  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.409  ; 2.271  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.083  ; 2.004  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.116  ; 2.038  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.118  ; 2.037  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 1.982  ; 1.911  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.428  ; 2.303  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.094  ; 2.012  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.232  ; 2.074  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.244  ; 2.089  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.235  ; 2.077  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.000  ; 3.625  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.240  ; 2.081  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.063  ; 1.923  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 1.923  ; 1.847  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.098  ; 2.004  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 1.923  ; 1.847  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 1.952  ; 1.828  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.681  ; 1.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 1.739  ; 1.703  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 1.675  ; 1.722  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.015  ; 2.090  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.004  ; 2.092  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 1.910  ; 1.980  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 1.913  ; 1.994  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 1.900  ; 1.972  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.533  ; 3.889  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.015  ; 2.091  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 1.917  ; 1.993  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 1.944  ; 2.085  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.675  ; 1.722  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 2.003  ; 2.147  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 2.035  ; 2.189  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 2.019  ; 2.167  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 1.757  ; 1.871  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 1.678  ; 1.789  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 1.911  ; 2.046  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 1.805  ; 1.741  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 1.720  ; 1.671  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.821 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.779 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.035  ; 3.154  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 2.951  ; 3.166  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 2.993  ; 3.178  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 2.451  ; 2.473  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 2.607  ; 2.628  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 2.606  ; 2.630  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 3.574  ; 3.808  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 2.451  ; 2.473  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 2.540  ; 2.513  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 2.559  ; 2.533  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 4.597  ; 4.290  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 2.220  ; 2.141  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 2.271  ; 2.202  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 2.267  ; 2.197  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 2.266  ; 2.195  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 2.220  ; 2.206  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 2.302  ; 2.141  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 2.337  ; 2.236  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.306 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.557 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 3.277  ; 3.306  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 3.433  ; 3.461  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 3.431  ; 3.462  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 4.462  ; 4.564  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 3.277  ; 3.306  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 3.323  ; 3.394  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 3.342  ; 3.413  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 5.430  ; 5.116  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.988  ; 2.009  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.976  ; 1.997  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.004  ; 2.024  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.992  ; 2.012  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; sdram_data[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_rst_n      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sd_miso        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_jump       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5753         ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 51           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 161          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 21           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 26302        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 36           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 17           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 253          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 21           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5753         ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 51           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 161          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 21           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 26302        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 36           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 17           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 253          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 21           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 294      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 426      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 242      ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 294      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 426      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 242      ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1057  ; 1057 ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 223   ; 223  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 23 21:35:28 2026
Info: Command: quartus_sta sd_bmp_hdmi -c sd_bmp_hdmi
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: 'sd_bmp_hdmi.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.507            -278.421 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.926             -58.945 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.518               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.289               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.152               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.263              -0.515 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.374               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.439               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.454               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -2.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.416            -213.961 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.352               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.498               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.787               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.127               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.341               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.699               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.393               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.720               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.722               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.832               0.000 sys_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.425 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.575            -217.347 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.525             -52.055 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.702               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.490               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.304               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.187              -0.364 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.355               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -2.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.178            -195.982 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.604               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.754               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.772               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.950               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.147               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.670               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.361               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.719               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.835               0.000 sys_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.520 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.383             -20.661 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.240              -0.332 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.991               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.924               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.741               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.346              -0.692 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.115               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.153               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.187               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -0.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.644             -50.851 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.872               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.918               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.115               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.922               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.036               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.076               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.734               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.428               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 sys_clk 
    Info (332119):     9.733               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.797               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.964 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Fri Jan 23 21:35:31 2026
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


