Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 12:42:11 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.018        0.000                      0                   29        0.242        0.000                      0                   29        4.000        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 4.500}        9.000           111.111         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.018        0.000                      0                   29        0.242        0.000                      0                   29        4.000        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 4.416ns (55.018%)  route 3.610ns (44.982%))
  Logic Levels:           17  (CARRY4=9 LUT2=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 13.029 - 9.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.686     5.422    Xn_reg_n_0_[5][1]
    SLICE_X1Y121         LUT6 (Prop_lut6_I1_O)        0.105     5.527 r  Y[7]_i_129/O
                         net (fo=2, routed)           0.430     5.957    Y[7]_i_129_n_0
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.105     6.062 r  Y[7]_i_132/O
                         net (fo=1, routed)           0.000     6.062    Y[7]_i_132_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     6.515 r  Y_reg[7]_i_119/O[2]
                         net (fo=3, routed)           0.523     7.038    Y_reg[7]_i_119_n_5
    SLICE_X0Y120         LUT5 (Prop_lut5_I2_O)        0.253     7.291 r  Y[7]_i_113/O
                         net (fo=1, routed)           0.000     7.291    Y[7]_i_113_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.623 r  Y_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.623    Y_reg[7]_i_96_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.803 r  Y_reg[7]_i_95/O[0]
                         net (fo=2, routed)           0.554     8.357    Y1[7]
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.249     8.606 r  Y[7]_i_97/O
                         net (fo=1, routed)           0.000     8.606    Y[7]_i_97_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     8.812 r  Y_reg[7]_i_92/O[3]
                         net (fo=1, routed)           0.357     9.169    Y_reg[7]_i_92_n_4
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.257     9.426 r  Y[7]_i_72/O
                         net (fo=1, routed)           0.000     9.426    Y[7]_i_72_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.632 r  Y_reg[7]_i_67/O[3]
                         net (fo=1, routed)           0.359     9.991    Y_reg[7]_i_67_n_4
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.257    10.248 r  Y[7]_i_47/O
                         net (fo=1, routed)           0.000    10.248    Y[7]_i_47_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.454 r  Y_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.368    10.822    Y_reg[7]_i_42_n_4
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.257    11.079 r  Y[7]_i_22/O
                         net (fo=1, routed)           0.000    11.079    Y[7]_i_22_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.411 r  Y_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.411    Y_reg[7]_i_18_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.591 r  Y_reg[8]_i_4/O[0]
                         net (fo=1, routed)           0.334    11.925    Y_reg[8]_i_4_n_7
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.249    12.174 r  Y[8]_i_3/O
                         net (fo=1, routed)           0.000    12.174    Y[8]_i_3_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    12.384 r  Y_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.384    Y0[8]
    SLICE_X2Y114         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.456    13.029    CLK_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.308    13.336    
                         clock uncertainty           -0.035    13.301    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)        0.101    13.402    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 4.205ns (54.279%)  route 3.542ns (45.721%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 13.030 - 9.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=10, routed)          0.645     5.378    Xn_reg_n_0_[5][2]
    SLICE_X1Y121         LUT6 (Prop_lut6_I1_O)        0.105     5.483 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.374     5.857    Y[3]_i_63_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.175 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.175    Y_reg[3]_i_58_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.355 r  Y_reg[7]_i_119/O[0]
                         net (fo=3, routed)           0.352     6.707    Y_reg[7]_i_119_n_7
    SLICE_X0Y120         LUT5 (Prop_lut5_I2_O)        0.249     6.956 r  Y[7]_i_115/O
                         net (fo=1, routed)           0.000     6.956    Y[7]_i_115_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.143 r  Y_reg[7]_i_96/O[1]
                         net (fo=2, routed)           0.559     7.701    Y1[4]
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.250     7.951 r  Y[7]_i_100/O
                         net (fo=1, routed)           0.000     7.951    Y[7]_i_100_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.158 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.373     8.532    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.781 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.781    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.124 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.622    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250     9.872 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     9.872    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.353 r  Y_reg[7]_i_42/O[2]
                         net (fo=1, routed)           0.365    10.717    Y_reg[7]_i_42_n_5
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.253    10.970 r  Y[7]_i_23/O
                         net (fo=1, routed)           0.000    10.970    Y[7]_i_23_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.177 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.377    11.554    Y_reg[7]_i_18_n_5
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.807 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    11.807    Y[7]_i_5_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    12.101 r  Y_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.101    Y0[7]
    SLICE_X2Y113         FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    13.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[7]/C
                         clock pessimism              0.308    13.337    
                         clock uncertainty           -0.035    13.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    13.403    Y_reg[7]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 4.118ns (53.760%)  route 3.542ns (46.240%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 13.030 - 9.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=10, routed)          0.645     5.378    Xn_reg_n_0_[5][2]
    SLICE_X1Y121         LUT6 (Prop_lut6_I1_O)        0.105     5.483 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.374     5.857    Y[3]_i_63_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.175 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.175    Y_reg[3]_i_58_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.355 r  Y_reg[7]_i_119/O[0]
                         net (fo=3, routed)           0.352     6.707    Y_reg[7]_i_119_n_7
    SLICE_X0Y120         LUT5 (Prop_lut5_I2_O)        0.249     6.956 r  Y[7]_i_115/O
                         net (fo=1, routed)           0.000     6.956    Y[7]_i_115_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.143 r  Y_reg[7]_i_96/O[1]
                         net (fo=2, routed)           0.559     7.701    Y1[4]
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.250     7.951 r  Y[7]_i_100/O
                         net (fo=1, routed)           0.000     7.951    Y[7]_i_100_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.158 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.373     8.532    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.781 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.781    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.124 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.622    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250     9.872 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     9.872    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.353 r  Y_reg[7]_i_42/O[2]
                         net (fo=1, routed)           0.365    10.717    Y_reg[7]_i_42_n_5
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.253    10.970 r  Y[7]_i_23/O
                         net (fo=1, routed)           0.000    10.970    Y[7]_i_23_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.177 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.377    11.554    Y_reg[7]_i_18_n_5
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.807 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    11.807    Y[7]_i_5_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    12.014 r  Y_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.014    Y0[6]
    SLICE_X2Y113         FDRE                                         r  Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    13.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[6]/C
                         clock pessimism              0.308    13.337    
                         clock uncertainty           -0.035    13.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    13.403    Y_reg[6]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 3.782ns (52.417%)  route 3.433ns (47.583%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 13.030 - 9.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=10, routed)          0.645     5.378    Xn_reg_n_0_[5][2]
    SLICE_X1Y121         LUT6 (Prop_lut6_I1_O)        0.105     5.483 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.374     5.857    Y[3]_i_63_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.175 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.175    Y_reg[3]_i_58_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.355 r  Y_reg[7]_i_119/O[0]
                         net (fo=3, routed)           0.352     6.707    Y_reg[7]_i_119_n_7
    SLICE_X0Y120         LUT5 (Prop_lut5_I2_O)        0.249     6.956 r  Y[7]_i_115/O
                         net (fo=1, routed)           0.000     6.956    Y[7]_i_115_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.143 r  Y_reg[7]_i_96/O[1]
                         net (fo=2, routed)           0.559     7.701    Y1[4]
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.250     7.951 r  Y[7]_i_100/O
                         net (fo=1, routed)           0.000     7.951    Y[7]_i_100_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.158 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.373     8.532    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.781 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.781    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.124 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.622    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250     9.872 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     9.872    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.059 r  Y_reg[7]_i_42/O[1]
                         net (fo=1, routed)           0.366    10.424    Y_reg[7]_i_42_n_6
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.250    10.674 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000    10.674    Y[7]_i_24_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.861 r  Y_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.267    11.129    Y_reg[7]_i_18_n_6
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.250    11.379 r  Y[7]_i_6/O
                         net (fo=1, routed)           0.000    11.379    Y[7]_i_6_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191    11.570 r  Y_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.570    Y0[5]
    SLICE_X2Y113         FDRE                                         r  Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    13.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[5]/C
                         clock pessimism              0.308    13.337    
                         clock uncertainty           -0.035    13.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    13.403    Y_reg[5]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 3.702ns (52.451%)  route 3.356ns (47.549%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 13.030 - 9.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][2]/Q
                         net (fo=10, routed)          0.645     5.378    Xn_reg_n_0_[5][2]
    SLICE_X1Y121         LUT6 (Prop_lut6_I1_O)        0.105     5.483 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.374     5.857    Y[3]_i_63_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.175 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.175    Y_reg[3]_i_58_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.355 r  Y_reg[7]_i_119/O[0]
                         net (fo=3, routed)           0.352     6.707    Y_reg[7]_i_119_n_7
    SLICE_X0Y120         LUT5 (Prop_lut5_I2_O)        0.249     6.956 r  Y[7]_i_115/O
                         net (fo=1, routed)           0.000     6.956    Y[7]_i_115_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.143 r  Y_reg[7]_i_96/O[1]
                         net (fo=2, routed)           0.559     7.701    Y1[4]
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.250     7.951 r  Y[7]_i_100/O
                         net (fo=1, routed)           0.000     7.951    Y[7]_i_100_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.158 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.373     8.532    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.781 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.781    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.988 r  Y_reg[7]_i_67/O[0]
                         net (fo=1, routed)           0.353     9.341    Y_reg[7]_i_67_n_7
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.249     9.590 r  Y[7]_i_50/O
                         net (fo=1, routed)           0.000     9.590    Y[7]_i_50_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     9.797 r  Y_reg[7]_i_42/O[0]
                         net (fo=1, routed)           0.367    10.164    Y_reg[7]_i_42_n_7
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.249    10.413 r  Y[7]_i_25/O
                         net (fo=1, routed)           0.000    10.413    Y[7]_i_25_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    10.620 r  Y_reg[7]_i_18/O[0]
                         net (fo=1, routed)           0.334    10.953    Y_reg[7]_i_18_n_7
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.249    11.202 r  Y[7]_i_7/O
                         net (fo=1, routed)           0.000    11.202    Y[7]_i_7_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    11.412 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.412    Y0[4]
    SLICE_X2Y113         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    13.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.308    13.337    
                         clock uncertainty           -0.035    13.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    13.403    Y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 Xn_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 3.571ns (53.163%)  route 3.146ns (46.837%))
  Logic Levels:           15  (CARRY4=7 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 13.031 - 9.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Xn_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.379     4.733 f  Xn_reg[5][3]/Q
                         net (fo=11, routed)          0.560     5.293    Xn_reg_n_0_[5][3]
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.105     5.398 r  Y[3]_i_71/O
                         net (fo=1, routed)           0.323     5.721    Y[3]_i_71_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I1_O)        0.105     5.826 r  Y[3]_i_66/O
                         net (fo=1, routed)           0.000     5.826    Y[3]_i_66_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     6.032 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.370     6.402    Y_reg[3]_i_58_n_4
    SLICE_X0Y120         LUT3 (Prop_lut3_I2_O)        0.257     6.659 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.659    Y[7]_i_116_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.866 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.475     7.341    Y1[3]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.590 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.590    Y[3]_i_59_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     7.796 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.357     8.153    Y_reg[3]_i_56_n_4
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.257     8.410 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.410    Y[3]_i_45_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     8.616 r  Y_reg[3]_i_42/O[3]
                         net (fo=1, routed)           0.359     8.975    Y_reg[3]_i_42_n_4
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.257     9.232 r  Y[3]_i_31/O
                         net (fo=1, routed)           0.000     9.232    Y[3]_i_31_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.438 r  Y_reg[3]_i_28/O[3]
                         net (fo=1, routed)           0.368     9.806    Y_reg[3]_i_28_n_4
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.257    10.063 r  Y[3]_i_17/O
                         net (fo=1, routed)           0.000    10.063    Y[3]_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.269 r  Y_reg[3]_i_14/O[3]
                         net (fo=1, routed)           0.334    10.603    Y_reg[3]_i_14_n_4
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.257    10.860 r  Y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.860    Y[3]_i_3_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    11.071 r  Y_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.071    Y0[3]
    SLICE_X2Y112         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    13.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.308    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    13.404    Y_reg[3]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 3.352ns (56.815%)  route 2.548ns (43.185%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 13.031 - 9.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     4.358    CLK_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.379     4.737 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.354     5.091    Xn_reg_n_0_[5][0]
    SLICE_X1Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.196 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.196    Y[3]_i_69_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     5.539 r  Y_reg[3]_i_58/O[1]
                         net (fo=2, routed)           0.559     6.098    Y1[1]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.250     6.348 r  Y[3]_i_61/O
                         net (fo=1, routed)           0.000     6.348    Y[3]_i_61_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     6.535 r  Y_reg[3]_i_56/O[1]
                         net (fo=1, routed)           0.248     6.782    Y_reg[3]_i_56_n_6
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.250     7.032 r  Y[3]_i_47/O
                         net (fo=1, routed)           0.000     7.032    Y[3]_i_47_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.219 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.567     7.787    Y_reg[3]_i_42_n_6
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.250     8.037 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.037    Y[3]_i_33_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.518 r  Y_reg[3]_i_28/O[2]
                         net (fo=1, routed)           0.443     8.961    Y_reg[3]_i_28_n_5
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.253     9.214 r  Y[3]_i_18/O
                         net (fo=1, routed)           0.000     9.214    Y[3]_i_18_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.421 r  Y_reg[3]_i_14/O[2]
                         net (fo=1, routed)           0.377     9.798    Y_reg[3]_i_14_n_5
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.253    10.051 r  Y[3]_i_4/O
                         net (fo=1, routed)           0.000    10.051    Y[3]_i_4_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.258 r  Y_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.258    Y0[2]
    SLICE_X2Y112         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    13.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.308    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    13.404    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 3.016ns (56.098%)  route 2.360ns (43.902%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 13.031 - 9.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     4.358    CLK_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.379     4.737 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.354     5.091    Xn_reg_n_0_[5][0]
    SLICE_X1Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.196 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.196    Y[3]_i_69_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     5.539 r  Y_reg[3]_i_58/O[1]
                         net (fo=2, routed)           0.559     6.098    Y1[1]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.250     6.348 r  Y[3]_i_61/O
                         net (fo=1, routed)           0.000     6.348    Y[3]_i_61_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     6.535 r  Y_reg[3]_i_56/O[1]
                         net (fo=1, routed)           0.248     6.782    Y_reg[3]_i_56_n_6
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.250     7.032 r  Y[3]_i_47/O
                         net (fo=1, routed)           0.000     7.032    Y[3]_i_47_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     7.219 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.567     7.787    Y_reg[3]_i_42_n_6
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.250     8.037 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.037    Y[3]_i_33_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     8.224 r  Y_reg[3]_i_28/O[1]
                         net (fo=1, routed)           0.366     8.590    Y_reg[3]_i_28_n_6
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.250     8.840 r  Y[3]_i_19/O
                         net (fo=1, routed)           0.000     8.840    Y[3]_i_19_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     9.027 r  Y_reg[3]_i_14/O[1]
                         net (fo=1, routed)           0.267     9.294    Y_reg[3]_i_14_n_6
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.250     9.544 r  Y[3]_i_5/O
                         net (fo=1, routed)           0.000     9.544    Y[3]_i_5_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     9.735 r  Y_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.735    Y0[1]
    SLICE_X2Y112         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    13.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.308    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    13.404    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 2.974ns (58.170%)  route 2.139ns (41.830%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 13.031 - 9.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558     4.358    CLK_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.379     4.737 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.354     5.091    Xn_reg_n_0_[5][0]
    SLICE_X1Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.196 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.196    Y[3]_i_69_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     5.403 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.357     5.760    Y1[0]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     6.009 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.009    Y[3]_i_62_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.216 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.374     6.590    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     6.839 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     6.839    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.046 r  Y_reg[3]_i_42/O[0]
                         net (fo=1, routed)           0.353     7.399    Y_reg[3]_i_42_n_7
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.249     7.648 r  Y[3]_i_34/O
                         net (fo=1, routed)           0.000     7.648    Y[3]_i_34_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.855 r  Y_reg[3]_i_28/O[0]
                         net (fo=1, routed)           0.367     8.222    Y_reg[3]_i_28_n_7
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.249     8.471 r  Y[3]_i_20/O
                         net (fo=1, routed)           0.000     8.471    Y[3]_i_20_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.678 r  Y_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.334     9.012    Y_reg[3]_i_14_n_7
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.249     9.261 r  Y[3]_i_6/O
                         net (fo=1, routed)           0.000     9.261    Y[3]_i_6_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     9.471 r  Y_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.471    Y0[0]
    SLICE_X2Y112         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    13.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.308    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    13.404    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 Xn_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (CLK rise@9.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.433ns (31.733%)  route 0.932ns (68.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 13.030 - 9.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     4.365    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.433     4.798 r  Xn_reg[2][3]/Q
                         net (fo=12, routed)          0.932     5.730    Xn_reg[2]__0[3]
    SLICE_X1Y113         FDRE                                         r  Xn_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.000     9.000 r  
    L22                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     9.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    13.030    CLK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Xn_reg[3][3]/C
                         clock pessimism              0.308    13.337    
                         clock uncertainty           -0.035    13.302    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)       -0.047    13.255    Xn_reg[3][3]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  7.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Xn_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.710%)  route 0.189ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Xn_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[1][4]/Q
                         net (fo=8, routed)           0.189     1.886    Xn_reg[1]__0[4]
    SLICE_X1Y111         FDRE                                         r  Xn_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[2][4]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.070     1.644    Xn_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.967%)  route 0.212ns (60.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[4][0]/Q
                         net (fo=9, routed)           0.212     1.909    Xn_reg[4]__0[0]
    SLICE_X1Y118         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.920     2.077    CLK_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.509     1.567    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.070     1.637    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.679%)  route 0.233ns (62.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][1]/Q
                         net (fo=11, routed)          0.233     1.932    Xn_reg[1]__0[1]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.066     1.640    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.362%)  route 0.227ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[2][1]/Q
                         net (fo=11, routed)          0.227     1.926    Xn_reg[2]__0[1]
    SLICE_X1Y111         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.055     1.629    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][0]/Q
                         net (fo=9, routed)           0.235     1.933    Xn_reg[1]__0[0]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.512%)  route 0.251ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.649     1.554    CLK_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  Xn_reg[4][2]/Q
                         net (fo=11, routed)          0.251     1.969    Xn_reg[4]__0[2]
    SLICE_X1Y121         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.917     2.074    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.509     1.564    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.070     1.634    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.111%)  route 0.272ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][2]/Q
                         net (fo=11, routed)          0.272     1.971    Xn_reg[1]__0[2]
    SLICE_X2Y110         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 Xn_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.191%)  route 0.265ns (61.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.648     1.553    CLK_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  Xn_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  Xn_reg[4][3]/Q
                         net (fo=12, routed)          0.265     1.983    Xn_reg[4]__0[3]
    SLICE_X1Y121         FDRE                                         r  Xn_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.917     2.074    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Xn_reg[5][3]/C
                         clock pessimism             -0.509     1.564    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.066     1.630    Xn_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 Xn_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.235%)  route 0.325ns (69.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Xn_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[1][3]/Q
                         net (fo=12, routed)          0.325     2.023    Xn_reg[1]__0[3]
    SLICE_X2Y111         FDRE                                         r  Xn_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[2][3]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.600%)  route 0.389ns (73.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[2][0]/Q
                         net (fo=9, routed)           0.389     2.088    Xn_reg[2]__0[0]
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.925     2.082    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.509     1.572    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.066     1.638    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.450    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         9.000       7.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X1Y112   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X0Y112   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X0Y112   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X1Y114   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X1Y121   Xn_reg[5][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X1Y120   Xn_reg[5][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X2Y113   Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X2Y113   Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.000       8.000      SLICE_X2Y113   Y_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X1Y112   Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y112   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y112   Xn_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y113   Y_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y113   Y_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y113   Y_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y113   Y_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X1Y110   Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X1Y110   Xn_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y110   Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X1Y112   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y112   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X0Y112   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X1Y114   Xn_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X1Y120   Xn_reg[5][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y113   Y_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y113   Y_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y113   Y_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y113   Y_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.500       4.000      SLICE_X2Y114   Y_reg[8]/C



