Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 14 16:44:34 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.228       -0.446                      4                  908        0.201        0.000                      0                  908        4.500        0.000                       0                   338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.228       -0.446                      4                  908        0.201        0.000                      0                  908        4.500        0.000                       0                   338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.228ns,  Total Violation       -0.446ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 4.725ns (46.319%)  route 5.476ns (53.681%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.632     5.216    auto/test_shifter/CLK
    SLICE_X59Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.582     6.255    auto/test_shifter/aluUnit/M_state_q[0]_repN_alias
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.379 f  auto/test_shifter/aluUnit/M_reg_current_out_q[15]_i_3__1/O
                         net (fo=43, routed)          0.682     7.061    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X59Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.185 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.185    auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__0_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.735    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.892 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=22, routed)          0.545     8.436    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.249 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.224     9.474    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X61Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.240 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.240    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.511 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.446    10.956    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.800 f  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5__0/CO[3]
                         net (fo=13, routed)          1.040    12.840    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5__0_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.964 f  auto/test_shifter/M_reg_current_statusPF_q[0]_i_35/O
                         net (fo=4, routed)           0.378    13.342    auto/test_shifter/M_reg_current_statusPF_q[0]_i_35_n_0
    SLICE_X63Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.466 f  auto/test_shifter/M_reg_current_statusPF_q[0]_i_23/O
                         net (fo=5, routed)           0.500    13.966    auto/test_shifter/aluUnit/M_reg_current_statusPF_q_reg[0]_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.090 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_22/O
                         net (fo=1, routed)           0.448    14.538    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_22_n_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.662 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_4__0/O
                         net (fo=1, routed)           0.631    15.293    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_4__0_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.124    15.417 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.417    auto/test_shifter/aluUnit_n_1
    SLICE_X58Y38         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.515    14.920    auto/test_shifter/CLK
    SLICE_X58Y38         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.273    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X58Y38         FDRE (Setup_fdre_C_D)        0.031    15.189    auto/test_shifter/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -15.417    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.016ns  (logic 4.725ns (47.174%)  route 5.291ns (52.826%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.632     5.216    auto/test_shifter/CLK
    SLICE_X59Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.582     6.255    auto/test_shifter/aluUnit/M_state_q[0]_repN_alias
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.379 f  auto/test_shifter/aluUnit/M_reg_current_out_q[15]_i_3__1/O
                         net (fo=43, routed)          0.682     7.061    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X59Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.185 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.185    auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__0_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.735    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.892 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=22, routed)          0.545     8.436    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.249 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.224     9.474    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X61Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.240 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.240    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.511 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.446    10.956    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.800 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5__0/CO[3]
                         net (fo=13, routed)          1.040    12.840    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5__0_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.964 r  auto/test_shifter/M_reg_current_statusPF_q[0]_i_35/O
                         net (fo=4, routed)           0.525    13.489    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_13__1_1
    SLICE_X62Y36         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_40__0/O
                         net (fo=1, routed)           0.162    13.774    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_40__0_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.898 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_13__1/O
                         net (fo=2, routed)           0.674    14.573    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_13__1_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.697 r  auto/test_shifter/aluUnit/M_track_failure_q_i_3__0/O
                         net (fo=1, routed)           0.412    15.108    auto/test_shifter/aluUnit/M_track_failure_q_i_3__0_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I1_O)        0.124    15.232 r  auto/test_shifter/aluUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.232    auto/test_shifter/aluUnit_n_19
    SLICE_X55Y36         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.447    14.852    auto/test_shifter/CLK
    SLICE_X55Y36         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X55Y36         FDRE (Setup_fdre_C_D)        0.031    15.107    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 5.165ns (51.580%)  route 4.849ns (48.420%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.551     5.135    auto/test_multiply/CLK
    SLICE_X11Y26         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.309     5.901    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1][0]
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.025 r  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=12, routed)          0.917     6.941    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.065 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.569     7.635    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    11.476 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[11]
                         net (fo=3, routed)           1.031    12.507    auto/test_multiply/alu_unit/multiplyUnit/out0_n_94
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.124    12.631 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_12__0/O
                         net (fo=5, routed)           0.615    13.245    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_12__0_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124    13.369 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1/O
                         net (fo=1, routed)           0.655    14.025    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    14.149 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__1/O
                         net (fo=2, routed)           0.301    14.449    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__1_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124    14.573 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1/O
                         net (fo=3, routed)           0.452    15.025    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124    15.149 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    15.149    auto/test_multiply/alu_unit_n_1
    SLICE_X9Y27          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.436    14.841    auto/test_multiply/CLK
    SLICE_X9Y27          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.031    15.096    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -15.149    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.049ns  (logic 5.165ns (51.397%)  route 4.884ns (48.603%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.551     5.135    auto/test_multiply/CLK
    SLICE_X11Y26         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.309     5.901    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1][0]
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.025 r  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=12, routed)          0.917     6.941    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.065 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.569     7.635    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    11.476 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[11]
                         net (fo=3, routed)           1.031    12.507    auto/test_multiply/alu_unit/multiplyUnit/out0_n_94
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.124    12.631 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_12__0/O
                         net (fo=5, routed)           0.615    13.245    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_12__0_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124    13.369 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1/O
                         net (fo=1, routed)           0.655    14.025    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    14.149 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__1/O
                         net (fo=2, routed)           0.301    14.449    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__1_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124    14.573 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1/O
                         net (fo=3, routed)           0.487    15.061    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.124    15.185 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__3/O
                         net (fo=1, routed)           0.000    15.185    auto/test_multiply/alu_unit_n_19
    SLICE_X8Y26          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.435    14.840    auto/test_multiply/CLK
    SLICE_X8Y26          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)        0.081    15.145    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -15.185    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.009ns  (logic 5.165ns (51.606%)  route 4.844ns (48.394%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.551     5.135    auto/test_multiply/CLK
    SLICE_X11Y26         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.309     5.901    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1][0]
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.025 r  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=12, routed)          0.917     6.941    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.065 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.569     7.635    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[11])
                                                      3.841    11.476 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[11]
                         net (fo=3, routed)           1.031    12.507    auto/test_multiply/alu_unit/multiplyUnit/out0_n_94
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.124    12.631 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_12__0/O
                         net (fo=5, routed)           0.615    13.245    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_12__0_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124    13.369 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1/O
                         net (fo=1, routed)           0.655    14.025    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    14.149 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__1/O
                         net (fo=2, routed)           0.301    14.449    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__1_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124    14.573 f  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1/O
                         net (fo=3, routed)           0.447    15.020    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__1_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124    15.144 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    15.144    auto/test_multiply/alu_unit_n_2
    SLICE_X8Y27          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.436    14.841    auto/test_multiply/CLK
    SLICE_X8Y27          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.081    15.146    auto/test_multiply/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -15.144    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.935ns  (logic 4.725ns (47.558%)  route 5.210ns (52.442%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.632     5.216    auto/test_shifter/CLK
    SLICE_X59Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.582     6.255    auto/test_shifter/aluUnit/M_state_q[0]_repN_alias
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.379 f  auto/test_shifter/aluUnit/M_reg_current_out_q[15]_i_3__1/O
                         net (fo=43, routed)          0.682     7.061    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X59Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.185 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.185    auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__0_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.735    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.892 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=22, routed)          0.545     8.436    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.249 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.224     9.474    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X61Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.240 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.240    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.511 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.446    10.956    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.800 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5__0/CO[3]
                         net (fo=13, routed)          1.040    12.840    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5__0_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.964 r  auto/test_shifter/M_reg_current_statusPF_q[0]_i_35/O
                         net (fo=4, routed)           0.378    13.342    auto/test_shifter/M_reg_current_statusPF_q[0]_i_35_n_0
    SLICE_X63Y37         LUT2 (Prop_lut2_I0_O)        0.124    13.466 r  auto/test_shifter/M_reg_current_statusPF_q[0]_i_23/O
                         net (fo=5, routed)           0.480    13.946    auto/test_shifter/aluUnit/M_reg_current_statusPF_q_reg[0]_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.070 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_15__1/O
                         net (fo=2, routed)           0.570    14.639    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_15__1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124    14.763 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_3__2/O
                         net (fo=1, routed)           0.264    15.028    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_3__2_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.124    15.152 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000    15.152    auto/test_shifter/aluUnit_n_0
    SLICE_X59Y38         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.515    14.920    auto/test_shifter/CLK
    SLICE_X59Y38         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.273    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X59Y38         FDRE (Setup_fdre_C_D)        0.031    15.189    auto/test_shifter/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 auto/test_adder/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 5.815ns (60.206%)  route 3.844ns (39.794%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.551     5.135    auto/test_adder/CLK
    SLICE_X15Y23         FDRE                                         r  auto/test_adder/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  auto/test_adder/M_state_q_reg[0]/Q
                         net (fo=24, routed)          0.512     6.103    auto/test_adder/alu_unit/multiplyUnit/out0_0[0]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.227 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=35, routed)          0.718     6.946    auto/test_adder/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.070 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_8__0/O
                         net (fo=9, routed)           0.666     7.736    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_P[5])
                                                      3.841    11.577 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[5]
                         net (fo=1, routed)           0.814    12.391    auto/test_adder/alu_unit/multiplyUnit/out0_n_100
    SLICE_X12Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.515 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_out_q[5]_i_2/O
                         net (fo=2, routed)           0.773    13.288    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[5]
    SLICE_X10Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.412 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.412    auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.945 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.945    auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.102 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.360    14.462    auto/test_adder/alu_unit_n_1
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.332    14.794 r  auto/test_adder/M_reg_current_statusPF_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.794    auto/test_adder/M_reg_current_statusPF_q[1]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.437    14.842    auto/test_adder/CLK
    SLICE_X11Y22         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.031    15.097    auto/test_adder/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 auto/test_adder/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 5.815ns (60.433%)  route 3.807ns (39.567%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.551     5.135    auto/test_adder/CLK
    SLICE_X15Y23         FDRE                                         r  auto/test_adder/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  auto/test_adder/M_state_q_reg[0]/Q
                         net (fo=24, routed)          0.512     6.103    auto/test_adder/alu_unit/multiplyUnit/out0_0[0]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.227 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=35, routed)          0.718     6.946    auto/test_adder/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.070 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_8__0/O
                         net (fo=9, routed)           0.666     7.736    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_P[5])
                                                      3.841    11.577 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[5]
                         net (fo=1, routed)           0.814    12.391    auto/test_adder/alu_unit/multiplyUnit/out0_n_100
    SLICE_X12Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.515 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_out_q[5]_i_2/O
                         net (fo=2, routed)           0.773    13.288    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[5]
    SLICE_X10Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.412 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.412    auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.945 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.945    auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.102 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.324    14.426    auto/test_adder/alu_unit_n_1
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.332    14.758 r  auto/test_adder/M_track_failure_q_i_1/O
                         net (fo=1, routed)           0.000    14.758    auto/test_adder/M_track_failure_q_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.437    14.842    auto/test_adder/CLK
    SLICE_X11Y22         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.032    15.098    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 auto/test_adder/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 5.815ns (60.465%)  route 3.802ns (39.535%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.551     5.135    auto/test_adder/CLK
    SLICE_X15Y23         FDRE                                         r  auto/test_adder/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  auto/test_adder/M_state_q_reg[0]/Q
                         net (fo=24, routed)          0.512     6.103    auto/test_adder/alu_unit/multiplyUnit/out0_0[0]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.227 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=35, routed)          0.718     6.946    auto/test_adder/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.070 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_8__0/O
                         net (fo=9, routed)           0.666     7.736    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[10]_P[5])
                                                      3.841    11.577 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[5]
                         net (fo=1, routed)           0.814    12.391    auto/test_adder/alu_unit/multiplyUnit/out0_n_100
    SLICE_X12Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.515 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_out_q[5]_i_2/O
                         net (fo=2, routed)           0.773    13.288    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[5]
    SLICE_X10Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.412 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.412    auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.945 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.945    auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.102 f  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.319    14.421    auto/test_adder/alu_unit_n_1
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.332    14.753 r  auto/test_adder/M_reg_current_statusPF_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.753    auto/test_adder/M_reg_current_statusPF_q[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.437    14.842    auto/test_adder/CLK
    SLICE_X11Y22         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.031    15.097    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.753    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 4.229ns (50.971%)  route 4.068ns (49.029%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.632     5.216    auto/test_shifter/CLK
    SLICE_X59Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.582     6.255    auto/test_shifter/aluUnit/M_state_q[0]_repN_alias
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.379 f  auto/test_shifter/aluUnit/M_reg_current_out_q[15]_i_3__1/O
                         net (fo=43, routed)          0.682     7.061    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X59Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.185 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.185    auto/test_shifter/aluUnit/out_intermediate0_carry_i_8__0_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.735    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.892 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=22, routed)          0.545     8.436    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.249 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.224     9.474    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X61Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.240 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.240    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.511 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.446    10.956    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.800 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5__0/CO[3]
                         net (fo=13, routed)          1.589    13.389    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5__0_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.513 r  auto/test_shifter/M_reg_current_out_q[15]_i_2__1/O
                         net (fo=1, routed)           0.000    13.513    auto/test_shifter/M_reg_current_out_d0_in[15]
    SLICE_X58Y34         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.512    14.917    auto/test_shifter/CLK
    SLICE_X58Y34         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.029    15.184    auto/test_shifter/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                  1.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_current_test_case_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.939%)  route 0.119ns (39.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.590     1.534    auto/test_shifter/CLK
    SLICE_X59Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=32, routed)          0.119     1.794    auto/test_shifter/M_state_q[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  auto/test_shifter/M_current_test_case_register_q[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.839    auto/test_shifter/M_current_test_case_register_q[2]_i_1__3_n_0
    SLICE_X58Y35         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.859     2.049    auto/test_shifter/CLK
    SLICE_X58Y35         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[2]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.091     1.638    auto/test_shifter/M_current_test_case_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 auto/test_adder/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_out_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.669%)  route 0.170ns (47.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.554     1.498    auto/test_adder/CLK
    SLICE_X15Y23         FDRE                                         r  auto/test_adder/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  auto/test_adder/M_state_q_reg[0]/Q
                         net (fo=24, routed)          0.170     1.809    auto/test_adder/alu_unit/multiplyUnit/out0_0[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.048     1.857 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.857    auto/test_adder/M_reg_current_out_d[11]
    SLICE_X14Y23         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.821     2.011    auto/test_adder/CLK
    SLICE_X14Y23         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[11]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)         0.131     1.642    auto/test_adder/M_reg_current_out_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 auto/test_adder/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.270%)  route 0.170ns (47.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.554     1.498    auto/test_adder/CLK
    SLICE_X15Y23         FDRE                                         r  auto/test_adder/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  auto/test_adder/M_state_q_reg[0]/Q
                         net (fo=24, routed)          0.170     1.809    auto/test_adder/alu_unit/multiplyUnit/out0_0[0]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_out_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.854    auto/test_adder/M_reg_current_out_d[10]
    SLICE_X14Y23         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.821     2.011    auto/test_adder/CLK
    SLICE_X14Y23         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[10]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)         0.120     1.631    auto/test_adder/M_reg_current_out_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_tester_function_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.064%)  route 0.151ns (41.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.562     1.506    auto/CLK
    SLICE_X54Y34         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  auto/FSM_sequential_M_tester_function_state_q_reg[0]/Q
                         net (fo=68, routed)          0.151     1.821    auto/M_tester_function_state_q[0]
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  auto/FSM_sequential_M_tester_function_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    auto/FSM_sequential_M_tester_function_state_q[2]_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.831     2.021    auto/CLK
    SLICE_X54Y34         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.120     1.626    auto/FSM_sequential_M_tester_function_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_current_test_case_register_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.783%)  route 0.180ns (49.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.553     1.497    auto/test_multiply/CLK
    SLICE_X11Y25         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=25, routed)          0.180     1.818    auto/test_multiply/Q[0]
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  auto/test_multiply/M_current_test_case_register_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.863    auto/test_multiply/M_current_test_case_register_q[3]_i_1__1_n_0
    SLICE_X9Y25          FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.820     2.010    auto/test_multiply/CLK
    SLICE_X9Y25          FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[3]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.092     1.622    auto/test_multiply/M_current_test_case_register_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 auto/test_adder/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_out_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.222%)  route 0.192ns (50.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.554     1.498    auto/test_adder/CLK
    SLICE_X15Y23         FDRE                                         r  auto/test_adder/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  auto/test_adder/M_state_q_reg[0]/Q
                         net (fo=24, routed)          0.192     1.831    auto/test_adder/alu_unit/multiplyUnit/out0_0[0]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_out_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    auto/test_adder/M_reg_current_out_d[1]
    SLICE_X14Y22         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.823     2.013    auto/test_adder/CLK
    SLICE_X14Y22         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[1]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.121     1.634    auto/test_adder/M_reg_current_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.552     1.496    reset_cond/CLK
    SLICE_X44Y26         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.809    reset_cond/M_stage_d[2]
    SLICE_X44Y26         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.819     2.009    reset_cond/CLK
    SLICE_X44Y26         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X44Y26         FDSE (Hold_fdse_C_D)         0.070     1.566    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.595     1.539    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X58Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.854    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X58Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.865     2.055    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X58Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.066     1.605    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.595     1.539    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X58Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.182     1.862    buttoncond_gen_0[3].buttoncond/sync/M_pipe_d__2[1]
    SLICE_X58Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.865     2.055    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X58Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.072     1.611    buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_speed_through_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.698%)  route 0.204ns (52.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.590     1.534    auto/test_shifter/CLK
    SLICE_X59Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=32, routed)          0.204     1.879    auto/test_shifter/M_state_q[1]
    SLICE_X60Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.924 r  auto/test_shifter/M_speed_through_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.924    auto/test_shifter/M_speed_through_q[0]_i_1__2_n_0
    SLICE_X60Y35         FDRE                                         r  auto/test_shifter/M_speed_through_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.859     2.049    auto/test_shifter/CLK
    SLICE_X60Y35         FDRE                                         r  auto/test_shifter/M_speed_through_q_reg[0]/C
                         clock pessimism             -0.500     1.549    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.121     1.670    auto/test_shifter/M_speed_through_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y32   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y32   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y35   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y35   auto/test_shifter/FSM_sequential_M_state_q_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y21   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y21   auto/test_adder/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   auto/test_adder/M_current_test_case_register_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   auto/test_adder/M_reg_current_out_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y23   auto/test_adder/M_reg_current_out_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y23   auto/test_adder/M_reg_current_out_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   auto/test_adder/M_reg_current_out_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   auto/test_adder/M_reg_current_out_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y23   auto/test_adder/M_reg_current_out_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y23   auto/test_adder/M_reg_current_out_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   auto/test_adder/M_reg_current_out_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   auto/test_adder/M_reg_current_out_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   auto/test_boolean/M_reg_current_out_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   auto/test_boolean/M_reg_current_out_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   auto/test_boolean/M_reg_current_out_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   auto/test_boolean/M_reg_current_out_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   auto/test_boolean/M_reg_current_out_q_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   auto/test_adder/M_reg_current_out_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   auto/test_adder/M_reg_current_out_q_reg[13]/C



