
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 621895                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380832                       # Number of bytes of host memory used
host_op_rate                                   722248                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7474.95                       # Real time elapsed on the host
host_tick_rate                              539510471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4648631745                       # Number of instructions simulated
sim_ops                                    5398766752                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.032811                       # Number of seconds simulated
sim_ticks                                4032811241666                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    49                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10380928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20761850                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 564501186                       # Number of branches fetched
system.switch_cpus.committedInsts          2648631744                       # Number of instructions committed
system.switch_cpus.committedOps            3081469728                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9671010171                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9671010171                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1016337867                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    948013557                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    450012591                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            84798022                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    2745535978                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           2745535978                       # number of integer instructions
system.switch_cpus.num_int_register_reads   3894561411                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2262779211                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           598760856                       # Number of load instructions
system.switch_cpus.num_mem_refs            1052133258                       # number of memory refs
system.switch_cpus.num_store_insts          453372402                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      50024486                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             50024486                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     33349641                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     16674845                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1908956577     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult        120379942      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        598760856     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       453372402     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3081469777                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10447640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8258302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20895280                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8258302                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10380824                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2405396                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7975532                       # Transaction distribution
system.membus.trans_dist::ReadExReq                98                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10380824                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     16005164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     15137608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31142772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31142772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    837861760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    798786944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1636648704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1636648704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10380922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10380922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10380922                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25287046391                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         24303957012                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        98686127760                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10447542                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4810784                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17898752                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               98                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              98                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10447542                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31342920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31342920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1645187584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1645187584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12261896                       # Total snoops (count)
system.tol2bus.snoopTraffic                 307890688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22709536                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363649                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.481049                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14451234     63.64%     63.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8258302     36.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22709536                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12725518944                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21783329400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    682887296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         682887296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    154974464                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      154974464                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5335057                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5335057                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1210738                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1210738                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    169332819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            169332819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      38428395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            38428395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      38428395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    169332819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           207761214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2421476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10670114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000409360534                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       136671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       136671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           18205002                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2296008                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5335057                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1210738                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10670114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2421476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           451182                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           533966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           476588                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           470438                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           826164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           889686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1296520                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           946820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           718052                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           552868                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          813438                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          870546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          419386                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          451180                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          394088                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          559192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            25612                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           254160                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           406656                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           406802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           413084                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           139832                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            63557                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          406662                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          304992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              98                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.85                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                229188560966                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               53350570000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           429253198466                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21479.49                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40229.49                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 6249460                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2174843                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.57                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.81                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10670114                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2421476                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5335057                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5335057                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                111038                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                113521                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                132183                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                133383                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                136672                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                136672                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                136671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                136671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                137938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                139692                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                138425                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                139429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                140686                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                137928                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                136720                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                136720                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                136671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                136671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      4667266                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   179.518462                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   153.035913                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   158.547044                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        13787      0.30%      0.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3897584     83.51%     83.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       391119      8.38%     92.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       131294      2.81%     95.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        54791      1.17%     96.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        55083      1.18%     97.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        15284      0.33%     97.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        19109      0.41%     98.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        89215      1.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      4667266                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       136671                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     78.071178                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    75.063366                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.446508                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         1390      1.02%      1.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39           57      0.04%      1.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         4907      3.59%      4.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         4603      3.37%      8.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        18659     13.65%     21.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        32322     23.65%     45.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        21768     15.93%     61.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        14890     10.89%     72.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         9482      6.94%     79.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103        12712      9.30%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         3037      2.22%     90.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         2807      2.05%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         6675      4.88%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          184      0.13%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           92      0.07%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151         3085      2.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       136671                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       136671                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.717402                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.695741                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.863952                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           23151     16.94%     16.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2483      1.82%     18.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          104714     76.62%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2484      1.82%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3839      2.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       136671                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             682887296                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              154973120                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              682887296                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           154974464                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      169.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       38.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   169.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    38.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.62                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4032802306665                       # Total gap between requests
system.mem_ctrls0.avgGap                    616090.53                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    682887296                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    154973120                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 169332818.988545447588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 38428061.893613167107                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10670114                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2421476                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 429253198466                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93650351940933                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40229.49                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  38674904.04                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         15540331380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          8259882015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        34120275000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4777036020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    1144969438410                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    584411736480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2110425340905                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       523.313692                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1508568283436                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 2389578558230                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         17783947860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          9452392455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        42064338960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        7862959080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1505420574960                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    280875039360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2181805894275                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       541.013641                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 716654750398                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3181492091268                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    645870720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         645870720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    152916224                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      152916224                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      5045865                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5045865                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1194658                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1194658                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    160153967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            160153967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      37918022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            37918022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      37918022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    160153967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           198071989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2389316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  10091730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000261184588                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       135121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       135121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           17331692                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2263442                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    5045865                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1194658                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 10091730                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2389316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           413050                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           534166                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           362210                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           597324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           616470                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           819688                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1302874                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           921408                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           565550                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           527440                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          896146                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          686250                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          482942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          444818                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          527422                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          393972                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             6354                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           254160                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           406656                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           406704                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           406732                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           133476                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            69907                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          406668                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          298638                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                213632287290                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               50458650000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           402852224790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21169.05                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39919.05                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5961589                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2147261                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.07                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.87                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             10091730                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2389316                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                5045865                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5045865                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                110552                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                110552                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                135107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                135108                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                135122                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                135122                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                138263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                138263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                135121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      4372175                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   182.697536                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   154.042846                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   165.534480                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        18885      0.43%      0.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3637891     83.21%     83.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       337972      7.73%     91.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       125445      2.87%     94.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        83245      1.90%     96.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        40693      0.93%     97.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        11805      0.27%     97.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        21818      0.50%     97.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        94421      2.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      4372175                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       135121                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     74.686437                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.527020                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    23.101310                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1550      1.15%      1.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         6159      4.56%      5.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        11387      8.43%     14.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        26157     19.36%     33.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        29612     21.92%     55.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        20773     15.37%     70.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         9310      6.89%     77.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         4868      3.60%     81.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         6277      4.65%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         4706      3.48%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         3178      2.35%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         4804      3.56%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135         3016      2.23%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143         3324      2.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       135121                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       135121                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.682633                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.661620                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.848079                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           24570     18.18%     18.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          107422     79.50%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3128      2.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       135121                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             645870720                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              152914880                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              645870720                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           152916224                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      160.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       37.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   160.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    37.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4032800245434                       # Total gap between requests
system.mem_ctrls1.avgGap                    646227.93                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    645870720                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    152914880                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 160153967.368228107691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 37917688.390699170530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     10091730                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2389316                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 402852224790                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 93732368883929                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39919.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  39229791.66                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   64.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         14580815340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          7749887145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        32305215600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4743356580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    1160221122210                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    571568213280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2109515251755                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       523.088021                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1474966721037                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 2423180120629                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         16636514160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8842516980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        39749736600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        7728763320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1470814500120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    310016241120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2172134913900                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.615567                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 792543496012                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3105603345654                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        66718                       # number of demand (read+write) hits
system.l2.demand_hits::total                    66718                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        66718                       # number of overall hits
system.l2.overall_hits::total                   66718                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data     10380922                       # number of demand (read+write) misses
system.l2.demand_misses::total               10380922                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data     10380922                       # number of overall misses
system.l2.overall_misses::total              10380922                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 944496579519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     944496579519                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 944496579519                       # number of overall miss cycles
system.l2.overall_miss_latency::total    944496579519                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data     10447640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10447640                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10447640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10447640                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.993614                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993614                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.993614                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993614                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90983.881732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90983.881732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90983.881732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90983.881732                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2405396                       # number of writebacks
system.l2.writebacks::total                   2405396                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data     10380922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10380922                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10380922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10380922                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 855762666003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 855762666003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 855762666003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 855762666003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.993614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993614                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.993614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993614                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82436.094405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82436.094405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82436.094405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82436.094405                       # average overall mshr miss latency
system.l2.replacements                       12261896                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2405388                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2405388                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2405388                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2405388                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6377334                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6377334                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           98                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  98                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      7739103                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7739103                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78970.438776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78970.438776                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      6902253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6902253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70431.153061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70431.153061                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        66718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             66718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     10380824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10380824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 944488840416                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 944488840416                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10447542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10447542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.993614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.993614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90983.995145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90983.995145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10380824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10380824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 855755763750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 855755763750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.993614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.993614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82436.207737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82436.207737                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    14518242                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12262152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.183988                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.335483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   221.661638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.134123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.865866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 346586376                       # Number of tag accesses
system.l2.tags.data_accesses                346586376                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967188758334                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4032811241666                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2648631794                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4650731443                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099649                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2648631794                       # number of overall hits
system.cpu.icache.overall_hits::total      4650731443                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2648631794                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4650732274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2648631794                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4650732274                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2648631794                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4650731443                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2648631794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4650732274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.956147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4650732274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          5596549.066185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.956147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      181378559517                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     181378559517                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715451839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    990210600                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1705662439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715451839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    990210600                       # number of overall hits
system.cpu.dcache.overall_hits::total      1705662439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9760831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10447591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20208422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9760831                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10447591                       # number of overall misses
system.cpu.dcache.overall_misses::total      20208422                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 966925452858                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 966925452858                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 966925452858                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 966925452858                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725212670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1000658191                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1725870861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725212670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1000658191                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1725870861                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011709                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011709                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92550.086700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47847.647523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92550.086700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47847.647523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7327154                       # number of writebacks
system.cpu.dcache.writebacks::total           7327154                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10447591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10447591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10447591                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10447591                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 958212161964                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 958212161964                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 958212161964                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 958212161964                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006054                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006054                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91716.086700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91716.086700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91716.086700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91716.086700                       # average overall mshr miss latency
system.cpu.dcache.replacements               20208289                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397480100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    566120172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       963600272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     10447493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16667853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 966917509425                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 966917509425                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403700460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    576567665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    980268125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92550.194523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58010.921348                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10447493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10447493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 958204300263                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 958204300263                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91716.194523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91716.194523                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317971739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    424090428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      742062167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3540471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           98                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3540569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7943433                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7943433                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321512210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    424090526                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    745602736                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004749                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81055.438776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.243547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7861701                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7861701                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80221.438776                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80221.438776                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     29281827                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     48121356                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           49                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      3631653                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3631653                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     29281876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     48121479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74115.367347                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29525.634146                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           49                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3590787                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3590787                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73281.367347                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73281.367347                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     29281876                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     48121479                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     29281876                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     48121479                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1822113819                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20208545                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.165513                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    92.269446                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   163.730273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.360428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.639571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       58327850753                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      58327850753                       # Number of data accesses

---------- End Simulation Statistics   ----------
