Classic Timing Analyzer report for projetoVerilog
Fri Oct 18 10:22:28 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+--------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+--------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.424 ns                         ; reset                                  ; Controle:controle|estado[3]                ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.357 ns                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] ; AluResult[30]                              ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.828 ns                        ; reset                                  ; Controle:controle|LSControl[0]             ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 41.44 MHz ( period = 24.130 ns ) ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] ; Controle:controle|PCWrite                  ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:AluOut|Saida[13]           ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; 1250         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                            ;            ;          ; 1250         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+--------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 41.44 MHz ( period = 24.130 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 8.120 ns                ;
; N/A                                     ; 41.67 MHz ( period = 23.996 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.818 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.968 ns                ;
; N/A                                     ; 42.04 MHz ( period = 23.786 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.947 ns                ;
; N/A                                     ; 43.01 MHz ( period = 23.248 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 43.08 MHz ( period = 23.214 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 43.69 MHz ( period = 22.888 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.505 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.760 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.429 ns                ;
; N/A                                     ; 43.98 MHz ( period = 22.740 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.426 ns                ;
; N/A                                     ; 44.13 MHz ( period = 22.660 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.387 ns                ;
; N/A                                     ; 44.24 MHz ( period = 22.602 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.184 ns                ;
; N/A                                     ; 44.56 MHz ( period = 22.444 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.290 ns                ;
; N/A                                     ; 45.72 MHz ( period = 21.872 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 46.13 MHz ( period = 21.676 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 6.901 ns                ;
; N/A                                     ; 46.31 MHz ( period = 21.594 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 6.563 ns                ;
; N/A                                     ; 48.37 MHz ( period = 20.676 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 48.51 MHz ( period = 20.614 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 48.68 MHz ( period = 20.542 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 49.11 MHz ( period = 20.364 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 49.18 MHz ( period = 20.332 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 49.42 MHz ( period = 20.234 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 6.152 ns                ;
; N/A                                     ; 49.43 MHz ( period = 20.230 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 6.150 ns                ;
; N/A                                     ; 49.75 MHz ( period = 20.100 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 6.090 ns                ;
; N/A                                     ; 49.76 MHz ( period = 20.096 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 6.088 ns                ;
; N/A                                     ; 50.20 MHz ( period = 19.922 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 50.21 MHz ( period = 19.918 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.998 ns                ;
; N/A                                     ; 50.27 MHz ( period = 19.894 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 6.005 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.890 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 50.29 MHz ( period = 19.886 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.977 ns                ;
; N/A                                     ; 50.52 MHz ( period = 19.794 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 50.53 MHz ( period = 19.790 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.957 ns                ;
; N/A                                     ; 50.58 MHz ( period = 19.770 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 50.61 MHz ( period = 19.760 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.938 ns                ;
; N/A                                     ; 50.61 MHz ( period = 19.760 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 50.88 MHz ( period = 19.656 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 50.93 MHz ( period = 19.636 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.885 ns                ;
; N/A                                     ; 50.96 MHz ( period = 19.624 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 5.886 ns                ;
; N/A                                     ; 51.07 MHz ( period = 19.582 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.853 ns                ;
; N/A                                     ; 51.14 MHz ( period = 19.554 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 5.837 ns                ;
; N/A                                     ; 51.15 MHz ( period = 19.550 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.832 ns                ;
; N/A                                     ; 51.34 MHz ( period = 19.478 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.458 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 51.42 MHz ( period = 19.446 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.784 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.434 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.775 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.426 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.774 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.404 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 51.55 MHz ( period = 19.398 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.753 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.352 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 51.68 MHz ( period = 19.348 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 51.77 MHz ( period = 19.318 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.314 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.698 ns                ;
; N/A                                     ; 51.80 MHz ( period = 19.306 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 51.85 MHz ( period = 19.286 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 51.89 MHz ( period = 19.270 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 51.89 MHz ( period = 19.270 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.694 ns                ;
; N/A                                     ; 51.91 MHz ( period = 19.264 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 52.07 MHz ( period = 19.206 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 52.22 MHz ( period = 19.148 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.454 ns                ;
; N/A                                     ; 52.31 MHz ( period = 19.118 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 52.38 MHz ( period = 19.092 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 52.39 MHz ( period = 19.086 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.601 ns                ;
; N/A                                     ; 52.47 MHz ( period = 19.060 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 52.48 MHz ( period = 19.054 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; 52.60 MHz ( period = 19.012 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.397 ns                ;
; N/A                                     ; 52.65 MHz ( period = 18.992 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.990 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.988 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 52.68 MHz ( period = 18.984 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.553 ns                ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.553 ns                ;
; N/A                                     ; 52.74 MHz ( period = 18.960 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 52.76 MHz ( period = 18.952 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 52.89 MHz ( period = 18.908 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.349 ns                ;
; N/A                                     ; 52.94 MHz ( period = 18.888 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 52.98 MHz ( period = 18.874 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.505 ns                ;
; N/A                                     ; 53.01 MHz ( period = 18.864 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.461 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.860 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 53.04 MHz ( period = 18.854 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.495 ns                ;
; N/A                                     ; 53.07 MHz ( period = 18.844 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 53.08 MHz ( period = 18.840 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.456 ns                ;
; N/A                                     ; 53.17 MHz ( period = 18.806 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.463 ns                ;
; N/A                                     ; 53.27 MHz ( period = 18.774 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; 53.29 MHz ( period = 18.764 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 53.30 MHz ( period = 18.760 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.417 ns                ;
; N/A                                     ; 53.46 MHz ( period = 18.706 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 53.47 MHz ( period = 18.702 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.214 ns                ;
; N/A                                     ; 53.61 MHz ( period = 18.652 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 53.91 MHz ( period = 18.548 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; 53.91 MHz ( period = 18.548 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 53.93 MHz ( period = 18.544 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 53.97 MHz ( period = 18.528 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 53.98 MHz ( period = 18.524 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.314 ns                ;
; N/A                                     ; 53.99 MHz ( period = 18.522 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 5.311 ns                ;
; N/A                                     ; 53.99 MHz ( period = 18.522 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 54.01 MHz ( period = 18.516 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 54.04 MHz ( period = 18.504 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.311 ns                ;
; N/A                                     ; 54.09 MHz ( period = 18.488 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 54.11 MHz ( period = 18.482 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.301 ns                ;
; N/A                                     ; 54.25 MHz ( period = 18.434 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[21] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 5.260 ns                ;
; N/A                                     ; 54.28 MHz ( period = 18.424 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.272 ns                ;
; N/A                                     ; 54.29 MHz ( period = 18.420 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.266 ns                ;
; N/A                                     ; 54.29 MHz ( period = 18.418 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.270 ns                ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.263 ns                ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.256 ns                ;
; N/A                                     ; 54.41 MHz ( period = 18.380 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 54.45 MHz ( period = 18.366 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 54.59 MHz ( period = 18.320 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.224 ns                ;
; N/A                                     ; 54.63 MHz ( period = 18.304 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; 54.64 MHz ( period = 18.300 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.214 ns                ;
; N/A                                     ; 54.76 MHz ( period = 18.262 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 54.76 MHz ( period = 18.260 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[24] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 54.82 MHz ( period = 18.242 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; 54.84 MHz ( period = 18.236 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 54.88 MHz ( period = 18.222 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 5.171 ns                ;
; N/A                                     ; 54.92 MHz ( period = 18.208 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 5.175 ns                ;
; N/A                                     ; 54.94 MHz ( period = 18.202 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 55.04 MHz ( period = 18.170 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.143 ns                ;
; N/A                                     ; 55.06 MHz ( period = 18.162 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 55.08 MHz ( period = 18.156 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.138 ns                ;
; N/A                                     ; 55.13 MHz ( period = 18.140 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.908 ns                ;
; N/A                                     ; 55.24 MHz ( period = 18.104 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 55.30 MHz ( period = 18.084 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 5.117 ns                ;
; N/A                                     ; 55.45 MHz ( period = 18.034 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 55.47 MHz ( period = 18.028 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 55.51 MHz ( period = 18.014 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 55.53 MHz ( period = 18.008 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 55.58 MHz ( period = 17.992 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 55.63 MHz ( period = 17.976 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 5.032 ns                ;
; N/A                                     ; 55.64 MHz ( period = 17.972 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 5.030 ns                ;
; N/A                                     ; 55.68 MHz ( period = 17.960 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 5.032 ns                ;
; N/A                                     ; 55.76 MHz ( period = 17.934 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 55.78 MHz ( period = 17.928 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 55.78 MHz ( period = 17.926 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 5.015 ns                ;
; N/A                                     ; 55.94 MHz ( period = 17.876 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 55.94 MHz ( period = 17.876 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 55.96 MHz ( period = 17.870 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.817 ns                ;
; N/A                                     ; 56.21 MHz ( period = 17.792 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 56.24 MHz ( period = 17.780 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.933 ns                ;
; N/A                                     ; 56.26 MHz ( period = 17.776 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 56.34 MHz ( period = 17.748 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.924 ns                ;
; N/A                                     ; 56.35 MHz ( period = 17.746 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 4.918 ns                ;
; N/A                                     ; 56.40 MHz ( period = 17.732 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.903 ns                ;
; N/A                                     ; 56.41 MHz ( period = 17.728 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 56.44 MHz ( period = 17.718 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 56.46 MHz ( period = 17.712 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.923 ns                ;
; N/A                                     ; 56.50 MHz ( period = 17.698 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; 56.52 MHz ( period = 17.694 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; 56.61 MHz ( period = 17.664 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 56.66 MHz ( period = 17.648 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.882 ns                ;
; N/A                                     ; 56.70 MHz ( period = 17.636 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.885 ns                ;
; N/A                                     ; 56.77 MHz ( period = 17.614 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.863 ns                ;
; N/A                                     ; 56.82 MHz ( period = 17.598 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.841 ns                ;
; N/A                                     ; 56.85 MHz ( period = 17.590 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 56.86 MHz ( period = 17.586 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 56.88 MHz ( period = 17.582 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.842 ns                ;
; N/A                                     ; 57.04 MHz ( period = 17.532 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 57.10 MHz ( period = 17.512 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.827 ns                ;
; N/A                                     ; 57.27 MHz ( period = 17.462 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.786 ns                ;
; N/A                                     ; 57.34 MHz ( period = 17.440 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.786 ns                ;
; N/A                                     ; 57.37 MHz ( period = 17.432 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]  ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 57.40 MHz ( period = 17.422 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 57.41 MHz ( period = 17.420 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.751 ns                ;
; N/A                                     ; 57.48 MHz ( period = 17.398 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[29] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 4.746 ns                ;
; N/A                                     ; 57.51 MHz ( period = 17.388 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.730 ns                ;
; N/A                                     ; 57.51 MHz ( period = 17.388 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.753 ns                ;
; N/A                                     ; 57.61 MHz ( period = 17.358 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.523 ns                ;
; N/A                                     ; 57.63 MHz ( period = 17.352 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[23] ; Controle:controle|PCWrite    ; clock      ; clock    ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 57.68 MHz ( period = 17.336 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.738 ns                ;
; N/A                                     ; 57.71 MHz ( period = 17.328 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 57.75 MHz ( period = 17.316 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 57.96 MHz ( period = 17.254 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.475 ns                ;
; N/A                                     ; 58.02 MHz ( period = 17.234 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.465 ns                ;
; N/A                                     ; 58.28 MHz ( period = 17.160 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 4.636 ns                ;
; N/A                                     ; 58.31 MHz ( period = 17.150 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 58.32 MHz ( period = 17.146 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.636 ns                ;
; N/A                                     ; 58.33 MHz ( period = 17.144 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 58.34 MHz ( period = 17.140 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.593 ns                ;
; N/A                                     ; 58.34 MHz ( period = 17.140 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; 58.42 MHz ( period = 17.118 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]  ; Registrador:AluOut|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 4.613 ns                ;
; N/A                                     ; 58.61 MHz ( period = 17.062 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.590 ns                ;
; N/A                                     ; 58.67 MHz ( period = 17.044 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 58.79 MHz ( period = 17.010 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.563 ns                ;
; N/A                                     ; 59.00 MHz ( period = 16.950 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.537 ns                ;
; N/A                                     ; 59.02 MHz ( period = 16.944 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 59.05 MHz ( period = 16.934 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12] ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.914 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.511 ns                ;
; N/A                                     ; 59.28 MHz ( period = 16.868 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 59.30 MHz ( period = 16.862 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16] ; Registrador:AluOut|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 59.31 MHz ( period = 16.860 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10] ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.495 ns                ;
; N/A                                     ; 59.35 MHz ( period = 16.850 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; 59.40 MHz ( period = 16.834 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]  ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.472 ns                ;
; N/A                                     ; 59.47 MHz ( period = 16.816 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]  ; Registrador:AluOut|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 4.451 ns                ;
; N/A                                     ; 59.51 MHz ( period = 16.804 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 4.448 ns                ;
; N/A                                     ; 59.61 MHz ( period = 16.776 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11] ; Registrador:AluOut|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 4.269 ns                ;
; N/A                                     ; 59.82 MHz ( period = 16.718 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 59.83 MHz ( period = 16.714 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14] ; Registrador:AluOut|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 4.396 ns                ;
; N/A                                     ; 59.88 MHz ( period = 16.700 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 4.400 ns                ;
; N/A                                     ; 59.94 MHz ( period = 16.684 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]  ; Registrador:AluOut|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 4.400 ns                ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15] ; Registrador:AluOut|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 4.390 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13] ; Registrador:AluOut|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 4.396 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[13]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[9]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[12]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[20]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20] ; clock      ; clock    ; None                       ; None                       ; 0.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[30]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[30] ; clock      ; clock    ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; LoadSize:LS|LSControlOut[2]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; LoadSize:LS|LSControlOut[5]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 0.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[26]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 0.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[10]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[23]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 0.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[21]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[14]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[4]                         ; MuxIorD:MuxIorD|MuxIorDOut[4]              ; clock      ; clock    ; None                       ; None                       ; 0.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; LoadSize:LS|LSControlOut[3]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; LoadSize:LS|LSControlOut[6]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; LoadSize:LS|LSControlOut[4]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; LoadSize:LS|LSControlOut[1]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; LoadSize:LS|LSControlOut[7]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; LoadSize:LS|LSControlOut[0]                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[24]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[4]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[22]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxIorD:MuxIorD|MuxIorDOut[0]              ; clock      ; clock    ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[19]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxIorD:MuxIorD|MuxIorDOut[6]              ; clock      ; clock    ; None                       ; None                       ; 0.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxIorD:MuxIorD|MuxIorDOut[0]              ; clock      ; clock    ; None                       ; None                       ; 0.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; MuxIorD:MuxIorD|MuxIorDOut[6]              ; clock      ; clock    ; None                       ; None                       ; 0.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[29]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxIorD:MuxIorD|MuxIorDOut[7]              ; clock      ; clock    ; None                       ; None                       ; 0.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[3]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[11]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[1]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxIorD:MuxIorD|MuxIorDOut[7]              ; clock      ; clock    ; None                       ; None                       ; 1.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[7]                         ; MuxIorD:MuxIorD|MuxIorDOut[7]              ; clock      ; clock    ; None                       ; None                       ; 1.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[11]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[2]                           ; MuxIorD:MuxIorD|MuxIorDOut[6]              ; clock      ; clock    ; None                       ; None                       ; 1.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; LoadSize:LS|LSControlOut[29]               ; clock      ; clock    ; None                       ; None                       ; 0.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxIorD:MuxIorD|MuxIorDOut[5]              ; clock      ; clock    ; None                       ; None                       ; 1.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[6]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr25_21[0]        ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 0.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; LoadSize:LS|LSControlOut[16]               ; clock      ; clock    ; None                       ; None                       ; 0.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[9]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[31]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; LoadSize:LS|LSControlOut[17]               ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; MuxIorD:MuxIorD|MuxIorDOut[4]              ; clock      ; clock    ; None                       ; None                       ; 1.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; LoadSize:LS|LSControlOut[15]               ; clock      ; clock    ; None                       ; None                       ; 0.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[25]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[2]                           ; MuxIorD:MuxIorD|MuxIorDOut[2]              ; clock      ; clock    ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[5]                         ; MuxIorD:MuxIorD|MuxIorDOut[5]              ; clock      ; clock    ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; LoadSize:LS|LSControlOut[18]               ; clock      ; clock    ; None                       ; None                       ; 0.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; StoreSize:SS|SSControlOut[3]               ; clock      ; clock    ; None                       ; None                       ; 0.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; StoreSize:SS|SSControlOut[2]               ; clock      ; clock    ; None                       ; None                       ; 0.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; LoadSize:LS|LSControlOut[28]               ; clock      ; clock    ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; LoadSize:LS|LSControlOut[30]               ; clock      ; clock    ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                         ; MuxIorD:MuxIorD|MuxIorDOut[0]              ; clock      ; clock    ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; LoadSize:LS|LSControlOut[31]               ; clock      ; clock    ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[7]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[10]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; LoadSize:LS|LSControlOut[12]               ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; StoreSize:SS|SSControlOut[7]               ; clock      ; clock    ; None                       ; None                       ; 0.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[6]                         ; MuxIorD:MuxIorD|MuxIorDOut[6]              ; clock      ; clock    ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; LoadSize:LS|LSControlOut[25]               ; clock      ; clock    ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[20]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[28]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[12]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxIorD:MuxIorD|MuxIorDOut[2]              ; clock      ; clock    ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[3]        ; clock      ; clock    ; None                       ; None                       ; 0.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[2]        ; clock      ; clock    ; None                       ; None                       ; 1.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[7]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; LoadSize:LS|LSControlOut[23]               ; clock      ; clock    ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[1]        ; clock      ; clock    ; None                       ; None                       ; 1.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[4]        ; clock      ; clock    ; None                       ; None                       ; 1.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; StoreSize:SS|SSControlOut[0]               ; clock      ; clock    ; None                       ; None                       ; 0.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; LoadSize:LS|LSControlOut[26]               ; clock      ; clock    ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[24]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; LoadSize:LS|LSControlOut[14]               ; clock      ; clock    ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[0]                           ; MuxIorD:MuxIorD|MuxIorDOut[6]              ; clock      ; clock    ; None                       ; None                       ; 1.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; StoreSize:SS|SSControlOut[1]               ; clock      ; clock    ; None                       ; None                       ; 0.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[0]                           ; MuxIorD:MuxIorD|MuxIorDOut[2]              ; clock      ; clock    ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; StoreSize:SS|SSControlOut[6]               ; clock      ; clock    ; None                       ; None                       ; 0.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[19]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; LoadSize:LS|LSControlOut[19]               ; clock      ; clock    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[16]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[10]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; StoreSize:SS|SSControlOut[22]              ; clock      ; clock    ; None                       ; None                       ; 0.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[9]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[3]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[7]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; StoreSize:SS|SSControlOut[10]              ; clock      ; clock    ; None                       ; None                       ; 0.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; LoadSize:LS|LSControlOut[8]                ; clock      ; clock    ; None                       ; None                       ; 1.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxIorD:MuxIorD|MuxIorDOut[3]              ; clock      ; clock    ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[22]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[2]                         ; MuxIorD:MuxIorD|MuxIorDOut[2]              ; clock      ; clock    ; None                       ; None                       ; 1.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; StoreSize:SS|SSControlOut[10]              ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxIorD:MuxIorD|MuxIorDOut[5]              ; clock      ; clock    ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[6]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; StoreSize:SS|SSControlOut[27]              ; clock      ; clock    ; None                       ; None                       ; 0.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[0]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[1]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[5]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|AluSrcB[0]                        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; StoreSize:SS|SSControlOut[20]              ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr20_16[0]        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; StoreSize:SS|SSControlOut[29]              ; clock      ; clock    ; None                       ; None                       ; 0.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[28]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; StoreSize:SS|SSControlOut[18]              ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; StoreSize:SS|SSControlOut[25]              ; clock      ; clock    ; None                       ; None                       ; 0.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[8]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[31]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[30]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; StoreSize:SS|SSControlOut[19]              ; clock      ; clock    ; None                       ; None                       ; 1.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; StoreSize:SS|SSControlOut[26]              ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[23]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[1]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 1.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[0]                           ; MuxIorD:MuxIorD|MuxIorDOut[5]              ; clock      ; clock    ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[3]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|IorD[2]                           ; MuxIorD:MuxIorD|MuxIorDOut[5]              ; clock      ; clock    ; None                       ; None                       ; 1.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; StoreSize:SS|SSControlOut[12]              ; clock      ; clock    ; None                       ; None                       ; 0.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; LoadSize:LS|LSControlOut[13]               ; clock      ; clock    ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; StoreSize:SS|SSControlOut[14]              ; clock      ; clock    ; None                       ; None                       ; 0.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:regdesloc|temp[8]                         ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; LoadSize:LS|LSControlOut[20]               ; clock      ; clock    ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:AluOut|Saida[17]                        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[15]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[1]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[14]        ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[9]         ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|MemToReg[2]                       ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[0]        ; clock      ; clock    ; None                       ; None                       ; 1.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[3]        ; clock      ; clock    ; None                       ; None                       ; 1.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[2]        ; clock      ; clock    ; None                       ; None                       ; 1.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[8]         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; LoadSize:LS|LSControlOut[9]                ; clock      ; clock    ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxIorD:MuxIorD|MuxIorDOut[1]              ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegisters|Instr15_0[11]        ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[4]        ; clock      ; clock    ; None                       ; None                       ; 1.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:controle|RegDst[0]                         ; MuxRegDst:MuxRegDst|MuxRegDstOut[1]        ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                              ; To Clock ;
+-------+--------------+------------+-------+---------------------------------+----------+
; N/A   ; None         ; 5.424 ns   ; reset ; Controle:controle|estado[4]     ; clock    ;
; N/A   ; None         ; 5.424 ns   ; reset ; Controle:controle|estado[3]     ; clock    ;
; N/A   ; None         ; 5.246 ns   ; reset ; Controle:controle|estado[2]     ; clock    ;
; N/A   ; None         ; 5.191 ns   ; reset ; Controle:controle|IRWrite       ; clock    ;
; N/A   ; None         ; 5.177 ns   ; reset ; Controle:controle|MDRCtrl       ; clock    ;
; N/A   ; None         ; 5.177 ns   ; reset ; Controle:controle|AluSrcA[0]    ; clock    ;
; N/A   ; None         ; 5.173 ns   ; reset ; Controle:controle|AluOutControl ; clock    ;
; N/A   ; None         ; 5.004 ns   ; reset ; Controle:controle|estado[1]     ; clock    ;
; N/A   ; None         ; 4.930 ns   ; reset ; Controle:controle|AluOp[2]      ; clock    ;
; N/A   ; None         ; 4.930 ns   ; reset ; Controle:controle|AluOp[0]      ; clock    ;
; N/A   ; None         ; 4.930 ns   ; reset ; Controle:controle|AluOp[1]      ; clock    ;
; N/A   ; None         ; 4.930 ns   ; reset ; Controle:controle|AluSrcA[1]    ; clock    ;
; N/A   ; None         ; 4.930 ns   ; reset ; Controle:controle|PCSource[0]   ; clock    ;
; N/A   ; None         ; 4.917 ns   ; reset ; Controle:controle|AluSrcB[2]    ; clock    ;
; N/A   ; None         ; 4.917 ns   ; reset ; Controle:controle|MemToReg[3]   ; clock    ;
; N/A   ; None         ; 4.917 ns   ; reset ; Controle:controle|LSControl[1]  ; clock    ;
; N/A   ; None         ; 4.917 ns   ; reset ; Controle:controle|LSControl[0]  ; clock    ;
; N/A   ; None         ; 4.801 ns   ; reset ; Controle:controle|estado[6]     ; clock    ;
; N/A   ; None         ; 4.801 ns   ; reset ; Controle:controle|Wr            ; clock    ;
; N/A   ; None         ; 4.773 ns   ; reset ; Controle:controle|AluSrcB[0]    ; clock    ;
; N/A   ; None         ; 4.702 ns   ; reset ; Controle:controle|ShiftCtrl[1]  ; clock    ;
; N/A   ; None         ; 4.702 ns   ; reset ; Controle:controle|ShiftCtrl[0]  ; clock    ;
; N/A   ; None         ; 4.702 ns   ; reset ; Controle:controle|ShiftAmt      ; clock    ;
; N/A   ; None         ; 4.702 ns   ; reset ; Controle:controle|ShiftCtrl[2]  ; clock    ;
; N/A   ; None         ; 4.702 ns   ; reset ; Controle:controle|ShiftSrc      ; clock    ;
; N/A   ; None         ; 4.667 ns   ; reset ; Controle:controle|estado[0]     ; clock    ;
; N/A   ; None         ; 4.653 ns   ; reset ; Controle:controle|PCSource[2]   ; clock    ;
; N/A   ; None         ; 4.653 ns   ; reset ; Controle:controle|MemToReg[2]   ; clock    ;
; N/A   ; None         ; 4.653 ns   ; reset ; Controle:controle|MemToReg[0]   ; clock    ;
; N/A   ; None         ; 4.546 ns   ; reset ; Controle:controle|estado[5]     ; clock    ;
; N/A   ; None         ; 4.510 ns   ; reset ; Controle:controle|MemToReg[1]   ; clock    ;
; N/A   ; None         ; 4.510 ns   ; reset ; Controle:controle|RegDst[0]     ; clock    ;
; N/A   ; None         ; 4.397 ns   ; reset ; Controle:controle|RegDst[1]     ; clock    ;
; N/A   ; None         ; 4.392 ns   ; reset ; Controle:controle|RegWrite      ; clock    ;
; N/A   ; None         ; 4.291 ns   ; reset ; Controle:controle|SSControl[0]  ; clock    ;
; N/A   ; None         ; 4.291 ns   ; reset ; Controle:controle|SSControl[1]  ; clock    ;
; N/A   ; None         ; 4.291 ns   ; reset ; Controle:controle|IorD[2]       ; clock    ;
; N/A   ; None         ; 4.291 ns   ; reset ; Controle:controle|IorD[0]       ; clock    ;
; N/A   ; None         ; 4.291 ns   ; reset ; Controle:controle|PCSource[1]   ; clock    ;
; N/A   ; None         ; 4.291 ns   ; reset ; Controle:controle|AluSrcB[1]    ; clock    ;
; N/A   ; None         ; 4.291 ns   ; reset ; Controle:controle|RegDst[2]     ; clock    ;
; N/A   ; None         ; 3.347 ns   ; reset ; Controle:controle|PCWrite       ; clock    ;
+-------+--------------+------------+-------+---------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                  ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.357 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.290 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.205 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.201 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.185 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.138 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.049 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.033 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.992 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.966 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.925 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.916 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.899 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.899 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.836 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.820 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.810 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.806 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.794 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.764 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.757 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.747 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.739 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.736 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.690 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.672 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.662 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.650 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.638 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.634 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.622 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.601 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.593 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.585 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.584 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.571 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.551 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.534 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.525 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.520 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.514 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.510 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.508 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.507 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.507 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.482 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.470 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.466 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.441 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.440 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.440 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.382 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.371 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.365 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.362 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.351 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.351 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.348 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.345 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.316 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.315 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.307 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.305 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.299 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.297 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.281 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.271 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.257 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.231 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.228 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.228 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.226 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.210 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.202 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.197 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.185 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.180 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.153 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.149 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.136 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.130 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.123 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.121 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.111 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.089 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.076 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.072 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.071 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.066 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.066 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.062 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.049 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.049 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.042 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.022 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.017 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.993 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.978 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.970 ns  ; Controle:controle|AluSrcA[0]                                                                          ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.963 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.953 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.943 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.941 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.940 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.937 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.924 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.914 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.914 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.903 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.886 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.886 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.874 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.869 ns  ; Registrador:B|Saida[2]                                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.863 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.837 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.822 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.822 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.818 ns  ; Controle:controle|AluSrcA[0]                                                                          ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.795 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.772 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.772 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.767 ns  ; Controle:controle|AluSrcA[1]                                                                          ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.765 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.761 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.754 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.745 ns  ; Registrador:A|Saida[2]                                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.739 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.724 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.717 ns  ; Registrador:B|Saida[2]                                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.705 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.698 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.697 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]                                                               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.687 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.677 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.664 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.664 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.660 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.647 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.628 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.623 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.618 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]                                                               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.615 ns  ; Controle:controle|AluSrcA[1]                                                                          ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.612 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.605 ns  ; Controle:controle|AluSrcA[0]                                                                          ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.599 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.598 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.593 ns  ; Registrador:A|Saida[2]                                                                                ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.586 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.579 ns  ; Controle:controle|AluSrcA[0]                                                                          ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.579 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.556 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.545 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.539 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]                                                                ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.538 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.531 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.530 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.527 ns  ; Registrador:PC|Saida[2]                                                                               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.509 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.504 ns  ; Registrador:B|Saida[2]                                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.500 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]                                                                ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.489 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.478 ns  ; Registrador:B|Saida[2]                                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.467 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.456 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.455 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.455 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.451 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.447 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.447 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]                                                               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.442 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.440 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.433 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]                                                                ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.426 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.421 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]                                                               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.419 ns  ; Controle:controle|AluSrcA[0]                                                                          ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.411 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.402 ns  ; Controle:controle|AluSrcA[1]                                                                          ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.380 ns  ; Registrador:A|Saida[2]                                                                                ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.378 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.378 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]                                                               ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.376 ns  ; Controle:controle|AluSrcA[1]                                                                          ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.375 ns  ; Registrador:PC|Saida[2]                                                                               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.370 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]                                                               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.370 ns  ; Controle:controle|AluSrcA[0]                                                                          ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; Registrador:A|Saida[2]                                                                                ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.344 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]                                                                ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.330 ns  ; Memoria:memoria|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.328 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]                                                                ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.318 ns  ; Registrador:B|Saida[2]                                                                                ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.294 ns  ; Registrador:B|Saida[3]                                                                                ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.280 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.280 ns  ; MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]                                                               ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.269 ns  ; Registrador:B|Saida[2]                                                                                ; AluResult[24] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                       ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                              ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; N/A           ; None        ; -2.828 ns ; reset ; Controle:controle|AluSrcB[2]    ; clock    ;
; N/A           ; None        ; -2.828 ns ; reset ; Controle:controle|MemToReg[3]   ; clock    ;
; N/A           ; None        ; -2.828 ns ; reset ; Controle:controle|LSControl[1]  ; clock    ;
; N/A           ; None        ; -2.828 ns ; reset ; Controle:controle|LSControl[0]  ; clock    ;
; N/A           ; None        ; -2.896 ns ; reset ; Controle:controle|AluSrcB[0]    ; clock    ;
; N/A           ; None        ; -3.053 ns ; reset ; Controle:controle|AluOp[2]      ; clock    ;
; N/A           ; None        ; -3.053 ns ; reset ; Controle:controle|AluOp[0]      ; clock    ;
; N/A           ; None        ; -3.053 ns ; reset ; Controle:controle|AluOp[1]      ; clock    ;
; N/A           ; None        ; -3.053 ns ; reset ; Controle:controle|AluSrcA[1]    ; clock    ;
; N/A           ; None        ; -3.053 ns ; reset ; Controle:controle|PCSource[0]   ; clock    ;
; N/A           ; None        ; -3.102 ns ; reset ; Controle:controle|IRWrite       ; clock    ;
; N/A           ; None        ; -3.108 ns ; reset ; Controle:controle|PCWrite       ; clock    ;
; N/A           ; None        ; -3.184 ns ; reset ; Controle:controle|PCSource[2]   ; clock    ;
; N/A           ; None        ; -3.184 ns ; reset ; Controle:controle|MemToReg[2]   ; clock    ;
; N/A           ; None        ; -3.184 ns ; reset ; Controle:controle|MemToReg[0]   ; clock    ;
; N/A           ; None        ; -3.233 ns ; reset ; Controle:controle|ShiftCtrl[1]  ; clock    ;
; N/A           ; None        ; -3.233 ns ; reset ; Controle:controle|ShiftCtrl[0]  ; clock    ;
; N/A           ; None        ; -3.233 ns ; reset ; Controle:controle|ShiftAmt      ; clock    ;
; N/A           ; None        ; -3.233 ns ; reset ; Controle:controle|ShiftCtrl[2]  ; clock    ;
; N/A           ; None        ; -3.233 ns ; reset ; Controle:controle|ShiftSrc      ; clock    ;
; N/A           ; None        ; -3.365 ns ; reset ; Controle:controle|RegWrite      ; clock    ;
; N/A           ; None        ; -3.370 ns ; reset ; Controle:controle|MemToReg[1]   ; clock    ;
; N/A           ; None        ; -3.370 ns ; reset ; Controle:controle|RegDst[0]     ; clock    ;
; N/A           ; None        ; -3.370 ns ; reset ; Controle:controle|RegDst[1]     ; clock    ;
; N/A           ; None        ; -3.410 ns ; reset ; Controle:controle|SSControl[0]  ; clock    ;
; N/A           ; None        ; -3.410 ns ; reset ; Controle:controle|SSControl[1]  ; clock    ;
; N/A           ; None        ; -3.410 ns ; reset ; Controle:controle|IorD[2]       ; clock    ;
; N/A           ; None        ; -3.410 ns ; reset ; Controle:controle|IorD[0]       ; clock    ;
; N/A           ; None        ; -3.410 ns ; reset ; Controle:controle|PCSource[1]   ; clock    ;
; N/A           ; None        ; -3.410 ns ; reset ; Controle:controle|AluSrcB[1]    ; clock    ;
; N/A           ; None        ; -3.410 ns ; reset ; Controle:controle|RegDst[2]     ; clock    ;
; N/A           ; None        ; -3.521 ns ; reset ; Controle:controle|MDRCtrl       ; clock    ;
; N/A           ; None        ; -3.521 ns ; reset ; Controle:controle|AluOutControl ; clock    ;
; N/A           ; None        ; -3.521 ns ; reset ; Controle:controle|AluSrcA[0]    ; clock    ;
; N/A           ; None        ; -3.818 ns ; reset ; Controle:controle|estado[2]     ; clock    ;
; N/A           ; None        ; -3.818 ns ; reset ; Controle:controle|estado[0]     ; clock    ;
; N/A           ; None        ; -3.830 ns ; reset ; Controle:controle|estado[5]     ; clock    ;
; N/A           ; None        ; -3.990 ns ; reset ; Controle:controle|estado[1]     ; clock    ;
; N/A           ; None        ; -3.990 ns ; reset ; Controle:controle|Wr            ; clock    ;
; N/A           ; None        ; -4.169 ns ; reset ; Controle:controle|estado[4]     ; clock    ;
; N/A           ; None        ; -4.169 ns ; reset ; Controle:controle|estado[3]     ; clock    ;
; N/A           ; None        ; -4.562 ns ; reset ; Controle:controle|estado[6]     ; clock    ;
+---------------+-------------+-----------+-------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 10:22:27 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "StoreSize:SS|SSControlOut[24]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[25]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[26]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[27]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[28]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[29]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[30]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[31]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[0]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[1]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[2]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[3]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[4]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[5]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[6]" is a latch
    Warning: Node "MuxIorD:MuxIorD|MuxIorDOut[7]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[0]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[1]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[2]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[3]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[4]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[5]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[6]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[0]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[5]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[16]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[17]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[18]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[19]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[20]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[21]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[22]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[23]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[2]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[4]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[6]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[7]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[24]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[0]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[1]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[3]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[5]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[25]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[26]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[27]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[28]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[29]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[30]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[31]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[0]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[1]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[2]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[3]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[4]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[5]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[6]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[7]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[0]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[2]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[4]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[3]" is a latch
    Warning: Node "MuxRegDst:MuxRegDst|MuxRegDstOut[1]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[2]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[4]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[6]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[7]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[31]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[30]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[29]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[28]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[25]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[26]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[27]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[28]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[29]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[30]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[27]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[26]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[25]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[16]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[17]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[18]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[19]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[20]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[21]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[22]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[23]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[23]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[21]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[20]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[23]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[19]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[18]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[16]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[17]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[18]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[19]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[20]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[16]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[14]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[15]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[8]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[9]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[10]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[11]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[12]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[13]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[14]" is a latch
    Warning: Node "StoreSize:SS|SSControlOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[12]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[13]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[14]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[10]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[11]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[12]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[8]" is a latch
    Warning: Node "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[9]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[10]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[11]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[14]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[15]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[8]" is a latch
    Warning: Node "LoadSize:LS|LSControlOut[9]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[12]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[8]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[9]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[10]" is a latch
    Warning: Node "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Controle:controle|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:controle|LSControl[1]" as buffer
    Info: Detected gated clock "MuxRegDst:MuxRegDst|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[2]" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[1]" as buffer
    Info: Detected ripple clock "Controle:controle|RegDst[0]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[3]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[1]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[0]" as buffer
    Info: Detected ripple clock "Controle:controle|MemToReg[2]" as buffer
    Info: Detected gated clock "LoadSize:LS|Mux24~0" as buffer
    Info: Detected gated clock "MuxMemToReg:MuxMemToReg|Mux32~0" as buffer
    Info: Detected gated clock "MuxAluSrcB:MuxAluSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[1]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|PCSource[2]" as buffer
    Info: Detected ripple clock "Controle:controle|PCSource[1]" as buffer
    Info: Detected gated clock "MuxIorD:MuxIorD|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:controle|IorD[0]" as buffer
    Info: Detected ripple clock "Controle:controle|IorD[2]" as buffer
    Info: Detected ripple clock "Controle:controle|AluSrcB[2]" as buffer
    Info: Detected gated clock "StoreSize:SS|Mux24~0" as buffer
    Info: Detected ripple clock "Controle:controle|SSControl[1]" as buffer
    Info: Detected ripple clock "Controle:controle|SSControl[0]" as buffer
Info: Clock "clock" has Internal fmax of 41.44 MHz between source register "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]" and destination register "Controle:controle|PCWrite" (period= 24.13 ns)
    Info: + Longest register to register delay is 8.120 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 2; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]'
        Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X14_Y13_N6; Fanout = 4; COMB Node = 'Ula32:Alu|Mux60~0'
        Info: 3: + IC(0.255 ns) + CELL(0.272 ns) = 0.801 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[3]~22'
        Info: 4: + IC(0.212 ns) + CELL(0.154 ns) = 1.167 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[3]~5DUPLICATE'
        Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 1.434 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~7'
        Info: 6: + IC(0.233 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~8'
        Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 1.988 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~9'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 2.262 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~10'
        Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 2.530 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~11'
        Info: 10: + IC(0.725 ns) + CELL(0.053 ns) = 3.308 ns; Loc. = LCCOMB_X21_Y13_N26; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~12'
        Info: 11: + IC(0.308 ns) + CELL(0.053 ns) = 3.669 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~13'
        Info: 12: + IC(0.229 ns) + CELL(0.053 ns) = 3.951 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~14'
        Info: 13: + IC(0.222 ns) + CELL(0.053 ns) = 4.226 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~15'
        Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 4.503 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~16'
        Info: 15: + IC(0.373 ns) + CELL(0.053 ns) = 4.929 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~17'
        Info: 16: + IC(0.216 ns) + CELL(0.053 ns) = 5.198 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[27]~18'
        Info: 17: + IC(0.224 ns) + CELL(0.053 ns) = 5.475 ns; Loc. = LCCOMB_X22_Y13_N24; Fanout = 3; COMB Node = 'Ula32:Alu|soma_temp[29]'
        Info: 18: + IC(0.617 ns) + CELL(0.272 ns) = 6.364 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 2; COMB Node = 'Ula32:Alu|Igual~13'
        Info: 19: + IC(0.210 ns) + CELL(0.154 ns) = 6.728 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 1; COMB Node = 'Controle:controle|Selector37~2'
        Info: 20: + IC(0.197 ns) + CELL(0.053 ns) = 6.978 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'Controle:controle|Selector37~4'
        Info: 21: + IC(0.209 ns) + CELL(0.234 ns) = 7.421 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 1; COMB Node = 'Controle:controle|Selector89~9'
        Info: 22: + IC(0.310 ns) + CELL(0.234 ns) = 7.965 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 1; COMB Node = 'Controle:controle|Selector89~5'
        Info: 23: + IC(0.000 ns) + CELL(0.155 ns) = 8.120 ns; Loc. = LCFF_X22_Y12_N17; Fanout = 40; REG Node = 'Controle:controle|PCWrite'
        Info: Total cell delay = 2.270 ns ( 27.96 % )
        Info: Total interconnect delay = 5.850 ns ( 72.04 % )
    Info: - Smallest clock skew is -3.855 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1404; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X22_Y12_N17; Fanout = 40; REG Node = 'Controle:controle|PCWrite'
            Info: Total cell delay = 1.472 ns ( 59.28 % )
            Info: Total interconnect delay = 1.011 ns ( 40.72 % )
        Info: - Longest clock path from clock "clock" to source register is 6.338 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.708 ns; Loc. = LCFF_X13_Y9_N1; Fanout = 34; REG Node = 'Controle:controle|AluSrcB[0]'
            Info: 3: + IC(1.022 ns) + CELL(0.228 ns) = 3.958 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0'
            Info: 4: + IC(1.447 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.880 ns) + CELL(0.053 ns) = 6.338 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 2; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]'
            Info: Total cell delay = 1.847 ns ( 29.14 % )
            Info: Total interconnect delay = 4.491 ns ( 70.86 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:AluOut|Saida[13]" and destination pin or register "MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13]" for clock "clock" (Hold time is 3.879 ns)
    Info: + Largest clock skew is 4.671 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.141 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(1.287 ns) + CELL(0.712 ns) = 2.853 ns; Loc. = LCFF_X23_Y12_N29; Fanout = 36; REG Node = 'Controle:controle|MemToReg[3]'
            Info: 3: + IC(1.111 ns) + CELL(0.366 ns) = 4.330 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux32~0'
            Info: 4: + IC(1.663 ns) + CELL(0.000 ns) = 5.993 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux32~0clkctrl'
            Info: 5: + IC(0.920 ns) + CELL(0.228 ns) = 7.141 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 33; REG Node = 'MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13]'
            Info: Total cell delay = 2.160 ns ( 30.25 % )
            Info: Total interconnect delay = 4.981 ns ( 69.75 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.470 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1404; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'Registrador:AluOut|Saida[13]'
            Info: Total cell delay = 1.472 ns ( 59.60 % )
            Info: Total interconnect delay = 0.998 ns ( 40.40 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'Registrador:AluOut|Saida[13]'
        Info: 2: + IC(0.216 ns) + CELL(0.053 ns) = 0.269 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 1; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux13~2'
        Info: 3: + IC(0.204 ns) + CELL(0.225 ns) = 0.698 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 33; REG Node = 'MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13]'
        Info: Total cell delay = 0.278 ns ( 39.83 % )
        Info: Total interconnect delay = 0.420 ns ( 60.17 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Controle:controle|estado[4]" (data pin = "reset", clock pin = "clock") is 5.424 ns
    Info: + Longest pin to register delay is 7.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 49; PIN Node = 'reset'
        Info: 2: + IC(5.357 ns) + CELL(0.053 ns) = 6.274 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 1; COMB Node = 'Controle:controle|estado[4]~23'
        Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 6.541 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 3; COMB Node = 'Controle:controle|estado[4]~24'
        Info: 4: + IC(0.498 ns) + CELL(0.746 ns) = 7.785 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 35; REG Node = 'Controle:controle|estado[4]'
        Info: Total cell delay = 1.716 ns ( 22.04 % )
        Info: Total interconnect delay = 6.069 ns ( 77.96 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.451 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1404; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.636 ns) + CELL(0.618 ns) = 2.451 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 35; REG Node = 'Controle:controle|estado[4]'
        Info: Total cell delay = 1.472 ns ( 60.06 % )
        Info: Total interconnect delay = 0.979 ns ( 39.94 % )
Info: tco from clock "clock" to destination pin "AluResult[30]" through register "MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]" is 16.357 ns
    Info: + Longest clock path from clock "clock" to source register is 6.338 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
        Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.708 ns; Loc. = LCFF_X13_Y9_N1; Fanout = 34; REG Node = 'Controle:controle|AluSrcB[0]'
        Info: 3: + IC(1.022 ns) + CELL(0.228 ns) = 3.958 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0'
        Info: 4: + IC(1.447 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.880 ns) + CELL(0.053 ns) = 6.338 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 2; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]'
        Info: Total cell delay = 1.847 ns ( 29.14 % )
        Info: Total interconnect delay = 4.491 ns ( 70.86 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.019 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 2; REG Node = 'MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3]'
        Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X14_Y13_N6; Fanout = 4; COMB Node = 'Ula32:Alu|Mux60~0'
        Info: 3: + IC(0.255 ns) + CELL(0.272 ns) = 0.801 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[3]~22'
        Info: 4: + IC(0.212 ns) + CELL(0.154 ns) = 1.167 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[3]~5DUPLICATE'
        Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 1.434 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~7'
        Info: 6: + IC(0.233 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~8'
        Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 1.988 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~9'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 2.262 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~10'
        Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 2.530 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~11'
        Info: 10: + IC(0.725 ns) + CELL(0.053 ns) = 3.308 ns; Loc. = LCCOMB_X21_Y13_N26; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~12'
        Info: 11: + IC(0.308 ns) + CELL(0.053 ns) = 3.669 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~13'
        Info: 12: + IC(0.229 ns) + CELL(0.053 ns) = 3.951 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~14'
        Info: 13: + IC(0.222 ns) + CELL(0.053 ns) = 4.226 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~15'
        Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 4.503 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~16'
        Info: 15: + IC(0.373 ns) + CELL(0.053 ns) = 4.929 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~17'
        Info: 16: + IC(0.216 ns) + CELL(0.053 ns) = 5.198 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[27]~18'
        Info: 17: + IC(0.222 ns) + CELL(0.053 ns) = 5.473 ns; Loc. = LCCOMB_X22_Y13_N30; Fanout = 8; COMB Node = 'Ula32:Alu|carry_temp[29]~19'
        Info: 18: + IC(0.608 ns) + CELL(0.154 ns) = 6.235 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 2; COMB Node = 'Ula32:Alu|Mux1~1'
        Info: 19: + IC(1.786 ns) + CELL(1.998 ns) = 10.019 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'AluResult[30]'
        Info: Total cell delay = 3.320 ns ( 33.14 % )
        Info: Total interconnect delay = 6.699 ns ( 66.86 % )
Info: th for register "Controle:controle|AluSrcB[2]" (data pin = "reset", clock pin = "clock") is -2.828 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.759 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
        Info: 2: + IC(1.287 ns) + CELL(0.618 ns) = 2.759 ns; Loc. = LCFF_X23_Y12_N21; Fanout = 84; REG Node = 'Controle:controle|AluSrcB[2]'
        Info: Total cell delay = 1.472 ns ( 53.35 % )
        Info: Total interconnect delay = 1.287 ns ( 46.65 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 49; PIN Node = 'reset'
        Info: 2: + IC(4.475 ns) + CELL(0.397 ns) = 5.736 ns; Loc. = LCFF_X23_Y12_N21; Fanout = 84; REG Node = 'Controle:controle|AluSrcB[2]'
        Info: Total cell delay = 1.261 ns ( 21.98 % )
        Info: Total interconnect delay = 4.475 ns ( 78.02 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 177 warnings
    Info: Peak virtual memory: 4395 megabytes
    Info: Processing ended: Fri Oct 18 10:22:29 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


