#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 18 20:43:38 2021
# Process ID: 17392
# Current directory: C:/Users/mengb/arch/Exp6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17524 C:\Users\mengb\arch\Exp6\Exp6.xpr
# Log file: C:/Users/mengb/arch/Exp6/vivado.log
# Journal file: C:/Users/mengb/arch/Exp6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mengb/arch/Exp6/Exp6.xpr
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_2
set_property -dict [list CONFIG.Component_Name {mult_gen_2} CONFIG.PortAWidth {32} CONFIG.PortBWidth {32} CONFIG.OutputWidthHigh {63}] [get_ips mult_gen_2]
generate_target {instantiation_template} [get_files c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/mult_gen_2/mult_gen_2.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/mult_gen_2/mult_gen_2.xci]
generate_target all [get_files  c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/mult_gen_2/mult_gen_2.xci]
export_ip_user_files -of_objects [get_files c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/mult_gen_2/mult_gen_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/mult_gen_2/mult_gen_2.xci] -directory C:/Users/mengb/arch/Exp6/Exp6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mengb/arch/Exp6/Exp6.ip_user_files -ipstatic_source_dir C:/Users/mengb/arch/Exp6/Exp6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/modelsim} {questa=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/questa} {riviera=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/riviera} {activehdl=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files C:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci]
export_ip_user_files -of_objects [get_files C:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci] -directory C:/Users/mengb/arch/Exp6/Exp6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mengb/arch/Exp6/Exp6.ip_user_files -ipstatic_source_dir C:/Users/mengb/arch/Exp6/Exp6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/modelsim} {questa=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/questa} {riviera=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/riviera} {activehdl=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run divider_synth_1
wait_on_run divider_synth_1

launch_simulation
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.fractional_width {32} CONFIG.latency {36}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
generate_target all [get_files  c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/mengb/arch/Exp6/Exp6.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Users/mengb/arch/Exp6/Exp6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mengb/arch/Exp6/Exp6.ip_user_files -ipstatic_source_dir C:/Users/mengb/arch/Exp6/Exp6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/modelsim} {questa=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/questa} {riviera=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/riviera} {activehdl=C:/Users/mengb/arch/Exp6/Exp6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/mengb/arch/Exp6/code/sim/sim_top_behav.wcfg
source sim_top.tcl
run all
run all
run all
run all
run 10 s
close_sim
launch_simulation
open_wave_config C:/Users/mengb/arch/Exp6/code/sim/sim_top_behav.wcfg
source sim_top.tcl
run all
current_wave_config {sim_top_behav.wcfg}
add_wave {{/sim_top/uut/core/ctrl/MEM_done}} 
current_wave_config {sim_top_behav.wcfg}
add_wave {{/sim_top/uut/core/ctrl/rs2}} 
run all
relaunch_sim
run all
current_wave_config {sim_top_behav.wcfg}
add_wave {{/sim_top/uut/core/ctrl/FUS}} 
current_wave_config {sim_top_behav.wcfg}
add_wave {{/sim_top/uut/core/ctrl/RRS}} 
relaunch_sim
run all
close_sim
launch_simulation
open_wave_config C:/Users/mengb/arch/Exp6/code/sim/sim_top_behav.wcfg
source sim_top.tcl
run all
current_wave_config {sim_top_behav.wcfg}
add_wave {{/sim_top/uut/core/ctrl/ALU_WAR}} 
current_wave_config {sim_top_behav.wcfg}
add_wave {{/sim_top/uut/core/ctrl/MEM_WAR}} 
current_wave_config {sim_top_behav.wcfg}
add_wave {{/sim_top/uut/core/ctrl/MUL_WAR}} 
relaunch_sim
run all
