/*
 * Data version: 220421_082009
 *
 * Copyright (C) 2017-2022, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef SOC_J784S4_CLK_IDS_H
#define SOC_J784S4_CLK_IDS_H

#define CLK_J784S4_GLUELOGIC_HFOSC0_CLKOUT 1
#define CLK_J784S4_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 2
#define CLK_J784S4_WKUP_FREF_CLKSEL_OUT0 3
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK 4
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK 5
#define CLK_J784S4_HSDIV1_16FFT_MCU_0_HSDIVOUT0_CLK 6
#define CLK_J784S4_HSDIV4_16FFT_MCU_1_HSDIVOUT0_CLK 7
#define CLK_J784S4_K3_PLL_CTRL_WRAP_WKUP_0_SYSCLKOUT_CLK 8
#define CLK_J784S4_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK 9
#define CLK_J784S4_GLUELOGIC_LPXOSC_CLKOUT 10
#define CLK_J784S4_MCU_R5_CORE0_CLKSEL_OUT0 11
#define CLK_J784S4_MCU_R5_CORE1_CLKSEL_OUT0 12
#define CLK_J784S4_MCU_R5_PHASE0_CLKSEL_OUT0 13
#define CLK_J784S4_MCU_R5_PHASE1_CLKSEL_OUT0 14
#define CLK_J784S4_BOARD_0_HFOSC1_CLK_OUT 15
#define CLK_J784S4_BOARD_0_CPTS0_RFT_CLK_OUT 16
#define CLK_J784S4_BOARD_0_EXT_REFCLK1_OUT 17
#define CLK_J784S4_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 18
#define CLK_J784S4_BOARD_0_MCU_EXT_REFCLK0_OUT 19
#define CLK_J784S4_BOARD_0_MCU_I2C0_SCL_OUT 20
#define CLK_J784S4_BOARD_0_MCU_I2C1_SCL_OUT 21
#define CLK_J784S4_BOARD_0_MCU_I3C0_SCL_OUT 22
#define CLK_J784S4_BOARD_0_MCU_I3C0_SDA_OUT 23
#define CLK_J784S4_BOARD_0_MCU_MCAN0_RX_OUT 24
#define CLK_J784S4_BOARD_0_MCU_MCAN1_RX_OUT 25
#define CLK_J784S4_BOARD_0_MCU_OSPI0_DQS_OUT 26
#define CLK_J784S4_BOARD_0_MCU_OSPI0_LBCLKO_OUT 27
#define CLK_J784S4_BOARD_0_MCU_OSPI1_DQS_OUT 28
#define CLK_J784S4_BOARD_0_MCU_OSPI1_LBCLKO_OUT 29
#define CLK_J784S4_BOARD_0_MCU_RGMII1_RXC_OUT 30
#define CLK_J784S4_BOARD_0_MCU_RMII1_REF_CLK_OUT 31
#define CLK_J784S4_BOARD_0_MCU_SPI0_CLK_OUT 32
#define CLK_J784S4_BOARD_0_MCU_SPI1_CLK_OUT 33
#define CLK_J784S4_BOARD_0_WKUP_I2C0_SCL_OUT 34
#define CLK_J784S4_CPSW_2GUSS_MCU_0_CPTS_GENF0 35
#define CLK_J784S4_CPSW_2GUSS_MCU_0_MDIO_MDCLK_O 36
#define CLK_J784S4_CPSW_2GUSS_MCU_0_RGMII1_TXC_O 37
#define CLK_J784S4_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 38
#define CLK_J784S4_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 39
#define CLK_J784S4_DMTIMER_DMC1MS_MCU_4_TIMER_PWM 40
#define CLK_J784S4_DMTIMER_DMC1MS_MCU_6_TIMER_PWM 41
#define CLK_J784S4_DMTIMER_DMC1MS_MCU_8_TIMER_PWM 42
#define CLK_J784S4_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_N 43
#define CLK_J784S4_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_P 44
#define CLK_J784S4_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK 45
#define CLK_J784S4_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK 46
#define CLK_J784S4_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK 47
#define CLK_J784S4_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK 48
#define CLK_J784S4_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK 49
#define CLK_J784S4_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK 50
#define CLK_J784S4_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK 51
#define CLK_J784S4_I3C_MCU_0_I3C_SCL_DO 52
#define CLK_J784S4_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 53
#define CLK_J784S4_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV24_CLK_CLK 54
#define CLK_J784S4_MCU_OSPI0_ICLK_SEL_OUT0 55
#define CLK_J784S4_MCU_OSPI1_ICLK_SEL_OUT0 56
#define CLK_J784S4_MSHSI2C_MCU_0_PORSCL 57
#define CLK_J784S4_MSHSI2C_MCU_1_PORSCL 58
#define CLK_J784S4_MSHSI2C_WKUP_0_PORSCL 59
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK 60
#define CLK_J784S4_SPI_MCU_0_IO_CLKSPIO_CLK 61
#define CLK_J784S4_SPI_MCU_1_IO_CLKSPIO_CLK 62
#define CLK_J784S4_SPI_MCU_2_IO_CLKSPIO_CLK 63
#define CLK_J784S4_WKUP_GPIO0_CLKSEL_OUT0 64
#define CLK_J784S4_MCU_ADC_CLK_SEL_OUT0 65
#define CLK_J784S4_MCU_ADC_CLK_SEL_OUT1 66
#define CLK_J784S4_MCU_SPI0_CLK_LPBK_MUX_OUT0 67
#define CLK_J784S4_MCU_SPI1_CLK_LPBK_MUX_OUT0 68
#define CLK_J784S4_MCU_SPI1_CLK_MUX_OUT0 69
#define CLK_J784S4_MCU_USART_CLKSEL_OUT0 70
#define CLK_J784S4_MCU_WWD_CLKSEL_OUT0 71
#define CLK_J784S4_MCU_WWD_CLKSEL_OUT1 72
#define CLK_J784S4_WKUP_I2C_MCUPLL_BYPASS_OUT0 73
#define CLK_J784S4_WKUP_USART_CLKSEL_OUT0 74
#define CLK_J784S4_WKUP_USART_MCUPLL_BYPASS_OUT0 75
#define CLK_J784S4_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK 76
#define CLK_J784S4_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 77
#define CLK_J784S4_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 78
#define CLK_J784S4_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK 79
#define CLK_J784S4_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK 80
#define CLK_J784S4_MCU_OSPI_REF_CLK_SEL_OUT0 81
#define CLK_J784S4_MCU_OSPI_REF_CLK_SEL_OUT1 82
#define CLK_J784S4_CPSW2G_CPTS_RCLK_SEL_OUT0 83
#define CLK_J784S4_MCU_MCAN_CLKSEL_OUT0 84
#define CLK_J784S4_MCU_MCAN_CLKSEL_OUT1 85
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT0 86
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT1 87
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT2 88
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT3 89
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT4 90
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT5 91
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT6 92
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT7 93
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT8 94
#define CLK_J784S4_MCU_TIMER_CLKSEL_OUT9 95
#define CLK_J784S4_MCU_TIMER1_CASCADE_OUT0 96
#define CLK_J784S4_MCU_TIMER3_CASCADE_OUT0 97
#define CLK_J784S4_MCU_TIMER5_CASCADE_OUT0 98
#define CLK_J784S4_MCU_TIMER7_CASCADE_OUT0 99
#define CLK_J784S4_MCU_TIMER9_CASCADE_OUT0 100
#define CLK_J784S4_K3_DPHY_RX_MAIN_0_PPI_D_RX_ULPS_ESC 101
#define CLK_J784S4_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK 102
#define CLK_J784S4_K3_DPHY_RX_MAIN_1_PPI_D_RX_ULPS_ESC 103
#define CLK_J784S4_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK 104
#define CLK_J784S4_K3_DPHY_RX_MAIN_2_PPI_D_RX_ULPS_ESC 105
#define CLK_J784S4_K3_DPHY_RX_MAIN_2_PPI_RX_BYTE_CLK 106
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT0 107
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT1 108
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT12 109
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT14 110
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT16 111
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT17 112
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT19 113
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT2 114
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT25_0 115
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT26_0 116
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT27_0 117
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT28 118
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT3 119
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT4 120
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT5 121
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT6 122
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT7 123
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT8 124
#define CLK_J784S4_MAIN_PLL_HFOSC_SEL_OUT9 125
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT0 126
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT1 127
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT15_0 128
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT16_0 129
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT17_0 130
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT18_0 131
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT19_0 132
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT2 133
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT28_0 134
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT29_0 135
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT3 136
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT30_0 137
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT31_0 138
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT32_0 139
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT33_0 140
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT4 141
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT5 142
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT6 143
#define CLK_J784S4_MAIN_WWDT_RTICLK_SEL_OUT7 144
#define CLK_J784S4_MCU_CLKOUT_MUX_OUT0 145
#define CLK_J784S4_MCU_OBSCLK_SEL_OUT0 146
#define CLK_J784S4_USB0_REFCLK_SEL_OUT0 147
#define CLK_J784S4_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 148
#define CLK_J784S4_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 149
#define CLK_J784S4_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 150
#define CLK_J784S4_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 151
#define CLK_J784S4_BOARD_0_AUDIO_EXT_REFCLK0_OUT 152
#define CLK_J784S4_BOARD_0_AUDIO_EXT_REFCLK1_OUT 153
#define CLK_J784S4_BOARD_0_CSI0_RXCLKN_OUT 154
#define CLK_J784S4_BOARD_0_CSI0_RXCLKP_OUT 155
#define CLK_J784S4_BOARD_0_CSI1_RXCLKN_OUT 156
#define CLK_J784S4_BOARD_0_CSI1_RXCLKP_OUT 157
#define CLK_J784S4_BOARD_0_CSI2_RXCLKN_OUT 158
#define CLK_J784S4_BOARD_0_CSI2_RXCLKP_OUT 159
#define CLK_J784S4_BOARD_0_GPMC0_CLK_OUT 160
#define CLK_J784S4_BOARD_0_HYP0_RXPMCLK_OUT 161
#define CLK_J784S4_BOARD_0_HYP0_TXFLCLK_OUT 162
#define CLK_J784S4_BOARD_0_HYP1_RXPMCLK_OUT 163
#define CLK_J784S4_BOARD_0_HYP1_TXFLCLK_OUT 164
#define CLK_J784S4_BOARD_0_I2C0_SCL_OUT 165
#define CLK_J784S4_BOARD_0_I2C1_SCL_OUT 166
#define CLK_J784S4_BOARD_0_I2C2_SCL_OUT 167
#define CLK_J784S4_BOARD_0_I2C3_SCL_OUT 168
#define CLK_J784S4_BOARD_0_I2C4_SCL_OUT 169
#define CLK_J784S4_BOARD_0_I2C5_SCL_OUT 170
#define CLK_J784S4_BOARD_0_I2C6_SCL_OUT 171
#define CLK_J784S4_BOARD_0_LED_CLK_OUT 172
#define CLK_J784S4_BOARD_0_MCAN0_RX_OUT 173
#define CLK_J784S4_BOARD_0_MCAN10_RX_OUT 174
#define CLK_J784S4_BOARD_0_MCAN11_RX_OUT 175
#define CLK_J784S4_BOARD_0_MCAN12_RX_OUT 176
#define CLK_J784S4_BOARD_0_MCAN13_RX_OUT 177
#define CLK_J784S4_BOARD_0_MCAN14_RX_OUT 178
#define CLK_J784S4_BOARD_0_MCAN15_RX_OUT 179
#define CLK_J784S4_BOARD_0_MCAN16_RX_OUT 180
#define CLK_J784S4_BOARD_0_MCAN17_RX_OUT 181
#define CLK_J784S4_BOARD_0_MCAN1_RX_OUT 182
#define CLK_J784S4_BOARD_0_MCAN2_RX_OUT 183
#define CLK_J784S4_BOARD_0_MCAN3_RX_OUT 184
#define CLK_J784S4_BOARD_0_MCAN4_RX_OUT 185
#define CLK_J784S4_BOARD_0_MCAN5_RX_OUT 186
#define CLK_J784S4_BOARD_0_MCAN6_RX_OUT 187
#define CLK_J784S4_BOARD_0_MCAN7_RX_OUT 188
#define CLK_J784S4_BOARD_0_MCAN8_RX_OUT 189
#define CLK_J784S4_BOARD_0_MCAN9_RX_OUT 190
#define CLK_J784S4_BOARD_0_MCASP0_ACLKR_OUT 191
#define CLK_J784S4_BOARD_0_MCASP0_ACLKX_OUT 192
#define CLK_J784S4_BOARD_0_MCASP0_AFSR_OUT 193
#define CLK_J784S4_BOARD_0_MCASP0_AFSX_OUT 194
#define CLK_J784S4_BOARD_0_MCASP1_ACLKR_OUT 195
#define CLK_J784S4_BOARD_0_MCASP1_ACLKX_OUT 196
#define CLK_J784S4_BOARD_0_MCASP1_AFSR_OUT 197
#define CLK_J784S4_BOARD_0_MCASP1_AFSX_OUT 198
#define CLK_J784S4_BOARD_0_MCASP2_ACLKR_OUT 199
#define CLK_J784S4_BOARD_0_MCASP2_ACLKX_OUT 200
#define CLK_J784S4_BOARD_0_MCASP2_AFSR_OUT 201
#define CLK_J784S4_BOARD_0_MCASP2_AFSX_OUT 202
#define CLK_J784S4_BOARD_0_MCASP3_ACLKR_OUT 203
#define CLK_J784S4_BOARD_0_MCASP3_ACLKX_OUT 204
#define CLK_J784S4_BOARD_0_MCASP3_AFSR_OUT 205
#define CLK_J784S4_BOARD_0_MCASP3_AFSX_OUT 206
#define CLK_J784S4_BOARD_0_MCASP4_ACLKR_OUT 207
#define CLK_J784S4_BOARD_0_MCASP4_ACLKX_OUT 208
#define CLK_J784S4_BOARD_0_MCASP4_AFSR_OUT 209
#define CLK_J784S4_BOARD_0_MCASP4_AFSX_OUT 210
#define CLK_J784S4_BOARD_0_MMC1_CLKLB_OUT 211
#define CLK_J784S4_BOARD_0_MMC1_CLK_OUT 212
#define CLK_J784S4_BOARD_0_RGMII1_RXC_OUT 213
#define CLK_J784S4_BOARD_0_RMII_REF_CLK_OUT 214
#define CLK_J784S4_BOARD_0_SERDES0_REFCLK_N_OUT 215
#define CLK_J784S4_BOARD_0_SERDES0_REFCLK_P_OUT 216
#define CLK_J784S4_BOARD_0_SERDES1_REFCLK_N_OUT 217
#define CLK_J784S4_BOARD_0_SERDES1_REFCLK_P_OUT 218
#define CLK_J784S4_BOARD_0_SERDES2_REFCLK_N_OUT 219
#define CLK_J784S4_BOARD_0_SERDES2_REFCLK_P_OUT 220
#define CLK_J784S4_BOARD_0_SERDES4_REFCLK_N_OUT 221
#define CLK_J784S4_BOARD_0_SERDES4_REFCLK_P_OUT 222
#define CLK_J784S4_BOARD_0_SPI0_CLK_OUT 223
#define CLK_J784S4_BOARD_0_SPI1_CLK_OUT 224
#define CLK_J784S4_BOARD_0_SPI2_CLK_OUT 225
#define CLK_J784S4_BOARD_0_SPI3_CLK_OUT 226
#define CLK_J784S4_BOARD_0_SPI5_CLK_OUT 227
#define CLK_J784S4_BOARD_0_SPI6_CLK_OUT 228
#define CLK_J784S4_BOARD_0_SPI7_CLK_OUT 229
#define CLK_J784S4_BOARD_0_TCK_OUT 230
#define CLK_J784S4_BOARD_0_VOUT0_EXTPCLKIN_OUT 231
#define CLK_J784S4_COMPUTE_CLUSTER_J7AHP_MAIN_0_A72SS0_0_ARM0_DIVH_CLK8_OBSCLK_OUT_CLK 232
#define CLK_J784S4_COMPUTE_CLUSTER_J7AHP_MAIN_0_A72SS1_0_ARM1_DIVH_CLK8_OBSCLK_OUT_CLK 233
#define CLK_J784S4_COMPUTE_CLUSTER_J7AHP_MAIN_0_C71SS0_0_C7X_DIVH_CLK4_OBSCLK_OUT_CLK 234
#define CLK_J784S4_CPSW_2GUSS_MAIN_0_CPTS_GENF0 235
#define CLK_J784S4_CPSW_2GUSS_MAIN_0_MDIO_MDCLK_O 236
#define CLK_J784S4_CPSW_2GUSS_MAIN_0_RGMII1_TXC_O 237
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_CPTS_GENF0 238
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_MDIO_MDCLK_O 239
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_SERDES1_TXCLK 240
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_SERDES2_TXCLK 241
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_SERDES3_TXCLK 242
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_SERDES4_TXCLK 243
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_SERDES5_TXCLK 244
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_SERDES6_TXCLK 245
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_SERDES7_TXCLK 246
#define CLK_J784S4_CPSW_9XUSS_J7AM_MAIN_0_SERDES8_TXCLK 247
#define CLK_J784S4_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK 248
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 249
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM 250
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM 251
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM 252
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM 253
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM 254
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 255
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 256
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 257
#define CLK_J784S4_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM 258
#define CLK_J784S4_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O 259
#define CLK_J784S4_GPMC_MAIN_0_PO_GPMC_DEV_CLK 260
#define CLK_J784S4_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK 261
#define CLK_J784S4_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK 262
#define CLK_J784S4_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK 263
#define CLK_J784S4_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK 264
#define CLK_J784S4_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_2X_CLK 265
#define CLK_J784S4_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_CLK 266
#define CLK_J784S4_K3_DSS_MAIN_0_DSS_INST0_DPI_1_OUT_CLK 267
#define CLK_J784S4_K3_DSS_MAIN_0_DSS_INST0_DPI_2_OUT_CLK 268
#define CLK_J784S4_K3_DSS_MAIN_0_DSS_INST0_DPI_3_OUT_CLK 269
#define CLK_J784S4_K3_DSS_MAIN_0_DSS_INST0_PARA_1_OUT_CLK 270
#define CLK_J784S4_K3_DSS_MAIN_0_DSS_INST0_PARA_3_OUT_CLK 271
#define CLK_J784S4_MCASP_AHCLKR_MUX_OUT0 272
#define CLK_J784S4_MCASP_AHCLKR_MUX_OUT1 273
#define CLK_J784S4_MCASP_AHCLKR_MUX_OUT2 274
#define CLK_J784S4_MCASP_AHCLKR_MUX_OUT3 275
#define CLK_J784S4_MCASP_AHCLKR_MUX_OUT4_0 276
#define CLK_J784S4_MCASP_AHCLKX_MUX_OUT0 277
#define CLK_J784S4_MCASP_AHCLKX_MUX_OUT1 278
#define CLK_J784S4_MCASP_AHCLKX_MUX_OUT2 279
#define CLK_J784S4_MCASP_AHCLKX_MUX_OUT3 280
#define CLK_J784S4_MCASP_AHCLKX_MUX_OUT4 281
#define CLK_J784S4_MCASP_MAIN_0_MCASP_ACLKR_POUT 282
#define CLK_J784S4_MCASP_MAIN_0_MCASP_ACLKX_POUT 283
#define CLK_J784S4_MCASP_MAIN_0_MCASP_AFSR_POUT 284
#define CLK_J784S4_MCASP_MAIN_0_MCASP_AFSX_POUT 285
#define CLK_J784S4_MCASP_MAIN_0_MCASP_AHCLKR_POUT 286
#define CLK_J784S4_MCASP_MAIN_0_MCASP_AHCLKX_POUT 287
#define CLK_J784S4_MCASP_MAIN_1_MCASP_ACLKR_POUT 288
#define CLK_J784S4_MCASP_MAIN_1_MCASP_ACLKX_POUT 289
#define CLK_J784S4_MCASP_MAIN_1_MCASP_AFSR_POUT 290
#define CLK_J784S4_MCASP_MAIN_1_MCASP_AFSX_POUT 291
#define CLK_J784S4_MCASP_MAIN_1_MCASP_AHCLKR_POUT 292
#define CLK_J784S4_MCASP_MAIN_1_MCASP_AHCLKX_POUT 293
#define CLK_J784S4_MCASP_MAIN_2_MCASP_ACLKR_POUT 294
#define CLK_J784S4_MCASP_MAIN_2_MCASP_ACLKX_POUT 295
#define CLK_J784S4_MCASP_MAIN_2_MCASP_AFSR_POUT 296
#define CLK_J784S4_MCASP_MAIN_2_MCASP_AFSX_POUT 297
#define CLK_J784S4_MCASP_MAIN_2_MCASP_AHCLKR_POUT 298
#define CLK_J784S4_MCASP_MAIN_2_MCASP_AHCLKX_POUT 299
#define CLK_J784S4_MCASP_MAIN_3_MCASP_ACLKR_POUT 300
#define CLK_J784S4_MCASP_MAIN_3_MCASP_ACLKX_POUT 301
#define CLK_J784S4_MCASP_MAIN_3_MCASP_AFSR_POUT 302
#define CLK_J784S4_MCASP_MAIN_3_MCASP_AFSX_POUT 303
#define CLK_J784S4_MCASP_MAIN_3_MCASP_AHCLKR_POUT 304
#define CLK_J784S4_MCASP_MAIN_3_MCASP_AHCLKX_POUT 305
#define CLK_J784S4_MCASP_MAIN_4_MCASP_ACLKR_POUT 306
#define CLK_J784S4_MCASP_MAIN_4_MCASP_ACLKX_POUT 307
#define CLK_J784S4_MCASP_MAIN_4_MCASP_AFSR_POUT 308
#define CLK_J784S4_MCASP_MAIN_4_MCASP_AFSX_POUT 309
#define CLK_J784S4_MCASP_MAIN_4_MCASP_AHCLKR_POUT 310
#define CLK_J784S4_MCASP_MAIN_4_MCASP_AHCLKX_POUT 311
#define CLK_J784S4_MCU_OBSCLK_DIV_OUT0 312
#define CLK_J784S4_MSHSI2C_MAIN_0_PORSCL 313
#define CLK_J784S4_MSHSI2C_MAIN_1_PORSCL 314
#define CLK_J784S4_MSHSI2C_MAIN_2_PORSCL 315
#define CLK_J784S4_MSHSI2C_MAIN_3_PORSCL 316
#define CLK_J784S4_MSHSI2C_MAIN_4_PORSCL 317
#define CLK_J784S4_MSHSI2C_MAIN_5_PORSCL 318
#define CLK_J784S4_MSHSI2C_MAIN_6_PORSCL 319
#define CLK_J784S4_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 320
#define CLK_J784S4_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 321
#define CLK_J784S4_NAVSS512J7AM_MAIN_0_CPTS_0_TS_GENF0 322
#define CLK_J784S4_NAVSS512J7AM_MAIN_0_CPTS_0_TS_GENF1 323
#define CLK_J784S4_OBSCLK1_MUX_OUT0 324
#define CLK_J784S4_PCIE_G3X4_128_MAIN_0_PCIE_LANE0_TXCLK 325
#define CLK_J784S4_PCIE_G3X4_128_MAIN_0_PCIE_LANE1_TXCLK 326
#define CLK_J784S4_PCIE_G3X4_128_MAIN_0_PCIE_LANE2_TXCLK 327
#define CLK_J784S4_PCIE_G3X4_128_MAIN_0_PCIE_LANE3_TXCLK 328
#define CLK_J784S4_PCIE_G3X4_128_MAIN_1_PCIE_LANE0_TXCLK 329
#define CLK_J784S4_PCIE_G3X4_128_MAIN_1_PCIE_LANE1_TXCLK 330
#define CLK_J784S4_PCIE_G3X4_128_MAIN_1_PCIE_LANE2_TXCLK 331
#define CLK_J784S4_PCIE_G3X4_128_MAIN_1_PCIE_LANE3_TXCLK 332
#define CLK_J784S4_PCIE_G3X4_128_MAIN_2_PCIE_LANE0_TXCLK 333
#define CLK_J784S4_PCIE_G3X4_128_MAIN_2_PCIE_LANE1_TXCLK 334
#define CLK_J784S4_PCIE_G3X4_128_MAIN_3_PCIE_LANE0_TXCLK 335
#define CLK_J784S4_PCIE_G3X4_128_MAIN_3_PCIE_LANE1_TXCLK 336
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK 337
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK 338
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK 339
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK 340
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_12_FOUTVCOP_CLK 341
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_14_FOUTVCOP_CLK 342
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_16_FOUTVCOP_CLK 343
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_17_FOUTVCOP_CLK 344
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_19_FOUTVCOP_CLK 345
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK 346
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK 347
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_25_FOUTVCOP_CLK 348
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_26_FOUTVCOP_CLK 349
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_27_FOUTVCOP_CLK 350
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_28_FOUTVCOP_CLK 351
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK 352
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_5_FOUTVCOP_CLK 353
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_6_FOUTVCOP_CLK 354
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_7_FOUTVCOP_CLK 355
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK 356
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_9_FOUTVCOP_CLK 357
#define CLK_J784S4_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 358
#define CLK_J784S4_POSTDIV2_16FFT_MAIN_2_HSDIVOUT7_CLK 359
#define CLK_J784S4_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK 360
#define CLK_J784S4_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 361
#define CLK_J784S4_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK 362
#define CLK_J784S4_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 363
#define CLK_J784S4_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK 364
#define CLK_J784S4_POSTDIV3_16FFT_MAIN_1_HSDIVOUT6_CLK 365
#define CLK_J784S4_POSTDIV3_16FFT_MAIN_1_HSDIVOUT7_CLK 366
#define CLK_J784S4_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK 367
#define CLK_J784S4_SPI_MAIN_0_IO_CLKSPIO_CLK 368
#define CLK_J784S4_SPI_MAIN_1_IO_CLKSPIO_CLK 369
#define CLK_J784S4_SPI_MAIN_2_IO_CLKSPIO_CLK 370
#define CLK_J784S4_SPI_MAIN_3_IO_CLKSPIO_CLK 371
#define CLK_J784S4_SPI_MAIN_4_IO_CLKSPIO_CLK 372
#define CLK_J784S4_SPI_MAIN_5_IO_CLKSPIO_CLK 373
#define CLK_J784S4_SPI_MAIN_6_IO_CLKSPIO_CLK 374
#define CLK_J784S4_SPI_MAIN_7_IO_CLKSPIO_CLK 375
#define CLK_J784S4_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_REFCLK 376
#define CLK_J784S4_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_TX_REF_SYMBOLCLK 377
#define CLK_J784S4_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_M31_VCO_19P2M_CLK 378
#define CLK_J784S4_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_M31_VCO_26M_CLK 379
#define CLK_J784S4_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK 380
#define CLK_J784S4_VUSR_DUAL_MAIN_0_V0_RXFL_CLK 381
#define CLK_J784S4_VUSR_DUAL_MAIN_0_V0_TXPM_CLK 382
#define CLK_J784S4_VUSR_DUAL_MAIN_0_V1_RXFL_CLK 383
#define CLK_J784S4_VUSR_DUAL_MAIN_0_V1_TXPM_CLK 384
#define CLK_J784S4_VUSR_DUAL_MAIN_0_VUSRX_LN0_TXCLK 385
#define CLK_J784S4_VUSR_DUAL_MAIN_0_VUSRX_LN1_TXCLK 386
#define CLK_J784S4_VUSR_DUAL_MAIN_0_VUSRX_LN2_TXCLK 387
#define CLK_J784S4_VUSR_DUAL_MAIN_0_VUSRX_LN3_TXCLK 388
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_0_CK_M 389
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_0_CK_P 390
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_0_IP1_PPI_M_RXCLKESC_CLK 391
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK 392
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK 393
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_1_CK_M 394
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_1_CK_P 395
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_1_IP1_PPI_M_RXCLKESC_CLK 396
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_1_IP1_PPI_TXBYTECLKHS_CL_CLK 397
#define CLK_J784S4_WIZ16B8M4CDT_MAIN_1_IP2_PPI_TXBYTECLKHS_CL_CLK 398
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_CMN_REFCLK_M 399
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_CMN_REFCLK_P 400
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN2_REFCLK 401
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN2_RXCLK 402
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN2_RXFCLK 403
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXFCLK 404
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 405
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN3_REFCLK 406
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN3_RXCLK 407
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN3_RXFCLK 408
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN3_TXFCLK 409
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP1_LN3_TXMCLK 410
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN0_REFCLK 411
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN0_RXCLK 412
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN0_RXFCLK 413
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXFCLK 414
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 415
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN1_REFCLK 416
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN1_RXCLK 417
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN1_RXFCLK 418
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXFCLK 419
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 420
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN2_REFCLK 421
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN2_RXCLK 422
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN2_RXFCLK 423
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXFCLK 424
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 425
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN3_REFCLK 426
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN3_RXCLK 427
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN3_RXFCLK 428
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXFCLK 429
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 430
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP3_LN3_REFCLK 431
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP3_LN3_RXCLK 432
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP3_LN3_RXFCLK 433
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP3_LN3_TXFCLK 434
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP3_LN3_TXMCLK 435
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN0_REFCLK 436
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN0_RXCLK 437
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN0_RXFCLK 438
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN0_TXFCLK 439
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN0_TXMCLK 440
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN1_REFCLK 441
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN1_RXCLK 442
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN1_RXFCLK 443
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN1_TXFCLK 444
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN1_TXMCLK 445
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN2_REFCLK 446
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN2_RXCLK 447
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN2_RXFCLK 448
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN2_TXFCLK 449
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN2_TXMCLK 450
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN3_REFCLK 451
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN3_RXCLK 452
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN3_RXFCLK 453
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN3_TXFCLK 454
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_0_IP4_LN3_TXMCLK 455
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_CMN_REFCLK_M 456
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_CMN_REFCLK_P 457
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN0_REFCLK 458
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN0_RXCLK 459
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN0_RXFCLK 460
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN0_TXFCLK 461
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN0_TXMCLK 462
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN1_REFCLK 463
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN1_RXCLK 464
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN1_RXFCLK 465
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN1_TXFCLK 466
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN1_TXMCLK 467
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN2_REFCLK 468
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN2_RXCLK 469
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN2_RXFCLK 470
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN2_TXFCLK 471
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN2_TXMCLK 472
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN3_REFCLK 473
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN3_RXCLK 474
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN3_RXFCLK 475
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN3_TXFCLK 476
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP1_LN3_TXMCLK 477
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN0_REFCLK 478
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN0_RXCLK 479
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN0_RXFCLK 480
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXFCLK 481
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 482
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN1_REFCLK 483
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN1_RXCLK 484
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN1_RXFCLK 485
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXFCLK 486
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 487
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN2_REFCLK 488
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN2_RXCLK 489
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN2_RXFCLK 490
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN2_TXFCLK 491
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN2_TXMCLK 492
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN3_REFCLK 493
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN3_RXCLK 494
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN3_RXFCLK 495
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN3_TXFCLK 496
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP2_LN3_TXMCLK 497
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN2_REFCLK 498
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN2_RXCLK 499
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN2_RXFCLK 500
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXFCLK 501
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 502
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN3_REFCLK 503
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN3_RXCLK 504
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN3_RXFCLK 505
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN3_TXFCLK 506
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_1_IP3_LN3_TXMCLK 507
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_CMN_REFCLK_M 508
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN0_REFCLK 509
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN0_RXCLK 510
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN0_RXFCLK 511
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN0_TXFCLK 512
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN0_TXMCLK 513
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN1_REFCLK 514
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN1_RXCLK 515
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN1_RXFCLK 516
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN1_TXFCLK 517
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN1_TXMCLK 518
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN2_REFCLK 519
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN2_RXCLK 520
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN2_RXFCLK 521
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN2_TXFCLK 522
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN2_TXMCLK 523
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN3_REFCLK 524
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN3_RXCLK 525
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN3_RXFCLK 526
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN3_TXFCLK 527
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP1_LN3_TXMCLK 528
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN2_REFCLK 529
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN2_RXCLK 530
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN2_RXFCLK 531
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN2_TXFCLK 532
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN2_TXMCLK 533
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN3_REFCLK 534
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN3_RXCLK 535
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN3_RXFCLK 536
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN3_TXFCLK 537
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_2_IP2_LN3_TXMCLK 538
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_CMN_REFCLK_M 539
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_CMN_REFCLK_P 540
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN0_REFCLK 541
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN0_RXCLK 542
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN0_RXFCLK 543
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN0_TXFCLK 544
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN0_TXMCLK 545
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN1_REFCLK 546
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN1_RXCLK 547
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN1_RXFCLK 548
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN1_TXFCLK 549
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN1_TXMCLK 550
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN2_REFCLK 551
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN2_RXCLK 552
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN2_RXFCLK 553
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN2_TXFCLK 554
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN2_TXMCLK 555
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN3_REFCLK 556
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN3_RXCLK 557
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN3_RXFCLK 558
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN3_TXFCLK 559
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP1_LN3_TXMCLK 560
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN0_REFCLK 561
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN0_RXCLK 562
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN0_RXFCLK 563
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN0_TXFCLK 564
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN0_TXMCLK 565
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN1_REFCLK 566
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN1_RXCLK 567
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN1_RXFCLK 568
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN1_TXFCLK 569
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN1_TXMCLK 570
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN2_REFCLK 571
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN2_RXCLK 572
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN2_RXFCLK 573
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN2_TXFCLK 574
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN2_TXMCLK 575
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN3_REFCLK 576
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN3_RXCLK 577
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN3_RXFCLK 578
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN3_TXFCLK 579
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP2_LN3_TXMCLK 580
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP3_LN3_REFCLK 581
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP3_LN3_RXCLK 582
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP3_LN3_RXFCLK 583
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP3_LN3_TXFCLK 584
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP3_LN3_TXMCLK 585
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN0_REFCLK 586
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN0_RXCLK 587
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN0_RXFCLK 588
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN0_TXFCLK 589
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN0_TXMCLK 590
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN1_REFCLK 591
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN1_RXCLK 592
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN1_RXFCLK 593
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN1_TXFCLK 594
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN1_TXMCLK 595
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN2_REFCLK 596
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN2_RXCLK 597
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN2_RXFCLK 598
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN2_TXFCLK 599
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN2_TXMCLK 600
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN3_REFCLK 601
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN3_RXCLK 602
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN3_RXFCLK 603
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN3_TXFCLK 604
#define CLK_J784S4_WIZ16B8M4CT3_MAIN_4_IP4_LN3_TXMCLK 605
#define CLK_J784S4_ATL_AWS_SEL_OUT0 606
#define CLK_J784S4_ATL_AWS_SEL_OUT1 607
#define CLK_J784S4_ATL_AWS_SEL_OUT2 608
#define CLK_J784S4_ATL_AWS_SEL_OUT3 609
#define CLK_J784S4_ATL_BWS_SEL_OUT0 610
#define CLK_J784S4_ATL_BWS_SEL_OUT1 611
#define CLK_J784S4_ATL_BWS_SEL_OUT2 612
#define CLK_J784S4_ATL_BWS_SEL_OUT3 613
#define CLK_J784S4_CPSW9_LN1_REFCLK_OUT0 614
#define CLK_J784S4_CPSW9_LN1_RXCLK_OUT0 615
#define CLK_J784S4_CPSW9_LN1_RXFCLK_OUT0 616
#define CLK_J784S4_CPSW9_LN1_TXFCLK_OUT0 617
#define CLK_J784S4_CPSW9_LN1_TXMCLK_OUT0 618
#define CLK_J784S4_CPSW9_LN2_REFCLK_OUT0 619
#define CLK_J784S4_CPSW9_LN2_RXCLK_OUT0 620
#define CLK_J784S4_CPSW9_LN2_RXFCLK_OUT0 621
#define CLK_J784S4_CPSW9_LN2_TXFCLK_OUT0 622
#define CLK_J784S4_CPSW9_LN2_TXMCLK_OUT0 623
#define CLK_J784S4_CPSW9_LN5_REFCLK_OUT0 624
#define CLK_J784S4_CPSW9_LN5_RXCLK_OUT0 625
#define CLK_J784S4_CPSW9_LN5_RXFCLK_OUT0 626
#define CLK_J784S4_CPSW9_LN5_TXFCLK_OUT0 627
#define CLK_J784S4_CPSW9_LN5_TXMCLK_OUT0 628
#define CLK_J784S4_CPSW9_LN6_REFCLK_OUT0 629
#define CLK_J784S4_CPSW9_LN6_RXCLK_OUT0 630
#define CLK_J784S4_CPSW9_LN6_RXFCLK_OUT0 631
#define CLK_J784S4_CPSW9_LN6_TXFCLK_OUT0 632
#define CLK_J784S4_CPSW9_LN6_TXMCLK_OUT0 633
#define CLK_J784S4_CPSW9_LN7_REFCLK_OUT0 634
#define CLK_J784S4_CPSW9_LN7_RXCLK_OUT0 635
#define CLK_J784S4_CPSW9_LN7_RXFCLK_OUT0 636
#define CLK_J784S4_CPSW9_LN7_TXFCLK_OUT0 637
#define CLK_J784S4_CPSW9_LN7_TXMCLK_OUT0 638
#define CLK_J784S4_CPSW9_LN8_REFCLK_OUT0 639
#define CLK_J784S4_CPSW9_LN8_RXCLK_OUT0 640
#define CLK_J784S4_CPSW9_LN8_RXFCLK_OUT0 641
#define CLK_J784S4_CPSW9_LN8_TXFCLK_OUT0 642
#define CLK_J784S4_CPSW9_LN8_TXMCLK_OUT0 643
#define CLK_J784S4_DPI1_CLKOUT_SEL_OUT0 644
#define CLK_J784S4_EMMCSD1_LB_CLKSEL_OUT0 645
#define CLK_J784S4_MAIN_PLL4_XREF_SEL_OUT0 646
#define CLK_J784S4_MAIN_TIMER16_AFS_SEL_OUT0 647
#define CLK_J784S4_MAIN_TIMER17_AFS_SEL_OUT0 648
#define CLK_J784S4_MAIN_TIMER18_AFS_SEL_OUT0 649
#define CLK_J784S4_MAIN_TIMER19_AFS_SEL_OUT0 650
#define CLK_J784S4_MCU_OBSCLK_OUT_OUT0 651
#define CLK_J784S4_SPI0_CLK_LPBK_MUX_OUT0 652
#define CLK_J784S4_SPI1_CLK_LPBK_MUX_OUT0 653
#define CLK_J784S4_SPI2_CLK_LPBK_MUX_OUT0 654
#define CLK_J784S4_SPI3_CLK_LPBK_MUX_OUT0 655
#define CLK_J784S4_SPI3_CLK_MUX_OUT0 656
#define CLK_J784S4_SPI5_CLK_LPBK_MUX_OUT0 657
#define CLK_J784S4_SPI6_CLK_LPBK_MUX_OUT0 658
#define CLK_J784S4_SPI7_CLK_LPBK_MUX_OUT0 659
#define CLK_J784S4_UFS_CLK_SEL_OUT0 660
#define CLK_J784S4_USB0_SERDES_REFCLK_MUX_OUT0 661
#define CLK_J784S4_USB0_SERDES_RXCLK_MUX_OUT0 662
#define CLK_J784S4_USB0_SERDES_RXFCLK_MUX_OUT0 663
#define CLK_J784S4_USB0_SERDES_TXFCLK_MUX_OUT0 664
#define CLK_J784S4_USB0_SERDES_TXMCLK_MUX_OUT0 665
#define CLK_J784S4_VUSR_LN0_REFCLK_OUT0 666
#define CLK_J784S4_VUSR_LN0_RXCLK_OUT0 667
#define CLK_J784S4_VUSR_LN0_RXFCLK_OUT0 668
#define CLK_J784S4_VUSR_LN0_TXFCLK_OUT0 669
#define CLK_J784S4_VUSR_LN0_TXMCLK_OUT0 670
#define CLK_J784S4_VUSR_LN1_REFCLK_OUT0 671
#define CLK_J784S4_VUSR_LN1_RXCLK_OUT0 672
#define CLK_J784S4_VUSR_LN1_RXFCLK_OUT0 673
#define CLK_J784S4_VUSR_LN1_TXFCLK_OUT0 674
#define CLK_J784S4_VUSR_LN1_TXMCLK_OUT0 675
#define CLK_J784S4_VUSR_LN2_REFCLK_OUT0 676
#define CLK_J784S4_VUSR_LN2_RXCLK_OUT0 677
#define CLK_J784S4_VUSR_LN2_RXFCLK_OUT0 678
#define CLK_J784S4_VUSR_LN2_TXFCLK_OUT0 679
#define CLK_J784S4_VUSR_LN2_TXMCLK_OUT0 680
#define CLK_J784S4_VUSR_LN3_REFCLK_OUT0 681
#define CLK_J784S4_VUSR_LN3_RXCLK_OUT0 682
#define CLK_J784S4_VUSR_LN3_RXFCLK_OUT0 683
#define CLK_J784S4_VUSR_LN3_TXFCLK_OUT0 684
#define CLK_J784S4_VUSR_LN3_TXMCLK_OUT0 685
#define CLK_J784S4_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 686
#define CLK_J784S4_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK 687
#define CLK_J784S4_HSDIV0_16FFT_MAIN_27_HSDIVOUT0_CLK 688
#define CLK_J784S4_HSDIV0_16FFT_MAIN_28_HSDIVOUT0_CLK 689
#define CLK_J784S4_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK 690
#define CLK_J784S4_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK 691
#define CLK_J784S4_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK 692
#define CLK_J784S4_HSDIV0_16FFT_MAIN_9_HSDIVOUT0_CLK 693
#define CLK_J784S4_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK 694
#define CLK_J784S4_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK 695
#define CLK_J784S4_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK 696
#define CLK_J784S4_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK 697
#define CLK_J784S4_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK 698
#define CLK_J784S4_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK 699
#define CLK_J784S4_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK 700
#define CLK_J784S4_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK 701
#define CLK_J784S4_HSDIV1_16FFT_MAIN_5_HSDIVOUT1_CLK 702
#define CLK_J784S4_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK 703
#define CLK_J784S4_HSDIV2_16FFT_MAIN_14_HSDIVOUT1_CLK 704
#define CLK_J784S4_HSDIV2_16FFT_MAIN_14_HSDIVOUT2_CLK 705
#define CLK_J784S4_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 706
#define CLK_J784S4_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 707
#define CLK_J784S4_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 708
#define CLK_J784S4_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 709
#define CLK_J784S4_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 710
#define CLK_J784S4_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 711
#define CLK_J784S4_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 712
#define CLK_J784S4_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 713
#define CLK_J784S4_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 714
#define CLK_J784S4_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 715
#define CLK_J784S4_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 716
#define CLK_J784S4_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK 717
#define CLK_J784S4_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 718
#define CLK_J784S4_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK 719
#define CLK_J784S4_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 720
#define CLK_J784S4_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK 721
#define CLK_J784S4_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 722
#define CLK_J784S4_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 723
#define CLK_J784S4_K3_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK 724
#define CLK_J784S4_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 725
#define CLK_J784S4_PLLFRACF2_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK 726
#define CLK_J784S4_CPSW0_CPTS_RCLK_SEL_OUT0 727
#define CLK_J784S4_DPHY_CLK_SEL_OUT0 728
#define CLK_J784S4_DPHY_CLK_SEL_OUT1 729
#define CLK_J784S4_DPI0_EXT_CLKSEL_OUT0 730
#define CLK_J784S4_DPI_1_PCLK_SEL_OUT0 731
#define CLK_J784S4_DPI_2_PCLK_SEL1_OUT0 732
#define CLK_J784S4_DPI_3_PCLK_SEL_OUT0 733
#define CLK_J784S4_EMMCSD_REFCLK_SEL_OUT0 734
#define CLK_J784S4_EMMCSD_REFCLK_SEL_OUT1 735
#define CLK_J784S4_GTC_CLK_MUX_OUT0 736
#define CLK_J784S4_MAIN_CPSW2_CPTS_CLK_MUX_OUT0 737
#define CLK_J784S4_MCAN_CLK_SEL_OUT0 738
#define CLK_J784S4_MCAN_CLK_SEL_OUT1 739
#define CLK_J784S4_MCAN_CLK_SEL_OUT10 740
#define CLK_J784S4_MCAN_CLK_SEL_OUT11 741
#define CLK_J784S4_MCAN_CLK_SEL_OUT12 742
#define CLK_J784S4_MCAN_CLK_SEL_OUT13 743
#define CLK_J784S4_MCAN_CLK_SEL_OUT14_0 744
#define CLK_J784S4_MCAN_CLK_SEL_OUT15_0 745
#define CLK_J784S4_MCAN_CLK_SEL_OUT16_0 746
#define CLK_J784S4_MCAN_CLK_SEL_OUT17_0 747
#define CLK_J784S4_MCAN_CLK_SEL_OUT2 748
#define CLK_J784S4_MCAN_CLK_SEL_OUT3 749
#define CLK_J784S4_MCAN_CLK_SEL_OUT4 750
#define CLK_J784S4_MCAN_CLK_SEL_OUT5 751
#define CLK_J784S4_MCAN_CLK_SEL_OUT6 752
#define CLK_J784S4_MCAN_CLK_SEL_OUT7 753
#define CLK_J784S4_MCAN_CLK_SEL_OUT8 754
#define CLK_J784S4_MCAN_CLK_SEL_OUT9 755
#define CLK_J784S4_NAVSS_CPTS_RCLK_SEL_OUT0 756
#define CLK_J784S4_PCIEN_CPTS_RCLK_MUX_OUT0 757
#define CLK_J784S4_PCIEN_CPTS_RCLK_MUX_OUT1 758
#define CLK_J784S4_PCIEN_CPTS_RCLK_MUX_OUT2 759
#define CLK_J784S4_PCIEN_CPTS_RCLK_MUX_OUT3 760
#define CLK_J784S4_SERDES0_CORE_REFCLK_OUT0 761
#define CLK_J784S4_SERDES1_CORE_REFCLK_OUT0 762
#define CLK_J784S4_SERDES2_CORE_REFCLK_OUT0 763
#define CLK_J784S4_SERDES4_CORE_REFCLK_OUT0 764
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 765
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 766
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 767
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 768
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 769
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 770
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 771
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT7 772
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT8 773
#define CLK_J784S4_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT9 774
#define CLK_J784S4_VPAC_CLK_SEL_OUT0 775
#define CLK_J784S4_GPMC_FCLK_SEL_OUT0 776
#define CLK_J784S4_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 777
#define CLK_J784S4_HSDIV2_16FFT_MAIN_4_HSDIVOUT1_CLK 778
#define CLK_J784S4_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 779
#define CLK_J784S4_OBSCLK0_MUX_OUT0 780
#define CLK_J784S4_ATL_PCLKMUX_OUT0 781
#define CLK_J784S4_DPI_0_PCLK_SEL_OUT0 782
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT0 783
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT1 784
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT10 785
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT11 786
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT12 787
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT13 788
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT14 789
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT15 790
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT16 791
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT17 792
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT18 793
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT19 794
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT2 795
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT3 796
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT4 797
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT5 798
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT6 799
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT7 800
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT8 801
#define CLK_J784S4_MAIN_TIMER_CLKSEL_OUT9 802
#define CLK_J784S4_MCASP_AHCLKO_OUT0 803
#define CLK_J784S4_MCASP_AHCLKO_OUT1 804
#define CLK_J784S4_MCASP_AUXCLK_SEL_OUT0 805
#define CLK_J784S4_MCASP_AUXCLK_SEL_OUT1 806
#define CLK_J784S4_MCASP_AUXCLK_SEL_OUT2 807
#define CLK_J784S4_MCASP_AUXCLK_SEL_OUT3 808
#define CLK_J784S4_MCASP_AUXCLK_SEL_OUT4 809
#define CLK_J784S4_TIMER11_CASCADE_OUT0 810
#define CLK_J784S4_TIMER13_CASCADE_OUT0 811
#define CLK_J784S4_TIMER15_CASCADE_OUT0 812
#define CLK_J784S4_TIMER1_CASCADE_OUT0 813
#define CLK_J784S4_TIMER3_CASCADE_OUT0 814
#define CLK_J784S4_TIMER5_CASCADE_OUT0 815
#define CLK_J784S4_TIMER7_CASCADE_OUT0 816
#define CLK_J784S4_TIMER9_CASCADE_OUT0 817
#define CLK_J784S4_OBSCLK0_DIV_OUT0 818
#define CLK_J784S4_MAIN_TIMER16_AFS_EN_OUT0 819
#define CLK_J784S4_MAIN_TIMER17_AFS_EN_OUT0 820
#define CLK_J784S4_MAIN_TIMER18_AFS_EN_OUT0 821
#define CLK_J784S4_MAIN_TIMER19_AFS_EN_OUT0 822
#define CLK_J784S4_TIMER17_CASCADE_OUT0 823
#define CLK_J784S4_TIMER19_CASCADE_OUT0 824
#define CLK_J784S4_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV24_CLK_CLK 825

#endif /* SOC_J784S4_CLK_IDS_H */
