0.7
2020.2
May 22 2024
19:03:11
D:/Code/FPGADesign/ComputerArchitecure/CA/CA.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/PC.sv,1734410432,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/alu_decoder.sv,,PC,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/alu.sv,1734297451,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/mips_top.sv,,alu,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/alu_decoder.sv,1734300683,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/register_file.sv,,alu_decoder,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/cla_32_bit.sv,1734289967,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/sign_extend.sv,,cla_32_bit,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/cla_4_bit.sv,1734289951,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/main_decoder.sv,,cla_4_bit,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/control_unit.sv,1734292765,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/PC.sv,,control_unit,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/data_memory.sv,1734445298,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/cla_4_bit.sv,,data_memory,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/instruction_memory.sv,1734412836,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/data_memory.sv,,instruction_memory,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/main_decoder.sv,1734412742,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/control_unit.sv,,main_decoder,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/mips_top.sv,1734302372,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/cla_32_bit.sv,,mips_top,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/decode_cycle.sv,1734412696,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/memory_cycle.sv,,decode_cycle,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/execute_cycle.sv,1734409214,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/writeback_cycle.sv,,execute_cycle,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/fetch_cycle.sv,1734412832,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/decode_cycle.sv,,fetch_cycle,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/hazard_unit.sv,1734445190,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/execute_cycle.sv,,hazard_unit,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/memory_cycle.sv,1734411191,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/alu.sv,,memory_cycle,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/pipelined_mips.sv,1734411687,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/hazard_unit.sv,,pipelined_mips,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/writeback_cycle.sv,1734387975,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/fetch_cycle.sv,,writeback_cycle,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/register_file.sv,1734414758,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/test_benches/carry_look_ahead_adder_32_bit_tb.sv,,register_file,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/sign_extend.sv,1734295934,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/instruction_memory.sv,,sign_extend,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/alu_tb.sv,1734297477,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/test_benches/instruction_memory_tb.sv,,alu_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/carry_look_ahead_adder_32_bit_tb.sv,1734293108,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/test_benches/fetch_cycle_tb.sv,,carry_look_ahead_adder_32_bit_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/carry_look_ahead_adder_4_bit_tb.sv,1734289973,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/test_benches/alu_tb.sv,,carry_look_ahead_adder_4_bit_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/fetch_cycle_tb.sv,1734385613,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/test_benches/carry_look_ahead_adder_4_bit_tb.sv,,fetch_cycle_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/instruction_memory_tb.sv,1734299647,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/test_benches/pipelined_mips_tb.sv,,instruction_memory_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/mips_top_tb.sv,1734296831,systemVerilog,,,,mips_tops_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/pipelined_mips_tb.sv,1734412543,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/test_benches/mips_top_tb.sv,,pipelined_mips_tb,,uvm,,,,,,
