INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:38:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.535ns period=7.070ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.535ns period=7.070ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.070ns  (clk rise@7.070ns - clk rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 2.187ns (33.712%)  route 4.300ns (66.288%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.553 - 7.070 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2306, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y121        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=54, routed)          0.431     1.193    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X23Y120        LUT5 (Prop_lut5_I0_O)        0.043     1.236 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.236    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.487 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.487    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.536 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.536    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X23Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.585 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.585    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X23Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.634 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.634    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.683 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.690    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.835 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=7, routed)           0.270     2.105    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X22Y125        LUT3 (Prop_lut3_I1_O)        0.120     2.225 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_5/O
                         net (fo=34, routed)          0.674     2.899    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_9
    SLICE_X36Y124        LUT6 (Prop_lut6_I2_O)        0.043     2.942 f  lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_5/O
                         net (fo=2, routed)           0.226     3.168    lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_5_n_0
    SLICE_X37Y125        LUT6 (Prop_lut6_I4_O)        0.043     3.211 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_24/O
                         net (fo=11, routed)          0.622     3.834    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]
    SLICE_X22Y125        LUT4 (Prop_lut4_I3_O)        0.043     3.877 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3/O
                         net (fo=5, routed)           0.273     4.150    lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3_n_0
    SLICE_X22Y129        LUT5 (Prop_lut5_I4_O)        0.043     4.193 f  lsq1/handshake_lsq_lsq1_core/excRt_c4_reg[1]_srl4_i_2/O
                         net (fo=4, routed)           0.230     4.423    lsq1/handshake_lsq_lsq1_core/dataReg_reg[30]
    SLICE_X22Y128        LUT5 (Prop_lut5_I3_O)        0.043     4.466 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.226     4.692    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X23Y130        LUT3 (Prop_lut3_I0_O)        0.043     4.735 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.735    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X23Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.922 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.922    addf0/operator/ltOp_carry__2_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.049 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.336     5.386    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X21Y131        LUT2 (Prop_lut2_I0_O)        0.136     5.522 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.522    addf0/operator/ps_c1_reg[3][0]
    SLICE_X21Y131        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.264     5.786 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.313     6.099    addf0/operator/RightShifterComponent/O[2]
    SLICE_X23Y132        LUT4 (Prop_lut4_I3_O)        0.120     6.219 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.194     6.413    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X21Y133        LUT5 (Prop_lut5_I0_O)        0.043     6.456 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.299     6.755    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X22Y136        LUT3 (Prop_lut3_I1_O)        0.043     6.798 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.197     6.995    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X20Y136        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.070     7.070 r  
                                                      0.000     7.070 r  clk (IN)
                         net (fo=2306, unset)         0.483     7.553    addf0/operator/RightShifterComponent/clk
    SLICE_X20Y136        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.553    
                         clock uncertainty           -0.035     7.517    
    SLICE_X20Y136        FDRE (Setup_fdre_C_R)       -0.271     7.246    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  0.251    




