# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LogicGates.srcs/sources_1/new/LogicGates.vhd" \
"../../../../LogicGates.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
