#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat May 26 21:02:09 2018
# Process ID: 14852
# Log file: H:/Vivado/VivadoProject/SingleCPU/SingleCPU.runs/synth_1/CPU.vds
# Journal file: H:/Vivado/VivadoProject/SingleCPU/SingleCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/SignZeroExtend.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/RegisterFile.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/PCPlus4.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/PC.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer4_32.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer2_5.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer2_32_5.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer2_32.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/J_Address.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/InstructMemory.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/DataMemory.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/ControlUnit.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/BranchPlus.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/ALU.v
#   H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/CPU.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/RegisterFile.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/PCPlus4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer4_32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer2_5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer2_32_5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer2_32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/J_Address.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/InstructMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/BranchPlus.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/CPU.v]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir H:/Vivado/VivadoProject/SingleCPU/SingleCPU.cache/wt [current_project]
# set_property parent.project_dir H:/Vivado/VivadoProject/SingleCPU [current_project]
# catch { write_hwdef -file CPU.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top CPU -part xc7a35tcpg236-1
Command: synth_design -top CPU -part xc7a35tcpg236-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 236.223 ; gain = 68.355
---------------------------------------------------------------------------------
