$date
	Fri Apr 25 22:37:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ifu_tb $end
$var wire 1 ! misaligned_exception_o $end
$var wire 64 " misaligned_addr_o [63:0] $end
$var wire 1 # inst_valid_o $end
$var wire 32 $ inst1_o [31:0] $end
$var wire 32 % inst0_o [31:0] $end
$var wire 1 & ifu_stall_o $end
$var wire 1 ' ifu_flush_o $end
$var wire 10 ( icache_index [9:0] $end
$var wire 64 ) icache_addr_o [63:0] $end
$var reg 64 * bpu_addr_i [63:0] $end
$var reg 1 + bpu_taken_i $end
$var reg 64 , bru_addr_i [63:0] $end
$var reg 1 - bru_miss_i $end
$var reg 1 . clk $end
$var reg 1 / exception_flush_i $end
$var reg 64 0 icache_data_i [63:0] $end
$var reg 1 1 icache_hit_i $end
$var reg 1 2 icache_ready_i $end
$var reg 1 3 icache_valid_i $end
$var reg 1 4 interrupt_stall_i $end
$var reg 1 5 iqueue_ready_i $end
$var reg 1 6 rst $end
$var integer 32 7 i [31:0] $end
$scope module u_IFU $end
$var wire 64 8 bpu_addr_i [63:0] $end
$var wire 1 + bpu_taken_i $end
$var wire 64 9 bru_addr_i [63:0] $end
$var wire 1 - bru_miss_i $end
$var wire 1 . clk $end
$var wire 1 / exception_flush_i $end
$var wire 64 : icache_addr_o [63:0] $end
$var wire 64 ; icache_data_i [63:0] $end
$var wire 1 1 icache_hit_i $end
$var wire 1 2 icache_ready_i $end
$var wire 1 3 icache_valid_i $end
$var wire 1 ' ifu_flush_o $end
$var wire 1 & ifu_stall_o $end
$var wire 1 < inst_valid_w $end
$var wire 1 5 instr_queue_ready_i $end
$var wire 1 4 interrupt_stall_i $end
$var wire 1 6 rst $end
$var wire 1 = stall_w $end
$var wire 64 > next_pc_w [63:0] $end
$var wire 1 ? misaligned_exception_w $end
$var wire 1 ! misaligned_exception_o $end
$var wire 64 @ misaligned_addr_w [63:0] $end
$var wire 64 A misaligned_addr_o [63:0] $end
$var wire 1 # inst_valid_o $end
$var wire 32 B inst1_w [31:0] $end
$var wire 32 C inst1_o [31:0] $end
$var wire 32 D inst0_w [31:0] $end
$var wire 32 E inst0_o [31:0] $end
$var wire 1 F flush_w $end
$var wire 1 G en $end
$var wire 64 H current_pc_w [63:0] $end
$scope module u_Instr_Align $end
$var wire 64 I bpu_addr_i [63:0] $end
$var wire 1 + bpu_taken_i $end
$var wire 64 J bru_addr_i [63:0] $end
$var wire 1 - bru_miss_i $end
$var wire 1 K pc_misaligned_w $end
$var wire 64 L pc_i [63:0] $end
$var wire 1 ? misaligned_exception $end
$var wire 64 M misaligned_addr [63:0] $end
$var wire 1 N bru_misaligned_w $end
$var wire 1 O bpu_misaligned_w $end
$upscope $end
$scope module u_PipelineControl $end
$var wire 1 - bru_miss_i $end
$var wire 1 / exception_flush_i $end
$var wire 1 F flush_o $end
$var wire 1 1 icache_hit_i $end
$var wire 1 2 icache_ready_i $end
$var wire 1 5 instr_queue_ready_i $end
$var wire 1 4 interrupt_stall_i $end
$var wire 1 = stall_o $end
$upscope $end
$scope module u_Std_sre_DFF_inst0 $end
$var wire 1 . clk $end
$var wire 32 P d [31:0] $end
$var wire 1 G en $end
$var wire 32 Q reset_value_w [31:0] $end
$var wire 1 6 rst $end
$var parameter 32 R DATA_WIDTH $end
$var parameter 32 S RESET_MODE $end
$var reg 32 T q [31:0] $end
$upscope $end
$scope module u_Std_sre_DFF_inst1 $end
$var wire 1 . clk $end
$var wire 32 U d [31:0] $end
$var wire 1 G en $end
$var wire 32 V reset_value_w [31:0] $end
$var wire 1 6 rst $end
$var parameter 32 W DATA_WIDTH $end
$var parameter 32 X RESET_MODE $end
$var reg 32 Y q [31:0] $end
$upscope $end
$scope module u_Std_sre_DFF_inst_valid $end
$var wire 1 . clk $end
$var wire 1 < d $end
$var wire 1 G en $end
$var wire 1 Z reset_value_w $end
$var wire 1 6 rst $end
$var parameter 32 [ DATA_WIDTH $end
$var parameter 32 \ RESET_MODE $end
$var reg 1 # q $end
$upscope $end
$scope module u_Std_sre_DFF_misaligned_addr $end
$var wire 1 . clk $end
$var wire 64 ] d [63:0] $end
$var wire 1 G en $end
$var wire 64 ^ reset_value_w [63:0] $end
$var wire 1 6 rst $end
$var parameter 32 _ DATA_WIDTH $end
$var parameter 32 ` RESET_MODE $end
$var reg 64 a q [63:0] $end
$upscope $end
$scope module u_Std_sre_DFF_misaligned_exception $end
$var wire 1 . clk $end
$var wire 1 ? d $end
$var wire 1 G en $end
$var wire 1 b reset_value_w $end
$var wire 1 6 rst $end
$var parameter 32 c DATA_WIDTH $end
$var parameter 32 d RESET_MODE $end
$var reg 1 ! q $end
$upscope $end
$scope module u_Std_sre_DFF_pc $end
$var wire 1 . clk $end
$var wire 64 e d [63:0] $end
$var wire 1 G en $end
$var wire 64 f reset_value_w [63:0] $end
$var wire 1 6 rst $end
$var parameter 32 g DATA_WIDTH $end
$var parameter 32 h RESET_MODE $end
$var reg 64 i q [63:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 h
b1000000 g
b1 d
b1 c
b1 `
b1000000 _
b1 \
b1 [
b1 X
b100000 W
b1 S
b100000 R
$end
#0
$dumpvars
bx i
b0 f
bx e
0b
bx a
b0 ^
bx ]
0Z
bx Y
b0 V
b0 U
bx T
b0 Q
b0 P
0O
0N
bx M
bx L
xK
b0 J
b0 I
bx H
0G
0F
bx E
b0 D
bx C
b0 B
bx A
bx @
x?
bx >
1=
0<
b0 ;
bx :
b0 9
b0 8
b1111111111 7
06
05
04
03
02
01
b0 0
0/
0.
0-
b0 ,
0+
b0 *
bx )
bx (
x'
1&
bx %
bx $
x#
bx "
x!
$end
#5000
0'
0?
b0 @
b0 M
b0 ]
0K
b1000 >
b1000 e
b0 (
b0 )
b0 :
b0 H
b0 L
b0 i
b0 %
b0 E
b0 T
b0 $
b0 C
b0 Y
0#
0!
b0 "
b0 A
b0 a
1.
#10000
1G
0&
0=
b10100000000000010010011 D
b10100000000000010010011 P
b101000000000000100010011 B
b101000000000000100010011 U
1<
b10100000000000010001001100000000010100000000000010010011 0
b10100000000000010001001100000000010100000000000010010011 ;
0.
15
12
13
11
16
#15000
b1000001000010001100011 D
b1000001000010001100011 P
b10011 B
b10011 U
b1000 @
b1000 M
b1000 ]
b10000 >
b10000 e
b1001100000000001000001000010001100011 0
b1001100000000001000001000010001100011 ;
b1 (
1#
b101000000000000100010011 $
b101000000000000100010011 C
b101000000000000100010011 Y
b10100000000000010010011 %
b10100000000000010010011 E
b10100000000000010010011 T
b1000 )
b1000 :
b1000 H
b1000 L
b1000 i
1.
#20000
0.
#25000
b1000001000000110110011 D
b1000001000000110110011 P
b1000000001000001000001000110011 B
b1000000001000001000001000110011 U
b10000 @
b10000 M
b10000 ]
b11000 >
b11000 e
b100000000100000100000100011001100000000001000001000000110110011 0
b100000000100000100000100011001100000000001000001000000110110011 ;
b10 (
b10000 )
b10000 :
b10000 H
b10000 L
b10000 i
b1000001000010001100011 %
b1000001000010001100011 E
b1000001000010001100011 T
b10011 $
b10011 C
b10011 Y
b1000 "
b1000 A
b1000 a
1.
#30000
b1000000000000 >
b1000000000000 e
b1000000000000 @
b1000000000000 M
b1000000000000 ]
0.
b1000000000000 *
b1000000000000 8
b1000000000000 I
1+
#35000
b10000000000000011101111 D
b10000000000000011101111 P
b10011 B
b10011 U
b1001100000000010000000000000011101111 0
b1001100000000010000000000000011101111 ;
b1000000000 (
b1000000000000 "
b1000000000000 A
b1000000000000 a
b1000000001000001000001000110011 $
b1000000001000001000001000110011 C
b1000000001000001000001000110011 Y
b1000001000000110110011 %
b1000001000000110110011 E
b1000001000000110110011 T
b1000000000000 )
b1000000000000 :
b1000000000000 H
b1000000000000 L
b1000000000000 i
1.
#40000
b1000000001000 >
b1000000001000 e
0.
0+
#45000
b10011 D
b10011 P
b1000000001000 @
b1000000001000 M
b1000000001000 ]
b1000000010000 >
b1000000010000 e
b1001100000000000000000000000000010011 0
b1001100000000000000000000000000010011 ;
b1000000001 (
b1000000001000 )
b1000000001000 :
b1000000001000 H
b1000000001000 L
b1000000001000 i
b10000000000000011101111 %
b10000000000000011101111 E
b10000000000000011101111 T
b10011 $
b10011 C
b10011 Y
1.
#50000
0<
1'
b10000000000000 >
b10000000000000 e
b10000000000000 @
b10000000000000 M
b10000000000000 ]
1F
0.
b10000000000000 ,
b10000000000000 9
b10000000000000 J
1-
#55000
b10100000000000010010011 D
b10100000000000010010011 P
b101000000000000100010011 B
b101000000000000100010011 U
b10100000000000010001001100000000010100000000000010010011 0
b10100000000000010001001100000000010100000000000010010011 ;
b0 (
b10000000000000 "
b10000000000000 A
b10000000000000 a
0#
b10011 %
b10011 E
b10011 T
b10000000000000 )
b10000000000000 :
b10000000000000 H
b10000000000000 L
b10000000000000 i
1.
#60000
1<
0'
b10000000001000 >
b10000000001000 e
0F
0.
0-
#65000
b1000001000010001100011 D
b1000001000010001100011 P
b10011 B
b10011 U
b10000000001000 @
b10000000001000 M
b10000000001000 ]
b10000000010000 >
b10000000010000 e
b1001100000000001000001000010001100011 0
b1001100000000001000001000010001100011 ;
b1 (
b10000000001000 )
b10000000001000 :
b10000000001000 H
b10000000001000 L
b10000000001000 i
b10100000000000010010011 %
b10100000000000010010011 E
b10100000000000010010011 T
b101000000000000100010011 $
b101000000000000100010011 C
b101000000000000100010011 Y
1#
1.
#70000
0<
1'
1?
b1000000000011 >
b1000000000011 e
b1000000000011 @
b1000000000011 M
b1000000000011 ]
1O
0.
b1000000000011 *
b1000000000011 8
b1000000000011 I
1+
#75000
b10000000000000011101111 D
b10000000000000011101111 P
1K
b1001100000000010000000000000011101111 0
b1001100000000010000000000000011101111 ;
b1000000000 (
b1000000000011 "
b1000000000011 A
b1000000000011 a
1!
0#
b10011 $
b10011 C
b10011 Y
b1000001000010001100011 %
b1000001000010001100011 E
b1000001000010001100011 T
b1000000000011 )
b1000000000011 :
b1000000000011 H
b1000000000011 L
b1000000000011 i
1.
#80000
b1000000001011 >
b1000000001011 e
0.
0+
#85000
b10011 D
b10011 P
b1000000001011 @
b1000000001011 M
b1000000001011 ]
b1000000010011 >
b1000000010011 e
b1001100000000000000000000000000010011 0
b1001100000000000000000000000000010011 ;
b1000000001 (
b1000000001011 )
b1000000001011 :
b1000000001011 H
b1000000001011 L
b1000000001011 i
b10000000000000011101111 %
b10000000000000011101111 E
b10000000000000011101111 T
1.
#90000
0G
1&
1=
b0 D
b0 P
b0 B
b0 U
b0 0
b0 ;
0.
01
#95000
1.
#100000
1G
0&
0=
b10011 D
b10011 P
b10011 B
b10011 U
b1001100000000000000000000000000010011 0
b1001100000000000000000000000000010011 ;
0.
11
#105000
b1000000010011 @
b1000000010011 M
b1000000010011 ]
b1000000011011 >
b1000000011011 e
b1000000010 (
b1000000010011 )
b1000000010011 :
b1000000010011 H
b1000000010011 L
b1000000010011 i
b10011 %
b10011 E
b10011 T
b1000000001011 "
b1000000001011 A
b1000000001011 a
1.
#110000
1F
0.
1/
#115000
b1000000011011 @
b1000000011011 M
b1000000011011 ]
b1000000100011 >
b1000000100011 e
b1000000011 (
b1000000010011 "
b1000000010011 A
b1000000010011 a
b1000000011011 )
b1000000011011 :
b1000000011011 H
b1000000011011 L
b1000000011011 i
1.
#120000
0F
0.
0/
#125000
b1000000100011 @
b1000000100011 M
b1000000100011 ]
b1000000101011 >
b1000000101011 e
b1000000100 (
b1000000100011 )
b1000000100011 :
b1000000100011 H
b1000000100011 L
b1000000100011 i
b1000000011011 "
b1000000011011 A
b1000000011011 a
1.
#130000
0G
1&
1=
0.
14
#135000
1.
#140000
1G
0&
0=
0.
04
#145000
b1000000101011 @
b1000000101011 M
b1000000101011 ]
b1000000110011 >
b1000000110011 e
b1000000101 (
b1000000101011 )
b1000000101011 :
b1000000101011 H
b1000000101011 L
b1000000101011 i
b1000000100011 "
b1000000100011 A
b1000000100011 a
1.
#150000
0.
#155000
b1000000110011 @
b1000000110011 M
b1000000110011 ]
b1000000111011 >
b1000000111011 e
b1000000110 (
b1000000101011 "
b1000000101011 A
b1000000101011 a
b1000000110011 )
b1000000110011 :
b1000000110011 H
b1000000110011 L
b1000000110011 i
1.
#160000
0.
#165000
b1000000111011 @
b1000000111011 M
b1000000111011 ]
b1000001000011 >
b1000001000011 e
b1000000111 (
b1000000111011 )
b1000000111011 :
b1000000111011 H
b1000000111011 L
b1000000111011 i
b1000000110011 "
b1000000110011 A
b1000000110011 a
1.
#170000
0.
#175000
b1000001000011 @
b1000001000011 M
b1000001000011 ]
b1000001001011 >
b1000001001011 e
b1000001000 (
b1000000111011 "
b1000000111011 A
b1000000111011 a
b1000001000011 )
b1000001000011 :
b1000001000011 H
b1000001000011 L
b1000001000011 i
1.
#180000
0.
#185000
b1000001001011 @
b1000001001011 M
b1000001001011 ]
b1000001010011 >
b1000001010011 e
b1000001001 (
b1000001001011 )
b1000001001011 :
b1000001001011 H
b1000001001011 L
b1000001001011 i
b1000001000011 "
b1000001000011 A
b1000001000011 a
1.
#190000
0.
#195000
b1000001010011 @
b1000001010011 M
b1000001010011 ]
b1000001011011 >
b1000001011011 e
b1000001010 (
b1000001001011 "
b1000001001011 A
b1000001001011 a
b1000001010011 )
b1000001010011 :
b1000001010011 H
b1000001010011 L
b1000001010011 i
1.
#200000
0.
#205000
b1000001011011 @
b1000001011011 M
b1000001011011 ]
b1000001100011 >
b1000001100011 e
b1000001011 (
b1000001011011 )
b1000001011011 :
b1000001011011 H
b1000001011011 L
b1000001011011 i
b1000001010011 "
b1000001010011 A
b1000001010011 a
1.
#210000
0.
#215000
b1000001100011 @
b1000001100011 M
b1000001100011 ]
b1000001101011 >
b1000001101011 e
b1000001100 (
b1000001011011 "
b1000001011011 A
b1000001011011 a
b1000001100011 )
b1000001100011 :
b1000001100011 H
b1000001100011 L
b1000001100011 i
1.
#220000
0.
#225000
b1000001101011 @
b1000001101011 M
b1000001101011 ]
b1000001110011 >
b1000001110011 e
b1000001101 (
b1000001101011 )
b1000001101011 :
b1000001101011 H
b1000001101011 L
b1000001101011 i
b1000001100011 "
b1000001100011 A
b1000001100011 a
1.
#230000
0.
#235000
b1000001110011 @
b1000001110011 M
b1000001110011 ]
b1000001111011 >
b1000001111011 e
b1000001110 (
b1000001101011 "
b1000001101011 A
b1000001101011 a
b1000001110011 )
b1000001110011 :
b1000001110011 H
b1000001110011 L
b1000001110011 i
1.
#240000
0.
#245000
b1000001111011 @
b1000001111011 M
b1000001111011 ]
b1000010000011 >
b1000010000011 e
b1000001111 (
b1000001111011 )
b1000001111011 :
b1000001111011 H
b1000001111011 L
b1000001111011 i
b1000001110011 "
b1000001110011 A
b1000001110011 a
1.
#250000
0.
