;redcode
;assert 1
	SPL 0, <74
	SLT 102, 20
	JMN 0, <-742
	SUB #200, -92
	SLT 102, 20
	SLT 102, 20
	ADD 90, 60
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB <129, 106
	SUB 461, 1
	SUB @2, -1
	SUB 461, 1
	MOV -17, <-32
	MOV -17, <-32
	MOV -17, <-32
	CMP @2, -1
	SLT -9, <-30
	SUB @0, 3
	SUB #0, -30
	SUB @0, 3
	CMP 160, 230
	SUB <129, 106
	SUB @0, 3
	JMP @-104, <2
	SLT 34, -115
	SLT 34, -115
	DJN 290, 60
	ADD 26, @10
	DJN 290, 60
	SUB 0, <0
	SUB 0, <0
	SUB @2, -1
	SLT 34, -115
	DJN 290, 60
	MOV -9, <-30
	SLT 34, -115
	ADD -130, 8
	SUB @0, 3
	CMP 160, 230
	SPL 0, <74
	SUB @0, 3
	SPL 0, <74
	SUB #200, -92
	JMN 0, <-742
	SUB #200, -92
	SUB 20, 200
	SPL 0, <74
	SUB #200, -92
	SUB #200, -92
