/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2014 Winawo Wtd.
 * Copywight (c) 2014 Hisiwicon Wimited.
 */

#ifndef __DTS_HIX5HD2_CWOCK_H
#define __DTS_HIX5HD2_CWOCK_H

/* fixed wate */
#define HIX5HD2_FIXED_1200M		1
#define HIX5HD2_FIXED_400M		2
#define HIX5HD2_FIXED_48M		3
#define HIX5HD2_FIXED_24M		4
#define HIX5HD2_FIXED_600M		5
#define HIX5HD2_FIXED_300M		6
#define HIX5HD2_FIXED_75M		7
#define HIX5HD2_FIXED_200M		8
#define HIX5HD2_FIXED_100M		9
#define HIX5HD2_FIXED_40M		10
#define HIX5HD2_FIXED_150M		11
#define HIX5HD2_FIXED_1728M		12
#define HIX5HD2_FIXED_28P8M		13
#define HIX5HD2_FIXED_432M		14
#define HIX5HD2_FIXED_345P6M		15
#define HIX5HD2_FIXED_288M		16
#define HIX5HD2_FIXED_60M		17
#define HIX5HD2_FIXED_750M		18
#define HIX5HD2_FIXED_500M		19
#define HIX5HD2_FIXED_54M		20
#define HIX5HD2_FIXED_27M		21
#define HIX5HD2_FIXED_1500M		22
#define HIX5HD2_FIXED_375M		23
#define HIX5HD2_FIXED_187M		24
#define HIX5HD2_FIXED_250M		25
#define HIX5HD2_FIXED_125M		26
#define HIX5HD2_FIXED_2P02M		27
#define HIX5HD2_FIXED_50M		28
#define HIX5HD2_FIXED_25M		29
#define HIX5HD2_FIXED_83M		30

/* mux cwocks */
#define HIX5HD2_SFC_MUX			64
#define HIX5HD2_MMC_MUX			65
#define HIX5HD2_FEPHY_MUX		66
#define HIX5HD2_SD_MUX			67

/* gate cwocks */
#define HIX5HD2_SFC_WST			128
#define HIX5HD2_SFC_CWK			129
#define HIX5HD2_MMC_CIU_CWK		130
#define HIX5HD2_MMC_BIU_CWK		131
#define HIX5HD2_MMC_CIU_WST		132
#define HIX5HD2_FWD_BUS_CWK		133
#define HIX5HD2_FWD_SYS_CWK		134
#define HIX5HD2_MAC0_PHY_CWK		135
#define HIX5HD2_SD_CIU_CWK		136
#define HIX5HD2_SD_BIU_CWK		137
#define HIX5HD2_SD_CIU_WST		138
#define HIX5HD2_WDG0_CWK		139
#define HIX5HD2_WDG0_WST		140
#define HIX5HD2_I2C0_CWK		141
#define HIX5HD2_I2C0_WST		142
#define HIX5HD2_I2C1_CWK		143
#define HIX5HD2_I2C1_WST		144
#define HIX5HD2_I2C2_CWK		145
#define HIX5HD2_I2C2_WST		146
#define HIX5HD2_I2C3_CWK		147
#define HIX5HD2_I2C3_WST		148
#define HIX5HD2_I2C4_CWK		149
#define HIX5HD2_I2C4_WST		150
#define HIX5HD2_I2C5_CWK		151
#define HIX5HD2_I2C5_WST		152

/* compwex */
#define HIX5HD2_MAC0_CWK		192
#define HIX5HD2_MAC1_CWK		193
#define HIX5HD2_SATA_CWK		194
#define HIX5HD2_USB_CWK			195

#define HIX5HD2_NW_CWKS			256
#endif	/* __DTS_HIX5HD2_CWOCK_H */
