
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.64

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_SDFFE_PN1P_/CK (DFF_X1)
     3    2.66    0.01    0.09    0.09 ^ counter_reg[3]$_SDFFE_PN1P_/Q (DFF_X1)
                                         count[3] (net)
                  0.01    0.00    0.09 ^ _37_/A1 (NOR2_X1)
     1    2.70    0.01    0.01    0.10 v _37_/ZN (NOR2_X1)
                                         _17_ (net)
                  0.01    0.00    0.10 v _41_/B1 (OAI21_X2)
     1    1.14    0.01    0.02    0.12 ^ _41_/ZN (OAI21_X2)
                                         _05_ (net)
                  0.01    0.00    0.12 ^ counter_reg[3]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[3]$_SDFFE_PN1P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: counter_reg[3]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _25_/A (BUF_X4)
     4    7.68    0.01    0.02    0.22 ^ _25_/Z (BUF_X4)
                                         _08_ (net)
                  0.01    0.00    0.22 ^ _39_/S (MUX2_X1)
     1    3.18    0.01    0.06    0.28 v _39_/Z (MUX2_X1)
                                         _19_ (net)
                  0.01    0.00    0.28 v _40_/A2 (NOR2_X2)
     1    3.33    0.02    0.03    0.31 ^ _40_/ZN (NOR2_X2)
                                         _20_ (net)
                  0.02    0.00    0.31 ^ _41_/B2 (OAI21_X2)
     1    1.06    0.01    0.02    0.32 v _41_/ZN (OAI21_X2)
                                         _05_ (net)
                  0.01    0.00    0.32 v counter_reg[3]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[3]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: counter_reg[3]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _25_/A (BUF_X4)
     4    7.68    0.01    0.02    0.22 ^ _25_/Z (BUF_X4)
                                         _08_ (net)
                  0.01    0.00    0.22 ^ _39_/S (MUX2_X1)
     1    3.18    0.01    0.06    0.28 v _39_/Z (MUX2_X1)
                                         _19_ (net)
                  0.01    0.00    0.28 v _40_/A2 (NOR2_X2)
     1    3.33    0.02    0.03    0.31 ^ _40_/ZN (NOR2_X2)
                                         _20_ (net)
                  0.02    0.00    0.31 ^ _41_/B2 (OAI21_X2)
     1    1.06    0.01    0.02    0.32 v _41_/ZN (OAI21_X2)
                                         _05_ (net)
                  0.01    0.00    0.32 v counter_reg[3]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[3]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.50e-05   1.11e-06   3.14e-07   2.65e-05  68.5%
Combinational          7.39e-06   4.15e-06   6.29e-07   1.22e-05  31.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.24e-05   5.26e-06   9.43e-07   3.86e-05 100.0%
                          83.9%      13.6%       2.4%
