// Seed: 1311740662
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    output tri1 id_7,
    output tri0 id_8,
    output wor id_9,
    input supply0 id_10
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3
);
  wire id_5;
  module_0(
      id_0, id_3, id_2, id_3, id_3, id_1, id_3, id_0, id_0, id_2, id_1
  ); id_6(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(1 | id_0 | 1 | 1), .id_4(id_0), .id_5()
  );
endmodule
