<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMISelDAGToDAG.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMISelDAGToDAG.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMISelDAGToDAG_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMISelDAGToDAG.cpp - A dag to dag inst selector for ARM ----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines an instruction selector for the ARM target.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARM_8h.html">ARM.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMTargetMachine_8h.html">ARMTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMAddressingModes_8h.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Utils_2ARMBaseInfo_8h.html">Utils/ARMBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringSwitch_8h.html">llvm/ADT/StringSwitch.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGISel_8h.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DerivedTypes_8h.html">llvm/IR/DerivedTypes.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Intrinsics_8h.html">llvm/IR/Intrinsics.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsARM.h&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   40</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;arm-isel&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<a class="code" href="ARMISelDAGToDAG_8cpp.html#a775cda86be29a0e990bbeb92f84f57bb">DisableShifterOp</a>(<span class="stringliteral">&quot;disable-shifter-op&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable isel of shifter-op&quot;</span>),</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//===--------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/// ARMDAGToDAGISel - ARM specific code to select ARM machine</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/// instructions for SelectionDAG operations.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span><span class="keyword">namespace </span>{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">class </span>ARMDAGToDAGISel : <span class="keyword">public</span> <a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> {<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// Subtarget - Keep a pointer to the ARMSubtarget around so that we can</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// make the right decision when generating code for different targets.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">explicit</span> ARMDAGToDAGISel(<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html">ARMBaseTargetMachine</a> &amp;tm, <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      : <a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a>(tm, OptLevel) {}</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> override </span>{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">// Reset the subtarget each time through.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    Subtarget = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="classllvm_1_1SelectionDAGISel.html#ac30dbb7b3dc79c161319d6569934614c">SelectionDAGISel::runOnMachineFunction</a>(MF);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="stringliteral">&quot;ARM Instruction Selection&quot;</span>; }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">void</span> PreprocessISelDAG() <span class="keyword">override</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// getI32Imm - Return a target constant of type i32 with the specified</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// value.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getI32Imm(<span class="keywordtype">unsigned</span> Imm, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getTargetConstant(Imm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span> hasNoVMLxHazardUse(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordtype">bool</span> isShifterOpProfitable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Shift,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                             <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal, <span class="keywordtype">unsigned</span> ShAmt);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordtype">bool</span> SelectRegShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;A,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                               <span class="keywordtype">bool</span> CheckProfitability = <span class="keyword">true</span>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">bool</span> SelectImmShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;A,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> CheckProfitability = <span class="keyword">true</span>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> SelectShiftRegShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;A,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">// Don&#39;t apply the profitability check</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">return</span> SelectRegShifterOperand(N, A, B, C, <span class="keyword">false</span>);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">bool</span> SelectShiftImmShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;A,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// Don&#39;t apply the profitability check</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> SelectImmShifterOperand(N, A, B, <span class="keyword">false</span>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">bool</span> SelectAddLikeOr(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Parent, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Out);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModeImm12(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordtype">bool</span> SelectLdStSOReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">bool</span> SelectCMOVPred(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Pred, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    Pred = CurDAG-&gt;getTargetConstant(CN-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    Reg = CurDAG-&gt;getRegister(ARM::CPSR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode2OffsetReg(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode2OffsetImm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode2OffsetImmPre(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">bool</span> SelectAddrOffsetNone(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode3(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode3Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordtype">bool</span> IsAddressingMode5(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">bool</span> FP16);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode5(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode5FP16(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode6(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Parent, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Addr,<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="structllvm_1_1Align.html">Align</a>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">bool</span> SelectAddrMode6Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">bool</span> SelectAddrModePC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Label);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Thumb Addressing Modes:</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeRR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeRRSext(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeImm5S(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <span class="keywordtype">unsigned</span> Scale, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeImm5S1(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeImm5S2(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeImm5S4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordtype">bool</span> SelectThumbAddrModeSP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordtype">bool</span> SelectTAddrModeImm7(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// Thumb 2 Addressing Modes:</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeImm12(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeImm8(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeImm8Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeImm7Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeImm7Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                  <span class="keywordtype">unsigned</span> Shift);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeImm7(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeSoReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffReg, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShImm);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">bool</span> SelectT2AddrModeExclusive(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">int</span> Min, <span class="keywordtype">int</span> Max&gt;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordtype">bool</span> SelectImmediateInRange(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">bool</span> is_so_imm(<span class="keywordtype">unsigned</span> Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f3447f06da0010c13eeb865004f71ca">ARM_AM::getSOImmVal</a>(Imm) != -1;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">bool</span> is_so_imm_not(<span class="keywordtype">unsigned</span> Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f3447f06da0010c13eeb865004f71ca">ARM_AM::getSOImmVal</a>(~Imm) != -1;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">bool</span> is_t2_so_imm(<span class="keywordtype">unsigned</span> Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a3d6b5f20dd274d971ef924f3e2a29d1a">ARM_AM::getT2SOImmVal</a>(Imm) != -1;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">bool</span> is_t2_so_imm_not(<span class="keywordtype">unsigned</span> Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a3d6b5f20dd274d971ef924f3e2a29d1a">ARM_AM::getT2SOImmVal</a>(~Imm) != -1;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// Include the pieces autogenerated from the target description.</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#include &quot;ARMGenDAGISel.inc&quot;</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">void</span> transferMemOperands(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Src, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Dst);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// Indexed (pre/post inc/dec) load matching code for ARM.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> tryARMIndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordtype">bool</span> tryT1IndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">bool</span> tryT2IndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">bool</span> tryMVEIndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /// SelectVLD - Select NEON load intrinsics.  NumVecs should be</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  /// 1, 2, 3 or 4.  The opcode arrays specify the instructions used for</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  /// loads of D registers and even subregs and odd subregs of Q registers.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  /// For NumVecs &lt;= 2, QOpcodes1 is not used.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectVLD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *DOpcodes, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes0,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes1);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// SelectVST - Select NEON store intrinsics.  NumVecs should</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// be 1, 2, 3 or 4.  The opcode arrays specify the instructions used for</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  /// stores of D registers and even subregs and odd subregs of Q registers.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// For NumVecs &lt;= 2, QOpcodes1 is not used.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectVST(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *DOpcodes, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes0,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes1);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  /// SelectVLDSTLane - Select NEON load/store lane intrinsics.  NumVecs should</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// be 2, 3 or 4.  The opcode arrays specify the instructions used for</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  /// load/store of D registers and Q registers.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectVLDSTLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsLoad, <span class="keywordtype">bool</span> isUpdating,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                       <span class="keywordtype">unsigned</span> NumVecs, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *DOpcodes,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// Helper functions for setting up clusters of MVE predication operands.</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> SDValueVector&gt;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordtype">void</span> AddMVEPredicateToOps(SDValueVector &amp;Ops, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredicateMask);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> SDValueVector&gt;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordtype">void</span> AddMVEPredicateToOps(SDValueVector &amp;Ops, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredicateMask, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inactive);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> SDValueVector&gt;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordtype">void</span> AddEmptyMVEPredicateToOps(SDValueVector &amp;Ops, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> SDValueVector&gt;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordtype">void</span> AddEmptyMVEPredicateToOps(SDValueVector &amp;Ops, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc, <a class="code" href="structllvm_1_1EVT.html">EVT</a> InactiveTy);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// SelectMVE_WB - Select MVE writeback load/store intrinsics.</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectMVE_WB(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *Opcodes, <span class="keywordtype">bool</span> Predicated);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  /// SelectMVE_LongShift - Select MVE 64-bit scalar shift intrinsics.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectMVE_LongShift(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classuint16__t.html">uint16_t</a> Opcode, <span class="keywordtype">bool</span> Immediate,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                           <span class="keywordtype">bool</span> HasSaturationOperand);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// SelectMVE_VADCSBC - Select MVE vector add/sub-with-carry intrinsics.</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectMVE_VADCSBC(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classuint16__t.html">uint16_t</a> OpcodeWithCarry,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                         <a class="code" href="classuint16__t.html">uint16_t</a> OpcodeWithNoCarry, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a>, <span class="keywordtype">bool</span> Predicated);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// Select long MVE vector reductions with two vector operands</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  /// Stride is the number of vector element widths the instruction can operate</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// on:</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// 2 for long non-rounding variants, vml{a,s}ldav[a][x]: [i16, i32]</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// 1 for long rounding variants: vrml{a,s}ldavh[a][x]: [i32]</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// Stride is used when addressing the OpcodesS array which contains multiple</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// opcodes for each element width.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// TySize is the index into the list of element types listed above</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectBaseMVE_VMLLDAV(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> Predicated,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesS, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesU,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                             <span class="keywordtype">size_t</span> Stride, <span class="keywordtype">size_t</span> TySize);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">  /// Select a 64-bit MVE vector reduction with two vector operands</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// arm_mve_vmlldava_[predicated]</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectMVE_VMLLDAV(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> Predicated, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesS,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesU);<span class="comment"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// Select a 72-bit MVE vector rounding reduction with two vector operands</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// int_arm_mve_vrmlldavha[_predicated]</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectMVE_VRMLLDAVH(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> Predicated, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesS,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesU);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  /// SelectMVE_VLD - Select MVE interleaving load intrinsics. NumVecs</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  /// should be 2 or 4. The opcode array specifies the instructions</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// used for 8, 16 and 32-bit lane sizes respectively, and each</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// pointer points to a set of NumVecs sub-opcodes used for the</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  /// different stages (e.g. VLD20 versus VLD21) of each load family.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectMVE_VLD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *<span class="keyword">const</span> *Opcodes);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// SelectVLDDup - Select NEON load-duplicate intrinsics.  NumVecs</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// should be 1, 2, 3 or 4.  The opcode array specifies the instructions used</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// for loading D registers.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> SelectVLDDup(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsIntrinsic, <span class="keywordtype">bool</span> isUpdating,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                    <span class="keywordtype">unsigned</span> NumVecs, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *DOpcodes,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes0 = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes1 = <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// Try to select SBFX/UBFX instructions for ARM.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> tryV6T2BitfieldExtractOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isSigned);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// Select special operations if node forms integer ABS pattern</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordtype">bool</span> tryABSOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordtype">bool</span> tryReadRegister(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordtype">bool</span> tryWriteRegister(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordtype">bool</span> tryInlineAsm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordtype">void</span> SelectCMPZ(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> &amp;SwitchEQNEToPLMI);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">void</span> SelectCMP_SWAP(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// SelectInlineAsmMemoryOperand - Implement addressing mode selection for</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// inline asm expressions.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> SelectInlineAsmMemoryOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keywordtype">unsigned</span> ConstraintID,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;OutOps) <span class="keyword">override</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="comment">// Form pairs of consecutive R, S, D, or Q registers.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createSRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createDRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createQRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">// Form sequences of 4 consecutive S, D, or Q registers.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createQuadSRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createQuadDRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *createQuadQRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="comment">// Get the alignment operand for a NEON VLD or VST instruction.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GetVLDSTAlign(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="structllvm_1_1Align.html">Align</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                        <span class="keywordtype">bool</span> is64BitVector);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// Checks if N is a multiplication by a constant where we can extract out a</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  /// power of two from the constant so that it can be used in a shift, but only</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  /// if it simplifies the materialization of the constant. Returns true if it</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">  /// is, and assigns to PowerOfTwo the power of two that should be extracted</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  /// out and to NewMulConst the new constant to be multiplied by.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> canExtractShiftFromMul(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;N, <span class="keywordtype">unsigned</span> MaxShift,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;PowerOfTwo, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewMulConst) <span class="keyword">const</span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// Replace N with M in CurDAG, in a way that also ensures that M gets</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  /// selected when N would have been selected.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> replaceDAGValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> M);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;};</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;}</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/// isInt32Immediate - This method tests to see if the node is a 32-bit constant</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/// operand. If so Imm will receive the 32-bit value.</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">  328</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;Imm) {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a> &amp;&amp; N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    Imm = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getZExtValue();</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// isInt32Immediate - This method tests to see if a constant operand.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// If so Imm will receive the 32 bit value.</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ace33718e35b67e1af759c3ec4c8f8443">  338</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> &amp;Imm) {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), Imm);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;}</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">// isOpcWithIntImmediate - This method tests to see if the node is a specific</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">// opcode and that it has a immediate integer right operand.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// If so Imm will receive the 32 bit value.</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">  345</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span>&amp; Imm) {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">return</span> N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == Opc &amp;&amp;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;         <a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), Imm);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/// Check whether a particular node is a constant value representable as</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/// (N * Scale) where (N in [\p RangeMin, \p RangeMax).</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/// \param ScaledConstant [out] - On success, the pre-scaled constant value.</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">  354</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Node, <span class="keywordtype">int</span> Scale,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                    <span class="keywordtype">int</span> RangeMin, <span class="keywordtype">int</span> RangeMax,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                    <span class="keywordtype">int</span> &amp;ScaledConstant) {</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Scale &gt; 0 &amp;&amp; <span class="stringliteral">&quot;Invalid scale!&quot;</span>);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">// Check that this is a constant.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Node);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">if</span> (!C)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  ScaledConstant = (int) C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">if</span> ((ScaledConstant % Scale) != 0)</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  ScaledConstant /= Scale;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">return</span> ScaledConstant &gt;= RangeMin &amp;&amp; ScaledConstant &lt; RangeMax;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::PreprocessISelDAG() {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#ae9b7a94d4fd590c312063ba16b72c8a5">hasV6T2Ops</a>())</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordtype">bool</span> isThumb2 = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>();</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ilist__iterator.html">SelectionDAG::allnodes_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = CurDAG-&gt;allnodes_begin(),</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;       <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = CurDAG-&gt;allnodes_end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ) {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++; <span class="comment">// Preincrement iterator to avoid invalidation issues.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="comment">// Look for (add X1, (and (srl X2, c1), c2)) where c2 is constant with</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">// leading zeros, followed by consecutive set bits, followed by 1 or 2</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="comment">// trailing zeros, e.g. 1020.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="comment">// Transform the expression to</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="comment">// (add X1, (shl (and (srl X2, c1), (c2&gt;&gt;tz)), tz)) where tz is the number</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="comment">// of trailing zeros of c2. The left shift would be folded as an shifter</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="comment">// operand of &#39;add&#39; and the &#39;and&#39; and &#39;srl&#39; would become a bits extraction</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">// node (UBFX).</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordtype">unsigned</span> And_imm = 0;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N1.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, And_imm)) {</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, And_imm))</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(N0, N1);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    }</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">if</span> (!And_imm)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// Check if the AND mask is an immediate of the form: 000.....1111111100</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordtype">unsigned</span> TZ = <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(And_imm);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordflow">if</span> (TZ != 1 &amp;&amp; TZ != 2)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      <span class="comment">// Be conservative here. Shifter operands aren&#39;t always free. e.g. On</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="comment">// Swift, left shifter operand of 1 / 2 for free but others are not.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      <span class="comment">// e.g.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <span class="comment">//  ubfx   r3, r1, #16, #8</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <span class="comment">//  ldr.w  r3, [r0, r3, lsl #2]</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <span class="comment">// vs.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      <span class="comment">//  mov.w  r9, #1020</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="comment">//  and.w  r2, r9, r1, lsr #14</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <span class="comment">//  ldr    r2, [r0, r2]</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    And_imm &gt;&gt;= TZ;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">if</span> (And_imm &amp; (And_imm + 1))</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">// Look for (and (srl X, c1), c2).</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Srl = N1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordtype">unsigned</span> Srl_imm = 0;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(Srl.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, Srl_imm) ||</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        (Srl_imm &lt;= 2))</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="comment">// Make sure first operand is not a shifter operand which would prevent</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">// folding of the left shift.</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CPTmp0;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CPTmp1;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CPTmp2;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordflow">if</span> (isThumb2) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="keywordflow">if</span> (SelectImmShifterOperand(N0, CPTmp0, CPTmp1))</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <span class="keywordflow">if</span> (SelectImmShifterOperand(N0, CPTmp0, CPTmp1) ||</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;          SelectRegShifterOperand(N0, CPTmp0, CPTmp1, CPTmp2))</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">// Now make the transformation.</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    Srl = CurDAG-&gt;getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Srl), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                          Srl.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                          CurDAG-&gt;getConstant(Srl_imm + TZ, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Srl),</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                              <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    N1 = CurDAG-&gt;getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N1), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                         Srl,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                         CurDAG-&gt;getConstant(And_imm, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Srl), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    N1 = CurDAG-&gt;getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N1), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                         N1, CurDAG-&gt;getConstant(TZ, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Srl), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    CurDAG-&gt;UpdateNodeOperands(N, N0, N1);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  }</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/// hasNoVMLxHazardUse - Return true if it&#39;s desirable to select a FP MLA / MLS</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/// node. VFP / NEON fp VMLA / VMLS instructions have special RAW hazards (at</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/// least on current ARM implementations) which should be avoidded.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMDAGToDAGISel::hasNoVMLxHazardUse(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">if</span> (OptLevel == <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#aaef1b8b541b2589fe6bc57f84dd5c9f5">hasVMLxHazards</a>())</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordflow">if</span> (!N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>())</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1Use.html">Use</a> = *N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>();</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">if</span> (Use-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">if</span> (Use-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>()) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        CurDAG-&gt;getSubtarget().getInstrInfo());</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = TII-&gt;get(Use-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>());</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">if</span> (MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">mayStore</a>())</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>();</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">if</span> (Opcode == ARM::VMOVRS || Opcode == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f93dc1b4123a3d49e2a544960758ef1">ARM::VMOVRRD</a>)</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">// vmlx feeding into another vmlx. We actually want to unfold</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">// the use later in the MLxExpansion pass. e.g.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">// vmla</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">// vmla (stall 8 cycles)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">// vmul (5 cycles)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">// vadd (5 cycles)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="comment">// vmla</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="comment">// This adds up to about 18 - 19 cycles.</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="comment">// vmla</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="comment">// vmul (stall 4 cycles)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="comment">// vadd adds up to about 14 cycles.</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">return</span> TII-&gt;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">isFpMLxInstruction</a>(Opcode);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;}</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::isShifterOpProfitable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Shift,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                            <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal,</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                            <span class="keywordtype">unsigned</span> ShAmt) {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a60117a5fbb52ea9f70b5015e7740f7ca">isLikeA9</a>() &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a0eef6de6958d76e6b151164c5b419650">isSwift</a>())</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">if</span> (Shift.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="comment">// R &lt;&lt; 2 is free.</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">return</span> ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a> &amp;&amp;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;         (ShAmt == 2 || (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a0eef6de6958d76e6b151164c5b419650">isSwift</a>() &amp;&amp; ShAmt == 1));</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;}</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::canExtractShiftFromMul(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;N,</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                                             <span class="keywordtype">unsigned</span> MaxShift,</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                                             <span class="keywordtype">unsigned</span> &amp;PowerOfTwo,</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;NewMulConst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MaxShift &gt; 0);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="comment">// If the multiply is used in more than one place then changing the constant</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="comment">// will make other uses incorrect, so don&#39;t.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">if</span> (!N.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="comment">// Check if the multiply is by a constant</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *MulConst = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">if</span> (!MulConst) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="comment">// If the constant is used in more than one place then modifying it will mean</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="comment">// we need to materialize two constants instead of one, which is a bad idea.</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordflow">if</span> (!MulConst-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordtype">unsigned</span> MulConstVal = MulConst-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">if</span> (MulConstVal == 0) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="comment">// Find the largest power of 2 that MulConstVal is a multiple of</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  PowerOfTwo = MaxShift;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">while</span> ((MulConstVal % (1 &lt;&lt; PowerOfTwo)) != 0) {</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    --PowerOfTwo;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordflow">if</span> (PowerOfTwo == 0) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="comment">// Only optimise if the new cost is better</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordtype">unsigned</span> NewMulConstVal = MulConstVal / (1 &lt;&lt; PowerOfTwo);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  NewMulConst = CurDAG-&gt;getConstant(NewMulConstVal, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordtype">unsigned</span> OldCost = <a class="code" href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">ConstantMaterializationCost</a>(MulConstVal, Subtarget);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordtype">unsigned</span> NewCost = <a class="code" href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">ConstantMaterializationCost</a>(NewMulConstVal, Subtarget);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">return</span> NewCost &lt; OldCost;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;}</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::replaceDAGValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> M) {</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  CurDAG-&gt;RepositionNode(N.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), M.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  ReplaceUses(N, M);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;}</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectImmShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BaseReg,</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc,</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                                              <span class="keywordtype">bool</span> CheckProfitability) {</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a775cda86be29a0e990bbeb92f84f57bb">DisableShifterOp</a>)</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="comment">// If N is a multiply-by-constant and it&#39;s profitable to extract a shift and</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="comment">// use it in a shifted operand do so.</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>) {</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordtype">unsigned</span> PowerOfTwo = 0;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewMulConst;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">if</span> (canExtractShiftFromMul(N, 31, PowerOfTwo, NewMulConst)) {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      <a class="code" href="classllvm_1_1HandleSDNode.html">HandleSDNode</a> Handle(N);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc(N);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      replaceDAGValue(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), NewMulConst);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      BaseReg = Handle.<a class="code" href="classllvm_1_1HandleSDNode.html#af0bb2b52e54a10f88bf9d5d0cacab9ce">getValue</a>();</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;      Opc = CurDAG-&gt;getTargetConstant(</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;          <a class="code" href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">ARM_AM::getSORegOpc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>, PowerOfTwo), Loc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    }</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  }</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>());</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="comment">// Don&#39;t match base register only case. That is matched to a separate</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="comment">// lower complexity pattern with explicit register operand.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  BaseReg = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordtype">unsigned</span> ShImmVal = 0;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordflow">if</span> (!RHS) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  ShImmVal = RHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() &amp; 31;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">ARM_AM::getSORegOpc</a>(ShOpcVal, ShImmVal),</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                                  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;}</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectRegShifterOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BaseReg,</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShReg,</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                              <span class="keywordtype">bool</span> CheckProfitability) {</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a775cda86be29a0e990bbeb92f84f57bb">DisableShifterOp</a>)</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>());</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">// Don&#39;t match base register only case. That is matched to a separate</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="comment">// lower complexity pattern with explicit register operand.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  BaseReg = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordtype">unsigned</span> ShImmVal = 0;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">if</span> (RHS) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  ShReg = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">if</span> (CheckProfitability &amp;&amp; !isShifterOpProfitable(N, ShOpcVal, ShImmVal))</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">ARM_AM::getSORegOpc</a>(ShOpcVal, ShImmVal),</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                                  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">// Determine whether an ISD::OR&#39;s operands are suitable to turn the operation</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">// into an addition, which often has more compact encodings.</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddLikeOr(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Parent, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Out) {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Parent-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> &amp;&amp; <span class="stringliteral">&quot;unexpected parent&quot;</span>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  Out = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;haveNoCommonBitsSet(N, Parent-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;}</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrModeImm12(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="comment">// Match simple R + imm12 operands.</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      !CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <span class="comment">// Match frame index.</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;          FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    }</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">ISD::TargetGlobalAddress</a> &amp;&amp;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a59b314018a929255951f01f8daaae72f">ISD::TargetExternalSymbol</a> &amp;&amp;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc9ad7857b7faf49dcde3dcf434e22a6">ISD::TargetGlobalTLSAddress</a>) {</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  }</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordtype">int</span> RHSC = (int)RHS-&gt;getSExtValue();</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">if</span> (RHSC &gt; -0x1000 &amp;&amp; RHSC &lt; 0x1000) { <span class="comment">// 12 bits</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      Base   = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;            FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;      }</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    }</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  }</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;}</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectLdStSOReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a> &amp;&amp;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      ((!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a60117a5fbb52ea9f70b5015e7740f7ca">isLikeA9</a>() &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a0eef6de6958d76e6b151164c5b419650">isSwift</a>()) || N.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())) {</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;      <span class="comment">// X * [3,5,9] -&gt; X + X * [2,4,8] etc.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      <span class="keywordtype">int</span> RHSC = (int)RHS-&gt;getZExtValue();</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <span class="keywordflow">if</span> (RHSC &amp; 1) {</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        RHSC = RHSC &amp; ~1;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        <span class="keywordflow">if</span> (RHSC &lt; 0) {</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;          AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;          RHSC = - RHSC;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(RHSC)) {</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;          <span class="keywordtype">unsigned</span> ShAmt = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(RHSC);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;          Base = Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;          Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a4164cc05e8f644c324b0ca06f0a3bf68">ARM_AM::getAM2Opc</a>(AddSub, ShAmt,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                                            <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>),</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                                          <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        }</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      }</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    }</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  }</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      <span class="comment">// ISD::OR that is equivalent to an ISD::ADD.</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      !CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="comment">// Leave simple R +/- imm12 operands for LDRi12</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> || N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>) {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), <span class="comment">/*Scale=*/</span>1,</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                -0x1000+1, 0x1000, RHSC)) <span class="comment">// 12 bits.</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  }</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="comment">// Otherwise this is R +/- [possibly shifted] R.</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>:<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal =</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>());</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="keywordtype">unsigned</span> ShAmt = 0;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  Base   = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t fold</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="comment">// it.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh =</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;           dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;      ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      <span class="keywordflow">if</span> (isShifterOpProfitable(Offset, ShOpcVal, ShAmt))</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        ShAmt = 0;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    }</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  }</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="comment">// Try matching (R shl C) + (R).</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp; ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a> &amp;&amp;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      !(Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a60117a5fbb52ea9f70b5015e7740f7ca">isLikeA9</a>() || Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a0eef6de6958d76e6b151164c5b419650">isSwift</a>() ||</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())) {</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>());</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) {</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="comment">// fold it.</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh =</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;          dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;        ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        <span class="keywordflow">if</span> (isShifterOpProfitable(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), ShOpcVal, ShAmt)) {</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;          Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;          Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;          ShAmt = 0;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;          ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;      }</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="comment">// If Offset is a multiply-by-constant and it&#39;s profitable to extract a shift</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="comment">// and use it in a shifted operand do so.</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="keywordflow">if</span> (Offset.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordtype">unsigned</span> PowerOfTwo = 0;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewMulConst;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordflow">if</span> (canExtractShiftFromMul(Offset, 31, PowerOfTwo, NewMulConst)) {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      <a class="code" href="classllvm_1_1HandleSDNode.html">HandleSDNode</a> Handle(Offset);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      replaceDAGValue(Offset.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), NewMulConst);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      Offset = Handle.<a class="code" href="classllvm_1_1HandleSDNode.html#af0bb2b52e54a10f88bf9d5d0cacab9ce">getValue</a>();</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      ShAmt = PowerOfTwo;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    }</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  }</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a4164cc05e8f644c324b0ca06f0a3bf68">ARM_AM::getAM2Opc</a>(AddSub, ShAmt, ShOpcVal),</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                                  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;}</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode2OffsetReg(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    : cast&lt;StoreSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getAddressingMode();</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> || AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="keywordtype">int</span> Val;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 0x1000, Val))</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  Offset = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>());</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="keywordtype">unsigned</span> ShAmt = 0;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>) {</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t fold</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">// it.</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;      ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <span class="keywordflow">if</span> (isShifterOpProfitable(N, ShOpcVal, ShAmt))</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        ShAmt = 0;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      }</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    }</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  }</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a4164cc05e8f644c324b0ca06f0a3bf68">ARM_AM::getAM2Opc</a>(AddSub, ShAmt, ShOpcVal),</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                                  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;}</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode2OffsetImmPre(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    : cast&lt;StoreSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getAddressingMode();</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> || AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordtype">int</span> Val;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 0x1000, Val)) { <span class="comment">// 12 bits.</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="keywordflow">if</span> (AddSub == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>) Val *= -1;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(Val, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  }</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode2OffsetImm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    : cast&lt;StoreSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getAddressingMode();</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> || AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordtype">int</span> Val;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 0x1000, Val)) { <span class="comment">// 12 bits.</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a4164cc05e8f644c324b0ca06f0a3bf68">ARM_AM::getAM2Opc</a>(AddSub, Val,</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                                                      <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>),</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                                    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  }</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;}</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrOffsetNone(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base) {</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;}</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode3(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>) {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="comment">// X - C  is canonicalize to X + -C, no need to handle it here.</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6a6cb5fa43b996b6b5e9c15173a167b5">ARM_AM::getAM3Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>, 0), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  }</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;          FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    }</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6a6cb5fa43b996b6b5e9c15173a167b5">ARM_AM::getAM3Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="comment">// If the RHS is +/- imm8, fold into addr mode.</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), <span class="comment">/*Scale=*/</span>1,</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                              -256 + 1, 256, RHSC)) { <span class="comment">// 8 bits.</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;          FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    }</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keywordflow">if</span> (RHSC &lt; 0) {</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;      AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    }</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6a6cb5fa43b996b6b5e9c15173a167b5">ARM_AM::getAM3Opc</a>(AddSub, RHSC), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  }</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6a6cb5fa43b996b6b5e9c15173a167b5">ARM_AM::getAM3Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                                  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;}</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode3Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opc) {</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    : cast&lt;StoreSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getAddressingMode();</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> || AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordtype">int</span> Val;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 256, Val)) { <span class="comment">// 12 bits.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6a6cb5fa43b996b6b5e9c15173a167b5">ARM_AM::getAM3Opc</a>(AddSub, Val), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op),</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                                    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  }</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  Offset = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  Opc = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6a6cb5fa43b996b6b5e9c15173a167b5">ARM_AM::getAM3Opc</a>(AddSub, 0), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op),</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;                                  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;}</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::IsAddressingMode5(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                                        <span class="keywordtype">bool</span> FP16) {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;          FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;               N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">ISD::TargetGlobalAddress</a> &amp;&amp;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;               N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a59b314018a929255951f01f8daaae72f">ISD::TargetExternalSymbol</a> &amp;&amp;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;               N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc9ad7857b7faf49dcde3dcf434e22a6">ISD::TargetGlobalTLSAddress</a>) {</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    }</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    Offset = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a48da3fd9e35b4f6c6bd79cd18af31d3d">ARM_AM::getAM5Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0),</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;                                       <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  }</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="comment">// If the RHS is +/- imm8, fold into addr mode.</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> Scale = FP16 ? 2 : 4;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Scale, -255, 256, RHSC)) {</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;          FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    }</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">if</span> (RHSC &lt; 0) {</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    }</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <span class="keywordflow">if</span> (FP16)</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;      Offset = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a621391aa9c7939d1fc79f943508171cb">ARM_AM::getAM5FP16Opc</a>(AddSub, RHSC),</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                                         <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      Offset = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a48da3fd9e35b4f6c6bd79cd18af31d3d">ARM_AM::getAM5Opc</a>(AddSub, RHSC),</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                                         <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  }</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">if</span> (FP16)</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    Offset = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a621391aa9c7939d1fc79f943508171cb">ARM_AM::getAM5FP16Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0),</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                                       <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    Offset = CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a48da3fd9e35b4f6c6bd79cd18af31d3d">ARM_AM::getAM5Opc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>, 0),</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                                       <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;}</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode5(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keywordflow">return</span> IsAddressingMode5(N, Base, Offset, <span class="comment">/*FP16=*/</span> <span class="keyword">false</span>);</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;}</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode5FP16(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordflow">return</span> IsAddressingMode5(N, Base, Offset, <span class="comment">/*FP16=*/</span> <span class="keyword">true</span>);</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;}</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode6(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Parent, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Addr,</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="structllvm_1_1Align.html">Align</a>) {</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  Addr = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = 0;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *MemN = cast&lt;MemSDNode&gt;(Parent);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="keywordflow">if</span> (isa&lt;LSBaseSDNode&gt;(MemN) ||</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      ((MemN-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a">ARMISD::VST1_UPD</a> ||</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;        MemN-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1">ARMISD::VLD1_UPD</a>) &amp;&amp;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;       MemN-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(MemN-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>() - 1) == 1)) {</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="comment">// This case occurs only for VLD1-lane/dup and VST1-lane instructions.</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="comment">// The maximum alignment is equal to the memory size being referenced.</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="keywordtype">unsigned</span> MMOAlign = MemN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>();</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keywordtype">unsigned</span> MemSize = MemN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / 8;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <span class="keywordflow">if</span> (MMOAlign &gt;= MemSize &amp;&amp; MemSize &gt; 1)</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;      Alignment = MemSize;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="comment">// All other uses of addrmode6 are for intrinsics.  For now just record</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="comment">// the raw alignment value; it will be refined later based on the legal</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="comment">// alignment operands for the intrinsic.</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    Alignment = MemN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>();</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  }</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  Align = CurDAG-&gt;getTargetConstant(Alignment, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;}</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrMode6Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <a class="code" href="classllvm_1_1LSBaseSDNode.html">LSBaseSDNode</a> *LdSt = cast&lt;LSBaseSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = LdSt-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a4030b40c584191b8fd4ad3febacfc082">getAddressingMode</a>();</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">if</span> (AM != <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>)</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  Offset = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a> = dyn_cast&lt;ConstantSDNode&gt;(N)) {</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>-&gt;getZExtValue() * 8 == LdSt-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>())</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;      Offset = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  }</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;}</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectAddrModePC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;                                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Label) {</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5bc71a39554a14104bfd1011dffbed0b">ARMISD::PIC_ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    Label = CurDAG-&gt;getTargetConstant(cast&lt;ConstantSDNode&gt;(N1)-&gt;getZExtValue(),</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                                      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  }</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;}</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">//                         Thumb Addressing Modes</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ae8e4f1811ba84f2b03bd44a549868127"> 1074</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae8e4f1811ba84f2b03bd44a549868127">shouldUseZeroOffsetLdSt</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N) {</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="comment">// Negative numbers are difficult to materialise in thumb1. If we are</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="comment">// selecting the add of a negative, instead try to select ri with a zero</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="comment">// offset, so create the add node directly which will become a sub.</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="comment">// Look for an imm which is not legal for ld/st, but is legal for sub.</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)))</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getSExtValue() &lt; 0 &amp;&amp; <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getSExtValue() &gt;= -255;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;}</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectThumbAddrModeRRSext(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; !CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">if</span> (!NC || !NC-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>())</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    Base = Offset = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  }</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  Offset = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;}</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectThumbAddrModeRR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset) {</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#ae8e4f1811ba84f2b03bd44a549868127">shouldUseZeroOffsetLdSt</a>(N))</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Select ri instead</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeRRSext(N, Base, Offset);</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;}</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeImm5S(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <span class="keywordtype">unsigned</span> Scale,</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#ae8e4f1811ba84f2b03bd44a549868127">shouldUseZeroOffsetLdSt</a>(N)) {</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  }</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>) {</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// We want to select register offset instead</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">ISD::TargetGlobalAddress</a> &amp;&amp;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a59b314018a929255951f01f8daaae72f">ISD::TargetExternalSymbol</a> &amp;&amp;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf">ISD::TargetConstantPool</a> &amp;&amp;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc9ad7857b7faf49dcde3dcf434e22a6">ISD::TargetGlobalTLSAddress</a>) {</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    }</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  }</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <span class="comment">// If the RHS is + imm5 * scale, fold into addr mode.</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Scale, 0, 32, RHSC)) {</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  }</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="comment">// Offset is too large, so use register offset instead.</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;}</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeImm5S4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeImm5S(N, 4, Base, OffImm);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;}</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeImm5S2(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeImm5S(N, 2, Base, OffImm);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;}</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;ARMDAGToDAGISel::SelectThumbAddrModeImm5S1(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordflow">return</span> SelectThumbAddrModeImm5S(N, 1, Base, OffImm);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;}</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectThumbAddrModeSP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="comment">// Only multiples of 4 are allowed for the offset, so the frame object</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="comment">// alignment must be at least 4.</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;getFrameInfo();</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI) &lt; 4)</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a51ea0ff0ba0a43cc30affb68aae1314c">setObjectAlignment</a>(FI, 4);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;        FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  }</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordflow">if</span> (!CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="comment">// If the RHS is + imm8 * scale, fold into addr mode.</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), <span class="comment">/*Scale=*/</span>4, 0, 256, RHSC)) {</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;      <span class="comment">// Make sure the offset is inside the object, or we might fail to</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;      <span class="comment">// allocate an emergency spill slot. (An out-of-range access is UB, but</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      <span class="comment">// it could show up anyway.)</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;getFrameInfo();</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      <span class="keywordflow">if</span> (RHSC * 4 &lt; MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI)) {</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;        <span class="comment">// For LHS+RHS to result in an offset that&#39;s a multiple of 4 the object</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;        <span class="comment">// indexed by the LHS must be 4-byte aligned.</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;        <span class="keywordflow">if</span> (!MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">isFixedObjectIndex</a>(FI) &amp;&amp; MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI) &lt; 4)</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;          MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a51ea0ff0ba0a43cc30affb68aae1314c">setObjectAlignment</a>(FI, 4);</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;        <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI) &gt;= 4) {</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;          Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;              FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;          OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;        }</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;      }</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  }</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;}</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectTAddrModeImm7(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> || CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), 1 &lt;&lt; Shift, -0x7f, 0x80,</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                                RHSC)) {</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;      <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        RHSC = -RHSC;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;      OffImm =</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;          CurDAG-&gt;getTargetConstant(RHSC * (1 &lt;&lt; Shift), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    }</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  }</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;}</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">//                        Thumb 2 Addressing Modes</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeImm12(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="comment">// Match simple R + imm12 operands.</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;      !CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;      <span class="comment">// Match frame index.</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;      <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;          FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;      OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    }</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0">ARMISD::Wrapper</a> &amp;&amp;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">ISD::TargetGlobalAddress</a> &amp;&amp;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a59b314018a929255951f01f8daaae72f">ISD::TargetExternalSymbol</a> &amp;&amp;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;        N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc9ad7857b7faf49dcde3dcf434e22a6">ISD::TargetGlobalTLSAddress</a>) {</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf">ISD::TargetConstantPool</a>)</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;  <span class="comment">// We want to select t2LDRpci instead.</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;      Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  }</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordflow">if</span> (SelectT2AddrModeImm8(N, Base, OffImm))</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      <span class="comment">// Let t2LDRi8 handle (R - imm8).</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="keywordtype">int</span> RHSC = (int)RHS-&gt;getZExtValue();</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="keywordflow">if</span> (RHSC &gt;= 0 &amp;&amp; RHSC &lt; 0x1000) { <span class="comment">// 12 bits (unsigned)</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;      Base   = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;        Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;            FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;      }</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;      OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    }</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  }</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  OffImm  = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;}</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeImm8(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="comment">// Match simple R - imm8 operands.</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;      !CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <span class="keywordtype">int</span> RHSC = (int)RHS-&gt;getSExtValue();</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;      RHSC = -RHSC;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="keywordflow">if</span> ((RHSC &gt;= -255) &amp;&amp; (RHSC &lt; 0)) { <span class="comment">// 8 bits (always negative)</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;        Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;            FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;      }</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;      OffImm = CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    }</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  }</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;}</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeImm8Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm){</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    ? cast&lt;LoadSDNode&gt;(Op)-&gt;getAddressingMode()</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    : cast&lt;StoreSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getAddressingMode();</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, <span class="comment">/*Scale=*/</span>1, 0, 0x100, RHSC)) { <span class="comment">// 8 bits.</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    OffImm = ((AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>) || (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>))</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;      ? CurDAG-&gt;getTargetConstant(RHSC, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;      : CurDAG-&gt;getTargetConstant(-RHSC, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  }</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;}</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeImm7(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> || CurDAG-&gt;isBaseWithConstantOffset(N)) {</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), 1 &lt;&lt; Shift, -0x7f, 0x80,</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                                RHSC)) {</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;      <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;        <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;        Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;            FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;      }</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;      <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;        RHSC = -RHSC;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      OffImm =</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;          CurDAG-&gt;getTargetConstant(RHSC * (1 &lt;&lt; Shift), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    }</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  }</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="comment">// Base only.</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;}</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeImm7Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;                                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordflow">return</span> SelectT2AddrModeImm7Offset(Op, N, OffImm, Shift);</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;}</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeImm7Offset(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;                                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm,</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                                                 <span class="keywordtype">unsigned</span> Shift) {</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>:</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    AM = cast&lt;LoadSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getAddressingMode();</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    AM = cast&lt;StoreSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getAddressingMode();</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a112324db3910fea5895514851c387442">ISD::MLOAD</a>:</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    AM = cast&lt;MaskedLoadSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getAddressingMode();</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9add598de9e0a49cbb8fb19adf495051">ISD::MSTORE</a>:</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    AM = cast&lt;MaskedStoreSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getAddressingMode();</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected Opcode for Imm7Offset&quot;</span>);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  }</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="keywordtype">int</span> RHSC;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="comment">// 7 bit constant, shifted by Shift.</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, 1 &lt;&lt; Shift, 0, 0x80, RHSC)) {</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    OffImm =</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;        ((AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>) || (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a>))</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;            ? CurDAG-&gt;getTargetConstant(RHSC * (1 &lt;&lt; Shift), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;            : CurDAG-&gt;getTargetConstant(-RHSC * (1 &lt;&lt; Shift), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;                                        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  }</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;}</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">int</span> Min, <span class="keywordtype">int</span> Max&gt;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectImmediateInRange(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="keywordtype">int</span> Val;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(N, 1, Min, Max, Val)) {</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    OffImm = CurDAG-&gt;getTargetConstant(Val, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  }</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;}</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeSoReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N,</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffReg, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShImm) {</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="comment">// (R - imm8) should be handled by t2LDRi8. The rest are handled by t2LDRi12.</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; !CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="comment">// Leave (R + imm12) for t2LDRi12, (R - imm8) for t2LDRi8.</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <span class="keywordtype">int</span> RHSC = (int)RHS-&gt;getZExtValue();</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="keywordflow">if</span> (RHSC &gt;= 0 &amp;&amp; RHSC &lt; 0x1000) <span class="comment">// 12 bits (unsigned)</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RHSC &lt; 0 &amp;&amp; RHSC &gt;= -255) <span class="comment">// 8 bits</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  }</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  <span class="comment">// Look for (R + R) or (R + (R &lt;&lt; [1,2,3])).</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keywordtype">unsigned</span> ShAmt = 0;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  Base   = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  OffReg = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="comment">// Swap if it is ((R &lt;&lt; c) + R).</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(OffReg.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>());</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal != <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>) {</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>());</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    <span class="keywordflow">if</span> (ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>)</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Base, OffReg);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  }</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="keywordflow">if</span> (ShOpcVal == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>) {</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <span class="comment">// Check to see if the RHS of the shift is a constant, if not, we can&#39;t fold</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <span class="comment">// it.</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Sh = dyn_cast&lt;ConstantSDNode&gt;(OffReg.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;      ShAmt = Sh-&gt;getZExtValue();</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;      <span class="keywordflow">if</span> (ShAmt &lt; 4 &amp;&amp; isShifterOpProfitable(OffReg, ShOpcVal, ShAmt))</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;        OffReg = OffReg.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;        ShAmt = 0;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;      }</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    }</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  }</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="comment">// If OffReg is a multiply-by-constant and it&#39;s profitable to extract a shift</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="comment">// and use it in a shifted operand do so.</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="keywordflow">if</span> (OffReg.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a> &amp;&amp; N.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>()) {</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <span class="keywordtype">unsigned</span> PowerOfTwo = 0;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewMulConst;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <span class="keywordflow">if</span> (canExtractShiftFromMul(OffReg, 3, PowerOfTwo, NewMulConst)) {</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;      <a class="code" href="classllvm_1_1HandleSDNode.html">HandleSDNode</a> Handle(OffReg);</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;      replaceDAGValue(OffReg.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), NewMulConst);</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;      OffReg = Handle.<a class="code" href="classllvm_1_1HandleSDNode.html#af0bb2b52e54a10f88bf9d5d0cacab9ce">getValue</a>();</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;      ShAmt = PowerOfTwo;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    }</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  }</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  ShImm = CurDAG-&gt;getTargetConstant(ShAmt, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;}</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::SelectT2AddrModeExclusive(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;OffImm) {</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <span class="comment">// This *must* succeed since it&#39;s used for the irreplaceable ldrex and strex</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  <span class="comment">// instructions.</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  Base = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> || !CurDAG-&gt;isBaseWithConstantOffset(N))</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <span class="keywordflow">if</span> (!RHS)</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> RHSC = (int)RHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <span class="keywordflow">if</span> (RHSC &gt; 1020 || RHSC % 4 != 0)</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  Base = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>) {</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Base)-&gt;getIndex();</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    Base = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;        FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  }</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  OffImm = CurDAG-&gt;getTargetConstant(RHSC/4, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;}</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">/// getAL - Returns a ARMCC::AL immediate node.</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682"> 1512</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) {</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>((uint64_t)<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;}</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::transferMemOperands(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Result) {</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Result), {MemOp});</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;}</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::tryARMIndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a> = cast&lt;LoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = LD-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a4030b40c584191b8fd4ad3febacfc082">getAddressingMode</a>();</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">if</span> (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>)</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadedVT = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>();</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  <span class="keywordtype">bool</span> isPre = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>) || (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">ISD::PRE_DEC</a>);</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = 0;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; isPre &amp;&amp;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;      SelectAddrMode2OffsetImmPre(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc)) {</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    Opcode = ARM::LDR_PRE_IMM;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; !isPre &amp;&amp;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;      SelectAddrMode2OffsetImm(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc)) {</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    Opcode = ARM::LDR_POST_IMM;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;      SelectAddrMode2OffsetReg(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc)) {</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    Opcode = isPre ? ARM::LDR_PRE_REG : ARM::LDR_POST_REG;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;             SelectAddrMode3Offset(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc)) {</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    Opcode = (LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>)</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;      ? (isPre ? ARM::LDRSH_PRE : ARM::LDRSH_POST)</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;      : (isPre ? ARM::LDRH_PRE : ARM::LDRH_POST);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) {</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="keywordflow">if</span> (LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>) {</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;      <span class="keywordflow">if</span> (SelectAddrMode3Offset(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc)) {</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;        Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;        Opcode = isPre ? ARM::LDRSB_PRE : ARM::LDRSB_POST;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;      }</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;      <span class="keywordflow">if</span> (isPre &amp;&amp;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;          SelectAddrMode2OffsetImmPre(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc)) {</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;        Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;        Opcode = ARM::LDRB_PRE_IMM;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!isPre &amp;&amp;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                  SelectAddrMode2OffsetImm(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc)) {</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;        Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;        Opcode = ARM::LDRB_POST_IMM;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SelectAddrMode2OffsetReg(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc)) {</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;        Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;        Opcode = isPre ? ARM::LDRB_PRE_REG : ARM::LDRB_POST_REG;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;      }</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    }</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  }</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">if</span> (Match) {</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <span class="keywordflow">if</span> (Opcode == ARM::LDR_PRE_IMM || Opcode == ARM::LDRB_PRE_IMM) {</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>();</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Base = LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">getBasePtr</a>();</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[]= { Base, AMOpc, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N)),</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;                       CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Chain };</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *New = CurDAG-&gt;getMachineNode(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;                                           <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;      transferMemOperands(N, New);</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      ReplaceNode(N, New);</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>();</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Base = LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">getBasePtr</a>();</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[]= { Base, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AMOpc, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N)),</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;                       CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Chain };</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *New = CurDAG-&gt;getMachineNode(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;                                           <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;      transferMemOperands(N, New);</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;      ReplaceNode(N, New);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    }</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  }</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;}</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::tryT1IndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a> = cast&lt;LoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadedVT = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>();</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = LD-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a4030b40c584191b8fd4ad3febacfc082">getAddressingMode</a>();</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <span class="keywordflow">if</span> (AM != <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a> || LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() != <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a> ||</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;      LoadedVT.getSimpleVT().SimpleTy != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <span class="keyword">auto</span> *COffs = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>());</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <span class="keywordflow">if</span> (!COffs || COffs-&gt;getZExtValue() != 4)</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  <span class="comment">// A T1 post-indexed load is just a single register LDM: LDM r0!, {r1}.</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <span class="comment">// The encoding of LDM is not how the rest of ISel expects a post-inc load to</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  <span class="comment">// look however, so we use a pseudo here and switch it for a tLDMIA_UPD after</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="comment">// ISel.</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>();</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Base = LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">getBasePtr</a>();</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[]= { Base, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N)),</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;                   CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Chain };</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *New = CurDAG-&gt;getMachineNode(ARM::tLDR_postidx, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;                                       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  transferMemOperands(N, New);</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  ReplaceNode(N, New);</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;}</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::tryT2IndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a> = cast&lt;LoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = LD-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a4030b40c584191b8fd4ad3febacfc082">getAddressingMode</a>();</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="keywordflow">if</span> (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>)</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadedVT = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>();</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="keywordtype">bool</span> isSExtLd = LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  <span class="keywordtype">bool</span> isPre = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>) || (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">ISD::PRE_DEC</a>);</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = 0;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <span class="keywordflow">if</span> (SelectT2AddrModeImm8Offset(N, LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">getOffset</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)) {</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    <span class="keywordflow">switch</span> (LoadedVT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;      Opcode = isPre ? ARM::t2LDR_PRE : ARM::t2LDR_POST;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;      <span class="keywordflow">if</span> (isSExtLd)</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;        Opcode = isPre ? ARM::t2LDRSH_PRE : ARM::t2LDRSH_POST;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;        Opcode = isPre ? ARM::t2LDRH_PRE : ARM::t2LDRH_POST;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>:</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;      <span class="keywordflow">if</span> (isSExtLd)</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;        Opcode = isPre ? ARM::t2LDRSB_PRE : ARM::t2LDRSB_POST;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        Opcode = isPre ? ARM::t2LDRB_PRE : ARM::t2LDRB_POST;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    }</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    Match = <span class="keyword">true</span>;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  }</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="keywordflow">if</span> (Match) {</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = LD-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>();</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Base = LD-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">getBasePtr</a>();</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[]= { Base, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N)),</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;                     CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Chain };</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *New = CurDAG-&gt;getMachineNode(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;                                         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    transferMemOperands(N, New);</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    ReplaceNode(N, New);</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  }</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;}</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::tryMVEIndexedLoad(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadedVT;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = 0;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordtype">bool</span> isSExtLd, isPre;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <a class="code" href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bb">ARMVCC::VPTCodes</a> Pred;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredReg;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, Base, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a> = dyn_cast&lt;LoadSDNode&gt;(N)) {</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getAddressingMode();</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">if</span> (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>)</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    LoadedVT = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getMemoryVT();</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <span class="keywordflow">if</span> (!LoadedVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    Chain = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getChain();</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    Base = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getBasePtr();</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    Offset = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getOffset();</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    Align = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getAlignment();</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    isSExtLd = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getExtensionType() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    isPre = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>) || (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">ISD::PRE_DEC</a>);</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    Pred = <a class="code" href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bba7d54338241268143d7fdc04d3d0f150b">ARMVCC::None</a>;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    PredReg = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a> = dyn_cast&lt;MaskedLoadSDNode&gt;(N)) {</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> AM = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getAddressingMode();</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <span class="keywordflow">if</span> (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>)</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    LoadedVT = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getMemoryVT();</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">if</span> (!LoadedVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    Chain = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getChain();</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    Base = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getBasePtr();</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    Offset = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getOffset();</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    Align = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getAlignment();</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    isSExtLd = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getExtensionType() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    isPre = (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>) || (AM == <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">ISD::PRE_DEC</a>);</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    Pred = <a class="code" href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bba52ebc8bde3b53664af68aae0023e35d8">ARMVCC::Then</a>;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    PredReg = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getMask();</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Expected a Load or a Masked Load!&quot;</span>);</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="comment">// We allow LE non-masked loads to change the type (for example use a vldrb.8</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="comment">// as opposed to a vldrw.32). This can allow extra addressing modes or</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="comment">// alignments for what is otherwise an equivalent instruction.</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordtype">bool</span> CanChangeType = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#ad581715436b127116b9bc9a1fffa8665">isLittle</a>() &amp;&amp; !isa&lt;MaskedLoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewOffset;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keywordflow">if</span> (Align &gt;= 2 &amp;&amp; LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> &amp;&amp;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;      SelectT2AddrModeImm7Offset(N, Offset, NewOffset, 1)) {</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <span class="keywordflow">if</span> (isSExtLd)</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;      Opcode = isPre ? ARM::MVE_VLDRHS32_pre : ARM::MVE_VLDRHS32_post;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      Opcode = isPre ? ARM::MVE_VLDRHU32_pre : ARM::MVE_VLDRHU32_post;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> &amp;&amp;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;             SelectT2AddrModeImm7Offset(N, Offset, NewOffset, 0)) {</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <span class="keywordflow">if</span> (isSExtLd)</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;      Opcode = isPre ? ARM::MVE_VLDRBS16_pre : ARM::MVE_VLDRBS16_post;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;      Opcode = isPre ? ARM::MVE_VLDRBU16_pre : ARM::MVE_VLDRBU16_post;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a> &amp;&amp;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;             SelectT2AddrModeImm7Offset(N, Offset, NewOffset, 0)) {</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="keywordflow">if</span> (isSExtLd)</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;      Opcode = isPre ? ARM::MVE_VLDRBS32_pre : ARM::MVE_VLDRBS32_post;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;      Opcode = isPre ? ARM::MVE_VLDRBU32_pre : ARM::MVE_VLDRBU32_post;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Align &gt;= 4 &amp;&amp;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;             (CanChangeType || LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> ||</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;              LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) &amp;&amp;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;             SelectT2AddrModeImm7Offset(N, Offset, NewOffset, 2))</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    Opcode = isPre ? ARM::MVE_VLDRWU32_pre : ARM::MVE_VLDRWU32_post;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Align &gt;= 2 &amp;&amp;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;           (CanChangeType || LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> ||</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;            LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>) &amp;&amp;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;           SelectT2AddrModeImm7Offset(N, Offset, NewOffset, 1))</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    Opcode = isPre ? ARM::MVE_VLDRHU16_pre : ARM::MVE_VLDRHU16_post;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((CanChangeType || LoadedVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) &amp;&amp;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;           SelectT2AddrModeImm7Offset(N, Offset, NewOffset, 0))</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    Opcode = isPre ? ARM::MVE_VLDRBU8_pre : ARM::MVE_VLDRBU8_post;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {Base, NewOffset,</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;                   CurDAG-&gt;getTargetConstant(Pred, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), PredReg,</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;                   Chain};</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *New = CurDAG-&gt;getMachineNode(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;                                       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  transferMemOperands(N, New);</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(New, 1));</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(New, 0));</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 2), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(New, 2));</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;}</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">/// Form a GPRPair pseudo register from a pair of GPR regs.</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">ARMDAGToDAGISel::createGPRPairNode</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1) {</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass =</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    CurDAG-&gt;getTargetConstant(ARM::GPRPairRegClassID, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::gsub_0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::gsub_1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;}</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">/// Form a D register from a pair of S registers.</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createSRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1) {</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass =</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    CurDAG-&gt;getTargetConstant(ARM::DPR_VFP2RegClassID, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::ssub_0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::ssub_1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;}</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/// Form a quad register from a pair of D registers.</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createDRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1) {</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass = CurDAG-&gt;getTargetConstant(ARM::QPRRegClassID, dl,</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;                                               <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::dsub_0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::dsub_1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;}</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">/// Form 4 consecutive D registers from a pair of Q registers.</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createQRegPairNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1) {</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass = CurDAG-&gt;getTargetConstant(ARM::QQPRRegClassID, dl,</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;                                               <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::qsub_0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::qsub_1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;}</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">/// Form 4 consecutive S registers.</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createQuadSRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1,</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3) {</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass =</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    CurDAG-&gt;getTargetConstant(ARM::QPR_VFP2RegClassID, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::ssub_0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::ssub_1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg2 = CurDAG-&gt;getTargetConstant(ARM::ssub_2, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg3 = CurDAG-&gt;getTargetConstant(ARM::ssub_3, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1,</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;                                    <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, SubReg2, V3, SubReg3 };</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;}</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">/// Form 4 consecutive D registers.</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createQuadDRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1,</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3) {</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass = CurDAG-&gt;getTargetConstant(ARM::QQPRRegClassID, dl,</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;                                               <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::dsub_0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::dsub_1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg2 = CurDAG-&gt;getTargetConstant(ARM::dsub_2, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg3 = CurDAG-&gt;getTargetConstant(ARM::dsub_3, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1,</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;                                    <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, SubReg2, V3, SubReg3 };</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;}</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">/// Form 4 consecutive Q registers.</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ARMDAGToDAGISel::createQuadQRegsNode(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1,</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3) {</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass = CurDAG-&gt;getTargetConstant(ARM::QQQQPRRegClassID, dl,</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;                                               <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = CurDAG-&gt;getTargetConstant(ARM::qsub_0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = CurDAG-&gt;getTargetConstant(ARM::qsub_1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg2 = CurDAG-&gt;getTargetConstant(ARM::qsub_2, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg3 = CurDAG-&gt;getTargetConstant(ARM::qsub_3, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, V0, SubReg0, V1, SubReg1,</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;                                    <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>, SubReg2, V3, SubReg3 };</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;}</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">/// GetVLDSTAlign - Get the alignment (in bytes) for the alignment operand</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">/// of a NEON VLD or VST instruction.  The supported values depend on the</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">/// number of registers being loaded.</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ARMDAGToDAGISel::GetVLDSTAlign(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Align, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;                                       <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">bool</span> is64BitVector) {</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = NumVecs;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <span class="keywordflow">if</span> (!is64BitVector &amp;&amp; NumVecs &lt; 3)</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    NumRegs *= 2;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = cast&lt;ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>)-&gt;getZExtValue();</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="keywordflow">if</span> (Alignment &gt;= 32 &amp;&amp; NumRegs == 4)</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    Alignment = 32;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Alignment &gt;= 16 &amp;&amp; (NumRegs == 2 || NumRegs == 4))</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    Alignment = 16;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Alignment &gt;= 8)</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    Alignment = 8;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    Alignment = 0;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getTargetConstant(Alignment, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;}</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;</div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a6b90f20408c504ab1763156fd7d3caf3"> 1886</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a6b90f20408c504ab1763156fd7d3caf3">isVLDfixed</a>(<span class="keywordtype">unsigned</span> Opc)</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;{</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d8wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d16wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64Qwb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d32wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64TPseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64QPseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q8wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q16wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q32wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q64wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPd8wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPd16wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPd32wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPq8wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPq16wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPq32wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2d8wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2d16wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2d32wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2q8PseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2q16PseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2q32PseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2DUPd8wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2DUPd16wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2DUPd32wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  }</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;}</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a65e8a317f18e8ef4236314581cd5a240"> 1919</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a65e8a317f18e8ef4236314581cd5a240">isVSTfixed</a>(<span class="keywordtype">unsigned</span> Opc)</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;{</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d8wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d16wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d32wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d64wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q8wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q16wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q32wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q64wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d64TPseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d64QPseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="keywordflow">case</span> ARM::VST2d8wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  <span class="keywordflow">case</span> ARM::VST2d16wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  <span class="keywordflow">case</span> ARM::VST2d32wb_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="keywordflow">case</span> ARM::VST2q8PseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  <span class="keywordflow">case</span> ARM::VST2q16PseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keywordflow">case</span> ARM::VST2q32PseudoWB_fixed : <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  }</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;}</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">// Get the register stride update opcode of a VLD/VST instruction that</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">// is otherwise equivalent to the given fixed stride updating instruction.</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f"> 1944</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="ARMISelDAGToDAG_8cpp.html#a6b90f20408c504ab1763156fd7d3caf3">isVLDfixed</a>(Opc) || <a class="code" href="ARMISelDAGToDAG_8cpp.html#a65e8a317f18e8ef4236314581cd5a240">isVSTfixed</a>(Opc))</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    &amp;&amp; <span class="stringliteral">&quot;Incorrect fixed stride updating instruction.&quot;</span>);</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d8wb_fixed: <span class="keywordflow">return</span> ARM::VLD1d8wb_register;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d16wb_fixed: <span class="keywordflow">return</span> ARM::VLD1d16wb_register;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d32wb_fixed: <span class="keywordflow">return</span> ARM::VLD1d32wb_register;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64wb_fixed: <span class="keywordflow">return</span> ARM::VLD1d64wb_register;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q8wb_fixed: <span class="keywordflow">return</span> ARM::VLD1q8wb_register;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q16wb_fixed: <span class="keywordflow">return</span> ARM::VLD1q16wb_register;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q32wb_fixed: <span class="keywordflow">return</span> ARM::VLD1q32wb_register;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1q64wb_fixed: <span class="keywordflow">return</span> ARM::VLD1q64wb_register;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64Twb_fixed: <span class="keywordflow">return</span> ARM::VLD1d64Twb_register;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64Qwb_fixed: <span class="keywordflow">return</span> ARM::VLD1d64Qwb_register;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64TPseudoWB_fixed: <span class="keywordflow">return</span> ARM::VLD1d64TPseudoWB_register;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1d64QPseudoWB_fixed: <span class="keywordflow">return</span> ARM::VLD1d64QPseudoWB_register;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPd8wb_fixed : <span class="keywordflow">return</span> ARM::VLD1DUPd8wb_register;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPd16wb_fixed : <span class="keywordflow">return</span> ARM::VLD1DUPd16wb_register;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPd32wb_fixed : <span class="keywordflow">return</span> ARM::VLD1DUPd32wb_register;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPq8wb_fixed : <span class="keywordflow">return</span> ARM::VLD1DUPq8wb_register;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPq16wb_fixed : <span class="keywordflow">return</span> ARM::VLD1DUPq16wb_register;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  <span class="keywordflow">case</span> ARM::VLD1DUPq32wb_fixed : <span class="keywordflow">return</span> ARM::VLD1DUPq32wb_register;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d8wb_fixed: <span class="keywordflow">return</span> ARM::VST1d8wb_register;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d16wb_fixed: <span class="keywordflow">return</span> ARM::VST1d16wb_register;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d32wb_fixed: <span class="keywordflow">return</span> ARM::VST1d32wb_register;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d64wb_fixed: <span class="keywordflow">return</span> ARM::VST1d64wb_register;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q8wb_fixed: <span class="keywordflow">return</span> ARM::VST1q8wb_register;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q16wb_fixed: <span class="keywordflow">return</span> ARM::VST1q16wb_register;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q32wb_fixed: <span class="keywordflow">return</span> ARM::VST1q32wb_register;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <span class="keywordflow">case</span> ARM::VST1q64wb_fixed: <span class="keywordflow">return</span> ARM::VST1q64wb_register;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d64TPseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST1d64TPseudoWB_register;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <span class="keywordflow">case</span> ARM::VST1d64QPseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST1d64QPseudoWB_register;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2d8wb_fixed: <span class="keywordflow">return</span> ARM::VLD2d8wb_register;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2d16wb_fixed: <span class="keywordflow">return</span> ARM::VLD2d16wb_register;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2d32wb_fixed: <span class="keywordflow">return</span> ARM::VLD2d32wb_register;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2q8PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VLD2q8PseudoWB_register;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2q16PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VLD2q16PseudoWB_register;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2q32PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VLD2q32PseudoWB_register;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <span class="keywordflow">case</span> ARM::VST2d8wb_fixed: <span class="keywordflow">return</span> ARM::VST2d8wb_register;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  <span class="keywordflow">case</span> ARM::VST2d16wb_fixed: <span class="keywordflow">return</span> ARM::VST2d16wb_register;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordflow">case</span> ARM::VST2d32wb_fixed: <span class="keywordflow">return</span> ARM::VST2d32wb_register;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  <span class="keywordflow">case</span> ARM::VST2q8PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST2q8PseudoWB_register;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  <span class="keywordflow">case</span> ARM::VST2q16PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST2q16PseudoWB_register;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  <span class="keywordflow">case</span> ARM::VST2q32PseudoWB_fixed: <span class="keywordflow">return</span> ARM::VST2q32PseudoWB_register;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2DUPd8wb_fixed: <span class="keywordflow">return</span> ARM::VLD2DUPd8wb_register;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2DUPd16wb_fixed: <span class="keywordflow">return</span> ARM::VLD2DUPd16wb_register;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <span class="keywordflow">case</span> ARM::VLD2DUPd32wb_fixed: <span class="keywordflow">return</span> ARM::VLD2DUPd32wb_register;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  }</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="keywordflow">return</span> Opc; <span class="comment">// If not one we handle, return it unchanged.</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;}</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">/// Returns true if the given increment is a Constant known to be equal to the</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">/// access size performed by a NEON load/store. This means the &quot;[rN]!&quot; form can</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">/// be used.</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a36eb7d7a2391433da8399b0c2fb9b56e"> 2003</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a36eb7d7a2391433da8399b0c2fb9b56e">isPerfectIncrement</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecTy, <span class="keywordtype">unsigned</span> NumVecs) {</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <span class="keyword">auto</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Inc);</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> &amp;&amp; <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue() == VecTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / 8 * NumVecs;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;}</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectVLD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *DOpcodes,</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes0,</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes1) {</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VLD NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="keywordtype">bool</span> IsIntrinsic = !isUpdating;  <span class="comment">// By coincidence, all supported updating</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;                                   <span class="comment">// nodes are not intrinsics.</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = IsIntrinsic ? 2 : 1;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="keywordflow">if</span> (!SelectAddrMode6(N, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx), MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>))</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>();</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  Align = GetVLDSTAlign(Align, dl, NumVecs, is64BitVector);</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vld type&quot;</span>);</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    <span class="comment">// Double-register operations:</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>:</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>: OpcodeIndex = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;    <span class="comment">// Quad-register operations:</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>:</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>:</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>: OpcodeIndex = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  }</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTy;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 1)</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;    ResTy = VT;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    <span class="keywordtype">unsigned</span> ResTyElts = (NumVecs == 3) ? 4 : NumVecs;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <span class="keywordflow">if</span> (!is64BitVector)</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;      ResTyElts *= 2;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    ResTy = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, ResTyElts);</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;  }</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  ResTys.push_back(ResTy);</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;    ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl);</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLd;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 7&gt;</a> Ops;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <span class="comment">// Double registers and VLD1/VLD2 quad registers are directly supported.</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <span class="keywordflow">if</span> (is64BitVector || NumVecs &lt;= 2) {</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (is64BitVector ? DOpcodes[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>] :</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;                    QOpcodes0[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>]);</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MemAddr);</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Align);</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;    <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;      <span class="keywordtype">bool</span> IsImmUpdate = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a36eb7d7a2391433da8399b0c2fb9b56e">isPerfectIncrement</a>(Inc, VT, NumVecs);</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;      <span class="keywordflow">if</span> (!IsImmUpdate) {</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;        <span class="comment">// We use a VLD1 for v1i64 even if the pseudo says vld2/3/4, so</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;        <span class="comment">// check for the opcode rather than the number of vector elements.</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a6b90f20408c504ab1763156fd7d3caf3">isVLDfixed</a>(Opc))</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;          Opc = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(Opc);</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Inc);</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;      <span class="comment">// VLD1/VLD2 fixed increment does not need Reg0 so only include it in</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;      <span class="comment">// the operands if not such an opcode.</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="ARMISelDAGToDAG_8cpp.html#a6b90f20408c504ab1763156fd7d3caf3">isVLDfixed</a>(Opc))</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    }</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred);</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain);</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;    VLd = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    <span class="comment">// Otherwise, quad registers are loaded with two separate instructions,</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    <span class="comment">// where one loads the even registers and the other loads the odd registers.</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> AddrTy = MemAddr.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    <span class="comment">// Load the even subregs.  This is always an updating load, so that it</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    <span class="comment">// provides the address to the second load for the odd subregs.</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ImplDef =</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF, dl, ResTy), 0);</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpsA[] = { MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>, Reg0, ImplDef, Pred, Reg0, Chain };</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdA = CurDAG-&gt;getMachineNode(QOpcodes0[OpcodeIndex], dl,</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;                                          ResTy, AddrTy, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, OpsA);</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdA, 2);</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;    <span class="comment">// Load the odd subregs.</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdA, 1));</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Align);</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) &amp;&amp;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;             <span class="stringliteral">&quot;only constant post-increment update allowed for VLD3/4&quot;</span>);</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;      (void)Inc;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    }</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdA, 0));</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred);</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain);</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;    VLd = CurDAG-&gt;getMachineNode(QOpcodes1[OpcodeIndex], dl, ResTys, Ops);</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  }</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(VLd), {MemOp});</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 1) {</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    ReplaceNode(N, VLd);</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  }</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <span class="comment">// Extract out the subregisters.</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLd, 0);</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  static_assert(ARM::dsub_7 == ARM::dsub_0 + 7 &amp;&amp;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;                    ARM::qsub_3 == ARM::qsub_0 + 3,</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;                <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <span class="keywordtype">unsigned</span> Sub0 = (is64BitVector ? ARM::dsub_0 : ARM::qsub_0);</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Vec = 0; Vec &lt; NumVecs; ++Vec)</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, Vec),</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;                CurDAG-&gt;getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg));</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLd, 1));</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLd, 2));</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;}</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectVST(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *DOpcodes,</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes0,</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes1) {</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VST NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  <span class="keywordtype">bool</span> IsIntrinsic = !isUpdating;  <span class="comment">// By coincidence, all supported updating</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;                                   <span class="comment">// nodes are not intrinsics.</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = IsIntrinsic ? 2 : 1;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  <span class="keywordtype">unsigned</span> Vec0Idx = 3; <span class="comment">// AddrOpIdx + (isUpdating ? 2 : 1)</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;  <span class="keywordflow">if</span> (!SelectAddrMode6(N, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx), MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>))</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>();</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;  Align = GetVLDSTAlign(Align, dl, NumVecs, is64BitVector);</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vst type&quot;</span>);</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="comment">// Double-register operations:</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>:</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>: OpcodeIndex = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <span class="comment">// Quad-register operations:</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>:</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>:</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>: OpcodeIndex = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;  }</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl);</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 7&gt;</a> Ops;</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;  <span class="comment">// Double registers and VST1/VST2 quad registers are directly supported.</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;  <span class="keywordflow">if</span> (is64BitVector || NumVecs &lt;= 2) {</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcReg;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    <span class="keywordflow">if</span> (NumVecs == 1) {</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;      SrcReg = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx);</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is64BitVector) {</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;      <span class="comment">// Form a REG_SEQUENCE to force register allocation.</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 0);</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 1);</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;      <span class="keywordflow">if</span> (NumVecs == 2)</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;        SrcReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createDRegPairNode(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, V0, V1), 0);</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 2);</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;        <span class="comment">// If it&#39;s a vst3, form a quad D-register and leave the last part as</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;        <span class="comment">// an undef.</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3 = (NumVecs == 3)</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;          ? <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF,dl,VT), 0)</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;          : N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 3);</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;        SrcReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQuadDRegsNode(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>, V0, V1, V2, V3), 0);</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;      }</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;      <span class="comment">// Form a QQ register.</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Q0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx);</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Q1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 1);</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;      SrcReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQRegPairNode(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>, Q0, Q1), 0);</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;    }</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (is64BitVector ? DOpcodes[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>] :</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;                    QOpcodes0[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>]);</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MemAddr);</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Align);</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;      <span class="keywordtype">bool</span> IsImmUpdate = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a36eb7d7a2391433da8399b0c2fb9b56e">isPerfectIncrement</a>(Inc, VT, NumVecs);</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;      <span class="keywordflow">if</span> (!IsImmUpdate) {</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;        <span class="comment">// We use a VST1 for v1i64 even if the pseudo says VST2/3/4, so</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;        <span class="comment">// check for the opcode rather than the number of vector elements.</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a65e8a317f18e8ef4236314581cd5a240">isVSTfixed</a>(Opc))</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;          Opc = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(Opc);</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Inc);</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;      }</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;      <span class="comment">// VST1/VST2 fixed increment does not need Reg0 so only include it in</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;      <span class="comment">// the operands if not such an opcode.</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="ARMISelDAGToDAG_8cpp.html#a65e8a317f18e8ef4236314581cd5a240">isVSTfixed</a>(Opc))</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    }</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SrcReg);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred);</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain);</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VSt = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(VSt), {MemOp});</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    ReplaceNode(N, VSt);</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  }</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="comment">// Otherwise, quad registers are stored with two separate instructions,</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <span class="comment">// where one stores the even registers and the other stores the odd registers.</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <span class="comment">// Form the QQQQ REG_SEQUENCE.</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 0);</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 1);</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 2);</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3 = (NumVecs == 3)</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;    ? <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF, dl, VT), 0)</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    : N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 3);</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegSeq = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQuadQRegsNode(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4c5a8a44331ca7bfa1400a74affc0d89">MVT::v8i64</a>, V0, V1, V2, V3), 0);</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  <span class="comment">// Store the even D registers.  This is always an updating store, so that it</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  <span class="comment">// provides the address to the second store for the odd subregs.</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpsA[] = { MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>, Reg0, RegSeq, Pred, Reg0, Chain };</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VStA = CurDAG-&gt;getMachineNode(QOpcodes0[OpcodeIndex], dl,</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;                                        MemAddr.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;                                        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, OpsA);</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(VStA), {MemOp});</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VStA, 1);</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;  <span class="comment">// Store the odd D registers.</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VStA, 0));</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Align);</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) &amp;&amp;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;           <span class="stringliteral">&quot;only constant post-increment update allowed for VST3/4&quot;</span>);</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    (void)Inc;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  }</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(RegSeq);</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred);</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain);</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VStB = CurDAG-&gt;getMachineNode(QOpcodes1[OpcodeIndex], dl, ResTys,</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;                                        Ops);</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(VStB), {MemOp});</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  ReplaceNode(N, VStB);</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;}</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectVLDSTLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsLoad, <span class="keywordtype">bool</span> isUpdating,</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;                                      <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *DOpcodes,</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes) {</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumVecs &gt;=2 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VLDSTLane NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="keywordtype">bool</span> IsIntrinsic = !isUpdating;  <span class="comment">// By coincidence, all supported updating</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;                                   <span class="comment">// nodes are not intrinsics.</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = IsIntrinsic ? 2 : 1;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="keywordtype">unsigned</span> Vec0Idx = 3; <span class="comment">// AddrOpIdx + (isUpdating ? 2 : 1)</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  <span class="keywordflow">if</span> (!SelectAddrMode6(N, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx), MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>))</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  <span class="keywordtype">unsigned</span> Lane =</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + NumVecs))-&gt;getZExtValue();</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>();</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = 0;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  <span class="keywordflow">if</span> (NumVecs != 3) {</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    Alignment = cast&lt;ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>)-&gt;getZExtValue();</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    <span class="keywordtype">unsigned</span> NumBytes = NumVecs * VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>() / 8;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    <span class="keywordflow">if</span> (Alignment &gt; NumBytes)</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;      Alignment = NumBytes;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <span class="keywordflow">if</span> (Alignment &lt; 8 &amp;&amp; Alignment &lt; NumBytes)</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;      Alignment = 0;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    <span class="comment">// Alignment must be a power of two; make sure of that.</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    Alignment = (Alignment &amp; -Alignment);</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    <span class="keywordflow">if</span> (Alignment == 1)</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;      Alignment = 0;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  }</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  Align = CurDAG-&gt;getTargetConstant(Alignment, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>;</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vld/vst lane type&quot;</span>);</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    <span class="comment">// Double-register operations:</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>:</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    <span class="comment">// Quad-register operations:</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>:</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  }</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  <span class="keywordflow">if</span> (IsLoad) {</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;    <span class="keywordtype">unsigned</span> ResTyElts = (NumVecs == 3) ? 4 : NumVecs;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    <span class="keywordflow">if</span> (!is64BitVector)</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;      ResTyElts *= 2;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    ResTys.push_back(<a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(),</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;                                      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, ResTyElts));</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  }</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl);</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MemAddr);</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Align);</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="keywordtype">bool</span> IsImmUpdate =</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;        <a class="code" href="ARMISelDAGToDAG_8cpp.html#a36eb7d7a2391433da8399b0c2fb9b56e">isPerfectIncrement</a>(Inc, VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>(), NumVecs);</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(IsImmUpdate ? Reg0 : Inc);</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  }</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 0);</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 1);</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 2) {</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <span class="keywordflow">if</span> (is64BitVector)</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;      SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createDRegPairNode(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, V0, V1), 0);</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;      SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQRegPairNode(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>, V0, V1), 0);</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 2);</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V3 = (NumVecs == 3)</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;      ? <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF, dl, VT), 0)</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;      : N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Vec0Idx + 3);</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;    <span class="keywordflow">if</span> (is64BitVector)</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;      SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQuadDRegsNode(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>, V0, V1, V2, V3), 0);</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;      SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(createQuadQRegsNode(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4c5a8a44331ca7bfa1400a74affc0d89">MVT::v8i64</a>, V0, V1, V2, V3), 0);</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  }</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SuperReg);</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(getI32Imm(Lane, dl));</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred);</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain);</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (is64BitVector ? DOpcodes[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>] :</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;                                  QOpcodes[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>]);</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdLn = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(VLdLn), {MemOp});</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  <span class="keywordflow">if</span> (!IsLoad) {</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;    ReplaceNode(N, VLdLn);</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  }</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="comment">// Extract the subregisters.</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdLn, 0);</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  static_assert(ARM::dsub_7 == ARM::dsub_0 + 7 &amp;&amp;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;                    ARM::qsub_3 == ARM::qsub_0 + 3,</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;                <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="keywordtype">unsigned</span> Sub0 = is64BitVector ? ARM::dsub_0 : ARM::qsub_0;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Vec = 0; Vec &lt; NumVecs; ++Vec)</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, Vec),</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;                CurDAG-&gt;getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg));</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdLn, 1));</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdLn, 2));</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;}</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> SDValueVector&gt;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::AddMVEPredicateToOps(SDValueVector &amp;Ops, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc,</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredicateMask) {</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;  Ops.push_back(CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bba52ebc8bde3b53664af68aae0023e35d8">ARMVCC::Then</a>, Loc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  Ops.push_back(PredicateMask);</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;}</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> SDValueVector&gt;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::AddMVEPredicateToOps(SDValueVector &amp;Ops, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc,</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredicateMask,</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inactive) {</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  Ops.push_back(CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bba52ebc8bde3b53664af68aae0023e35d8">ARMVCC::Then</a>, Loc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  Ops.push_back(PredicateMask);</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  Ops.push_back(Inactive);</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;}</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> SDValueVector&gt;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::AddEmptyMVEPredicateToOps(SDValueVector &amp;Ops, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc) {</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  Ops.push_back(CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bba7d54338241268143d7fdc04d3d0f150b">ARMVCC::None</a>, Loc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  Ops.push_back(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;}</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> SDValueVector&gt;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::AddEmptyMVEPredicateToOps(SDValueVector &amp;Ops, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc,</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;                                                <a class="code" href="structllvm_1_1EVT.html">EVT</a> InactiveTy) {</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  Ops.push_back(CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bba7d54338241268143d7fdc04d3d0f150b">ARMVCC::None</a>, Loc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  Ops.push_back(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  Ops.push_back(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;      CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF, Loc, InactiveTy), 0));</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;}</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectMVE_WB(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *Opcodes,</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;                                   <span class="keywordtype">bool</span> Predicated) {</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc(N);</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Opcode;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(1).<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;    Opcode = Opcodes[0];</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    Opcode = Opcodes[1];</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;bad vector element size in SelectMVE_WB&quot;</span>);</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;  }</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2)); <span class="comment">// vector of base addresses</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  int32_t ImmValue = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3))-&gt;getZExtValue();</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(getI32Imm(ImmValue, Loc)); <span class="comment">// immediate offset</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  <span class="keywordflow">if</span> (Predicated)</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    AddMVEPredicateToOps(Ops, Loc, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4));</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    AddEmptyMVEPredicateToOps(Ops, Loc);</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)); <span class="comment">// chain</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  CurDAG-&gt;SelectNodeTo(N, Opcode, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Ops));</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;}</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectMVE_LongShift(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classuint16__t.html">uint16_t</a> Opcode,</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;                                          <span class="keywordtype">bool</span> Immediate,</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;                                          <span class="keywordtype">bool</span> HasSaturationOperand) {</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc(N);</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  <span class="comment">// Two 32-bit halves of the value to be shifted</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <span class="comment">// The shift count</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <span class="keywordflow">if</span> (Immediate) {</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;    int32_t ImmValue = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3))-&gt;getZExtValue();</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(getI32Imm(ImmValue, Loc)); <span class="comment">// immediate shift count</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3));</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;  }</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;  <span class="comment">// The immediate saturation operand, if any</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <span class="keywordflow">if</span> (HasSaturationOperand) {</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    int32_t SatOp = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4))-&gt;getZExtValue();</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    <span class="keywordtype">int</span> SatBit = (SatOp == 64 ? 0 : 1);</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(getI32Imm(SatBit, Loc));</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  }</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  <span class="comment">// MVE scalar shifts are IT-predicable, so include the standard</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <span class="comment">// predicate arguments.</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, Loc));</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  CurDAG-&gt;SelectNodeTo(N, Opcode, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Ops));</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;}</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectMVE_VADCSBC(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classuint16__t.html">uint16_t</a> OpcodeWithCarry,</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;                                        <a class="code" href="classuint16__t.html">uint16_t</a> OpcodeWithNoCarry,</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;                                        <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a>, <span class="keywordtype">bool</span> Predicated) {</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc(N);</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Opcode;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;  <span class="keywordtype">unsigned</span> FirstInputOp = Predicated ? 2 : 1;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="comment">// Two input vectors and the input carry flag</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(FirstInputOp));</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(FirstInputOp + 1));</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CarryIn = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(FirstInputOp + 2);</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CarryInConstant = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(CarryIn);</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> CarryMask = 1 &lt;&lt; 29;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> CarryExpected = Add ? 0 : CarryMask;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;  <span class="keywordflow">if</span> (CarryInConstant &amp;&amp;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;      (CarryInConstant-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() &amp; CarryMask) == CarryExpected) {</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;    Opcode = OpcodeWithNoCarry;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CarryIn);</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    Opcode = OpcodeWithCarry;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;  }</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  <span class="keywordflow">if</span> (Predicated)</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    AddMVEPredicateToOps(Ops, Loc,</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;                         N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(FirstInputOp + 3),  <span class="comment">// predicate</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;                         N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(FirstInputOp - 1)); <span class="comment">// inactive</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;    AddEmptyMVEPredicateToOps(Ops, Loc, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0));</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;  CurDAG-&gt;SelectNodeTo(N, Opcode, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Ops));</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;}</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#afe345a54f843bde9e90095b1474084d6"> 2555</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#afe345a54f843bde9e90095b1474084d6">SDValueToConstBool</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SDVal) {</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isa&lt;ConstantSDNode&gt;(SDVal) &amp;&amp; <span class="stringliteral">&quot;expected a compile-time constant&quot;</span>);</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *SDValConstant = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(SDVal);</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = SDValConstant-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Value == 0 || Value == 1) &amp;&amp; <span class="stringliteral">&quot;expected value 0 or 1&quot;</span>);</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;}</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectBaseMVE_VMLLDAV(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> Predicated,</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesS,</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesU,</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;                                            <span class="keywordtype">size_t</span> Stride, <span class="keywordtype">size_t</span> TySize) {</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TySize &lt; Stride &amp;&amp; <span class="stringliteral">&quot;Invalid TySize&quot;</span>);</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  <span class="keywordtype">bool</span> IsUnsigned = <a class="code" href="ARMISelDAGToDAG_8cpp.html#afe345a54f843bde9e90095b1474084d6">SDValueToConstBool</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  <span class="keywordtype">bool</span> IsSub = <a class="code" href="ARMISelDAGToDAG_8cpp.html#afe345a54f843bde9e90095b1474084d6">SDValueToConstBool</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  <span class="keywordtype">bool</span> IsExchange = <a class="code" href="ARMISelDAGToDAG_8cpp.html#afe345a54f843bde9e90095b1474084d6">SDValueToConstBool</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3));</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  <span class="keywordflow">if</span> (IsUnsigned) {</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!IsSub &amp;&amp;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;           <span class="stringliteral">&quot;Unsigned versions of vmlsldav[a]/vrmlsldavh[a] do not exist&quot;</span>);</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!IsExchange &amp;&amp;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;           <span class="stringliteral">&quot;Unsigned versions of vmlaldav[a]x/vrmlaldavh[a]x do not exist&quot;</span>);</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  }</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;  <span class="keyword">auto</span> OpIsZero = [<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>](<span class="keywordtype">size_t</span> OpNo) {</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *OpConst = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(OpNo)))</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;      <span class="keywordflow">if</span> (OpConst-&gt;getZExtValue() == 0)</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;  };</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;  <span class="comment">// If the input accumulator value is not zero, select an instruction with</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;  <span class="comment">// accumulator, otherwise select an instruction without accumulator</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;  <span class="keywordtype">bool</span> IsAccum = !(OpIsZero(4) &amp;&amp; OpIsZero(5));</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *Opcodes = IsUnsigned ? OpcodesU : OpcodesS;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <span class="keywordflow">if</span> (IsSub)</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;    Opcodes += 4 * Stride;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  <span class="keywordflow">if</span> (IsExchange)</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;    Opcodes += 2 * Stride;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;  <span class="keywordflow">if</span> (IsAccum)</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;    Opcodes += Stride;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Opcode = Opcodes[TySize];</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc(N);</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;  <span class="comment">// Push the accumulator operands, if they are used</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  <span class="keywordflow">if</span> (IsAccum) {</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4));</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(5));</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;  }</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  <span class="comment">// Push the two vector operands</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(6));</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(7));</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;  <span class="keywordflow">if</span> (Predicated)</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;    AddMVEPredicateToOps(Ops, Loc, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(8));</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    AddEmptyMVEPredicateToOps(Ops, Loc);</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  CurDAG-&gt;SelectNodeTo(N, Opcode, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Ops));</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;}</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectMVE_VMLLDAV(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> Predicated,</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesS,</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesU) {</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecTy = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(6).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  <span class="keywordtype">size_t</span> SizeIndex;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  <span class="keywordflow">switch</span> (VecTy.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;    SizeIndex = 0;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    SizeIndex = 1;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;bad vector element size&quot;</span>);</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  }</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  SelectBaseMVE_VMLLDAV(N, Predicated, OpcodesS, OpcodesU, 2, SizeIndex);</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;}</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectMVE_VRMLLDAVH(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> Predicated,</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesS,</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OpcodesU) {</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(6).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() ==</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;          32 &amp;&amp;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;      <span class="stringliteral">&quot;bad vector element size&quot;</span>);</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  SelectBaseMVE_VMLLDAV(N, Predicated, OpcodesS, OpcodesU, 1, 0);</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;}</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectMVE_VLD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *<span class="keyword">const</span> *Opcodes) {</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Loc(N);</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *OurOpcodes;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    OurOpcodes = Opcodes[0];</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    OurOpcodes = Opcodes[1];</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    OurOpcodes = Opcodes[2];</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;bad vector element size in SelectMVE_VLD&quot;</span>);</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;  }</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> DataTy = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, NumVecs * 2);</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResultTys[] = {DataTy, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>};</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;      CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF, Loc, DataTy), 0);</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Stage = 0; Stage &lt; NumVecs; ++Stage) {</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {<a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), Chain};</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    <span class="keyword">auto</span> <a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> =</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;        CurDAG-&gt;getMachineNode(OurOpcodes[Stage], Loc, ResultTys, Ops);</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a>, 0);</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a>, 1);</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  }</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumVecs; i++)</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, i),</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;                CurDAG-&gt;getTargetExtractSubreg(ARM::qsub_0 + i, Loc, VT, <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>));</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), Chain);</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;}</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectVLDDup(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsIntrinsic,</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;                                   <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *DOpcodes,</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes0,</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *QOpcodes1) {</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VLDDup NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = IsIntrinsic ? 2 : 1;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  <span class="keywordflow">if</span> (!SelectAddrMode6(N, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx), MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>))</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>();</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = 0;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;  <span class="keywordflow">if</span> (NumVecs != 3) {</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;    Alignment = cast&lt;ConstantSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>)-&gt;getZExtValue();</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    <span class="keywordtype">unsigned</span> NumBytes = NumVecs * VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>() / 8;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;    <span class="keywordflow">if</span> (Alignment &gt; NumBytes)</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;      Alignment = NumBytes;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;    <span class="keywordflow">if</span> (Alignment &lt; 8 &amp;&amp; Alignment &lt; NumBytes)</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;      Alignment = 0;</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;    <span class="comment">// Alignment must be a power of two; make sure of that.</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    Alignment = (Alignment &amp; -Alignment);</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;    <span class="keywordflow">if</span> (Alignment == 1)</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;      Alignment = 0;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;  }</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;  Align = CurDAG-&gt;getTargetConstant(Alignment, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>;</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vld-dup type&quot;</span>);</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>:</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>:</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>:</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>:</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;                  OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>:</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>:</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>: OpcodeIndex = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;  }</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;  <span class="keywordtype">unsigned</span> ResTyElts = (NumVecs == 3) ? 4 : NumVecs;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  <span class="keywordflow">if</span> (!is64BitVector)</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;    ResTyElts *= 2;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTy = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, ResTyElts);</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  ResTys.push_back(ResTy);</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;    ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;  ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl);</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdDup;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  <span class="keywordflow">if</span> (is64BitVector || NumVecs == 1) {</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MemAddr);</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Align);</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keywordtype">unsigned</span> Opc = is64BitVector ? DOpcodes[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>] :</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;                                   QOpcodes0[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>];</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;    <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;      <span class="comment">// fixed-stride update instructions don&#39;t have an explicit writeback</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;      <span class="comment">// operand. It&#39;s implicit in the opcode itself.</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;      <span class="keywordtype">bool</span> IsImmUpdate =</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;          <a class="code" href="ARMISelDAGToDAG_8cpp.html#a36eb7d7a2391433da8399b0c2fb9b56e">isPerfectIncrement</a>(Inc, VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>(), NumVecs);</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;      <span class="keywordflow">if</span> (NumVecs &lt;= 2 &amp;&amp; !IsImmUpdate)</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;        Opc = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(Opc);</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;      <span class="keywordflow">if</span> (!IsImmUpdate)</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Inc);</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;      <span class="comment">// FIXME: VLD3 and VLD4 haven&#39;t been updated to that form yet.</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumVecs &gt; 2)</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;    }</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred);</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg0);</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain);</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;    VLdDup = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumVecs == 2) {</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpsA[] = { MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>, Pred, Reg0, Chain };</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdA = CurDAG-&gt;getMachineNode(QOpcodes0[OpcodeIndex],</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;                                          dl, ResTys, OpsA);</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;    Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdA, 1);</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpsB[] = { MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>, Pred, Reg0, Chain };</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    VLdDup = CurDAG-&gt;getMachineNode(QOpcodes1[OpcodeIndex], dl, ResTys, OpsB);</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ImplDef =</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CurDAG-&gt;getMachineNode(TargetOpcode::IMPLICIT_DEF, dl, ResTy), 0);</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpsA[] = { MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>, ImplDef, Pred, Reg0, Chain };</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdA = CurDAG-&gt;getMachineNode(QOpcodes0[OpcodeIndex],</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;                                          dl, ResTys, OpsA);</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdA, 0);</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;    Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdA, 1);</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpsB[] = { MemAddr, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>, SuperReg, Pred, Reg0, Chain };</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;    VLdDup = CurDAG-&gt;getMachineNode(QOpcodes1[OpcodeIndex], dl, ResTys, OpsB);</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;  }</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(VLdDup), {MemOp});</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  <span class="comment">// Extract the subregisters.</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 1) {</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 0));</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 0);</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;    static_assert(ARM::dsub_7 == ARM::dsub_0 + 7, <span class="stringliteral">&quot;Unexpected subreg numbering&quot;</span>);</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    <span class="keywordtype">unsigned</span> SubIdx = is64BitVector ? ARM::dsub_0 : ARM::qsub_0;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Vec = 0; Vec != NumVecs; ++Vec) {</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;      ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, Vec),</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;                  CurDAG-&gt;getTargetExtractSubreg(SubIdx+Vec, dl, VT, SuperReg));</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    }</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;  }</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 1));</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 2));</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;}</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::tryV6T2BitfieldExtractOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isSigned) {</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#ae9b7a94d4fd590c312063ba16b72c8a5">hasV6T2Ops</a>())</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;  <span class="keywordtype">unsigned</span> Opc = isSigned</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;    ? (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() ? ARM::t2SBFX : ARM::SBFX)</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;    : (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() ? ARM::t2UBFX : ARM::UBFX);</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;  <span class="comment">// For unsigned extracts, check for a shift right and mask</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;  <span class="keywordtype">unsigned</span> And_imm = 0;</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>) {</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, And_imm)) {</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;      <span class="comment">// The immediate is a mask of the low bits iff imm &amp; (imm+1) == 0</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;      <span class="keywordflow">if</span> (And_imm &amp; (And_imm + 1))</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;      <span class="keywordtype">unsigned</span> Srl_imm = 0;</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>,</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;                                Srl_imm)) {</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; <span class="stringliteral">&quot;bad amount in shift node!&quot;</span>);</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;        <span class="comment">// Mask off the unnecessary bits of the AND immediate; normally</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;        <span class="comment">// DAGCombine will do this, but that might not happen if</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;        <span class="comment">// targetShrinkDemandedConstant chooses a different immediate.</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;        And_imm &amp;= -1U &gt;&gt; Srl_imm;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;        <span class="comment">// Note: The width operand is encoded as width-1.</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code" href="namespacellvm.html#a9a40028bb151c6c59850f9dc6edc020c">countTrailingOnes</a>(And_imm) - 1;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;        <span class="keywordtype">unsigned</span> LSB = Srl_imm;</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;        <span class="keywordflow">if</span> ((LSB + Width + 1) == N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0).<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;          <span class="comment">// It&#39;s cheaper to use a right shift to extract the top bits.</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;          <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) {</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;            Opc = isSigned ? ARM::t2ASRri : ARM::t2LSRri;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;                              CurDAG-&gt;getTargetConstant(LSB, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;                              <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0, Reg0 };</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;            CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;          }</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;          <span class="comment">// ARM models shift instructions as MOVsi with shifter operand.</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;          <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpcVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">ARM_AM::getShiftOpcForNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>);</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShOpc =</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;            CurDAG-&gt;getTargetConstant(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">ARM_AM::getSORegOpc</a>(ShOpcVal, LSB), dl,</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;                                      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), ShOpc,</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;                            <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0, Reg0 };</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;          CurDAG-&gt;SelectNodeTo(N, ARM::MOVsi, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;        }</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LSB + Width + 1 &lt;= 32 &amp;&amp; <span class="stringliteral">&quot;Shouldn&#39;t create an invalid ubfx&quot;</span>);</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;                          CurDAG-&gt;getTargetConstant(LSB, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;                          CurDAG-&gt;getTargetConstant(Width, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;                          <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0 };</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;        CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;      }</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    }</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;  }</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;  <span class="comment">// Otherwise, we&#39;re looking for a shift of a shift</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  <span class="keywordtype">unsigned</span> Shl_imm = 0;</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, Shl_imm)) {</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Shl_imm &gt; 0 &amp;&amp; Shl_imm &lt; 32 &amp;&amp; <span class="stringliteral">&quot;bad amount in shift node!&quot;</span>);</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;    <span class="keywordtype">unsigned</span> Srl_imm = 0;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Srl_imm)) {</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; <span class="stringliteral">&quot;bad amount in shift node!&quot;</span>);</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;      <span class="comment">// Note: The width operand is encoded as width-1.</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = 32 - Srl_imm - 1;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;      <span class="keywordtype">int</span> LSB = Srl_imm - Shl_imm;</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;      <span class="keywordflow">if</span> (LSB &lt; 0)</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LSB + Width + 1 &lt;= 32 &amp;&amp; <span class="stringliteral">&quot;Shouldn&#39;t create an invalid ubfx&quot;</span>);</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;                        CurDAG-&gt;getTargetConstant(LSB, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;                        CurDAG-&gt;getTargetConstant(Width, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0 };</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;      CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;    }</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;  }</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  <span class="comment">// Or we are looking for a shift of an and, with a mask operand</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, And_imm) &amp;&amp;</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;      <a class="code" href="namespacellvm.html#a4e43e0513a033e8590ef9efc406fa3dd">isShiftedMask_32</a>(And_imm)) {</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;    <span class="keywordtype">unsigned</span> Srl_imm = 0;</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;    <span class="keywordtype">unsigned</span> LSB = <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(And_imm);</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;    <span class="comment">// Shift must be the same as the ands lsb</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Srl_imm) &amp;&amp; Srl_imm == LSB) {</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; <span class="stringliteral">&quot;bad amount in shift node!&quot;</span>);</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;      <span class="keywordtype">unsigned</span> MSB = 31 - <a class="code" href="namespacellvm.html#a6aa081e4a6739103c56ec536b663c2e4">countLeadingZeros</a>(And_imm);</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;      <span class="comment">// Note: The width operand is encoded as width-1.</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = MSB - LSB;</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Srl_imm + Width + 1 &lt;= 32 &amp;&amp; <span class="stringliteral">&quot;Shouldn&#39;t create an invalid ubfx&quot;</span>);</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;                        CurDAG-&gt;getTargetConstant(Srl_imm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;                        CurDAG-&gt;getTargetConstant(Width, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0 };</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;      CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;    }</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  }</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>) {</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = cast&lt;VTSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getVT().getSizeInBits();</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;    <span class="keywordtype">unsigned</span> LSB = 0;</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, LSB) &amp;&amp;</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;        !<a class="code" href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, LSB))</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;    <span class="keywordflow">if</span> (LSB + Width &gt; 32)</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LSB + Width &lt;= 32 &amp;&amp; <span class="stringliteral">&quot;Shouldn&#39;t create an invalid ubfx&quot;</span>);</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;                      CurDAG-&gt;getTargetConstant(LSB, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;                      CurDAG-&gt;getTargetConstant(Width - 1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;                      <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0 };</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;    CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;  }</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;}</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">/// Target-specific DAG combining for ISD::XOR.</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">/// Target-independent combining lowers SELECT_CC nodes of the form</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">/// select_cc setg[ge] X,  0,  X, -X</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/// select_cc setgt    X, -1,  X, -X</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">/// select_cc setl[te] X,  0, -X,  X</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment">/// select_cc setlt    X,  1, -X,  X</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">/// which represent Integer ABS into:</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">/// Y = sra (X, size(X)-1); xor (add (X, Y), Y)</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">/// ARM instruction selection detects the latter and matches it to</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">/// ARM::ABS or ARM::t2ABS machine node.</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMDAGToDAGISel::tryABSOp(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N){</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> XORSrc0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> XORSrc1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>())</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;  <span class="keywordflow">if</span> (XORSrc0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> || XORSrc1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>)</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ADDSrc0 = XORSrc0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ADDSrc1 = XORSrc0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SRASrc0 = XORSrc1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SRASrc1 = XORSrc1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *SRAConstant =  <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(SRASrc1);</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> XType = SRASrc0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = XType.getSizeInBits() - 1;</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  <span class="keywordflow">if</span> (ADDSrc1 == XORSrc1 &amp;&amp; ADDSrc0 == SRASrc0 &amp;&amp;</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;      XType.isInteger() &amp;&amp; SRAConstant != <span class="keyword">nullptr</span> &amp;&amp;</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;      Size == SRAConstant-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>()) {</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">isThumb2</a>() ? ARM::t2ABS : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b">ARM::ABS</a>;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;    CurDAG-&gt;SelectNodeTo(N, Opcode, VT, ADDSrc0);</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  }</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;}</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">/// We&#39;ve got special pseudo-instructions for these</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMDAGToDAGISel::SelectCMP_SWAP(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemTy = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemoryVT();</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;  <span class="keywordflow">if</span> (MemTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;    Opcode = ARM::CMP_SWAP_8;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MemTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;    Opcode = ARM::CMP_SWAP_16;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MemTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;    Opcode = ARM::CMP_SWAP_32;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown AtomicCmpSwap type&quot;</span>);</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3),</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;                   N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)};</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *CmpSwap = CurDAG-&gt;getMachineNode(</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;      Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;      CurDAG-&gt;getVTList(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>), Ops);</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;  CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(CmpSwap), {MemOp});</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 0));</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 2));</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;  CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;}</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;std::pair&lt;unsigned, unsigned&gt;</a>&gt;</div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a89708e125cad874cffdd7f636ce25629"> 3023</a></span>&#160;<a class="code" href="ARMISelDAGToDAG_8cpp.html#a89708e125cad874cffdd7f636ce25629">getContiguousRangeOfSetBits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;A) {</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;  <span class="keywordtype">unsigned</span> FirstOne = A.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>() - A.<a class="code" href="classllvm_1_1APInt.html#aa074b9f5a1efaa0fd8aa4522593f299a">countLeadingZeros</a>() - 1;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;  <span class="keywordtype">unsigned</span> LastOne = A.<a class="code" href="classllvm_1_1APInt.html#a9a99431f0828d0222c617eb876bc5d34">countTrailingZeros</a>();</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  <span class="keywordflow">if</span> (A.<a class="code" href="classllvm_1_1APInt.html#a7237782a64e78d98366d51252b16ca07">countPopulation</a>() != (FirstOne - LastOne + 1))</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;std::pair&lt;unsigned,unsigned&gt;</a>&gt;();</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  <span class="keywordflow">return</span> std::make_pair(FirstOne, LastOne);</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;}</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="keywordtype">void</span> ARMDAGToDAGISel::SelectCMPZ(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> &amp;SwitchEQNEToPLMI) {</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">ARMISD::CMPZ</a>);</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;  SwitchEQNEToPLMI = <span class="keyword">false</span>;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>())</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;    <span class="comment">// FIXME: Work out whether it is profitable to do this in A32 mode - LSL and</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;    <span class="comment">// LSR don&#39;t exist as standalone instructions - they need the barrel shifter.</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;  <span class="comment">// select (cmpz (and X, C), #0) -&gt; (LSLS X) or (LSRS X) or (LSRS (LSLS X))</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> And = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;  <span class="keywordflow">if</span> (!And-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>())</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zero = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(Zero) || !cast&lt;ConstantSDNode&gt;(Zero)-&gt;isNullValue() ||</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;      And-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>)</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a> = And.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;  <span class="keyword">auto</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(And.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;  <span class="keyword">auto</span> Range = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a89708e125cad874cffdd7f636ce25629">getContiguousRangeOfSetBits</a>(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getAPIntValue());</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;  <span class="keywordflow">if</span> (!Range)</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;  <span class="comment">// There are several ways to lower this:</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *NewN;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;  <span class="keyword">auto</span> EmitShift = [&amp;](<span class="keywordtype">unsigned</span> Opc, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src, <span class="keywordtype">unsigned</span> Imm) -&gt; <a class="code" href="classllvm_1_1SDNode.html">SDNode</a>* {</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">isThumb2</a>()) {</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;      Opc = (Opc == ARM::tLSLri) ? ARM::t2LSLri : ARM::t2LSRri;</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { Src, CurDAG-&gt;getTargetConstant(Imm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {CurDAG-&gt;getRegister(ARM::CPSR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Src,</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;                       CurDAG-&gt;getTargetConstant(Imm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;                       <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)};</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;      <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;    }</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  };</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  <span class="keywordflow">if</span> (Range-&gt;second == 0) {</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;    <span class="comment">//  1. Mask includes the LSB -&gt; Simply shift the top N bits off</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;    NewN = EmitShift(ARM::tLSLri, X, 31 - Range-&gt;first);</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;    ReplaceNode(And.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), NewN);</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Range-&gt;first == 31) {</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;    <span class="comment">//  2. Mask includes the MSB -&gt; Simply shift the bottom N bits off</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;    NewN = EmitShift(ARM::tLSRri, X, Range-&gt;second);</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    ReplaceNode(And.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), NewN);</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Range-&gt;first == Range-&gt;second) {</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;    <span class="comment">//  3. Only one bit is set. We can shift this into the sign bit and use a</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;    <span class="comment">//     PL/MI comparison.</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;    NewN = EmitShift(ARM::tLSLri, X, 31 - Range-&gt;first);</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;    ReplaceNode(And.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), NewN);</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;    SwitchEQNEToPLMI = <span class="keyword">true</span>;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#ae9b7a94d4fd590c312063ba16b72c8a5">hasV6T2Ops</a>()) {</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;    <span class="comment">//  4. Do a double shift to clear bottom and top bits, but only in</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;    <span class="comment">//     thumb-1 mode as in thumb-2 we can use UBFX.</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;    NewN = EmitShift(ARM::tLSLri, X, 31 - Range-&gt;first);</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;    NewN = EmitShift(ARM::tLSRri, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(NewN, 0),</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;                     Range-&gt;second + (31 - Range-&gt;first));</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    ReplaceNode(And.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), NewN);</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;  }</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;}</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">ARMDAGToDAGISel::Select</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>()) {</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;    N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">setNodeId</a>(-1);</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;    <span class="keywordflow">return</span>;   <span class="comment">// Already selected.</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;  }</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>: {</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;    <span class="comment">// For Thumb1, match an sp-relative store in C++. This is a little</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;    <span class="comment">// unfortunate, but I don&#39;t think I can make the chain check work</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;    <span class="comment">// otherwise.  (The chain of the store has to be the same as the chain</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;    <span class="comment">// of the CopyFromReg, or else we can&#39;t replace the CopyFromReg with</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;    <span class="comment">// a direct reference to &quot;SP&quot;.)</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;    <span class="comment">// This is only necessary on Thumb1 because Thumb1 sp-relative stores use</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;    <span class="comment">// a different addressing mode from other four-byte stores.</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;    <span class="comment">// This pattern usually comes up with call arguments.</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;    <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = cast&lt;StoreSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = ST-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">getBasePtr</a>();</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>() &amp;&amp; ST-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a6fd7837015d721d85d0dfed4623fb0f9">isUnindexed</a>()) {</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;      <span class="keywordtype">int</span> RHSC = 0;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;      <span class="keywordflow">if</span> (Ptr.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;          <a class="code" href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a>(Ptr.getOperand(1), <span class="comment">/*Scale=*/</span>4, 0, 256, RHSC))</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;        Ptr = Ptr.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;      <span class="keywordflow">if</span> (Ptr.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a> &amp;&amp;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;          cast&lt;RegisterSDNode&gt;(Ptr.getOperand(1))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == ARM::SP &amp;&amp;</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;          Ptr.getOperand(0) == ST-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>()) {</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {ST-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>(),</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;                         CurDAG-&gt;getRegister(ARM::SP, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;                         CurDAG-&gt;getTargetConstant(RHSC, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;                         <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;                         CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;                         ST-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>()};</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;        <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *ResNode =</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;            CurDAG-&gt;getMachineNode(ARM::tSTRspi, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;        <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = ST-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>();</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;        CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(ResNode), {MemOp});</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;        ReplaceNode(N, ResNode);</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;      }</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;    }</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  }</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a61a1595d03afe86764ad7625d358608e">ISD::WRITE_REGISTER</a>:</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;    <span class="keywordflow">if</span> (tryWriteRegister(N))</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92fceabd268d62ef2c95799a102b8abf">ISD::READ_REGISTER</a>:</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;    <span class="keywordflow">if</span> (tryReadRegister(N))</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">ISD::INLINEASM</a>:</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">ISD::INLINEASM_BR</a>:</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;    <span class="keywordflow">if</span> (tryInlineAsm(N))</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>:</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;    <span class="comment">// Select special operations if XOR node forms integer ABS pattern</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;    <span class="keywordflow">if</span> (tryABSOp(N))</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;    <span class="comment">// Other cases are autogenerated.</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>: {</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;    <span class="keywordtype">unsigned</span> Val = cast&lt;ConstantSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getZExtValue();</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;    <span class="comment">// If we can&#39;t materialize the constant we need to use a literal pool</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">ConstantMaterializationCost</a>(Val, Subtarget) &gt; 2) {</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CPIdx = CurDAG-&gt;getTargetConstantPool(</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;          <a class="code" href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">ConstantInt::get</a>(<a class="code" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">Type::getInt32Ty</a>(*CurDAG-&gt;getContext()), Val),</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;          TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;      <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) {</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;          CPIdx,</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;          <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;          CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;          CurDAG-&gt;getEntryNode()</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;        };</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;        ResNode = CurDAG-&gt;getMachineNode(ARM::tLDRpci, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;                                         Ops);</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;          CPIdx,</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;          CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;          <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;          CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;          CurDAG-&gt;getEntryNode()</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;        };</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;        ResNode = CurDAG-&gt;getMachineNode(ARM::LDRcp, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;                                         Ops);</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;      }</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;      <span class="comment">// Annotate the Node with memory operand information so that MachineInstr</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;      <span class="comment">// queries work properly. This e.g. gives the register allocation the</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;      <span class="comment">// required information for rematerialization.</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp; MF = CurDAG-&gt;getMachineFunction();</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp =</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;          MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(<a class="code" href="structllvm_1_1MachinePointerInfo.html#a8b1a64bd0c1be7a99998055c78d1312b">MachinePointerInfo::getConstantPool</a>(MF),</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;                                  <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>, 4, 4);</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;      CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(ResNode), {MemOp});</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;      ReplaceNode(N, ResNode);</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;    }</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;    <span class="comment">// Other cases are autogenerated.</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;  }</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>: {</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;    <span class="comment">// Selects to ADDri FI, 0 which in turn will become ADDri SP, imm.</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getIndex();</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TFI = CurDAG-&gt;getTargetFrameIndex(</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;        FI, TLI-&gt;getPointerTy(CurDAG-&gt;getDataLayout()));</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>()) {</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;      <span class="comment">// Set the alignment of the frame object to 4, to avoid having to generate</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;      <span class="comment">// more than one ADD</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;      <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;getFrameInfo();</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;      <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI) &lt; 4)</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;        MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a51ea0ff0ba0a43cc30affb68aae1314c">setObjectAlignment</a>(FI, 4);</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;      CurDAG-&gt;SelectNodeTo(N, ARM::tADDframe, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, TFI,</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;                           CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;      <span class="keywordtype">unsigned</span> Opc = ((Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">hasThumb2</a>()) ?</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;                      ARM::t2ADDri : ARM::ADDri);</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { TFI, CurDAG-&gt;getTargetConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;                        <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;      CurDAG-&gt;SelectNodeTo(N, Opc, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;    }</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  }</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;    <span class="keywordflow">if</span> (tryV6T2BitfieldExtractOp(N, <span class="keyword">false</span>))</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>:</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;    <span class="keywordflow">if</span> (tryV6T2BitfieldExtractOp(N, <span class="keyword">true</span>))</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>:</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>())</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))) {</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;      <span class="keywordtype">unsigned</span> RHSV = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue();</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;      <span class="keywordflow">if</span> (!RHSV) <span class="keywordflow">break</span>;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(RHSV-1)) {  <span class="comment">// 2^n+1?</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;        <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(RHSV-1);</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;        <span class="keywordflow">if</span> (ShImm &gt;= 32)</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;        ShImm = <a class="code" href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">ARM_AM::getSORegOpc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>, ShImm);</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShImmOp = CurDAG-&gt;getTargetConstant(ShImm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;        <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) {</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { V, V, ShImmOp, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0, Reg0 };</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;          CurDAG-&gt;SelectNodeTo(N, ARM::t2ADDrs, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { V, V, Reg0, ShImmOp, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0,</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;                            Reg0 };</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;          CurDAG-&gt;SelectNodeTo(N, ARM::ADDrsi, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;        }</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;      }</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(RHSV+1)) {  <span class="comment">// 2^n-1?</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;        <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(RHSV+1);</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;        <span class="keywordflow">if</span> (ShImm &gt;= 32)</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;        ShImm = <a class="code" href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">ARM_AM::getSORegOpc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>, ShImm);</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShImmOp = CurDAG-&gt;getTargetConstant(ShImm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reg0 = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;        <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) {</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { V, V, ShImmOp, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0, Reg0 };</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;          CurDAG-&gt;SelectNodeTo(N, ARM::t2RSBrs, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { V, V, Reg0, ShImmOp, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), Reg0,</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;                            Reg0 };</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;          CurDAG-&gt;SelectNodeTo(N, ARM::RSBrsi, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;        }</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;      }</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;    }</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>: {</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    <span class="comment">// Check for unsigned bitfield extract</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;    <span class="keywordflow">if</span> (tryV6T2BitfieldExtractOp(N, <span class="keyword">false</span>))</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;    <span class="comment">// If an immediate is used in an AND node, it is possible that the immediate</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    <span class="comment">// can be more optimally materialized when negated. If this is the case we</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;    <span class="comment">// can negate the immediate and use a BIC instead.</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;    <span class="keyword">auto</span> *N1C = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;    <span class="keywordflow">if</span> (N1C &amp;&amp; N1C-&gt;hasOneUse() &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) {</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> Imm = (<a class="code" href="classuint32__t.html">uint32_t</a>) N1C-&gt;getZExtValue();</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;      <span class="comment">// In Thumb2 mode, an AND can take a 12-bit immediate. If this</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;      <span class="comment">// immediate can be negated and fit in the immediate operand of</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;      <span class="comment">// a t2BIC, don&#39;t do any manual transform here as this can be</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;      <span class="comment">// handled by the generic ISel machinery.</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;      <span class="keywordtype">bool</span> PreferImmediateEncoding =</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;        Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">hasThumb2</a>() &amp;&amp; (is_t2_so_imm(Imm) || is_t2_so_imm_not(Imm));</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;      <span class="keywordflow">if</span> (!PreferImmediateEncoding &amp;&amp;</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;          <a class="code" href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">ConstantMaterializationCost</a>(Imm, Subtarget) &gt;</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;              <a class="code" href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">ConstantMaterializationCost</a>(~Imm, Subtarget)) {</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;        <span class="comment">// The current immediate costs more to materialize than a negated</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;        <span class="comment">// immediate, so negate the immediate and use a BIC.</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewImm =</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;          CurDAG-&gt;getConstant(~N1C-&gt;getZExtValue(), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;        <span class="comment">// If the new constant didn&#39;t exist before, reposition it in the topological</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;        <span class="comment">// ordering so it is just before N. Otherwise, don&#39;t touch its location.</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;        <span class="keywordflow">if</span> (NewImm-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1bdddc5f08b7b8b77e2518296dd4d84f">getNodeId</a>() == -1)</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;          CurDAG-&gt;RepositionNode(N-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), NewImm.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;        <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">hasThumb2</a>()) {</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {CurDAG-&gt;getRegister(ARM::CPSR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;                           N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), NewImm, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;                           CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)};</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;          ReplaceNode(N, CurDAG-&gt;getMachineNode(ARM::tBIC, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops));</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), NewImm, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;                           CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;                           CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)};</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;          ReplaceNode(N,</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;                      CurDAG-&gt;getMachineNode(ARM::t2BICrr, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops));</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;        }</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;      }</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;    }</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;    <span class="comment">// (and (or x, c2), c1) and top 16-bits of c1 and c2 match, lower 16-bits</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;    <span class="comment">// of c1 are 0xffff, and lower 16-bit of c2 are 0. That is, the top 16-bits</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;    <span class="comment">// are entirely contributed by c2 and lower 16-bits are entirely contributed</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;    <span class="comment">// by x. That&#39;s equal to (or (and x, 0xffff), (and c1, 0xffff0000)).</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;    <span class="comment">// Select it to: &quot;movt x, ((c1 &amp; 0xffff) &gt;&gt; 16)</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;    <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">hasThumb2</a>())</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;      ? ARM::t2MOVTi16</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;      : (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#ae9b7a94d4fd590c312063ba16b72c8a5">hasV6T2Ops</a>() ? ARM::MOVTi16 : 0);</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;    <span class="keywordflow">if</span> (!Opc)</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;    N1C = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N1);</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;    <span class="keywordflow">if</span> (!N1C)</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;    <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> &amp;&amp; N0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>()) {</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N2 = N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;      <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *N2C = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N2);</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;      <span class="keywordflow">if</span> (!N2C)</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;      <span class="keywordtype">unsigned</span> N1CVal = N1C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;      <span class="keywordtype">unsigned</span> N2CVal = N2C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;      <span class="keywordflow">if</span> ((N1CVal &amp; 0xffff0000U) == (N2CVal &amp; 0xffff0000U) &amp;&amp;</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;          (N1CVal &amp; 0xffffU) == 0xffffU &amp;&amp;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;          (N2CVal &amp; 0xffffU) == 0x0U) {</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac21c0e218a109e1353d239807dd4f3c9">Imm16</a> = CurDAG-&gt;getTargetConstant((N2CVal &amp; 0xFFFF0000U) &gt;&gt; 16,</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;                                                  dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac21c0e218a109e1353d239807dd4f3c9">Imm16</a>,</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;                          <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;        ReplaceNode(N, CurDAG-&gt;getMachineNode(Opc, dl, VT, Ops));</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;      }</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;    }</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;  }</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5">ARMISD::UMAAL</a>: {</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() ? ARM::t2UMAAL : <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5">ARM::UMAAL</a>;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1),</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;                      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3),</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;                      <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;                      CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops));</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;  }</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6">ARMISD::UMLAL</a>:{</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) {</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;                        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)};</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;      ReplaceNode(</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;          N, CurDAG-&gt;getMachineNode(ARM::t2UMLAL, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops));</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;    }<span class="keywordflow">else</span>{</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;                        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;      ReplaceNode(N, CurDAG-&gt;getMachineNode(</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;                         Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a145d01cda478613c330c4fe25ded73b0">hasV6Ops</a>() ? <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6">ARM::UMLAL</a> : ARM::UMLALv5, dl,</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;                         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops));</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    }</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;  }</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95">ARMISD::SMLAL</a>:{</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) {</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;                        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)};</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;      ReplaceNode(</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;          N, CurDAG-&gt;getMachineNode(ARM::t2SMLAL, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops));</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;    }<span class="keywordflow">else</span>{</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;                        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;                        CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;      ReplaceNode(N, CurDAG-&gt;getMachineNode(</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;                         Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a145d01cda478613c330c4fe25ded73b0">hasV6Ops</a>() ? <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95">ARM::SMLAL</a> : ARM::SMLALv5, dl,</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;                         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops));</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;    }</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;  }</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a06e89dbcfaf0ceca94295988d35809c2">ARMISD::SUBE</a>: {</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a145d01cda478613c330c4fe25ded73b0">hasV6Ops</a>() || !Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#ac0d991ce1db0ce7c271b9a851531f53b">hasDSP</a>())</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;    <span class="comment">// Look for a pattern to match SMMLS</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;    <span class="comment">// (sube a, (smul_loHi a, b), (subc 0, (smul_LOhi(a, b))))</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd">ISD::SMUL_LOHI</a> ||</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cfc13d8dfcbb7d035be110b619ea741">ARMISD::SUBC</a> ||</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;        !<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 1).<a class="code" href="classllvm_1_1SDValue.html#aadec518817d351d77d1badd66cf96fc3">use_empty</a>())</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>())</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">hasThumb2</a>() &amp;&amp;</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;             <span class="stringliteral">&quot;This pattern should not be generated for Thumb&quot;</span>);</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SmulLoHi = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Subc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;    <span class="keyword">auto</span> *Zero = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Subc.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;    <span class="keywordflow">if</span> (!Zero || Zero-&gt;getZExtValue() != 0 ||</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;        Subc.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1) != SmulLoHi.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0) ||</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1) != SmulLoHi.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1) ||</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2) != Subc.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1))</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">isThumb2</a>() ? ARM::t2SMMLS : ARM::SMMLS;</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { SmulLoHi.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), SmulLoHi.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1),</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;                      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;                      CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops));</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;  }</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#af478c4d7f7cc724a0f0ba4fb2a7f1c51">hasMVEIntegerOps</a>() &amp;&amp; tryMVEIndexedLoad(N))</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">hasThumb2</a>()) {</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;      <span class="keywordflow">if</span> (tryT2IndexedLoad(N))</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) {</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;      <span class="keywordflow">if</span> (tryT1IndexedLoad(N))</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tryARMIndexedLoad(N))</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;    <span class="comment">// Other cases are autogenerated.</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  }</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a112324db3910fea5895514851c387442">ISD::MLOAD</a>:</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#af478c4d7f7cc724a0f0ba4fb2a7f1c51">hasMVEIntegerOps</a>() &amp;&amp; tryMVEIndexedLoad(N))</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;    <span class="comment">// Other cases are autogenerated.</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36">ARMISD::WLS</a>:</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adaeab816ead72a28ed9c4282edcf2130">ARMISD::LE</a>: {</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1),</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;                      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;                      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;    <span class="keywordtype">unsigned</span> Opc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36">ARMISD::WLS</a> ?</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;      ARM::t2WhileLoopStart : ARM::t2LoopEnd;</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *New = CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops);</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;    ReplaceUses(N, New);</div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;    CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;  }</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4dee32244ce74164a053c8c25bea9226">ARMISD::LOOP_DEC</a>: {</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1),</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;                      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;                      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Dec =</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;      CurDAG-&gt;getMachineNode(ARM::t2LoopDec, dl,</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;                             CurDAG-&gt;getVTList(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>), Ops);</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;    ReplaceUses(N, Dec);</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;    CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;  }</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe">ARMISD::BRCOND</a>: {</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;    <span class="comment">// Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;    <span class="comment">// Emits: (Bcc:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;    <span class="comment">// Pattern complexity = 6  cost = 1  size = 0</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;    <span class="comment">// Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;    <span class="comment">// Emits: (tBcc:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;    <span class="comment">// Pattern complexity = 6  cost = 1  size = 0</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;    <span class="comment">// Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;    <span class="comment">// Emits: (t2Bcc:void (bb:Other):$dst, (imm:i32):$cc)</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;    <span class="comment">// Pattern complexity = 6  cost = 1  size = 0</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() ?</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;      ((Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">hasThumb2</a>()) ? ARM::t2Bcc : ARM::tBcc) : ARM::Bcc;</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N2 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N3 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3);</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4);</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8472e46f9e4db168c5610ecdfb05dbaf">ISD::BasicBlock</a>);</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N2.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>);</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N3.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a419e8283a58d2b1b86591fa7f18ccfd9">ISD::Register</a>);</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;    <span class="keywordtype">unsigned</span> CC = (<a class="code" href="classunsigned.html">unsigned</a>) cast&lt;ConstantSDNode&gt;(N2)-&gt;getZExtValue();</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;    <span class="keywordflow">if</span> (InFlag.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">ARMISD::CMPZ</a>) {</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;      <span class="keywordflow">if</span> (InFlag.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>) {</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Int = InFlag.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;        uint64_t <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = cast&lt;ConstantSDNode&gt;(Int-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;        <span class="comment">// Handle low-overhead loops.</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;        <span class="keywordflow">if</span> (ID == Intrinsic::loop_decrement_reg) {</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elements = Int.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = CurDAG-&gt;getTargetConstant(</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;            cast&lt;ConstantSDNode&gt;(Int.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3))-&gt;getZExtValue(), dl,</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;                                 <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>[] = { Elements, <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, Int.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) };</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;          <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *LoopDec =</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;            CurDAG-&gt;getMachineNode(ARM::t2LoopDec, dl,</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;                                   CurDAG-&gt;getVTList(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>),</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;                                   <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>);</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;          ReplaceUses(Int.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), LoopDec);</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EndArgs[] = { <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(LoopDec, 0), N1, Chain };</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;          <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *LoopEnd =</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;            CurDAG-&gt;getMachineNode(ARM::t2LoopEnd, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, EndArgs);</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;          ReplaceUses(N, LoopEnd);</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;          CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;          CurDAG-&gt;RemoveDeadNode(InFlag.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;          CurDAG-&gt;RemoveDeadNode(Int.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;        }</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;      }</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;      <span class="keywordtype">bool</span> SwitchEQNEToPLMI;</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;      SelectCMPZ(InFlag.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), SwitchEQNEToPLMI);</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;      InFlag = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4);</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;      <span class="keywordflow">if</span> (SwitchEQNEToPLMI) {</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;        <span class="keywordflow">switch</span> ((<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>)CC) {</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;        <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;CMPZ must be either NE or EQ!&quot;</span>);</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">ARMCC::NE</a>:</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;          CC = (<a class="code" href="classunsigned.html">unsigned</a>)<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6af6284b830f5e4fe2a8ddb9ff1a25ee46">ARMCC::MI</a>;</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402">ARMCC::EQ</a>:</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;          CC = (<a class="code" href="classunsigned.html">unsigned</a>)<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8a1e111b6a355c527c0e325a6492c1fe">ARMCC::PL</a>;</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;        }</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;      }</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;    }</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Tmp2 = CurDAG-&gt;getTargetConstant(CC, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N1, Tmp2, N3, Chain, InFlag };</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;                                             <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>, Ops);</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;    Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ResNode, 0);</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() == 2) {</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;      InFlag = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ResNode, 1);</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;      ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 1), InFlag);</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;    }</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0),</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Chain.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), Chain.<a class="code" href="classllvm_1_1SDValue.html#ac476ca9c302b9ba8d47ea7b02f6149f5">getResNo</a>()));</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;    CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;  }</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">ARMISD::CMPZ</a>: {</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;    <span class="comment">// select (CMPZ X, #-C) -&gt; (CMPZ (ADDS X, #C), #0)</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;    <span class="comment">//   This allows us to avoid materializing the expensive negative constant.</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;    <span class="comment">//   The CMPZ #0 is useless and will be peepholed away but we need to keep it</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;    <span class="comment">//   for its glue output.</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;    <span class="keyword">auto</span> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> &amp;&amp; <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getSExtValue() &lt; 0 &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) {</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;      int64_t Addend = -<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getSExtValue();</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Add = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;      <span class="comment">// ADDS can be better than CMN if the immediate fits in a</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;      <span class="comment">// 16-bit ADDS, which means either [0,256) for tADDi8 or [0,8) for tADDi3.</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;      <span class="comment">// Outside that range we can just use a CMN which is 32-bit but has a</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;      <span class="comment">// 12-bit immediate range.</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;      <span class="keywordflow">if</span> (Addend &lt; 1&lt;&lt;8) {</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;        <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">isThumb2</a>()) {</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, CurDAG-&gt;getTargetConstant(Addend, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;                            <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;                            CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) };</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;          Add = CurDAG-&gt;getMachineNode(ARM::t2ADDri, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;          <span class="keywordtype">unsigned</span> Opc = (Addend &lt; 1&lt;&lt;3) ? ARM::tADDi3 : ARM::tADDi8;</div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {CurDAG-&gt;getRegister(ARM::CPSR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>,</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;                           CurDAG-&gt;getTargetConstant(Addend, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;                           <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)};</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;          Add = CurDAG-&gt;getMachineNode(Opc, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ops);</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;        }</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;      }</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;      <span class="keywordflow">if</span> (Add) {</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops2[] = {<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Add, 0), CurDAG-&gt;getConstant(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)};</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;        CurDAG-&gt;MorphNodeTo(N, <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">ARMISD::CMPZ</a>, CurDAG-&gt;getVTList(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>), Ops2);</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;      }</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;    }</div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;    <span class="comment">// Other cases are autogenerated.</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;  }</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db">ARMISD::CMOV</a>: {</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4);</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;    <span class="keywordflow">if</span> (InFlag.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">ARMISD::CMPZ</a>) {</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;      <span class="keywordtype">bool</span> SwitchEQNEToPLMI;</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;      SelectCMPZ(InFlag.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), SwitchEQNEToPLMI);</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;      <span class="keywordflow">if</span> (SwitchEQNEToPLMI) {</div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ARMcc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;        <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> CC =</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;          (<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>)cast&lt;ConstantSDNode&gt;(ARMcc)-&gt;getZExtValue();</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;        <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;        <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;CMPZ must be either NE or EQ!&quot;</span>);</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">ARMCC::NE</a>:</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;          CC = <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6af6284b830f5e4fe2a8ddb9ff1a25ee46">ARMCC::MI</a>;</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402">ARMCC::EQ</a>:</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;          CC = <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8a1e111b6a355c527c0e325a6492c1fe">ARMCC::PL</a>;</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;        }</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewARMcc = CurDAG-&gt;getConstant((<span class="keywordtype">unsigned</span>)CC, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), NewARMcc,</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;                         N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4)};</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;        CurDAG-&gt;MorphNodeTo(N, <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db">ARMISD::CMOV</a>, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">getVTList</a>(), Ops);</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;      }</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;    }</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;    <span class="comment">// Other cases are autogenerated.</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;  }</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2ce278a3ff293b574f11d4ee0276770d">ARMISD::VZIP</a>: {</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;    <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;    <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span>;</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  Opc = ARM::VZIPd8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>:</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: Opc = ARM::VZIPd16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;    <span class="comment">// vzip.32 Dd, Dm is a pseudo-instruction expanded to vtrn.32 Dd, Dm.</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: Opc = ARM::VTRNd32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: Opc = ARM::VZIPq8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>:</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: Opc = ARM::VZIPq16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: Opc = ARM::VZIPq32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;    }</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl);</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredReg = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Pred, PredReg };</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(Opc, dl, VT, VT, Ops));</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;  }</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3d175a42f3d21e9d95bc684768de999a">ARMISD::VUZP</a>: {</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;    <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;    <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span>;</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  Opc = ARM::VUZPd8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>:</div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: Opc = ARM::VUZPd16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;    <span class="comment">// vuzp.32 Dd, Dm is a pseudo-instruction expanded to vtrn.32 Dd, Dm.</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: Opc = ARM::VTRNd32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: Opc = ARM::VUZPq8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>:</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: Opc = ARM::VUZPq16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: Opc = ARM::VUZPq32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;    }</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl);</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredReg = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Pred, PredReg };</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(Opc, dl, VT, VT, Ops));</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;  }</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78557d58c18ae631207ea472be421497">ARMISD::VTRN</a>: {</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;    <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;    <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span>;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>:  Opc = ARM::VTRNd8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>:</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>: Opc = ARM::VTRNd16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>:</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>: Opc = ARM::VTRNd32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>: Opc = ARM::VTRNq8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>:</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>: Opc = ARM::VTRNq16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>:</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>: Opc = ARM::VTRNq32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;    }</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl);</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PredReg = CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Pred, PredReg };</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(Opc, dl, VT, VT, Ops));</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;  }</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9b3b5c8aca58fc851520aab312b46637">ARMISD::BUILD_VECTOR</a>: {</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = VecVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;    <span class="keywordtype">unsigned</span> NumElts = VecVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;    <span class="keywordflow">if</span> (EltVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>) {</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumElts == 2 &amp;&amp; <span class="stringliteral">&quot;unexpected type for BUILD_VECTOR&quot;</span>);</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;      ReplaceNode(</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;          N, createDRegPairNode(VecVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1)));</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;    }</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; <span class="stringliteral">&quot;unexpected type for BUILD_VECTOR&quot;</span>);</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;    <span class="keywordflow">if</span> (NumElts == 2) {</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;      ReplaceNode(</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;          N, createSRegPairNode(VecVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1)));</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;    }</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumElts == 4 &amp;&amp; <span class="stringliteral">&quot;unexpected type for BUILD_VECTOR&quot;</span>);</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;    ReplaceNode(N,</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;                createQuadSRegsNode(VecVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1),</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;                                    N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3)));</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;  }</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a736037fbdc5e0e5d5c0fff76584255d4">ARMISD::VLD1DUP</a>: {</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD1DUPd8, ARM::VLD1DUPd16,</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;                                         ARM::VLD1DUPd32 };</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD1DUPq8, ARM::VLD1DUPq16,</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;                                         ARM::VLD1DUPq32 };</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;    SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">false</span>, <span class="keyword">false</span>, 1, DOpcodes, QOpcodes);</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;  }</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a81b77974c326f91d888b4f7c7346440d">ARMISD::VLD2DUP</a>: {</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes[] = { ARM::VLD2DUPd8, ARM::VLD2DUPd16,</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;                                        ARM::VLD2DUPd32 };</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;    SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">false</span>, <span class="keyword">false</span>, 2, Opcodes);</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;  }</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb8a7ec48dfdbb30f676f1f9ed78515e">ARMISD::VLD3DUP</a>: {</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes[] = { ARM::VLD3DUPd8Pseudo,</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;                                        ARM::VLD3DUPd16Pseudo,</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;                                        ARM::VLD3DUPd32Pseudo };</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;    SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">false</span>, <span class="keyword">false</span>, 3, Opcodes);</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;  }</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a682019fb60ebfdcb1b6c12bef90e81d1">ARMISD::VLD4DUP</a>: {</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes[] = { ARM::VLD4DUPd8Pseudo,</div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;                                        ARM::VLD4DUPd16Pseudo,</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;                                        ARM::VLD4DUPd32Pseudo };</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;    SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">false</span>, <span class="keyword">false</span>, 4, Opcodes);</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;  }</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78c1ef042ed87df90fd74a2b0aa328af">ARMISD::VLD1DUP_UPD</a>: {</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD1DUPd8wb_fixed,</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;                                         ARM::VLD1DUPd16wb_fixed,</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;                                         ARM::VLD1DUPd32wb_fixed };</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD1DUPq8wb_fixed,</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;                                         ARM::VLD1DUPq16wb_fixed,</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;                                         ARM::VLD1DUPq32wb_fixed };</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;    SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">false</span>, <span class="keyword">true</span>, 1, DOpcodes, QOpcodes);</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;  }</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeecdd98f156fccc64b091ed05e2a7fa2">ARMISD::VLD2DUP_UPD</a>: {</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes[] = { ARM::VLD2DUPd8wb_fixed,</div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;                                        ARM::VLD2DUPd16wb_fixed,</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;                                        ARM::VLD2DUPd32wb_fixed };</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;    SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">false</span>, <span class="keyword">true</span>, 2, Opcodes);</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;  }</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a55c84e4b70ccda76faa80ac003a66b86">ARMISD::VLD3DUP_UPD</a>: {</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes[] = { ARM::VLD3DUPd8Pseudo_UPD,</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;                                        ARM::VLD3DUPd16Pseudo_UPD,</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;                                        ARM::VLD3DUPd32Pseudo_UPD };</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;    SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">false</span>, <span class="keyword">true</span>, 3, Opcodes);</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;  }</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8cae6c5ad12cf66a9b86fe48082bd9d1">ARMISD::VLD4DUP_UPD</a>: {</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes[] = { ARM::VLD4DUPd8Pseudo_UPD,</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;                                        ARM::VLD4DUPd16Pseudo_UPD,</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;                                        ARM::VLD4DUPd32Pseudo_UPD };</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;    SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">false</span>, <span class="keyword">true</span>, 4, Opcodes);</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;  }</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1">ARMISD::VLD1_UPD</a>: {</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD1d8wb_fixed,</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;                                         ARM::VLD1d16wb_fixed,</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;                                         ARM::VLD1d32wb_fixed,</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;                                         ARM::VLD1d64wb_fixed };</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD1q8wb_fixed,</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;                                         ARM::VLD1q16wb_fixed,</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;                                         ARM::VLD1q32wb_fixed,</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;                                         ARM::VLD1q64wb_fixed };</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;    SelectVLD(N, <span class="keyword">true</span>, 1, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;  }</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3e74c01534bbe58a9716c4ed9afb552b">ARMISD::VLD2_UPD</a>: {</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD2d8wb_fixed,</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;                                         ARM::VLD2d16wb_fixed,</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;                                         ARM::VLD2d32wb_fixed,</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;                                         ARM::VLD1q64wb_fixed};</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD2q8PseudoWB_fixed,</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;                                         ARM::VLD2q16PseudoWB_fixed,</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;                                         ARM::VLD2q32PseudoWB_fixed };</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;    SelectVLD(N, <span class="keyword">true</span>, 2, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;  }</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2dcef9e9a88a5601e3615bd024f89ebc">ARMISD::VLD3_UPD</a>: {</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD3d8Pseudo_UPD,</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;                                         ARM::VLD3d16Pseudo_UPD,</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;                                         ARM::VLD3d32Pseudo_UPD,</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;                                         ARM::VLD1d64TPseudoWB_fixed};</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VLD3q8Pseudo_UPD,</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;                                          ARM::VLD3q16Pseudo_UPD,</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;                                          ARM::VLD3q32Pseudo_UPD };</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VLD3q8oddPseudo_UPD,</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;                                          ARM::VLD3q16oddPseudo_UPD,</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;                                          ARM::VLD3q32oddPseudo_UPD };</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;    SelectVLD(N, <span class="keyword">true</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;  }</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acbc76b0e9da47cff86f227b76a101877">ARMISD::VLD4_UPD</a>: {</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD4d8Pseudo_UPD,</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;                                         ARM::VLD4d16Pseudo_UPD,</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;                                         ARM::VLD4d32Pseudo_UPD,</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;                                         ARM::VLD1d64QPseudoWB_fixed};</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VLD4q8Pseudo_UPD,</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;                                          ARM::VLD4q16Pseudo_UPD,</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;                                          ARM::VLD4q32Pseudo_UPD };</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VLD4q8oddPseudo_UPD,</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;                                          ARM::VLD4q16oddPseudo_UPD,</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;                                          ARM::VLD4q32oddPseudo_UPD };</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;    SelectVLD(N, <span class="keyword">true</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;  }</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aef111725b7a6bc348025dbe88c610e52">ARMISD::VLD2LN_UPD</a>: {</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD2LNd8Pseudo_UPD,</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;                                         ARM::VLD2LNd16Pseudo_UPD,</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;                                         ARM::VLD2LNd32Pseudo_UPD };</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD2LNq16Pseudo_UPD,</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;                                         ARM::VLD2LNq32Pseudo_UPD };</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;    SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">true</span>, 2, DOpcodes, QOpcodes);</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;  }</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;</div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad1a20b1fad0a456eeea32953e3711d67">ARMISD::VLD3LN_UPD</a>: {</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD3LNd8Pseudo_UPD,</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;                                         ARM::VLD3LNd16Pseudo_UPD,</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;                                         ARM::VLD3LNd32Pseudo_UPD };</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD3LNq16Pseudo_UPD,</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;                                         ARM::VLD3LNq32Pseudo_UPD };</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;    SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">true</span>, 3, DOpcodes, QOpcodes);</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;  }</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af06cac064eb63dda89fc54210230c6c7">ARMISD::VLD4LN_UPD</a>: {</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD4LNd8Pseudo_UPD,</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;                                         ARM::VLD4LNd16Pseudo_UPD,</div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;                                         ARM::VLD4LNd32Pseudo_UPD };</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD4LNq16Pseudo_UPD,</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;                                         ARM::VLD4LNq32Pseudo_UPD };</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;    SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">true</span>, 4, DOpcodes, QOpcodes);</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;  }</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a">ARMISD::VST1_UPD</a>: {</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST1d8wb_fixed,</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;                                         ARM::VST1d16wb_fixed,</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;                                         ARM::VST1d32wb_fixed,</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;                                         ARM::VST1d64wb_fixed };</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST1q8wb_fixed,</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;                                         ARM::VST1q16wb_fixed,</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;                                         ARM::VST1q32wb_fixed,</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;                                         ARM::VST1q64wb_fixed };</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;    SelectVST(N, <span class="keyword">true</span>, 1, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;  }</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;</div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af6a4c6bf81470b0f47fb5ea7d02c9422">ARMISD::VST2_UPD</a>: {</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST2d8wb_fixed,</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;                                         ARM::VST2d16wb_fixed,</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;                                         ARM::VST2d32wb_fixed,</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;                                         ARM::VST1q64wb_fixed};</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST2q8PseudoWB_fixed,</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;                                         ARM::VST2q16PseudoWB_fixed,</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;                                         ARM::VST2q32PseudoWB_fixed };</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;    SelectVST(N, <span class="keyword">true</span>, 2, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;  }</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a46ce1e04c61117e5b760e27351c2c209">ARMISD::VST3_UPD</a>: {</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST3d8Pseudo_UPD,</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;                                         ARM::VST3d16Pseudo_UPD,</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;                                         ARM::VST3d32Pseudo_UPD,</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;                                         ARM::VST1d64TPseudoWB_fixed};</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VST3q8Pseudo_UPD,</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;                                          ARM::VST3q16Pseudo_UPD,</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;                                          ARM::VST3q32Pseudo_UPD };</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VST3q8oddPseudo_UPD,</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;                                          ARM::VST3q16oddPseudo_UPD,</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;                                          ARM::VST3q32oddPseudo_UPD };</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;    SelectVST(N, <span class="keyword">true</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;  }</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8994129f9ac9818ba7865a6df6194a15">ARMISD::VST4_UPD</a>: {</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST4d8Pseudo_UPD,</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;                                         ARM::VST4d16Pseudo_UPD,</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;                                         ARM::VST4d32Pseudo_UPD,</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;                                         ARM::VST1d64QPseudoWB_fixed};</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VST4q8Pseudo_UPD,</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;                                          ARM::VST4q16Pseudo_UPD,</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;                                          ARM::VST4q32Pseudo_UPD };</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VST4q8oddPseudo_UPD,</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;                                          ARM::VST4q16oddPseudo_UPD,</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;                                          ARM::VST4q32oddPseudo_UPD };</div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;    SelectVST(N, <span class="keyword">true</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;  }</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4fb391704986986d277b0e9f9defe47d">ARMISD::VST2LN_UPD</a>: {</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST2LNd8Pseudo_UPD,</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;                                         ARM::VST2LNd16Pseudo_UPD,</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;                                         ARM::VST2LNd32Pseudo_UPD };</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST2LNq16Pseudo_UPD,</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;                                         ARM::VST2LNq32Pseudo_UPD };</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;    SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">true</span>, 2, DOpcodes, QOpcodes);</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;  }</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0e4c9035a762f061faadf268d28ed841">ARMISD::VST3LN_UPD</a>: {</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST3LNd8Pseudo_UPD,</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;                                         ARM::VST3LNd16Pseudo_UPD,</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;                                         ARM::VST3LNd32Pseudo_UPD };</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST3LNq16Pseudo_UPD,</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;                                         ARM::VST3LNq32Pseudo_UPD };</div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;    SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">true</span>, 3, DOpcodes, QOpcodes);</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;  }</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1d949f0d6adbeca42c5d9084223611fa">ARMISD::VST4LN_UPD</a>: {</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST4LNd8Pseudo_UPD,</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;                                         ARM::VST4LNd16Pseudo_UPD,</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;                                         ARM::VST4LNd32Pseudo_UPD };</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST4LNq16Pseudo_UPD,</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;                                         ARM::VST4LNq32Pseudo_UPD };</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;    SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">true</span>, 4, DOpcodes, QOpcodes);</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;  }</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>:</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>: {</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mrrc:</div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mrrc2: {</div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;      <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;      <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>())</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;        Opc = (IntNo == Intrinsic::arm_mrrc ? ARM::t2MRRC : ARM::t2MRRC2);</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;        Opc = (IntNo == Intrinsic::arm_mrrc ? ARM::MRRC : ARM::MRRC2);</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 5&gt;</a> Ops;</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(getI32Imm(cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2))-&gt;getZExtValue(), dl)); <span class="comment">/* coproc */</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(getI32Imm(cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3))-&gt;getZExtValue(), dl)); <span class="comment">/* opc */</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(getI32Imm(cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4))-&gt;getZExtValue(), dl)); <span class="comment">/* CRm */</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;      <span class="comment">// The mrrc2 instruction in ARM doesn&#39;t allow predicates, the top 4 bits of the encoded</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;      <span class="comment">// instruction will always be &#39;1111&#39; but it is possible in assembly language to specify</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;      <span class="comment">// AL as a predicate to mrrc2 but it doesn&#39;t make any difference to the encoded instruction.</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;      <span class="keywordflow">if</span> (Opc != ARM::MRRC2) {</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl));</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;      }</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain);</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;      <span class="comment">// Writes to two registers.</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> RetType[] = {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>};</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;</div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;      ReplaceNode(N, CurDAG-&gt;getMachineNode(Opc, dl, RetType, Ops));</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;    }</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_ldaexd:</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_ldrexd: {</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="ARMAsmPrinter_8cpp.html#ac74d5e6c2cf6e4a41c5cd533e7f88fad">isThumb</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#af19c8878fcc5a35f80d46d90a1bd77fe">hasV8MBaselineOps</a>();</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;      <span class="keywordtype">bool</span> IsAcquire = IntNo == Intrinsic::arm_ldaexd;</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = isThumb ? (IsAcquire ? ARM::t2LDAEXD : ARM::t2LDREXD)</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;                                : (IsAcquire ? ARM::LDAEXD : ARM::LDREXD);</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;      <span class="comment">// arm_ldrexd returns a i64 value in {i32, i32}</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;      std::vector&lt;EVT&gt; ResTys;</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;      <span class="keywordflow">if</span> (isThumb) {</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;        ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;        ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;        ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>);</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;      ResTys.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;      <span class="comment">// Place arguments in the right order.</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {MemAddr, <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl),</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;                       CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Chain};</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Ld = CurDAG-&gt;getMachineNode(NewOpc, dl, ResTys, Ops);</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;      <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;      CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Ld), {MemOp});</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;      <span class="comment">// Remap uses.</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OutChain = isThumb ? <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Ld, 2) : SDValue(Ld, 1);</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;      <span class="keywordflow">if</span> (!SDValue(N, 0).use_empty()) {</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;        SDValue Result;</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;        <span class="keywordflow">if</span> (isThumb)</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;          Result = SDValue(Ld, 0);</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;          SDValue SubRegIdx =</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;            CurDAG-&gt;getTargetConstant(ARM::gsub_0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;          <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;              dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SDValue(Ld, 0), SubRegIdx);</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;          Result = SDValue(ResNode,0);</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;        }</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;        ReplaceUses(SDValue(N, 0), Result);</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;      }</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;      <span class="keywordflow">if</span> (!SDValue(N, 1).use_empty()) {</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;        SDValue Result;</div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;        <span class="keywordflow">if</span> (isThumb)</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;          Result = SDValue(Ld, 1);</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;          SDValue SubRegIdx =</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;            CurDAG-&gt;getTargetConstant(ARM::gsub_1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;          <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;              dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, SDValue(Ld, 0), SubRegIdx);</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;          Result = SDValue(ResNode,0);</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;        }</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;        ReplaceUses(SDValue(N, 1), Result);</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;      }</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;      ReplaceUses(SDValue(N, 2), OutChain);</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;      CurDAG-&gt;RemoveDeadNode(N);</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;    }</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_stlexd:</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_strexd: {</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3);</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MemAddr = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4);</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;      <span class="comment">// Store exclusive double return a i32 value which is the return status</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;      <span class="comment">// of the issued store.</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTys[] = {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>};</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="ARMAsmPrinter_8cpp.html#ac74d5e6c2cf6e4a41c5cd533e7f88fad">isThumb</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">hasThumb2</a>();</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;      <span class="comment">// Place arguments in the right order.</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 7&gt;</a> Ops;</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;      <span class="keywordflow">if</span> (isThumb) {</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Val0);</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Val1);</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;        <span class="comment">// arm_strexd uses GPRPair.</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Val0, Val1), 0));</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MemAddr);</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, dl));</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain);</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;      <span class="keywordtype">bool</span> IsRelease = IntNo == Intrinsic::arm_stlexd;</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = isThumb ? (IsRelease ? ARM::t2STLEXD : ARM::t2STREXD)</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;                                : (IsRelease ? ARM::STLEXD : ARM::STREXD);</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *St = CurDAG-&gt;getMachineNode(NewOpc, dl, ResTys, Ops);</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;      <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;      CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(St), {MemOp});</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;      ReplaceNode(N, St);</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;    }</div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;</div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld1: {</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD1d8, ARM::VLD1d16,</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;                                           ARM::VLD1d32, ARM::VLD1d64 };</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD1q8, ARM::VLD1q16,</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;                                           ARM::VLD1q32, ARM::VLD1q64};</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;      SelectVLD(N, <span class="keyword">false</span>, 1, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;    }</div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld1x2: {</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD1q8, ARM::VLD1q16,</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;                                           ARM::VLD1q32, ARM::VLD1q64 };</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD1d8QPseudo,</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;                                           ARM::VLD1d16QPseudo,</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;                                           ARM::VLD1d32QPseudo,</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;                                           ARM::VLD1d64QPseudo };</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;      SelectVLD(N, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;    }</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld1x3: {</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD1d8TPseudo,</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;                                           ARM::VLD1d16TPseudo,</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;                                           ARM::VLD1d32TPseudo,</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;                                           ARM::VLD1d64TPseudo };</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VLD1q8LowTPseudo_UPD,</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;                                            ARM::VLD1q16LowTPseudo_UPD,</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;                                            ARM::VLD1q32LowTPseudo_UPD,</div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;                                            ARM::VLD1q64LowTPseudo_UPD };</div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VLD1q8HighTPseudo,</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;                                            ARM::VLD1q16HighTPseudo,</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;                                            ARM::VLD1q32HighTPseudo,</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;                                            ARM::VLD1q64HighTPseudo };</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;      SelectVLD(N, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;    }</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld1x4: {</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD1d8QPseudo,</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;                                           ARM::VLD1d16QPseudo,</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;                                           ARM::VLD1d32QPseudo,</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;                                           ARM::VLD1d64QPseudo };</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VLD1q8LowQPseudo_UPD,</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;                                            ARM::VLD1q16LowQPseudo_UPD,</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;                                            ARM::VLD1q32LowQPseudo_UPD,</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;                                            ARM::VLD1q64LowQPseudo_UPD };</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VLD1q8HighQPseudo,</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;                                            ARM::VLD1q16HighQPseudo,</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;                                            ARM::VLD1q32HighQPseudo,</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;                                            ARM::VLD1q64HighQPseudo };</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;      SelectVLD(N, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;    }</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld2: {</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD2d8, ARM::VLD2d16,</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;                                           ARM::VLD2d32, ARM::VLD1q64 };</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD2q8Pseudo, ARM::VLD2q16Pseudo,</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;                                           ARM::VLD2q32Pseudo };</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;      SelectVLD(N, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;    }</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld3: {</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD3d8Pseudo,</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;                                           ARM::VLD3d16Pseudo,</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;                                           ARM::VLD3d32Pseudo,</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;                                           ARM::VLD1d64TPseudo };</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VLD3q8Pseudo_UPD,</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;                                            ARM::VLD3q16Pseudo_UPD,</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;                                            ARM::VLD3q32Pseudo_UPD };</div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VLD3q8oddPseudo,</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;                                            ARM::VLD3q16oddPseudo,</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;                                            ARM::VLD3q32oddPseudo };</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;      SelectVLD(N, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;    }</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld4: {</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD4d8Pseudo,</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;                                           ARM::VLD4d16Pseudo,</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;                                           ARM::VLD4d32Pseudo,</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;                                           ARM::VLD1d64QPseudo };</div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VLD4q8Pseudo_UPD,</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;                                            ARM::VLD4q16Pseudo_UPD,</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;                                            ARM::VLD4q32Pseudo_UPD };</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VLD4q8oddPseudo,</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;                                            ARM::VLD4q16oddPseudo,</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;                                            ARM::VLD4q32oddPseudo };</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;      SelectVLD(N, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;    }</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;</div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld2dup: {</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD2DUPd8, ARM::VLD2DUPd16,</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;                                           ARM::VLD2DUPd32, ARM::VLD1q64 };</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VLD2DUPq8EvenPseudo,</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;                                            ARM::VLD2DUPq16EvenPseudo,</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;                                            ARM::VLD2DUPq32EvenPseudo };</div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VLD2DUPq8OddPseudo,</div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;                                            ARM::VLD2DUPq16OddPseudo,</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;                                            ARM::VLD2DUPq32OddPseudo };</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;      SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">true</span>, <span class="keyword">false</span>, 2,</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;                   DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;    }</div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld3dup: {</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD3DUPd8Pseudo,</div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;                                           ARM::VLD3DUPd16Pseudo,</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;                                           ARM::VLD3DUPd32Pseudo,</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;                                           ARM::VLD1d64TPseudo };</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VLD3DUPq8EvenPseudo,</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;                                            ARM::VLD3DUPq16EvenPseudo,</div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;                                            ARM::VLD3DUPq32EvenPseudo };</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VLD3DUPq8OddPseudo,</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;                                            ARM::VLD3DUPq16OddPseudo,</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;                                            ARM::VLD3DUPq32OddPseudo };</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;      SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">true</span>, <span class="keyword">false</span>, 3,</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;                   DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;    }</div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld4dup: {</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD4DUPd8Pseudo,</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;                                           ARM::VLD4DUPd16Pseudo,</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;                                           ARM::VLD4DUPd32Pseudo,</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;                                           ARM::VLD1d64QPseudo };</div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VLD4DUPq8EvenPseudo,</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;                                            ARM::VLD4DUPq16EvenPseudo,</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;                                            ARM::VLD4DUPq32EvenPseudo };</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VLD4DUPq8OddPseudo,</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;                                            ARM::VLD4DUPq16OddPseudo,</div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;                                            ARM::VLD4DUPq32OddPseudo };</div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;      SelectVLDDup(N, <span class="comment">/* IsIntrinsic= */</span> <span class="keyword">true</span>, <span class="keyword">false</span>, 4,</div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;                   DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;    }</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld2lane: {</div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD2LNd8Pseudo,</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;                                           ARM::VLD2LNd16Pseudo,</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;                                           ARM::VLD2LNd32Pseudo };</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD2LNq16Pseudo,</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;                                           ARM::VLD2LNq32Pseudo };</div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;      SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes);</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;    }</div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;</div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld3lane: {</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD3LNd8Pseudo,</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;                                           ARM::VLD3LNd16Pseudo,</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;                                           ARM::VLD3LNd32Pseudo };</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD3LNq16Pseudo,</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;                                           ARM::VLD3LNq32Pseudo };</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;      SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes);</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;    }</div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;</div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vld4lane: {</div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VLD4LNd8Pseudo,</div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;                                           ARM::VLD4LNd16Pseudo,</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;                                           ARM::VLD4LNd32Pseudo };</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VLD4LNq16Pseudo,</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;                                           ARM::VLD4LNq32Pseudo };</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;      SelectVLDSTLane(N, <span class="keyword">true</span>, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes);</div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;    }</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;</div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst1: {</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST1d8, ARM::VST1d16,</div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;                                           ARM::VST1d32, ARM::VST1d64 };</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST1q8, ARM::VST1q16,</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;                                           ARM::VST1q32, ARM::VST1q64 };</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;      SelectVST(N, <span class="keyword">false</span>, 1, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;    }</div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst1x2: {</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST1q8, ARM::VST1q16,</div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;                                           ARM::VST1q32, ARM::VST1q64 };</div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST1d8QPseudo,</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;                                           ARM::VST1d16QPseudo,</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;                                           ARM::VST1d32QPseudo,</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;                                           ARM::VST1d64QPseudo };</div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;      SelectVST(N, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;    }</div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst1x3: {</div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST1d8TPseudo,</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;                                           ARM::VST1d16TPseudo,</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;                                           ARM::VST1d32TPseudo,</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;                                           ARM::VST1d64TPseudo };</div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VST1q8LowTPseudo_UPD,</div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;                                            ARM::VST1q16LowTPseudo_UPD,</div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;                                            ARM::VST1q32LowTPseudo_UPD,</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;                                            ARM::VST1q64LowTPseudo_UPD };</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VST1q8HighTPseudo,</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;                                            ARM::VST1q16HighTPseudo,</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;                                            ARM::VST1q32HighTPseudo,</div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;                                            ARM::VST1q64HighTPseudo };</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;      SelectVST(N, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;    }</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst1x4: {</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST1d8QPseudo,</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;                                           ARM::VST1d16QPseudo,</div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;                                           ARM::VST1d32QPseudo,</div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;                                           ARM::VST1d64QPseudo };</div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VST1q8LowQPseudo_UPD,</div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;                                            ARM::VST1q16LowQPseudo_UPD,</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;                                            ARM::VST1q32LowQPseudo_UPD,</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;                                            ARM::VST1q64LowQPseudo_UPD };</div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VST1q8HighQPseudo,</div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;                                            ARM::VST1q16HighQPseudo,</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;                                            ARM::VST1q32HighQPseudo,</div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;                                            ARM::VST1q64HighQPseudo };</div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;      SelectVST(N, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;    }</div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst2: {</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST2d8, ARM::VST2d16,</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;                                           ARM::VST2d32, ARM::VST1q64 };</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST2q8Pseudo, ARM::VST2q16Pseudo,</div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;                                           ARM::VST2q32Pseudo };</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;      SelectVST(N, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;    }</div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst3: {</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST3d8Pseudo,</div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;                                           ARM::VST3d16Pseudo,</div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;                                           ARM::VST3d32Pseudo,</div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;                                           ARM::VST1d64TPseudo };</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VST3q8Pseudo_UPD,</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;                                            ARM::VST3q16Pseudo_UPD,</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;                                            ARM::VST3q32Pseudo_UPD };</div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VST3q8oddPseudo,</div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;                                            ARM::VST3q16oddPseudo,</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;                                            ARM::VST3q32oddPseudo };</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;      SelectVST(N, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;    }</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;</div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst4: {</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST4d8Pseudo,</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;                                           ARM::VST4d16Pseudo,</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;                                           ARM::VST4d32Pseudo,</div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;                                           ARM::VST1d64QPseudo };</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes0[] = { ARM::VST4q8Pseudo_UPD,</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;                                            ARM::VST4q16Pseudo_UPD,</div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;                                            ARM::VST4q32Pseudo_UPD };</div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes1[] = { ARM::VST4q8oddPseudo,</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;                                            ARM::VST4q16oddPseudo,</div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;                                            ARM::VST4q32oddPseudo };</div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;      SelectVST(N, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes0, QOpcodes1);</div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;    }</div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst2lane: {</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST2LNd8Pseudo,</div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;                                           ARM::VST2LNd16Pseudo,</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;                                           ARM::VST2LNd32Pseudo };</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST2LNq16Pseudo,</div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;                                           ARM::VST2LNq32Pseudo };</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;      SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">false</span>, 2, DOpcodes, QOpcodes);</div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;    }</div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst3lane: {</div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST3LNd8Pseudo,</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;                                           ARM::VST3LNd16Pseudo,</div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;                                           ARM::VST3LNd32Pseudo };</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST3LNq16Pseudo,</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;                                           ARM::VST3LNq32Pseudo };</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;      SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">false</span>, 3, DOpcodes, QOpcodes);</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;    }</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_neon_vst4lane: {</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> DOpcodes[] = { ARM::VST4LNd8Pseudo,</div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;                                           ARM::VST4LNd16Pseudo,</div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;                                           ARM::VST4LNd32Pseudo };</div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> QOpcodes[] = { ARM::VST4LNq16Pseudo,</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;                                           ARM::VST4LNq32Pseudo };</div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;      SelectVLDSTLane(N, <span class="keyword">false</span>, <span class="keyword">false</span>, 4, DOpcodes, QOpcodes);</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;    }</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vldr_gather_base_wb:</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vldr_gather_base_wb_predicated: {</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes[] = {ARM::MVE_VLDRWU32_qi_pre,</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;                                         ARM::MVE_VLDRDU64_qi_pre};</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;      SelectMVE_WB(N, Opcodes,</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;                   IntNo == Intrinsic::arm_mve_vldr_gather_base_wb_predicated);</div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;    }</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vld2q: {</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes8[] = {ARM::MVE_VLD20_8, ARM::MVE_VLD21_8};</div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes16[] = {ARM::MVE_VLD20_16,</div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;                                           ARM::MVE_VLD21_16};</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes32[] = {ARM::MVE_VLD20_32,</div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;                                           ARM::MVE_VLD21_32};</div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *<span class="keyword">const</span> Opcodes[] = {Opcodes8, Opcodes16, Opcodes32};</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;      SelectMVE_VLD(N, 2, Opcodes);</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;    }</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vld4q: {</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes8[] = {ARM::MVE_VLD40_8, ARM::MVE_VLD41_8,</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;                                          ARM::MVE_VLD42_8, ARM::MVE_VLD43_8};</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes16[] = {ARM::MVE_VLD40_16, ARM::MVE_VLD41_16,</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;                                           ARM::MVE_VLD42_16,</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;                                           ARM::MVE_VLD43_16};</div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> Opcodes32[] = {ARM::MVE_VLD40_32, ARM::MVE_VLD41_32,</div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;                                           ARM::MVE_VLD42_32,</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;                                           ARM::MVE_VLD43_32};</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *<span class="keyword">const</span> Opcodes[] = {Opcodes8, Opcodes16, Opcodes32};</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;      SelectMVE_VLD(N, 4, Opcodes);</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;    }</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;    }</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;  }</div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: {</div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;</div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_urshrl:</div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;      SelectMVE_LongShift(N, ARM::MVE_URSHRL, <span class="keyword">true</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_uqshll:</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;      SelectMVE_LongShift(N, ARM::MVE_UQSHLL, <span class="keyword">true</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_srshrl:</div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;      SelectMVE_LongShift(N, ARM::MVE_SRSHRL, <span class="keyword">true</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_sqshll:</div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;      SelectMVE_LongShift(N, ARM::MVE_SQSHLL, <span class="keyword">true</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_uqrshll:</div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;      SelectMVE_LongShift(N, ARM::MVE_UQRSHLL, <span class="keyword">false</span>, <span class="keyword">true</span>);</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_sqrshrl:</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;      SelectMVE_LongShift(N, ARM::MVE_SQRSHRL, <span class="keyword">false</span>, <span class="keyword">true</span>);</div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_lsll:</div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;      SelectMVE_LongShift(N, ARM::MVE_LSLLr, <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_asrl:</div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;      SelectMVE_LongShift(N, ARM::MVE_ASRLr, <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vadc:</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vadc_predicated:</div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;      SelectMVE_VADCSBC(N, ARM::MVE_VADC, ARM::MVE_VADCI, <span class="keyword">true</span>,</div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;                        IntNo == Intrinsic::arm_mve_vadc_predicated);</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;</div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vmlldava:</div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vmlldava_predicated: {</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> OpcodesU[] = {</div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;          ARM::MVE_VMLALDAVu16,   ARM::MVE_VMLALDAVu32,</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;          ARM::MVE_VMLALDAVau16,  ARM::MVE_VMLALDAVau32,</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;      };</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> OpcodesS[] = {</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;          ARM::MVE_VMLALDAVs16,   ARM::MVE_VMLALDAVs32,</div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;          ARM::MVE_VMLALDAVas16,  ARM::MVE_VMLALDAVas32,</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;          ARM::MVE_VMLALDAVxs16,  ARM::MVE_VMLALDAVxs32,</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;          ARM::MVE_VMLALDAVaxs16, ARM::MVE_VMLALDAVaxs32,</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;          ARM::MVE_VMLSLDAVs16,   ARM::MVE_VMLSLDAVs32,</div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;          ARM::MVE_VMLSLDAVas16,  ARM::MVE_VMLSLDAVas32,</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;          ARM::MVE_VMLSLDAVxs16,  ARM::MVE_VMLSLDAVxs32,</div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;          ARM::MVE_VMLSLDAVaxs16, ARM::MVE_VMLSLDAVaxs32,</div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;      };</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;      SelectMVE_VMLLDAV(N, IntNo == Intrinsic::arm_mve_vmlldava_predicated,</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;                        OpcodesS, OpcodesU);</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;    }</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vrmlldavha:</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;    <span class="keywordflow">case</span> Intrinsic::arm_mve_vrmlldavha_predicated: {</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> OpcodesU[] = {</div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;          ARM::MVE_VRMLALDAVHu32,  ARM::MVE_VRMLALDAVHau32,</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;      };</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> OpcodesS[] = {</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;          ARM::MVE_VRMLALDAVHs32,  ARM::MVE_VRMLALDAVHas32,</div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;          ARM::MVE_VRMLALDAVHxs32, ARM::MVE_VRMLALDAVHaxs32,</div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;          ARM::MVE_VRMLSLDAVHs32,  ARM::MVE_VRMLSLDAVHas32,</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;          ARM::MVE_VRMLSLDAVHxs32, ARM::MVE_VRMLSLDAVHaxs32,</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;      };</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;      SelectMVE_VRMLLDAVH(N, IntNo == Intrinsic::arm_mve_vrmlldavha_predicated,</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;                          OpcodesS, OpcodesU);</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;    }</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;    }</div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;  }</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>:</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;    SelectCMP_SWAP(N);</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;  }</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;  SelectCode(N);</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;}</div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="comment">// Inspect a register string of the form</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="comment">// cp&lt;coprocessor&gt;:&lt;opc1&gt;:c&lt;CRn&gt;:c&lt;CRm&gt;:&lt;opc2&gt; (32bit) or</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="comment">// cp&lt;coprocessor&gt;:&lt;opc1&gt;:c&lt;CRm&gt; (64bit) inspect the fields of the string</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">// and obtain the integer operands from them, adding these operands to the</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="comment">// provided vector.</span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ac3cb3b8d15dadee766eed8f3eac75ff5"> 4544</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#ac3cb3b8d15dadee766eed8f3eac75ff5">getIntOperandsFromRegisterString</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> RegString,</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG,</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;                                             std::vector&lt;SDValue&gt; &amp;Ops) {</div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;StringRef, 5&gt;</a> Fields;</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;  RegString.<a class="code" href="classllvm_1_1StringRef.html#a74783910a317456a47477f21dc8a73de">split</a>(Fields, <span class="charliteral">&#39;:&#39;</span>);</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;</div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;  <span class="keywordflow">if</span> (Fields.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &gt; 1) {</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;    <span class="keywordtype">bool</span> AllIntFields = <span class="keyword">true</span>;</div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a746bc3776b8e263c46912952f7e3d544">Field</a> : Fields) {</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;      <span class="comment">// Need to trim out leading &#39;cp&#39; characters and get the integer field.</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;      <span class="keywordtype">unsigned</span> IntField;</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;      AllIntFields &amp;= !<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a746bc3776b8e263c46912952f7e3d544">Field</a>.trim(<span class="stringliteral">&quot;CPcp&quot;</span>).getAsInteger(10, IntField);</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;      Ops.push_back(CurDAG-&gt;<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(IntField, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;    }</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AllIntFields &amp;&amp;</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;            <span class="stringliteral">&quot;Unexpected non-integer value in special register string.&quot;</span>);</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;  }</div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;}</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="comment">// Maps a Banked Register string to its mask value. The mask value returned is</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="comment">// for use in the MRSbanked / MSRbanked instruction nodes as the Banked Register</span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="comment">// mask operand, which expresses which register is to be used, e.g. r8, and in</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment">// which mode it is to be used, e.g. usr. Returns -1 to signify that the string</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">// was invalid.</span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#a2980b88b119166ba490ca0ca232a9ca9"> 4571</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#a2980b88b119166ba490ca0ca232a9ca9">getBankedRegisterMask</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> RegString) {</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;  <span class="keyword">auto</span> TheReg = ARMBankedReg::lookupBankedRegByName(RegString.<a class="code" href="classllvm_1_1StringRef.html#abb1344e353958db14e66ec7ab574001a">lower</a>());</div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;  <span class="keywordflow">if</span> (!TheReg)</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;     <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;  <span class="keywordflow">return</span> TheReg-&gt;Encoding;</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;}</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="comment">// The flags here are common to those allowed for apsr in the A class cores and</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="comment">// those allowed for the special registers in the M class cores. Returns a</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="comment">// value representing which flags were present, -1 if invalid.</span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#af76eaeb7e369fcb227ebc1d1854956b6"> 4581</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#af76eaeb7e369fcb227ebc1d1854956b6">getMClassFlagsMask</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Flags) {</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1StringSwitch.html">StringSwitch&lt;int&gt;</a>(Flags)</div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;          .Case(<span class="stringliteral">&quot;&quot;</span>, 0x2) <span class="comment">// no flags means nzcvq for psr registers, and 0x2 is</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;                         <span class="comment">// correct when flags are not permitted</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;          .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;g&quot;</span>, 0x1)</div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;          .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;nzcvq&quot;</span>, 0x2)</div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;          .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;nzcvqg&quot;</span>, 0x3)</div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;          .<a class="code" href="classllvm_1_1StringSwitch.html#a0f77f8a7b34e705d79d2de8740516fe1">Default</a>(-1);</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;}</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment">// Maps MClass special registers string to its value for use in the</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment">// t2MRS_M/t2MSR_M instruction nodes as the SYSm value operand.</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment">// Returns -1 to signify that the string was invalid.</span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ac7bca61e537185dff61903b3228d833b"> 4594</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#ac7bca61e537185dff61903b3228d833b">getMClassRegisterMask</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget) {</div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;  <span class="keyword">auto</span> TheReg = ARMSysReg::lookupMClassSysRegByName(Reg);</div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FeatureBits = Subtarget-&gt;getFeatureBits();</div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;  <span class="keywordflow">if</span> (!TheReg || !TheReg-&gt;hasRequiredFeatures(FeatureBits))</div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;  <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)(TheReg-&gt;Encoding &amp; 0xFFF); <span class="comment">// SYSm value</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;}</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;</div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="ARMISelDAGToDAG_8cpp.html#ac427af237002cfffc36dea0729964774"> 4602</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="ARMISelDAGToDAG_8cpp.html#ac427af237002cfffc36dea0729964774">getARClassRegisterMask</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Flags) {</div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;  <span class="comment">// The mask operand contains the special register (R Bit) in bit 4, whether</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;  <span class="comment">// the register is spsr (R bit is 1) or one of cpsr/apsr (R bit is 0), and</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;  <span class="comment">// bits 3-0 contains the fields to be accessed in the special register, set by</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;  <span class="comment">// the flags provided with the register.</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = 0;</div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;  <span class="keywordflow">if</span> (Reg == <span class="stringliteral">&quot;apsr&quot;</span>) {</div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;    <span class="comment">// The flags permitted for apsr are the same flags that are allowed in</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;    <span class="comment">// M class registers. We get the flag value and then shift the flags into</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;    <span class="comment">// the correct place to combine with the mask.</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;    Mask = <a class="code" href="ARMISelDAGToDAG_8cpp.html#af76eaeb7e369fcb227ebc1d1854956b6">getMClassFlagsMask</a>(Flags);</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;    <span class="keywordflow">if</span> (Mask == -1)</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;    <span class="keywordflow">return</span> Mask &lt;&lt; 2;</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;  }</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;  <span class="keywordflow">if</span> (Reg != <span class="stringliteral">&quot;cpsr&quot;</span> &amp;&amp; Reg != <span class="stringliteral">&quot;spsr&quot;</span>) {</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;  }</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;  <span class="comment">// This is the same as if the flags were &quot;fc&quot;</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;  <span class="keywordflow">if</span> (Flags.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>() || Flags == <span class="stringliteral">&quot;all&quot;</span>)</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;    <span class="keywordflow">return</span> Mask | 0x9;</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;  <span class="comment">// Inspect the supplied flags string and set the bits in the mask for</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;  <span class="comment">// the relevant and valid flags allowed for cpsr and spsr.</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> : Flags) {</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;    <span class="keywordtype">int</span> FlagVal;</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) {</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;      <span class="keywordflow">case</span> <span class="charliteral">&#39;c&#39;</span>:</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;        FlagVal = 0x1;</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;      <span class="keywordflow">case</span> <span class="charliteral">&#39;x&#39;</span>:</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;        FlagVal = 0x2;</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;      <span class="keywordflow">case</span> <span class="charliteral">&#39;s&#39;</span>:</div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;        FlagVal = 0x4;</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;      <span class="keywordflow">case</span> <span class="charliteral">&#39;f&#39;</span>:</div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;        FlagVal = 0x8;</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;        FlagVal = 0;</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;    }</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;    <span class="comment">// This avoids allowing strings where the same flag bit appears twice.</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;    <span class="keywordflow">if</span> (!FlagVal || (Mask &amp; FlagVal))</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;      <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;    Mask |= FlagVal;</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;  }</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;  <span class="comment">// If the register is spsr then we need to set the R bit.</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;  <span class="keywordflow">if</span> (Reg == <span class="stringliteral">&quot;spsr&quot;</span>)</div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;    Mask |= 0x10;</div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;</div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;}</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="comment">// Lower the read_register intrinsic to ARM specific DAG nodes</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment">// using the supplied metadata string to select the instruction node to use</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment">// and the registers/masks to construct as operands for the node.</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::tryReadRegister(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N){</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNodeSDNode.html">MDNodeSDNode</a> *MD = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1MDNodeSDNode.html">MDNodeSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDString.html">MDString</a> *RegString = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1MDString.html">MDString</a>&gt;(MD-&gt;<a class="code" href="classllvm_1_1MDNodeSDNode.html#a645ae811469cc7eda5bd9c2626dd68ac">getMD</a>()-&gt;<a class="code" href="classllvm_1_1MDNode.html#a6cbc0453586a25c057a32161b38b8ce4">getOperand</a>(0));</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;  <span class="keywordtype">bool</span> IsThumb2 = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">isThumb2</a>();</div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;  std::vector&lt;SDValue&gt; Ops;</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;  <a class="code" href="ARMISelDAGToDAG_8cpp.html#ac3cb3b8d15dadee766eed8f3eac75ff5">getIntOperandsFromRegisterString</a>(RegString-&gt;getString(), CurDAG, DL, Ops);</div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;  <span class="keywordflow">if</span> (!Ops.empty()) {</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;    <span class="comment">// If the special register string was constructed of fields (as defined</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;    <span class="comment">// in the ACLE) then need to lower to MRC node (32 bit) or</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;    <span class="comment">// MRRC node(64 bit), we can make the distinction based on the number of</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;    <span class="comment">// operands we have.</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;    <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 3&gt;</a> ResTypes;</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;    <span class="keywordflow">if</span> (Ops.size() == 5){</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;      Opcode = IsThumb2 ? ARM::t2MRC : ARM::MRC;</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;      ResTypes.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">append</a>({ <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> });</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ops.size() == 3 &amp;&amp;</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;              <span class="stringliteral">&quot;Invalid number of fields in special register string.&quot;</span>);</div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;      Opcode = IsThumb2 ? ARM::t2MRRC : ARM::MRRC;</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;      ResTypes.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">append</a>({ <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> });</div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;    }</div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;</div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;    Ops.push_back(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL));</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;    Ops.push_back(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;    Ops.push_back(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(Opcode, DL, ResTypes, Ops));</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;  }</div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;</div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;  std::string SpecialReg = RegString-&gt;getString().lower();</div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;  <span class="keywordtype">int</span> BankedReg = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a2980b88b119166ba490ca0ca232a9ca9">getBankedRegisterMask</a>(SpecialReg);</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;  <span class="keywordflow">if</span> (BankedReg != -1) {</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;    Ops = { CurDAG-&gt;getTargetConstant(BankedReg, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;            <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;            N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;    ReplaceNode(</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;        N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::t2MRSbanked : ARM::MRSbanked,</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;                                  DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;  }</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;  <span class="comment">// The VFP registers are read by creating SelectionDAG nodes with opcodes</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;  <span class="comment">// corresponding to the register that is being read from. So we switch on the</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;  <span class="comment">// string to find which opcode we need to use.</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="classllvm_1_1StringSwitch.html">StringSwitch&lt;unsigned&gt;</a>(SpecialReg)</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;                    .Case(<span class="stringliteral">&quot;fpscr&quot;</span>, ARM::VMRS)</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;fpexc&quot;</span>, ARM::VMRS_FPEXC)</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;fpsid&quot;</span>, ARM::VMRS_FPSID)</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;mvfr0&quot;</span>, ARM::VMRS_MVFR0)</div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;mvfr1&quot;</span>, ARM::VMRS_MVFR1)</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;mvfr2&quot;</span>, ARM::VMRS_MVFR2)</div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;fpinst&quot;</span>, ARM::VMRS_FPINST)</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;fpinst2&quot;</span>, ARM::VMRS_FPINST2)</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a0f77f8a7b34e705d79d2de8740516fe1">Default</a>(0);</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;  <span class="comment">// If an opcode was found then we can lower the read to a VFP instruction.</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;  <span class="keywordflow">if</span> (Opcode) {</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a6a8b4e2c26c2c0aad751c5bf296858c6">hasVFP2Base</a>())</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;    <span class="keywordflow">if</span> (Opcode == ARM::VMRS_MVFR2 &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a352126476d5cd9d9930030f261203074">hasFPARMv8Base</a>())</div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;    Ops = { <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;            N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;    ReplaceNode(N,</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;                CurDAG-&gt;getMachineNode(Opcode, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;  }</div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;  <span class="comment">// If the target is M Class then need to validate that the register string</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;  <span class="comment">// is an acceptable value, so check that a mask can be constructed from the</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;  <span class="comment">// string.</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#ae477aca96efeb96f5ad038393073a70c">isMClass</a>()) {</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;    <span class="keywordtype">int</span> SYSmValue = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ac7bca61e537185dff61903b3228d833b">getMClassRegisterMask</a>(SpecialReg, Subtarget);</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;    <span class="keywordflow">if</span> (SYSmValue == -1)</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { CurDAG-&gt;getTargetConstant(SYSmValue, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;                      <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;                      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;    ReplaceNode(</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;        N, CurDAG-&gt;getMachineNode(ARM::t2MRS_M, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;  }</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;  <span class="comment">// Here we know the target is not M Class so we need to check if it is one</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;  <span class="comment">// of the remaining possible values which are apsr, cpsr or spsr.</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;  <span class="keywordflow">if</span> (SpecialReg == <span class="stringliteral">&quot;apsr&quot;</span> || SpecialReg == <span class="stringliteral">&quot;cpsr&quot;</span>) {</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;    Ops = { <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;            N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::t2MRS_AR : ARM::MRS,</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;                                          DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;  }</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;  <span class="keywordflow">if</span> (SpecialReg == <span class="stringliteral">&quot;spsr&quot;</span>) {</div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;    Ops = { <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;            N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;    ReplaceNode(</div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;        N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::t2MRSsys_AR : ARM::MRSsys, DL,</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;                                  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;  }</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;}</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment">// Lower the write_register intrinsic to ARM specific DAG nodes</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">// using the supplied metadata string to select the instruction node to use</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">// and the registers/masks to use in the nodes</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::tryWriteRegister(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N){</div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNodeSDNode.html">MDNodeSDNode</a> *MD = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1MDNodeSDNode.html">MDNodeSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDString.html">MDString</a> *RegString = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1MDString.html">MDString</a>&gt;(MD-&gt;<a class="code" href="classllvm_1_1MDNodeSDNode.html#a645ae811469cc7eda5bd9c2626dd68ac">getMD</a>()-&gt;<a class="code" href="classllvm_1_1MDNode.html#a6cbc0453586a25c057a32161b38b8ce4">getOperand</a>(0));</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;  <span class="keywordtype">bool</span> IsThumb2 = Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">isThumb2</a>();</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;  std::vector&lt;SDValue&gt; Ops;</div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;  <a class="code" href="ARMISelDAGToDAG_8cpp.html#ac3cb3b8d15dadee766eed8f3eac75ff5">getIntOperandsFromRegisterString</a>(RegString-&gt;getString(), CurDAG, DL, Ops);</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;</div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;  <span class="keywordflow">if</span> (!Ops.empty()) {</div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;    <span class="comment">// If the special register string was constructed of fields (as defined</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;    <span class="comment">// in the ACLE) then need to lower to MCR node (32 bit) or</span></div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;    <span class="comment">// MCRR node(64 bit), we can make the distinction based on the number of</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;    <span class="comment">// operands we have.</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;    <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;    <span class="keywordflow">if</span> (Ops.size() == 5) {</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;      Opcode = IsThumb2 ? ARM::t2MCR : ARM::MCR;</div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;      Ops.insert(Ops.begin()+2, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ops.size() == 3 &amp;&amp;</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;              <span class="stringliteral">&quot;Invalid number of fields in special register string.&quot;</span>);</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;      Opcode = IsThumb2 ? ARM::t2MCRR : ARM::MCRR;</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> WriteValue[] = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3) };</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;      Ops.insert(Ops.begin()+2, WriteValue, WriteValue+2);</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;    }</div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;    Ops.push_back(<a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL));</div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;    Ops.push_back(CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;    Ops.push_back(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;</div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(Opcode, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;  }</div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;  std::string SpecialReg = RegString-&gt;getString().lower();</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;  <span class="keywordtype">int</span> BankedReg = <a class="code" href="ARMISelDAGToDAG_8cpp.html#a2980b88b119166ba490ca0ca232a9ca9">getBankedRegisterMask</a>(SpecialReg);</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;  <span class="keywordflow">if</span> (BankedReg != -1) {</div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;    Ops = { CurDAG-&gt;getTargetConstant(BankedReg, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;            <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;            N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;    ReplaceNode(</div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;        N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::t2MSRbanked : ARM::MSRbanked,</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;                                  DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;  }</div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;  <span class="comment">// The VFP registers are written to by creating SelectionDAG nodes with</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;  <span class="comment">// opcodes corresponding to the register that is being written. So we switch</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;  <span class="comment">// on the string to find which opcode we need to use.</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="classllvm_1_1StringSwitch.html">StringSwitch&lt;unsigned&gt;</a>(SpecialReg)</div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;                    .Case(<span class="stringliteral">&quot;fpscr&quot;</span>, ARM::VMSR)</div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;fpexc&quot;</span>, ARM::VMSR_FPEXC)</div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;fpsid&quot;</span>, ARM::VMSR_FPSID)</div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;fpinst&quot;</span>, ARM::VMSR_FPINST)</div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;fpinst2&quot;</span>, ARM::VMSR_FPINST2)</div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;                    .<a class="code" href="classllvm_1_1StringSwitch.html#a0f77f8a7b34e705d79d2de8740516fe1">Default</a>(0);</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;</div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;  <span class="keywordflow">if</span> (Opcode) {</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#a6a8b4e2c26c2c0aad751c5bf296858c6">hasVFP2Base</a>())</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;    Ops = { N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL),</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;            CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(Opcode, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;  }</div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;  std::pair&lt;StringRef, StringRef&gt; Fields;</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;  Fields = <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(SpecialReg).<a class="code" href="classllvm_1_1StringRef.html#a3d78e72a6e2ed4705c39e8cdb16b5bf1">rsplit</a>(<span class="charliteral">&#39;_&#39;</span>);</div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;  std::string <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Fields.first.str();</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Flags = Fields.second;</div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;</div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;  <span class="comment">// If the target was M Class then need to validate the special register value</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;  <span class="comment">// and retrieve the mask for use in the instruction node.</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1ARMSubtarget.html#ae477aca96efeb96f5ad038393073a70c">isMClass</a>()) {</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;    <span class="keywordtype">int</span> SYSmValue = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ac7bca61e537185dff61903b3228d833b">getMClassRegisterMask</a>(SpecialReg, Subtarget);</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;    <span class="keywordflow">if</span> (SYSmValue == -1)</div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;</div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { CurDAG-&gt;getTargetConstant(SYSmValue, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;                      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL),</div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;                      CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(ARM::t2MSR_M, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;  }</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;  <span class="comment">// We then check to see if a valid mask can be constructed for one of the</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;  <span class="comment">// register string values permitted for the A and R class cores. These values</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;  <span class="comment">// are apsr, spsr and cpsr; these are also valid on older cores.</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="ARMISelDAGToDAG_8cpp.html#ac427af237002cfffc36dea0729964774">getARClassRegisterMask</a>(Reg, Flags);</div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;  <span class="keywordflow">if</span> (Mask != -1) {</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;    Ops = { CurDAG-&gt;getTargetConstant(Mask, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;            <a class="code" href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a>(CurDAG, DL), CurDAG-&gt;getRegister(0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;            N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) };</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;    ReplaceNode(N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::t2MSR_AR : ARM::MSR,</div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;                                          DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Ops));</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;  }</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;}</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::tryInlineAsm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N){</div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;  std::vector&lt;SDValue&gt; AsmNodeOperands;</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>, <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>;</div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>();</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;  <span class="comment">// Normally, i64 data is bounded to two arbitrary GRPs for &quot;%r&quot; constraint.</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;  <span class="comment">// However, some instrstions (e.g. ldrexd/strexd in ARM mode) require</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;  <span class="comment">// (even/even+1) GPRs and use %n and %Hn to refer to the individual regs</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;  <span class="comment">// respectively. Since there is no constraint to explicitly specify a</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;  <span class="comment">// reg pair, we use GPRPair reg class for &quot;%r&quot; for 64-bit data. For Thumb,</span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;  <span class="comment">// the 64-bit data may be referred by H, Q, R modifiers, so we still pack</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;  <span class="comment">// them into a GPRPair.</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;</div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Glue = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac867c79383031e7718c326316793173d">getGluedNode</a>() ? N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(NumOps-1)</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;                                   : <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<span class="keyword">nullptr</span>,0);</div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;</div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;bool, 8&gt;</a> OpChanged;</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;  <span class="comment">// Glue node will be appended late.</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;  <span class="keywordflow">for</span>(<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac867c79383031e7718c326316793173d">getGluedNode</a>() ? NumOps - 1 : NumOps; i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i);</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;    AsmNodeOperands.push_back(op);</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;</div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;    <span class="keywordflow">if</span> (i &lt; <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcafed51603ce2d64ec9af92ff0154913ca">InlineAsm::Op_FirstOperand</a>)</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;</div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i))) {</div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;      Flag = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue();</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;      Kind = <a class="code" href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">InlineAsm::getKind</a>(Flag);</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;    }</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;</div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;    <span class="comment">// Immediate operands to inline asm in the SelectionDAG are modeled with</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;    <span class="comment">// two operands. The first is a constant of value InlineAsm::Kind_Imm, and</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;    <span class="comment">// the second is a constant with the value of the immediate. If we get here</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;    <span class="comment">// and we have a Kind_Imm, skip the next operand, and continue.</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;    <span class="keywordflow">if</span> (Kind == <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcae2f53b879eee452fe6d66ae04df1530b">InlineAsm::Kind_Imm</a>) {</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> op = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(++i);</div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;      AsmNodeOperands.push_back(op);</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;    }</div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;</div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;    <span class="keywordtype">unsigned</span> NumRegs = <a class="code" href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">InlineAsm::getNumOperandRegisters</a>(Flag);</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;    <span class="keywordflow">if</span> (NumRegs)</div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;      OpChanged.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;</div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;    <span class="keywordtype">unsigned</span> DefIdx = 0;</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;    <span class="keywordtype">bool</span> IsTiedToChangedOp = <span class="keyword">false</span>;</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;    <span class="comment">// If it&#39;s a use that is tied with a previous def, it has no</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;    <span class="comment">// reg class constraint.</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;    <span class="keywordflow">if</span> (Changed &amp;&amp; <a class="code" href="classllvm_1_1InlineAsm.html#aa61b16dbbaf7183dfd648ad1e12fb21e">InlineAsm::isUseOperandTiedToDef</a>(Flag, DefIdx))</div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;      IsTiedToChangedOp = OpChanged[DefIdx];</div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;</div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;    <span class="comment">// Memory operands to inline asm in the SelectionDAG are modeled with two</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;    <span class="comment">// operands: a constant of value InlineAsm::Kind_Mem followed by the input</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;    <span class="comment">// operand. If we get here and we have a Kind_Mem, skip the next operand (so</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;    <span class="comment">// it doesn&#39;t get misinterpreted), and continue. We do this here because</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;    <span class="comment">// it&#39;s important to update the OpChanged array correctly before moving on.</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;    <span class="keywordflow">if</span> (Kind == <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcab0e1673a8cfccd30c66a4beaf1dd6368">InlineAsm::Kind_Mem</a>) {</div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> op = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(++i);</div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;      AsmNodeOperands.push_back(op);</div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;    }</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;</div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;    <span class="keywordflow">if</span> (Kind != <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca0ff8c93595b64f062d0462190886d5d7">InlineAsm::Kind_RegUse</a> &amp;&amp; Kind != <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca58bd17e96db00a428e371f768f6e24d6">InlineAsm::Kind_RegDef</a></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;        &amp;&amp; Kind != <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca3b5d231420c0849846d3cf123aa29e4c">InlineAsm::Kind_RegDefEarlyClobber</a>)</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;</div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;    <span class="keywordtype">unsigned</span> RC;</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;    <span class="keywordtype">bool</span> HasRC = <a class="code" href="classllvm_1_1InlineAsm.html#ae3d883d313492d5f36a7bf5134190c9c">InlineAsm::hasRegClassConstraint</a>(Flag, RC);</div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;    <span class="keywordflow">if</span> ((!IsTiedToChangedOp &amp;&amp; (!HasRC || RC != ARM::GPRRegClassID))</div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;        || NumRegs != 2)</div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((i+2 &lt; NumOps) &amp;&amp; <span class="stringliteral">&quot;Invalid number of operands in inline asm&quot;</span>);</div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i+1);</div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i+2);</div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;    <span class="keywordtype">unsigned</span> Reg0 = cast&lt;RegisterSDNode&gt;(V0)-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;    <span class="keywordtype">unsigned</span> Reg1 = cast&lt;RegisterSDNode&gt;(V1)-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PairedReg;</div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;getRegInfo();</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;</div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;    <span class="keywordflow">if</span> (Kind == <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca58bd17e96db00a428e371f768f6e24d6">InlineAsm::Kind_RegDef</a> ||</div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;        Kind == <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca3b5d231420c0849846d3cf123aa29e4c">InlineAsm::Kind_RegDefEarlyClobber</a>) {</div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;      <span class="comment">// Replace the two GPRs with 1 GPRPair and copy values from GPRPair to</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;      <span class="comment">// the original GPRs.</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;</div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> GPVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;ARM::GPRPairRegClass);</div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;      PairedReg = CurDAG-&gt;getRegister(GPVR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>);</div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N,0);</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;</div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *GU = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7fcb517c3e5dd1957d6c71d23e431989">getGluedUser</a>();</div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegCopy = CurDAG-&gt;getCopyFromReg(Chain, dl, GPVR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>,</div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;                                               Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;</div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;      <span class="comment">// Extract values from a GPRPair reg and copy to the original GPR reg.</span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Sub0 = CurDAG-&gt;getTargetExtractSubreg(ARM::gsub_0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;                                                    RegCopy);</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Sub1 = CurDAG-&gt;getTargetExtractSubreg(ARM::gsub_1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;                                                    RegCopy);</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> T0 = CurDAG-&gt;getCopyToReg(Sub0, dl, Reg0, Sub0,</div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;                                        RegCopy.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a> = CurDAG-&gt;getCopyToReg(Sub1, dl, Reg1, Sub1, T0.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;      <span class="comment">// Update the original glue user.</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;      std::vector&lt;SDValue&gt; Ops(GU-&gt;<a class="code" href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">op_begin</a>(), GU-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae499cc99d4fe44d343ca9ac6a2ae8845">op_end</a>()-1);</div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;      Ops.push_back(T1.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;      CurDAG-&gt;UpdateNodeOperands(GU, Ops);</div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;    }</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;      <span class="comment">// For Kind  == InlineAsm::Kind_RegUse, we first copy two GPRs into a</span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;      <span class="comment">// GPRPair and then pass the GPRPair to the inline asm.</span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = AsmNodeOperands[<a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca561c23f9fc6d8fe79f70cebf74937b30">InlineAsm::Op_InputChain</a>];</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;</div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;      <span class="comment">// As REG_SEQ doesn&#39;t take RegisterSDNode, we copy them first.</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> T0 = CurDAG-&gt;getCopyFromReg(Chain, dl, Reg0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;                                          Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a> = CurDAG-&gt;getCopyFromReg(Chain, dl, Reg1, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;                                          T0.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pair = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(<a class="code" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, T0, T1), 0);</div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;      <span class="comment">// Copy REG_SEQ into a GPRPair-typed VR and replace the original two</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;      <span class="comment">// i32 VRs of inline asm with it.</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> GPVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;ARM::GPRPairRegClass);</div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;      PairedReg = CurDAG-&gt;getRegister(GPVR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>);</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;      Chain = CurDAG-&gt;getCopyToReg(T1, dl, GPVR, Pair, T1.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;</div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;      AsmNodeOperands[<a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca561c23f9fc6d8fe79f70cebf74937b30">InlineAsm::Op_InputChain</a>] = Chain;</div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;      Glue = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;    }</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;</div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;    Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;</div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;    <span class="keywordflow">if</span>(PairedReg.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) {</div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;      OpChanged[OpChanged.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() -1 ] = <span class="keyword">true</span>;</div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;      Flag = <a class="code" href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">InlineAsm::getFlagWord</a>(Kind, 1 <span class="comment">/* RegNum*/</span>);</div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;      <span class="keywordflow">if</span> (IsTiedToChangedOp)</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;        Flag = <a class="code" href="classllvm_1_1InlineAsm.html#ae3ddbf9f1afac4946d59e5a03ffb396f">InlineAsm::getFlagWordForMatchingOp</a>(Flag, DefIdx);</div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;        Flag = <a class="code" href="classllvm_1_1InlineAsm.html#af053c0d415074d8ab6817bc5fcd38f00">InlineAsm::getFlagWordForRegClass</a>(Flag, ARM::GPRPairRegClassID);</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;      <span class="comment">// Replace the current flag.</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;      AsmNodeOperands[AsmNodeOperands.size() -1] = CurDAG-&gt;getTargetConstant(</div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;          Flag, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;      <span class="comment">// Add the new register node and skip the original two GPRs.</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;      AsmNodeOperands.push_back(PairedReg);</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;      <span class="comment">// Skip the next two GPRs.</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;      i += 2;</div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;    }</div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;  }</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;  <span class="keywordflow">if</span> (Glue.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;    AsmNodeOperands.push_back(Glue);</div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;  <span class="keywordflow">if</span> (!Changed)</div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;</div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> New = CurDAG-&gt;getNode(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;      CurDAG-&gt;getVTList(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>), AsmNodeOperands);</div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;  New-&gt;<a class="code" href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">setNodeId</a>(-1);</div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;  ReplaceNode(N, New.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;}</div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;</div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;</div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="keywordtype">bool</span> ARMDAGToDAGISel::</div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;SelectInlineAsmMemoryOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <span class="keywordtype">unsigned</span> ConstraintID,</div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;                             std::vector&lt;SDValue&gt; &amp;OutOps) {</div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;  <span class="keywordflow">switch</span>(ConstraintID) {</div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected asm memory constraint&quot;</span>);</div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca63f9eb7f82b63667dcebcc51b1dea178">InlineAsm::Constraint_m</a>:</div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca09bcc77f427e8a0891897bca81efba7b">InlineAsm::Constraint_o</a>:</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca2537727b3f0b8b545a1180bfa088ff70">InlineAsm::Constraint_Q</a>:</div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca5786e82290a6d029aa6cb4d1e9d55b8e">InlineAsm::Constraint_Um</a>:</div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca9083ec27873d1ab4c20f259a7af4787f">InlineAsm::Constraint_Un</a>:</div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcadadd8aff82bae216d9a12f5a9e565730">InlineAsm::Constraint_Uq</a>:</div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca8066b7a47eaa244762e901880980b5db">InlineAsm::Constraint_Us</a>:</div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca560378630d630d0a3a1fc0589d3eb971">InlineAsm::Constraint_Ut</a>:</div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca7e452e807b0e3c99c8ae8d43b097fabc">InlineAsm::Constraint_Uv</a>:</div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca30160cc673227750427fdaf1e3b86ac2">InlineAsm::Constraint_Uy</a>:</div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;    <span class="comment">// Require the address to be in a register.  That is safe for all ARM</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;    <span class="comment">// variants and it is hard to do anything much smarter without knowing</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;    <span class="comment">// how the operand is used.</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;    OutOps.push_back(Op);</div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;  }</div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;}</div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment">/// createARMISelDag - This pass converts a legalized DAG into a</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="comment">/// ARM-specific DAG, ready for instruction scheduling.</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa08eb43a751faa625ac041bdbfecd851"> 5072</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#aa08eb43a751faa625ac041bdbfecd851">llvm::createARMISelDag</a>(<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html">ARMBaseTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;                                     <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) {</div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> ARMDAGToDAGISel(TM, OptLevel);</div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;}</div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">llvm::ISD::PRE_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00987">ISDOpcodes.h:987</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a6b2b8ca5b0fdf6484247d5ae74deb9ff"><div class="ttname"><a href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const</div><div class="ttdoc">Return the ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01153">SelectionDAGNodes.h:1153</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">llvm::MVT::v4f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00128">MachineValueType.h:128</a></div></div>
<div class="ttc" id="ErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_a30f6c6ecc438ec954b1e5640c81db32d"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#a30f6c6ecc438ec954b1e5640c81db32d">llvm::LoadSDNode::getOffset</a></div><div class="ttdeci">const SDValue &amp; getOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02243">SelectionDAGNodes.h:2243</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a4dee32244ce74164a053c8c25bea9226"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4dee32244ce74164a053c8c25bea9226">llvm::ARMISD::LOOP_DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00132">ARMISelLowering.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a23f2f5947fc429aff1270651c6d019ea"><div class="ttname"><a href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the SelectionDAG opcode value for this node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00663">SelectionDAGNodes.h:663</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">llvm::ARMISD::CMPZ</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00085">ARMISelLowering.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a09018a90261158c134a4912e42615217"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">llvm::ARMSubtarget::isThumb</a></div><div class="ttdeci">bool isThumb() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00765">ARMSubtarget.h:765</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8472e46f9e4db168c5610ecdfb05dbaf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8472e46f9e4db168c5610ecdfb05dbaf">llvm::ISD::BasicBlock</a></div><div class="ttdoc">Various leaf nodes. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00061">ISDOpcodes.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239ef"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">llvm::ARM_AM::ShiftOpc</a></div><div class="ttdeci">ShiftOpc</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00027">ARMAddressingModes.h:27</a></div></div>
<div class="ttc" id="DerivedTypes_8h_html"><div class="ttname"><a href="DerivedTypes_8h.html">DerivedTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca561c23f9fc6d8fe79f70cebf74937b30"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca561c23f9fc6d8fe79f70cebf74937b30">llvm::InlineAsm::Op_InputChain</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00208">InlineAsm.h:208</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_ac427af237002cfffc36dea0729964774"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#ac427af237002cfffc36dea0729964774">getARClassRegisterMask</a></div><div class="ttdeci">static int getARClassRegisterMask(StringRef Reg, StringRef Flags)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l04602">ARMISelDAGToDAG.cpp:4602</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0">llvm::ARMISD::Wrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00059">ARMISelLowering.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">llvm::MVT::v4i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00109">MachineValueType.h:109</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ad581715436b127116b9bc9a1fffa8665"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ad581715436b127116b9bc9a1fffa8665">llvm::ARMSubtarget::isLittle</a></div><div class="ttdeci">bool isLittle() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00805">ARMSubtarget.h:805</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_ac9f1cc5985b1840e29407c526f7f9f34"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">llvm::LoadSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02242">SelectionDAGNodes.h:2242</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a06e89dbcfaf0ceca94295988d35809c2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a06e89dbcfaf0ceca94295988d35809c2">llvm::ARMISD::SUBE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00107">ARMISelLowering.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">llvm::ISD::UNINDEXED</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00986">ISDOpcodes.h:986</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca8066b7a47eaa244762e901880980b5db"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca8066b7a47eaa244762e901880980b5db">llvm::InlineAsm::Constraint_Us</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00255">InlineAsm.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ac0a534d63ac5c5b87f36acdade953fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const</div><div class="ttdoc">Return the type of a specified result. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01001">SelectionDAGNodes.h:1001</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">llvm::NVPTX::PTXLdStInstCode::V2</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00105">NVPTX.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_a14fae851fdfe0477b8017dfde555e083"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">llvm::InlineAsm::getFlagWord</a></div><div class="ttdeci">static unsigned getFlagWord(unsigned Kind, unsigned NumOps)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00269">InlineAsm.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">llvm::ARM_AM::add</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00039">ARMAddressingModes.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_a8e57ceb1cd8c9d04422570c5faa16b37"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">llvm::StoreSDNode::getValue</a></div><div class="ttdeci">const SDValue &amp; getValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02272">SelectionDAGNodes.h:2272</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a7f93dc1b4123a3d49e2a544960758ef1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f93dc1b4123a3d49e2a544960758ef1">llvm::ARMISD::VMOVRRD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00110">ARMISelLowering.h:110</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a8353d97eb11578ab1ecb797200ca85c7"><div class="ttname"><a href="classllvm_1_1SDNode.html#a8353d97eb11578ab1ecb797200ca85c7">llvm::SDNode::getVTList</a></div><div class="ttdeci">SDVTList getVTList() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00966">SelectionDAGNodes.h:966</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a89708e125cad874cffdd7f636ce25629"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a89708e125cad874cffdd7f636ce25629">getContiguousRangeOfSetBits</a></div><div class="ttdeci">static Optional&lt; std::pair&lt; unsigned, unsigned &gt; &gt; getContiguousRangeOfSetBits(const APInt &amp;A)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l03023">ARMISelDAGToDAG.cpp:3023</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01023">ISDOpcodes.h:1023</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">llvm::MVT::v8i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00086">MachineValueType.h:86</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a6a81c1cc06a00a0096d839032b5984e9"><div class="ttname"><a href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const</div><div class="ttdoc">Return the SimpleValueType held in the specified simple EVT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00255">ValueTypes.h:255</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a59b314018a929255951f01f8daaae72f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a59b314018a929255951f01f8daaae72f">llvm::ISD::TargetExternalSymbol</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00137">ISDOpcodes.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a46ce1e04c61117e5b760e27351c2c209"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a46ce1e04c61117e5b760e27351c2c209">llvm::ARMISD::VST3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00279">ARMISelLowering.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a1001931b4896740f5f37ce4c8b35b171"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">llvm::MemSDNode::getChain</a></div><div class="ttdeci">const SDValue &amp; getChain() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01386">SelectionDAGNodes.h:1386</a></div></div>
<div class="ttc" id="ARMBaseInstrInfo_8h_html"><div class="ttname"><a href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1LSBaseSDNode_html_a4030b40c584191b8fd4ad3febacfc082"><div class="ttname"><a href="classllvm_1_1LSBaseSDNode.html#a4030b40c584191b8fd4ad3febacfc082">llvm::LSBaseSDNode::getAddressingMode</a></div><div class="ttdeci">ISD::MemIndexedMode getAddressingMode() const</div><div class="ttdoc">Return the addressing mode for this load or store: unindexed, pre-inc, pre-dec, post-inc, or post-dec. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02206">SelectionDAGNodes.h:2206</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2">llvm::ISD::TargetGlobalAddress</a></div><div class="ttdoc">TargetGlobalAddress - Like GlobalAddress, but the DAG does no folding or anything else with this node...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00132">ISDOpcodes.h:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402">llvm::ARMCC::EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00031">ARMBaseInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_addd0237fa28b8188628782a256ded89c"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">llvm::MemSDNode::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01306">SelectionDAGNodes.h:1306</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a65e8a317f18e8ef4236314581cd5a240"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a65e8a317f18e8ef4236314581cd5a240">isVSTfixed</a></div><div class="ttdeci">static bool isVSTfixed(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l01919">ARMISelDAGToDAG.cpp:1919</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a3d78e72a6e2ed4705c39e8cdb16b5bf1"><div class="ttname"><a href="classllvm_1_1StringRef.html#a3d78e72a6e2ed4705c39e8cdb16b5bf1">llvm::StringRef::rsplit</a></div><div class="ttdeci">LLVM_NODISCARD std::pair&lt; StringRef, StringRef &gt; rsplit(StringRef Separator) const</div><div class="ttdoc">Split into two substrings around the last occurrence of a separator string. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00751">StringRef.h:751</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcae2f53b879eee452fe6d66ae04df1530b"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcae2f53b879eee452fe6d66ae04df1530b">llvm::InlineAsm::Kind_Imm</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00234">InlineAsm.h:234</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a145d01cda478613c330c4fe25ded73b0"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a145d01cda478613c330c4fe25ded73b0">llvm::ARMSubtarget::hasV6Ops</a></div><div class="ttdeci">bool hasV6Ops() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00571">ARMSubtarget.h:571</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html_a6cbc0453586a25c057a32161b38b8ce4"><div class="ttname"><a href="classllvm_1_1MDNode.html#a6cbc0453586a25c057a32161b38b8ce4">llvm::MDNode::getOperand</a></div><div class="ttdeci">const MDOperand &amp; getOperand(unsigned I) const</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l01077">Metadata.h:1077</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a61a1595d03afe86764ad7625d358608e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a61a1595d03afe86764ad7625d358608e">llvm::ISD::WRITE_REGISTER</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00087">ISDOpcodes.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00169">Instructions.h:169</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a6a6cb5fa43b996b6b5e9c15173a167b5"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a6a6cb5fa43b996b6b5e9c15173a167b5">llvm::ARM_AM::getAM3Opc</a></div><div class="ttdeci">unsigned getAM3Opc(AddrOpc Opc, unsigned char Offset, unsigned IdxMode=0)</div><div class="ttdoc">getAM3Opc - This function encodes the addrmode3 opc field. </div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00431">ARMAddressingModes.h:431</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_aff84d21c1e747c062f6a9198cf7b50d2"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#aff84d21c1e747c062f6a9198cf7b50d2">isScaledConstantInRange</a></div><div class="ttdeci">static bool isScaledConstantInRange(SDValue Node, int Scale, int RangeMin, int RangeMax, int &amp;ScaledConstant)</div><div class="ttdoc">Check whether a particular node is a constant value representable as (N * Scale) where (N in [RangeMi...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l00354">ARMISelDAGToDAG.cpp:354</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a2dc8447e2cf1376dbeebf919c0cddc9a"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">llvm::ARMSubtarget::isThumb1Only</a></div><div class="ttdeci">bool isThumb1Only() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00767">ARMSubtarget.h:767</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">llvm::ISD::SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a5689e9ae35c6ceb3b9377299c98e0e97"><div class="ttname"><a href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">llvm::SDNode::setNodeId</a></div><div class="ttdeci">void setNodeId(int Id)</div><div class="ttdoc">Set unique node id. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00744">SelectionDAGNodes.h:744</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a10d54e1c6c9563724ce01d3a999757b2"><div class="ttname"><a href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const</div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00138">SelectionDAGNodes.h:138</a></div></div>
<div class="ttc" id="HexagonBitTracker_8cpp_html_a0ee73ba17c3a2cb54752905e99d77357"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a></div><div class="ttdeci">#define op(i)</div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a1378b44532d0ec9732f7064254a84286"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">llvm::MemSDNode::getMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMemOperand() const</div><div class="ttdoc">Return a MachineMemOperand object describing the memory reference performed by operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01367">SelectionDAGNodes.h:1367</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">llvm::ARM_AM::sub</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00038">ARMAddressingModes.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca0ff8c93595b64f062d0462190886d5d7"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca0ff8c93595b64f062d0462190886d5d7">llvm::InlineAsm::Kind_RegUse</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00230">InlineAsm.h:230</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a2dcef9e9a88a5601e3615bd024f89ebc"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2dcef9e9a88a5601e3615bd024f89ebc">llvm::ARMISD::VLD3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00266">ARMISelLowering.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36">llvm::ARMISD::WLS</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00131">ARMISelLowering.h:131</a></div></div>
<div class="ttc" id="ARMAsmPrinter_8cpp_html_ac74d5e6c2cf6e4a41c5cd533e7f88fad"><div class="ttname"><a href="ARMAsmPrinter_8cpp.html#ac74d5e6c2cf6e4a41c5cd533e7f88fad">isThumb</a></div><div class="ttdeci">static bool isThumb(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAsmPrinter_8cpp_source.html#l00460">ARMAsmPrinter.cpp:460</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aa61b16dbbaf7183dfd648ad1e12fb21e"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aa61b16dbbaf7183dfd648ad1e12fb21e">llvm::InlineAsm::isUseOperandTiedToDef</a></div><div class="ttdeci">static bool isUseOperandTiedToDef(unsigned Flag, unsigned &amp;Idx)</div><div class="ttdoc">isUseOperandTiedToDef - Return true if the flag of the inline asm operand indicates it is an use oper...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00342">InlineAsm.h:342</a></div></div>
<div class="ttc" id="SelectionDAGISel_8h_html"><div class="ttname"><a href="SelectionDAGISel_8h.html">SelectionDAGISel.h</a></div></div>
<div class="ttc" id="classllvm_1_1StringSwitch_html_a2ae03c6da16f46a816d2cb1720603882"><div class="ttname"><a href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">llvm::StringSwitch::Case</a></div><div class="ttdeci">StringSwitch &amp; Case(StringLiteral S, T Value)</div><div class="ttdef"><b>Definition:</b> <a href="StringSwitch_8h_source.html#l00067">StringSwitch.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a342c0d4e8e59b30daefe9a05bc2098bd"><div class="ttname"><a href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">llvm::SDValue::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one node using value ResNo of Node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01197">SelectionDAGNodes.h:1197</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a5bc71a39554a14104bfd1011dffbed0b"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5bc71a39554a14104bfd1011dffbed0b">llvm::ARMISD::PIC_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00077">ARMISelLowering.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca30160cc673227750427fdaf1e3b86ac2"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca30160cc673227750427fdaf1e3b86ac2">llvm::InlineAsm::Constraint_Uy</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00258">InlineAsm.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a512fe2c15ea651294688eeec1341644c"><div class="ttname"><a href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">llvm::APInt::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">Return the number of bits in the APInt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01566">APInt.h:1566</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cd"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">llvm::ARM_AM::AddrOpc</a></div><div class="ttdeci">AddrOpc</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00037">ARMAddressingModes.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">llvm::ISD::INTRINSIC_W_CHAIN</a></div><div class="ttdoc">RESULT,OUTCHAIN = INTRINSIC_W_CHAIN(INCHAIN, INTRINSICID, arg1, ...) This node represents a target in...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00160">ISDOpcodes.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca63f9eb7f82b63667dcebcc51b1dea178"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca63f9eb7f82b63667dcebcc51b1dea178">llvm::InlineAsm::Constraint_m</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00244">InlineAsm.h:244</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a81b77974c326f91d888b4f7c7346440d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a81b77974c326f91d888b4f7c7346440d">llvm::ARMISD::VLD2DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00259">ARMISelLowering.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_af19c8878fcc5a35f80d46d90a1bd77fe"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#af19c8878fcc5a35f80d46d90a1bd77fe">llvm::ARMSubtarget::hasV8MBaselineOps</a></div><div class="ttdeci">bool hasV8MBaselineOps() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00582">ARMSubtarget.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">llvm::MVT::v1i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00107">MachineValueType.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a9a99431f0828d0222c617eb876bc5d34"><div class="ttname"><a href="classllvm_1_1APInt.html#a9a99431f0828d0222c617eb876bc5d34">llvm::APInt::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros() const</div><div class="ttdoc">Count the number of trailing zero bits. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01689">APInt.h:1689</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aeecdd98f156fccc64b091ed05e2a7fa2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeecdd98f156fccc64b091ed05e2a7fa2">llvm::ARMISD::VLD2DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00272">ARMISelLowering.h:272</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8cae6c5ad12cf66a9b86fe48082bd9d1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8cae6c5ad12cf66a9b86fe48082bd9d1">llvm::ARMISD::VLD4DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00274">ARMISelLowering.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a295d0b84f4e63438c0edb0021c41d47a"><div class="ttname"><a href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">llvm::SDNode::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one use of this node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00732">SelectionDAGNodes.h:732</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_adea3c2409dae7b27a172ba7a8b6d17b5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">llvm::ARMBaseInstrInfo::isFpMLxInstruction</a></div><div class="ttdeci">bool isFpMLxInstruction(unsigned Opcode) const</div><div class="ttdoc">isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00423">ARMBaseInstrInfo.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_af053c0d415074d8ab6817bc5fcd38f00"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#af053c0d415074d8ab6817bc5fcd38f00">llvm::InlineAsm::getFlagWordForRegClass</a></div><div class="ttdeci">static unsigned getFlagWordForRegClass(unsigned InputFlag, unsigned RC)</div><div class="ttdoc">getFlagWordForRegClass - Augment an existing flag word returned by getFlagWord with the required regi...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00300">InlineAsm.h:300</a></div></div>
<div class="ttc" id="namespacellvm_html_a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d"><div class="ttname"><a href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::DiagnosticPredicateTy::Match</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">llvm::ISD::SHL</a></div><div class="ttdoc">Shift and rotation operations. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1LSBaseSDNode_html"><div class="ttname"><a href="classllvm_1_1LSBaseSDNode.html">llvm::LSBaseSDNode</a></div><div class="ttdoc">Base class for LoadSDNode and StoreSDNode. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02190">SelectionDAGNodes.h:2190</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b">llvm::ISD::ABS</a></div><div class="ttdoc">ABS - Determine the unsigned absolute value of a signed integer value of the same bitwidth...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00454">ISDOpcodes.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users. </div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="namespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00058">SIMachineScheduler.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MDNodeSDNode_html"><div class="ttname"><a href="classllvm_1_1MDNodeSDNode.html">llvm::MDNodeSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02023">SelectionDAGNodes.h:2023</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdoc">CopyToReg - This node has three operands: a chain, a register number to set to this value...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00171">ISDOpcodes.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1MDNodeSDNode_html_a645ae811469cc7eda5bd9c2626dd68ac"><div class="ttname"><a href="classllvm_1_1MDNodeSDNode.html#a645ae811469cc7eda5bd9c2626dd68ac">llvm::MDNodeSDNode::getMD</a></div><div class="ttdeci">const MDNode * getMD() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02033">SelectionDAGNodes.h:2033</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae499cc99d4fe44d343ca9ac6a2ae8845"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae499cc99d4fe44d343ca9ac6a2ae8845">llvm::SDNode::op_end</a></div><div class="ttdeci">op_iterator op_end() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00946">SelectionDAGNodes.h:946</a></div></div>
<div class="ttc" id="classllvm_1_1StringSwitch_html_a0f77f8a7b34e705d79d2de8740516fe1"><div class="ttname"><a href="classllvm_1_1StringSwitch.html#a0f77f8a7b34e705d79d2de8740516fe1">llvm::StringSwitch::Default</a></div><div class="ttdeci">LLVM_NODISCARD R Default(T Value)</div><div class="ttdef"><b>Definition:</b> <a href="StringSwitch_8h_source.html#l00181">StringSwitch.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_ad85ec82447c2f1824538de9b449ffed0"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">llvm::LoadSDNode::getExtensionType</a></div><div class="ttdeci">ISD::LoadExtType getExtensionType() const</div><div class="ttdoc">Return whether this is a plain node, or one of the varieties of value-extending loads. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02238">SelectionDAGNodes.h:2238</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00265">MachineValueType.h:265</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a55c84e4b70ccda76faa80ac003a66b86"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a55c84e4b70ccda76faa80ac003a66b86">llvm::ARMISD::VLD3DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00273">ARMISelLowering.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00035">ARMBaseInstrInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a0f0e8b13220b4094b0eade6c4a691a68"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a0f0e8b13220b4094b0eade6c4a691a68">llvm::ARM_AM::getShiftOpcForNode</a></div><div class="ttdeci">static ShiftOpc getShiftOpcForNode(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="ARMSelectionDAGInfo_8h_source.html#l00023">ARMSelectionDAGInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae415c9b5bbaab9c349061d3392c1b198"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">llvm::StringRef::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00147">StringRef.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdoc">INLINEASM - Represents an inline asm block. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00725">ISDOpcodes.h:725</a></div></div>
<div class="ttc" id="StringSwitch_8h_html"><div class="ttname"><a href="StringSwitch_8h.html">StringSwitch.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAGISel_html_ac30dbb7b3dc79c161319d6569934614c"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html#ac30dbb7b3dc79c161319d6569934614c">llvm::SelectionDAGISel::runOnMachineFunction</a></div><div class="ttdeci">bool runOnMachineFunction(MachineFunction &amp;MF) override</div><div class="ttdoc">runOnMachineFunction - This method must be overloaded to perform the desired machine code transformat...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8cpp_source.html#l00409">SelectionDAGISel.cpp:409</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3e74c01534bbe58a9716c4ed9afb552b"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3e74c01534bbe58a9716c4ed9afb552b">llvm::ARMISD::VLD2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00265">ARMISelLowering.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ac0d991ce1db0ce7c271b9a851531f53b"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ac0d991ce1db0ce7c271b9a851531f53b">llvm::ARMSubtarget::hasDSP</a></div><div class="ttdeci">bool hasDSP() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00675">ARMSubtarget.h:675</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a145c0c2d9e39b47e594532e97d85d3d5"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">llvm::ConstantSDNode::isNullValue</a></div><div class="ttdeci">bool isNullValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01586">SelectionDAGNodes.h:1586</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a6b90f20408c504ab1763156fd7d3caf3"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a6b90f20408c504ab1763156fd7d3caf3">isVLDfixed</a></div><div class="ttdeci">static bool isVLDfixed(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l01886">ARMISelDAGToDAG.cpp:1886</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00052">CodeGen.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdoc">Simple integer binary arithmetic operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ae9b7a94d4fd590c312063ba16b72c8a5"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ae9b7a94d4fd590c312063ba16b72c8a5">llvm::ARMSubtarget::hasV6T2Ops</a></div><div class="ttdeci">bool hasV6T2Ops() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00574">ARMSubtarget.h:574</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">llvm::MVT::v2i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00093">MachineValueType.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aee6bd1fd282469b3476efce4b707f09a"><div class="ttname"><a href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">llvm::SDNode::op_begin</a></div><div class="ttdeci">op_iterator op_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00945">SelectionDAGNodes.h:945</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a682019fb60ebfdcb1b6c12bef90e81d1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a682019fb60ebfdcb1b6c12bef90e81d1">llvm::ARMISD::VLD4DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00261">ARMISelLowering.h:261</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">llvm::MVT::v2f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00140">MachineValueType.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9b3b5c8aca58fc851520aab312b46637"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9b3b5c8aca58fc851520aab312b46637">llvm::ARMISD::BUILD_VECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00235">ARMISelLowering.h:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a78c1ef042ed87df90fd74a2b0aa328af"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78c1ef042ed87df90fd74a2b0aa328af">llvm::ARMISD::VLD1DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00271">ARMISelLowering.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_abf892d1e00a3d79026c5ab518c187c45"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">llvm::SelectionDAG::getTargetConstant</a></div><div class="ttdeci">SDValue getTargetConstant(uint64_t Val, const SDLoc &amp;DL, EVT VT, bool isOpaque=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00604">SelectionDAG.h:604</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8a1e111b6a355c527c0e325a6492c1fe"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8a1e111b6a355c527c0e325a6492c1fe">llvm::ARMCC::PL</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00036">ARMBaseInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">llvm::ISD::INTRINSIC_WO_CHAIN</a></div><div class="ttdoc">RESULT = INTRINSIC_WO_CHAIN(INTRINSICID, arg1, arg2, ...) This node represents a target intrinsic fun...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00152">ISDOpcodes.h:152</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca560378630d630d0a3a1fc0589d3eb971"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca560378630d630d0a3a1fc0589d3eb971">llvm::InlineAsm::Constraint_Ut</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00256">InlineAsm.h:256</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_afe345a54f843bde9e90095b1474084d6"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#afe345a54f843bde9e90095b1474084d6">SDValueToConstBool</a></div><div class="ttdeci">static bool SDValueToConstBool(SDValue SDVal)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l02555">ARMISelDAGToDAG.cpp:2555</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_aadec518817d351d77d1badd66cf96fc3"><div class="ttname"><a href="classllvm_1_1SDValue.html#aadec518817d351d77d1badd66cf96fc3">llvm::SDValue::use_empty</a></div><div class="ttdeci">bool use_empty() const</div><div class="ttdoc">Return true if there are no nodes using value ResNo of Node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01193">SelectionDAGNodes.h:1193</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html">llvm::StoreSDNode</a></div><div class="ttdoc">This class is used to represent ISD::STORE nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02251">SelectionDAGNodes.h:2251</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00139">MCInstrDesc.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00044">ARMSubtarget.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f06dbaee5fa2b239de548d0a775b25b"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const</div><div class="ttdoc">Return the number of values defined/returned by this operator. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00998">SelectionDAGNodes.h:998</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a112324db3910fea5895514851c387442"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a112324db3910fea5895514851c387442">llvm::ISD::MLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00892">ISDOpcodes.h:892</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a0e4c9035a762f061faadf268d28ed841"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0e4c9035a762f061faadf268d28ed841">llvm::ARMISD::VST3LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00282">ARMISelLowering.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_a7d0abb66efe92085166100f6f1d41d94"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">llvm::StoreSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02273">SelectionDAGNodes.h:2273</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1StringSwitch_html"><div class="ttname"><a href="classllvm_1_1StringSwitch.html">llvm::StringSwitch</a></div><div class="ttdoc">A switch()-like statement whose cases are string literals. </div><div class="ttdef"><b>Definition:</b> <a href="StringSwitch_8h_source.html#l00042">StringSwitch.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">llvm::ISD::INTRINSIC_VOID</a></div><div class="ttdoc">OUTCHAIN = INTRINSIC_VOID(INCHAIN, INTRINSICID, arg1, arg2, ...) This node represents a target intrin...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00167">ISDOpcodes.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a48da3fd9e35b4f6c6bd79cd18af31d3d"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a48da3fd9e35b4f6c6bd79cd18af31d3d">llvm::ARM_AM::getAM5Opc</a></div><div class="ttdeci">unsigned getAM5Opc(AddrOpc Opc, unsigned char Offset)</div><div class="ttdoc">getAM5Opc - This function encodes the addrmode5 opc field. </div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00475">ARMAddressingModes.h:475</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca58bd17e96db00a428e371f768f6e24d6"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca58bd17e96db00a428e371f768f6e24d6">llvm::InlineAsm::Kind_RegDef</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00231">InlineAsm.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01564">SelectionDAGNodes.h:1564</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">llvm::MVT::Glue</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00212">MachineValueType.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a92fceabd268d62ef2c95799a102b8abf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92fceabd268d62ef2c95799a102b8abf">llvm::ISD::READ_REGISTER</a></div><div class="ttdoc">READ_REGISTER, WRITE_REGISTER - This node represents llvm.register on the DAG, which implements the n...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00086">ISDOpcodes.h:86</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca5786e82290a6d029aa6cb4d1e9d55b8e"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca5786e82290a6d029aa6cb4d1e9d55b8e">llvm::InlineAsm::Constraint_Um</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00252">InlineAsm.h:252</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">llvm::ISD::STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00672">ISDOpcodes.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features. </div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00040">SubtargetFeature.h:40</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a2980b88b119166ba490ca0ca232a9ca9"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a2980b88b119166ba490ca0ca232a9ca9">getBankedRegisterMask</a></div><div class="ttdeci">static int getBankedRegisterMask(StringRef RegString)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l04571">ARMISelDAGToDAG.cpp:4571</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a7237782a64e78d98366d51252b16ca07"><div class="ttname"><a href="classllvm_1_1APInt.html#a7237782a64e78d98366d51252b16ca07">llvm::APInt::countPopulation</a></div><div class="ttdeci">unsigned countPopulation() const</div><div class="ttdoc">Count the number of bits set. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01715">APInt.h:1715</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a9450817c42562fe06198b67be72a24ac"><div class="ttname"><a href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">llvm::SDNode::use_begin</a></div><div class="ttdeci">use_iterator use_begin() const</div><div class="ttdoc">Provide iteration support to walk over all uses of an SDNode. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00817">SelectionDAGNodes.h:817</a></div></div>
<div class="ttc" id="namespacellvm_html_a6dec2b5d3e04b47adf4d918d678e81c9"><div class="ttname"><a href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">llvm::isPowerOf2_32</a></div><div class="ttdeci">constexpr bool isPowerOf2_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00465">MathExtras.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca09bcc77f427e8a0891897bca81efba7b"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca09bcc77f427e8a0891897bca81efba7b">llvm::InlineAsm::Constraint_o</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00245">InlineAsm.h:245</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">llvm::ISD::SRL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a2ce278a3ff293b574f11d4ee0276770d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2ce278a3ff293b574f11d4ee0276770d">llvm::ARMISD::VZIP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00197">ARMISelLowering.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a3b274201fdc7fbf1fc5f91a661b9410f"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a></div><div class="ttdeci">static unsigned getVLDSTRegisterUpdateOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l01944">ARMISelDAGToDAG.cpp:1944</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db">llvm::ARMISD::CMOV</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00092">ARMISelLowering.h:92</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a5fa1cb1a1d96ce454ea9056f487d718e"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a5fa1cb1a1d96ce454ea9056f487d718e">isOpcWithIntImmediate</a></div><div class="ttdeci">static bool isOpcWithIntImmediate(SDNode *N, unsigned Opc, unsigned &amp;Imm)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l00345">ARMISelDAGToDAG.cpp:345</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ae477aca96efeb96f5ad038393073a70c"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ae477aca96efeb96f5ad038393073a70c">llvm::ARMSubtarget::isMClass</a></div><div class="ttdeci">bool isMClass() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00770">ARMSubtarget.h:770</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ae245d70802e4ebe1cae2b6122c62a22a"><div class="ttname"><a href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">llvm::EVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdoc">Given a vector type, return the number of elements it contains. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00275">ValueTypes.h:275</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a775cda86be29a0e990bbeb92f84f57bb"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a775cda86be29a0e990bbeb92f84f57bb">DisableShifterOp</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableShifterOp(&quot;disable-shifter-op&quot;, cl::Hidden, cl::desc(&quot;Disable isel of shifter-op&quot;), cl::init(false))</div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7fcb517c3e5dd1957d6c71d23e431989"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7fcb517c3e5dd1957d6c71d23e431989">llvm::SDNode::getGluedUser</a></div><div class="ttdeci">SDNode * getGluedUser() const</div><div class="ttdoc">If this node has a glue value with a user, return the user (there is at most one). </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00982">SelectionDAGNodes.h:982</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aa167dab8c514d863ec44909befac3050"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00938">SelectionDAGNodes.h:938</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">llvm::ARMCC::NE</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00032">ARMBaseInfo.h:32</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ae6e7e975f7a4e5d535be32068a7c67df"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">llvm::MachineFrameInfo::isFixedObjectIndex</a></div><div class="ttdeci">bool isFixedObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a fixed stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00657">MachineFrameInfo.h:657</a></div></div>
<div class="ttc" id="ARMTargetMachine_8h_html"><div class="ttname"><a href="ARMTargetMachine_8h.html">ARMTargetMachine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">llvm::ARM_AM::lsl</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00030">ARMAddressingModes.h:30</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_a4437506c56127755bed59ee1b30e95b9"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">llvm::InlineAsm::getNumOperandRegisters</a></div><div class="ttdeci">static unsigned getNumOperandRegisters(unsigned Flag)</div><div class="ttdoc">getNumOperandRegisters - Extract the number of registers field from the inline asm operand flag...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00336">InlineAsm.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">llvm::MVT::v2f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00126">MachineValueType.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca9083ec27873d1ab4c20f259a7af4787f"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca9083ec27873d1ab4c20f259a7af4787f">llvm::InlineAsm::Constraint_Un</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00253">InlineAsm.h:253</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6">llvm::ARMISD::UMLAL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00210">ARMISelLowering.h:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a3d6b5f20dd274d971ef924f3e2a29d1a"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a3d6b5f20dd274d971ef924f3e2a29d1a">llvm::ARM_AM::getT2SOImmVal</a></div><div class="ttdeci">int getT2SOImmVal(unsigned Arg)</div><div class="ttdoc">getT2SOImmVal - Given a 32-bit immediate, if it is something that can fit into a Thumb-2 shifter_oper...</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00306">ARMAddressingModes.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">llvm::ISD::SEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01025">ISDOpcodes.h:1025</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_ae61e5f4b796419c0912a891100b46916"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ae61e5f4b796419c0912a891100b46916">llvm::InlineAsm::getKind</a></div><div class="ttdeci">static unsigned getKind(unsigned Flags)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00325">InlineAsm.h:325</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a4fb391704986986d277b0e9f9defe47d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4fb391704986986d277b0e9f9defe47d">llvm::ARMISD::VST2LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00281">ARMISelLowering.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">llvm::CodeGenOpt::None</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00053">CodeGen.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ac867c79383031e7718c326316793173d"><div class="ttname"><a href="classllvm_1_1SDNode.html#ac867c79383031e7718c326316793173d">llvm::SDNode::getGluedNode</a></div><div class="ttdeci">SDNode * getGluedNode() const</div><div class="ttdoc">If this node has a glue operand, return the node to which the glue operand points. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00973">SelectionDAGNodes.h:973</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a6a8b4e2c26c2c0aad751c5bf296858c6"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a6a8b4e2c26c2c0aad751c5bf296858c6">llvm::ARMSubtarget::hasVFP2Base</a></div><div class="ttdeci">bool hasVFP2Base() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00608">ARMSubtarget.h:608</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">llvm::MVT::v2i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00108">MachineValueType.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">llvm::MVT::v1f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00139">MachineValueType.h:139</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">llvm::ISD::ATOMIC_CMP_SWAP</a></div><div class="ttdoc">Val, OUTCHAIN = ATOMIC_CMP_SWAP(INCHAIN, ptr, cmp, swap) For double-word atomic operations: ValLo...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00857">ISDOpcodes.h:857</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca7e452e807b0e3c99c8ae8d43b097fabc"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca7e452e807b0e3c99c8ae8d43b097fabc">llvm::InlineAsm::Constraint_Uv</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00257">InlineAsm.h:257</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="HexagonMCCompound_8cpp_html_aac4e485cee645621dcac1e8a6e56fc9e"><div class="ttname"><a href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a></div><div class="ttdeci">OpcodeIndex</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMCCompound_8cpp_source.html#l00029">HexagonMCCompound.cpp:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95">llvm::ARMISD::SMLAL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00211">ARMISelLowering.h:211</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a45e76d44a189e456d52e37ba3dda0fce"><div class="ttname"><a href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Return the size of the specified value type in bits. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00298">ValueTypes.h:298</a></div></div>
<div class="ttc" id="namespacellvm_html_a6aa081e4a6739103c56ec536b663c2e4"><div class="ttname"><a href="namespacellvm.html#a6aa081e4a6739103c56ec536b663c2e4">llvm::countLeadingZeros</a></div><div class="ttdeci">unsigned countLeadingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the most significant bit to the least stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00225">MathExtras.h:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMVCC_html_ab502517eafbff78277085abe288528bb"><div class="ttname"><a href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bb">llvm::ARMVCC::VPTCodes</a></div><div class="ttdeci">VPTCodes</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00089">ARMBaseInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8994129f9ac9818ba7865a6df6194a15"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8994129f9ac9818ba7865a6df6194a15">llvm::ARMISD::VST4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00280">ARMISelLowering.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">llvm::ISD::MUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a7c97deb23c9a669470b42d2bd2e99f19"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a7c97deb23c9a669470b42d2bd2e99f19">isInt32Immediate</a></div><div class="ttdeci">static bool isInt32Immediate(SDNode *N, unsigned &amp;Imm)</div><div class="ttdoc">isInt32Immediate - This method tests to see if the node is a 32-bit constant operand. </div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l00328">ARMISelDAGToDAG.cpp:328</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_ae5fffabe945940f787e1fae14feb4682"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#ae5fffabe945940f787e1fae14feb4682">getAL</a></div><div class="ttdeci">static SDValue getAL(SelectionDAG *CurDAG, const SDLoc &amp;dl)</div><div class="ttdoc">getAL - Returns a ARMCC::AL immediate node. </div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l01512">ARMISelDAGToDAG.cpp:1512</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1223d6e9a7dfb6e51299b894beccc679"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdoc">Test if this node has a post-isel opcode, directly corresponding to a MachineInstr opcode...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00713">SelectionDAGNodes.h:713</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f311fcc2415eee3cb3694013b985304"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of values used by this operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00925">SelectionDAGNodes.h:925</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf">llvm::ISD::TargetConstantPool</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00136">ISDOpcodes.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00052">MachineValueType.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="namespacellvm_html_aabff304f51525ece8028bf8e9b1c3614"><div class="ttname"><a href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">llvm::ConstantMaterializationCost</a></div><div class="ttdeci">unsigned ConstantMaterializationCost(unsigned Val, const ARMSubtarget *Subtarget, bool ForCodesize=false)</div><div class="ttdoc">Returns the number of instructions required to materialize the given constant in a register...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05417">ARMBaseInstrInfo.cpp:5417</a></div></div>
<div class="ttc" id="classllvm_1_1LSBaseSDNode_html_a6fd7837015d721d85d0dfed4623fb0f9"><div class="ttname"><a href="classllvm_1_1LSBaseSDNode.html#a6fd7837015d721d85d0dfed4623fb0f9">llvm::LSBaseSDNode::isUnindexed</a></div><div class="ttdeci">bool isUnindexed() const</div><div class="ttdoc">Return true if this is NOT a pre/post inc/dec load/store. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02214">SelectionDAGNodes.h:2214</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aeb8a7ec48dfdbb30f676f1f9ed78515e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb8a7ec48dfdbb30f676f1f9ed78515e">llvm::ARMISD::VLD3DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00260">ARMISelLowering.h:260</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">llvm::ISD::SRA</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9add598de9e0a49cbb8fb19adf495051"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9add598de9e0a49cbb8fb19adf495051">llvm::ISD::MSTORE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00892">ISDOpcodes.h:892</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a0f3447f06da0010c13eeb865004f71ca"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a0f3447f06da0010c13eeb865004f71ca">llvm::ARM_AM::getSOImmVal</a></div><div class="ttdeci">int getSOImmVal(unsigned Arg)</div><div class="ttdoc">getSOImmVal - Given a 32-bit immediate, if it is something that can fit into an shifter_operand immed...</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00163">ARMAddressingModes.h:163</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aca815d84ffc0bd9719d54ef89a51e8e4"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a></div><div class="ttdeci">static SDValue createGPRPairNode(SelectionDAG &amp;DAG, SDValue V)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12838">AArch64ISelLowering.cpp:12838</a></div></div>
<div class="ttc" id="Utils_2ARMBaseInfo_8h_html"><div class="ttname"><a href="Utils_2ARMBaseInfo_8h.html">ARMBaseInfo.h</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a621391aa9c7939d1fc79f943508171cb"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a621391aa9c7939d1fc79f943508171cb">llvm::ARM_AM::getAM5FP16Opc</a></div><div class="ttdeci">unsigned getAM5FP16Opc(AddrOpc Opc, unsigned char Offset)</div><div class="ttdoc">getAM5FP16Opc - This function encodes the addrmode5fp16 opc field. </div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00496">ARMAddressingModes.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a352126476d5cd9d9930030f261203074"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a352126476d5cd9d9930030f261203074">llvm::ARMSubtarget::hasFPARMv8Base</a></div><div class="ttdeci">bool hasFPARMv8Base() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00611">ARMSubtarget.h:611</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_abc4c6365ade17ad4443ad0e381e7479d"><div class="ttname"><a href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">llvm::EVT::getVectorElementType</a></div><div class="ttdeci">EVT getVectorElementType() const</div><div class="ttdoc">Given a vector type, return the type of each element. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00267">ValueTypes.h:267</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a4164cc05e8f644c324b0ca06f0a3bf68"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a4164cc05e8f644c324b0ca06f0a3bf68">llvm::ARM_AM::getAM2Opc</a></div><div class="ttdeci">unsigned getAM2Opc(AddrOpc Opc, unsigned Imm12, ShiftOpc SO, unsigned IdxMode=0)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00399">ARMAddressingModes.h:399</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcafed51603ce2d64ec9af92ff0154913ca"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcafed51603ce2d64ec9af92ff0154913ca">llvm::InlineAsm::Op_FirstOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00212">InlineAsm.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00030">ARMBaseInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00223">SelectionDAG.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a74783910a317456a47477f21dc8a73de"><div class="ttname"><a href="classllvm_1_1StringRef.html#a74783910a317456a47477f21dc8a73de">llvm::StringRef::split</a></div><div class="ttdeci">LLVM_NODISCARD std::pair&lt; StringRef, StringRef &gt; split(char Separator) const</div><div class="ttdoc">Split into two substrings around the first occurrence of a separator character. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00718">StringRef.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdoc">An SDNode that represents everything that will be needed to construct a MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02477">SelectionDAGNodes.h:2477</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca2537727b3f0b8b545a1180bfa088ff70"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca2537727b3f0b8b545a1180bfa088ff70">llvm::InlineAsm::Constraint_Q</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00248">InlineAsm.h:248</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html"><div class="ttname"><a href="classllvm_1_1MemSDNode.html">llvm::MemSDNode</a></div><div class="ttdoc">This is an abstract virtual class for memory operations. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01286">SelectionDAGNodes.h:1286</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a6f904876469fc050db9a5723a79d1200"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">llvm::ARM_AM::getSORegOpc</a></div><div class="ttdeci">unsigned getSORegOpc(ShiftOpc ShOp, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00112">ARMAddressingModes.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9cfc13d8dfcbb7d035be110b619ea741"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cfc13d8dfcbb7d035be110b619ea741">llvm::ARMISD::SUBC</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00106">ARMISelLowering.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01118">SelectionDAGNodes.h:1118</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1">llvm::ARMISD::VLD1_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00264">ARMISelLowering.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">llvm::MVT::v8f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00122">MachineValueType.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a9105541412dab869e18b3cceebfff07d"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">llvm::ConstantInt::get</a></div><div class="ttdeci">static Constant * get(Type *Ty, uint64_t V, bool isSigned=false)</div><div class="ttdoc">If Ty is a vector type, return a Constant with a splat of the given value. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l00704">Constants.cpp:704</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">llvm::MVT::Untyped</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00216">MachineValueType.h:216</a></div></div>
<div class="ttc" id="regutils_8h_html_a1fa2460e32327ade49189c95740bc1b5"><div class="ttname"><a href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a></div><div class="ttdeci">#define NC</div><div class="ttdef"><b>Definition:</b> <a href="regutils_8h_source.html#l00042">regutils.h:42</a></div></div>
<div class="ttc" id="ARM_8h_html"><div class="ttname"><a href="ARM_8h.html">ARM.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAGISel_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html">llvm::SelectionDAGISel</a></div><div class="ttdoc">SelectionDAGISel - This is the common base class used for SelectionDAG-based pattern-matching instruc...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8h_source.html#l00047">SelectionDAGISel.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseTargetMachine_html"><div class="ttname"><a href="classllvm_1_1ARMBaseTargetMachine.html">llvm::ARMBaseTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetMachine_8h_source.html#l00027">ARMTargetMachine.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a78557d58c18ae631207ea472be421497"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78557d58c18ae631207ea472be421497">llvm::ARMISD::VTRN</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00199">ARMISelLowering.h:199</a></div></div>
<div class="ttc" id="namespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00585">MathExtras.h:585</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a210ba6b43ba451b698857dd9de71bd15"><div class="ttname"><a href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">llvm::EVT::getVectorVT</a></div><div class="ttdeci">static EVT getVectorVT(LLVMContext &amp;Context, EVT VT, unsigned NumElements, bool IsScalable=false)</div><div class="ttdoc">Returns the EVT that represents a vector NumElements in length, where each element is of type VT...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00073">ValueTypes.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_aee0e58997cd08983518f051e79b855d9"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">llvm::MemSDNode::getMemoryVT</a></div><div class="ttdeci">EVT getMemoryVT() const</div><div class="ttdoc">Return the type of the in-memory value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01363">SelectionDAGNodes.h:1363</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">llvm::MVT::v4i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00095">MachineValueType.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a1652b3fb1337b788da41bd95a348990c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">llvm::MCInstrDesc::mayStore</a></div><div class="ttdeci">bool mayStore() const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00442">MCInstrDesc.h:442</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a">llvm::ARMISD::VST1_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00277">ARMISelLowering.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ac56f67ff590e79d76f8ebd243e4cf442"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">llvm::SmallVectorImpl::append</a></div><div class="ttdeci">void append(in_iter in_start, in_iter in_end)</div><div class="ttdoc">Add the specified range to the end of the SmallVector. </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00387">SmallVector.h:387</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_ae8e4f1811ba84f2b03bd44a549868127"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#ae8e4f1811ba84f2b03bd44a549868127">shouldUseZeroOffsetLdSt</a></div><div class="ttdeci">static bool shouldUseZeroOffsetLdSt(SDValue N)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l01074">ARMISelDAGToDAG.cpp:1074</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1bdddc5f08b7b8b77e2518296dd4d84f"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1bdddc5f08b7b8b77e2518296dd4d84f">llvm::SDNode::getNodeId</a></div><div class="ttdeci">int getNodeId() const</div><div class="ttdoc">Return the unique node id. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00741">SelectionDAGNodes.h:741</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bca3b5d231420c0849846d3cf123aa29e4c"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bca3b5d231420c0849846d3cf123aa29e4c">llvm::InlineAsm::Kind_RegDefEarlyClobber</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00232">InlineAsm.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_ae3d883d313492d5f36a7bf5134190c9c"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ae3d883d313492d5f36a7bf5134190c9c">llvm::InlineAsm::hasRegClassConstraint</a></div><div class="ttdeci">static bool hasRegClassConstraint(unsigned Flag, unsigned &amp;RC)</div><div class="ttdoc">hasRegClassConstraint - Returns true if the flag contains a register class constraint. </div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00351">InlineAsm.h:351</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a1d949f0d6adbeca42c5d9084223611fa"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1d949f0d6adbeca42c5d9084223611fa">llvm::ARMISD::VST4LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00283">ARMISelLowering.h:283</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcadadd8aff82bae216d9a12f5a9e565730"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcadadd8aff82bae216d9a12f5a9e565730">llvm::InlineAsm::Constraint_Uq</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00254">InlineAsm.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a366b7fda111b63c2bf86c1b81a9cc362"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">llvm::ARMSubtarget::isThumb2</a></div><div class="ttdeci">bool isThumb2() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00768">ARMSubtarget.h:768</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">llvm::ARM_AM::no_shift</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00028">ARMAddressingModes.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a419e8283a58d2b1b86591fa7f18ccfd9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a419e8283a58d2b1b86591fa7f18ccfd9">llvm::ISD::Register</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00061">ISDOpcodes.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bac21c0e218a109e1353d239807dd4f3c9"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac21c0e218a109e1353d239807dd4f3c9">llvm::X86II::Imm16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00782">X86BaseInfo.h:782</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_afa40b0ea2c1858e1e297227cc17d77db"><div class="ttname"><a href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">llvm::EVT::is64BitVector</a></div><div class="ttdeci">bool is64BitVector() const</div><div class="ttdoc">Return true if this is a 64-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00177">ValueTypes.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a4c5a8a44331ca7bfa1400a74affc0d89"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4c5a8a44331ca7bfa1400a74affc0d89">llvm::MVT::v8i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00110">MachineValueType.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3d175a42f3d21e9d95bc684768de999a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3d175a42f3d21e9d95bc684768de999a">llvm::ARMISD::VUZP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00198">ARMISelLowering.h:198</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00151">ValueTypes.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">llvm::ISD::POST_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00989">ISDOpcodes.h:989</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1HandleSDNode_html_af0bb2b52e54a10f88bf9d5d0cacab9ce"><div class="ttname"><a href="classllvm_1_1HandleSDNode.html#af0bb2b52e54a10f88bf9d5d0cacab9ce">llvm::HandleSDNode::getValue</a></div><div class="ttdeci">const SDValue &amp; getValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01265">SelectionDAGNodes.h:1265</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">llvm::ISD::AND</a></div><div class="ttdoc">Bitwise operators - logical and, logical or, logical xor. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a30dd396c5b40cd86c1591872e574ccdf"><div class="ttname"><a href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">llvm::Type::getInt32Ty</a></div><div class="ttdeci">static IntegerType * getInt32Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00180">Type.cpp:180</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd">llvm::ISD::SMUL_LOHI</a></div><div class="ttdoc">SMUL_LOHI/UMUL_LOHI - Multiply two integers of type iN, producing a signed/unsigned value of type i[2...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00207">ISDOpcodes.h:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMVCC_html_ab502517eafbff78277085abe288528bba7d54338241268143d7fdc04d3d0f150b"><div class="ttname"><a href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bba7d54338241268143d7fdc04d3d0f150b">llvm::ARMVCC::None</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00090">ARMBaseInfo.h:90</a></div></div>
<div class="ttc" id="Intrinsics_8h_html"><div class="ttname"><a href="Intrinsics_8h.html">Intrinsics.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af06cac064eb63dda89fc54210230c6c7"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af06cac064eb63dda89fc54210230c6c7">llvm::ARMISD::VLD4LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00270">ARMISelLowering.h:270</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">llvm::ISD::SIGN_EXTEND_INREG</a></div><div class="ttdoc">SIGN_EXTEND_INREG - This operator atomically performs a SHL/SRA pair to sign extend a small value in ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00547">ISDOpcodes.h:547</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">llvm::ISD::LOAD</a></div><div class="ttdoc">LOAD and STORE have token chains as their first operand, then the same operands as an LLVM load/store...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00672">ISDOpcodes.h:672</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_ac7bca61e537185dff61903b3228d833b"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#ac7bca61e537185dff61903b3228d833b">getMClassRegisterMask</a></div><div class="ttdeci">static int getMClassRegisterMask(StringRef Reg, const ARMSubtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l04594">ARMISelDAGToDAG.cpp:4594</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00045">ARMBaseInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">llvm::ISD::PRE_DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00988">ISDOpcodes.h:988</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">llvm::MVT::v4i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00085">MachineValueType.h:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">llvm::ARM_MB::LD</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">ARMBaseInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">llvm::MVT::v4i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00074">MachineValueType.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ae779a9d142e6318d8fb0e4f0da32af0f"><div class="ttname"><a href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">llvm::SDValue::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01149">SelectionDAGNodes.h:1149</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">llvm::MVT::v4f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00121">MachineValueType.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a64932427432abeb61241e98bea167580"><div class="ttname"><a href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">llvm::SDValue::getValue</a></div><div class="ttdeci">SDValue getValue(unsigned R) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00158">SelectionDAGNodes.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a736037fbdc5e0e5d5c0fff76584255d4"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a736037fbdc5e0e5d5c0fff76584255d4">llvm::ARMISD::VLD1DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00258">ARMISelLowering.h:258</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMVCC_html_ab502517eafbff78277085abe288528bba52ebc8bde3b53664af68aae0023e35d8"><div class="ttname"><a href="namespacellvm_1_1ARMVCC.html#ab502517eafbff78277085abe288528bba52ebc8bde3b53664af68aae0023e35d8">llvm::ARMVCC::Then</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00091">ARMBaseInfo.h:91</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_a8b1a64bd0c1be7a99998055c78d1312b"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a8b1a64bd0c1be7a99998055c78d1312b">llvm::MachinePointerInfo::getConstantPool</a></div><div class="ttdeci">static MachinePointerInfo getConstantPool(MachineFunction &amp;MF)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the constant pool. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00978">MachineOperand.cpp:978</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcab0e1673a8cfccd30c66a4beaf1dd6368"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcab0e1673a8cfccd30c66a4beaf1dd6368">llvm::InlineAsm::Kind_Mem</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00235">InlineAsm.h:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdoc">CopyFromReg - This node indicates that the input value is a virtual or physical register that is defi...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00176">ISDOpcodes.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aef111725b7a6bc348025dbe88c610e52"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aef111725b7a6bc348025dbe88c610e52">llvm::ARMISD::VLD2LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00268">ARMISelLowering.h:268</a></div></div>
<div class="ttc" id="namespacellvm_html_aa08eb43a751faa625ac041bdbfecd851"><div class="ttname"><a href="namespacellvm.html#aa08eb43a751faa625ac041bdbfecd851">llvm::createARMISelDag</a></div><div class="ttdeci">FunctionPass * createARMISelDag(ARMBaseTargetMachine &amp;TM, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createARMISelDag - This pass converts a legalized DAG into a ARM-specific DAG, ready for instruction ...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l05072">ARMISelDAGToDAG.cpp:5072</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00044">MachineValueType.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_aaef1b8b541b2589fe6bc57f84dd5c9f5"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#aaef1b8b541b2589fe6bc57f84dd5c9f5">llvm::ARMSubtarget::hasVMLxHazards</a></div><div class="ttdeci">bool hasVMLxHazards() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00658">ARMSubtarget.h:658</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38adaeab816ead72a28ed9c4282edcf2130"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adaeab816ead72a28ed9c4282edcf2130">llvm::ARMISD::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00133">ARMISelLowering.h:133</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">llvm::MCID::Add</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00176">MCInstrDesc.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_abb1344e353958db14e66ec7ab574001a"><div class="ttname"><a href="classllvm_1_1StringRef.html#abb1344e353958db14e66ec7ab574001a">llvm::StringRef::lower</a></div><div class="ttdeci">LLVM_NODISCARD std::string lower() const</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8cpp_source.html#l00108">StringRef.cpp:108</a></div></div>
<div class="ttc" id="classllvm_1_1HandleSDNode_html"><div class="ttname"><a href="classllvm_1_1HandleSDNode.html">llvm::HandleSDNode</a></div><div class="ttdoc">This class is used to form a handle around another node that is persistent and is updated across invo...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01244">SelectionDAGNodes.h:1244</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MaskedLoadSDNode_html"><div class="ttname"><a href="classllvm_1_1MaskedLoadSDNode.html">llvm::MaskedLoadSDNode</a></div><div class="ttdoc">This class is used to represent an MLOAD node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02327">SelectionDAGNodes.h:2327</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a746bc3776b8e263c46912952f7e3d544"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a746bc3776b8e263c46912952f7e3d544">llvm::tgtok::Field</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">llvm::ISD::INLINEASM_BR</a></div><div class="ttdoc">INLINEASM_BR - Terminator version of inline asm. Used by asm-goto. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00728">ISDOpcodes.h:728</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">llvm::MVT::i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00040">MachineValueType.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a07c17f2295b46112e5f9403c1f54b214"><div class="ttname"><a href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">llvm::EVT::getScalarSizeInBits</a></div><div class="ttdeci">TypeSize getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00304">ValueTypes.h:304</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a0eef6de6958d76e6b151164c5b419650"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a0eef6de6958d76e6b151164c5b419650">llvm::ARMSubtarget::isSwift</a></div><div class="ttdeci">bool isSwift() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00599">ARMSubtarget.h:599</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a90cd0589eba5e5112a68717f122f1fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">llvm::SDNode::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned Num) const</div><div class="ttdoc">Helper method returns the integer value of a ConstantSDNode operand. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01597">SelectionDAGNodes.h:1597</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ac476ca9c302b9ba8d47ea7b02f6149f5"><div class="ttname"><a href="classllvm_1_1SDValue.html#ac476ca9c302b9ba8d47ea7b02f6149f5">llvm::SDValue::getResNo</a></div><div class="ttdeci">unsigned getResNo() const</div><div class="ttdoc">get the index which selects a specific result in the SDNode </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00135">SelectionDAGNodes.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">llvm::ISD::XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">llvm::MVT::v16i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00076">MachineValueType.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00718">SelectionDAGNodes.h:718</a></div></div>
<div class="ttc" id="namespacellvm_html_a9a40028bb151c6c59850f9dc6edc020c"><div class="ttname"><a href="namespacellvm.html#a9a40028bb151c6c59850f9dc6edc020c">llvm::countTrailingOnes</a></div><div class="ttdeci">unsigned countTrailingOnes(T Value, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count the number of ones from the least significant bit to the first zero bit. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00514">MathExtras.h:514</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ad1a20b1fad0a456eeea32953e3711d67"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad1a20b1fad0a456eeea32953e3711d67">llvm::ARMISD::VLD3LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00269">ARMISelLowering.h:269</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_ac3cb3b8d15dadee766eed8f3eac75ff5"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#ac3cb3b8d15dadee766eed8f3eac75ff5">getIntOperandsFromRegisterString</a></div><div class="ttdeci">static void getIntOperandsFromRegisterString(StringRef RegString, SelectionDAG *CurDAG, const SDLoc &amp;DL, std::vector&lt; SDValue &gt; &amp;Ops)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l04544">ARMISelDAGToDAG.cpp:4544</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6af6284b830f5e4fe2a8ddb9ff1a25ee46"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6af6284b830f5e4fe2a8ddb9ff1a25ee46">llvm::ARMCC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00035">ARMBaseInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_af478c4d7f7cc724a0f0ba4fb2a7f1c51"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#af478c4d7f7cc724a0f0ba4fb2a7f1c51">llvm::ARMSubtarget::hasMVEIntegerOps</a></div><div class="ttdeci">bool hasMVEIntegerOps() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00585">ARMSubtarget.h:585</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38acbc76b0e9da47cff86f227b76a101877"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acbc76b0e9da47cff86f227b76a101877">llvm::ARMISD::VLD4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00267">ARMISelLowering.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aee50fcacb786c1fc56168a0c55a4e934"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00228">MCInstrDesc.h:228</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_a36eb7d7a2391433da8399b0c2fb9b56e"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#a36eb7d7a2391433da8399b0c2fb9b56e">isPerfectIncrement</a></div><div class="ttdeci">static bool isPerfectIncrement(SDValue Inc, EVT VecTy, unsigned NumVecs)</div><div class="ttdoc">Returns true if the given increment is a Constant known to be equal to the access size performed by a...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l02003">ARMISelDAGToDAG.cpp:2003</a></div></div>
<div class="ttc" id="namespacellvm_html_a4e43e0513a033e8590ef9efc406fa3dd"><div class="ttname"><a href="namespacellvm.html#a4e43e0513a033e8590ef9efc406fa3dd">llvm::isShiftedMask_32</a></div><div class="ttdeci">constexpr bool isShiftedMask_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument contains a non-empty sequence of ones with the remainder zero (32 bit ver...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00453">MathExtras.h:453</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MDString_html"><div class="ttname"><a href="classllvm_1_1MDString.html">llvm::MDString</a></div><div class="ttdoc">A single uniqued string. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00604">Metadata.h:604</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110afc9ad7857b7faf49dcde3dcf434e22a6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc9ad7857b7faf49dcde3dcf434e22a6">llvm::ISD::TargetGlobalTLSAddress</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00133">ISDOpcodes.h:133</a></div></div>
<div class="ttc" id="ARMISelDAGToDAG_8cpp_html_af76eaeb7e369fcb227ebc1d1854956b6"><div class="ttname"><a href="ARMISelDAGToDAG_8cpp.html#af76eaeb7e369fcb227ebc1d1854956b6">getMClassFlagsMask</a></div><div class="ttdeci">static int getMClassFlagsMask(StringRef Flags)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelDAGToDAG_8cpp_source.html#l04581">ARMISelDAGToDAG.cpp:4581</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_aa074b9f5a1efaa0fd8aa4522593f299a"><div class="ttname"><a href="classllvm_1_1APInt.html#aa074b9f5a1efaa0fd8aa4522593f299a">llvm::APInt::countLeadingZeros</a></div><div class="ttdeci">unsigned countLeadingZeros() const</div><div class="ttdoc">The APInt version of the countLeadingZeros functions in MathExtras.h. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01653">APInt.h:1653</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">llvm::MVT::v8i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00075">MachineValueType.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a977e54da724d62e7b08e2ad69723731e"><div class="ttname"><a href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">llvm::SDValue::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01161">SelectionDAGNodes.h:1161</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a5cb49674ec65724b4d9aecb48588a13a"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01579">SelectionDAGNodes.h:1579</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00039">MachineValueType.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00124">SelectionDAGNodes.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5">llvm::ARMISD::UMAAL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00212">ARMISelLowering.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a51ea0ff0ba0a43cc30affb68aae1314c"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a51ea0ff0ba0a43cc30affb68aae1314c">llvm::MachineFrameInfo::setObjectAlignment</a></div><div class="ttdeci">void setObjectAlignment(int ObjectIdx, unsigned Align)</div><div class="ttdoc">setObjectAlignment - Change the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00471">MachineFrameInfo.h:471</a></div></div>
<div class="ttc" id="ARMAddressingModes_8h_html"><div class="ttname"><a href="ARMAddressingModes_8h.html">ARMAddressingModes.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">llvm::MCID::Select</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00155">MCInstrDesc.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key_html_a1958a762261549463a280bac3274d6d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a></div><div class="ttdeci">constexpr char Args[]</div><div class="ttdoc">Key for Kernel::Metadata::mArgs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00379">AMDGPUMetadata.h:379</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a304b3291f41e0b13f4d09cab42f77a3f"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">llvm::ARMSubtarget::hasThumb2</a></div><div class="ttdeci">bool hasThumb2() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00769">ARMSubtarget.h:769</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a60117a5fbb52ea9f70b5015e7740f7ca"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a60117a5fbb52ea9f70b5015e7740f7ca">llvm::ARMSubtarget::isLikeA9</a></div><div class="ttdeci">bool isLikeA9() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00601">ARMSubtarget.h:601</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af6a4c6bf81470b0f47fb5ea7d02c9422"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af6a4c6bf81470b0f47fb5ea7d02c9422">llvm::ARMISD::VST2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00278">ARMISelLowering.h:278</a></div></div>
<div class="ttc" id="Mips16ISelLowering_8cpp_html_ac16509a75e3d3fc46b9df1726be486ec"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a></div><div class="ttdeci">#define T1</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00340">Mips16ISelLowering.cpp:340</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_ae3ddbf9f1afac4946d59e5a03ffb396f"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ae3ddbf9f1afac4946d59e5a03ffb396f">llvm::InlineAsm::getFlagWordForMatchingOp</a></div><div class="ttdeci">static unsigned getFlagWordForMatchingOp(unsigned InputFlag, unsigned MatchedOperandNo)</div><div class="ttdoc">getFlagWordForMatchingOp - Augment an existing flag word returned by getFlagWord with information ind...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00288">InlineAsm.h:288</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code. </div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">llvm::ISD::Constant</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe">llvm::ARMISD::BRCOND</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00071">ARMISelLowering.h:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00985">ISDOpcodes.h:985</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdoc">This class is used to represent ISD::LOAD nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02223">SelectionDAGNodes.h:2223</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:48 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
