[connectivity]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_10_read_pipe0:DDR[0]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_11_read_pipe0:DDR[1]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_12_read_pipe0:DDR[2]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_13_read_pipe0:DDR[3]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_pipe0:DDR[4]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_pipe0:DDR[5]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_pipe0:DDR[6]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_pipe0:DDR[7]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_pipe0:DDR[8]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_6_read_pipe0:DDR[9]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_7_read_pipe0:DDR[10]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_8_read_pipe0:DDR[11]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_9_read_pipe0:DDR[12]
sp=gaussian_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_read_pipe0:DDR[13]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_10_write_pipe0:DDR[14]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_11_write_pipe0:DDR[15]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_12_write_pipe0:DDR[16]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_13_write_pipe0:DDR[17]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_1_write_pipe0:DDR[18]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_2_write_pipe0:DDR[19]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_3_write_pipe0:DDR[20]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_4_write_pipe0:DDR[21]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_5_write_pipe0:DDR[22]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_6_write_pipe0:DDR[23]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_7_write_pipe0:DDR[24]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_8_write_pipe0:DDR[25]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_9_write_pipe0:DDR[26]
sp=gaussian_accel_1.op_hcompute_hw_output_global_wrapper_glb_stencil_write_pipe0:DDR[27]
