// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=75,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4284,HLS_SYN_LUT=8147,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 39'd1;
parameter    ap_ST_fsm_state2 = 39'd2;
parameter    ap_ST_fsm_state3 = 39'd4;
parameter    ap_ST_fsm_state4 = 39'd8;
parameter    ap_ST_fsm_state5 = 39'd16;
parameter    ap_ST_fsm_state6 = 39'd32;
parameter    ap_ST_fsm_state7 = 39'd64;
parameter    ap_ST_fsm_state8 = 39'd128;
parameter    ap_ST_fsm_state9 = 39'd256;
parameter    ap_ST_fsm_state10 = 39'd512;
parameter    ap_ST_fsm_state11 = 39'd1024;
parameter    ap_ST_fsm_state12 = 39'd2048;
parameter    ap_ST_fsm_state13 = 39'd4096;
parameter    ap_ST_fsm_state14 = 39'd8192;
parameter    ap_ST_fsm_state15 = 39'd16384;
parameter    ap_ST_fsm_state16 = 39'd32768;
parameter    ap_ST_fsm_state17 = 39'd65536;
parameter    ap_ST_fsm_state18 = 39'd131072;
parameter    ap_ST_fsm_state19 = 39'd262144;
parameter    ap_ST_fsm_state20 = 39'd524288;
parameter    ap_ST_fsm_state21 = 39'd1048576;
parameter    ap_ST_fsm_state22 = 39'd2097152;
parameter    ap_ST_fsm_state23 = 39'd4194304;
parameter    ap_ST_fsm_state24 = 39'd8388608;
parameter    ap_ST_fsm_state25 = 39'd16777216;
parameter    ap_ST_fsm_state26 = 39'd33554432;
parameter    ap_ST_fsm_state27 = 39'd67108864;
parameter    ap_ST_fsm_state28 = 39'd134217728;
parameter    ap_ST_fsm_state29 = 39'd268435456;
parameter    ap_ST_fsm_state30 = 39'd536870912;
parameter    ap_ST_fsm_state31 = 39'd1073741824;
parameter    ap_ST_fsm_state32 = 39'd2147483648;
parameter    ap_ST_fsm_state33 = 39'd4294967296;
parameter    ap_ST_fsm_state34 = 39'd8589934592;
parameter    ap_ST_fsm_state35 = 39'd17179869184;
parameter    ap_ST_fsm_state36 = 39'd34359738368;
parameter    ap_ST_fsm_state37 = 39'd68719476736;
parameter    ap_ST_fsm_state38 = 39'd137438953472;
parameter    ap_ST_fsm_state39 = 39'd274877906944;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state32;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state39;
reg   [61:0] trunc_ln_reg_1925;
reg   [61:0] trunc_ln3_reg_1931;
wire    ap_CS_fsm_state12;
wire   [31:0] arg1_r_q0;
reg  signed [31:0] arg1_r_load_reg_1947;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_644_p2;
reg   [31:0] mul16_reg_1953;
wire    ap_CS_fsm_state16;
reg  signed [31:0] arg1_r_load_2_reg_1965;
wire    ap_CS_fsm_state17;
reg   [31:0] mul45_reg_1971;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg   [31:0] arg1_r_load_4_reg_1987;
wire   [2:0] arr_1_addr_1_reg_1999;
wire    ap_CS_fsm_state22;
wire   [31:0] arg1_r_q1;
reg   [31:0] arg1_r_load_3_reg_2004;
reg  signed [31:0] arg1_r_load_6_reg_2014;
wire   [2:0] arr_addr_reg_2027;
wire    ap_CS_fsm_state23;
wire   [2:0] arr_1_addr_reg_2032;
wire   [63:0] arr_1_q0;
reg   [63:0] arr_1_load_reg_2037;
reg   [31:0] arg1_r_load_5_reg_2042;
reg  signed [31:0] arg1_r_load_8_reg_2053;
wire   [24:0] trunc_ln50_fu_697_p1;
reg   [24:0] trunc_ln50_reg_2065;
wire   [2:0] arr_addr_1_reg_2070;
wire   [2:0] arr_1_addr_2_reg_2075;
reg   [31:0] arg1_r_load_7_reg_2080;
wire    ap_CS_fsm_state24;
reg  signed [31:0] arg1_r_load_10_reg_2093;
reg   [31:0] mul219_reg_2101;
wire   [31:0] mul244_fu_651_p2;
reg   [31:0] mul244_reg_2113;
wire   [2:0] arr_1_addr_4_reg_2125;
wire   [31:0] mul316_fu_656_p2;
reg   [31:0] mul316_reg_2136;
wire   [63:0] arr_q1;
reg   [63:0] arr_load_reg_2141;
wire   [25:0] trunc_ln78_fu_701_p1;
reg   [25:0] trunc_ln78_reg_2146;
wire   [63:0] arr_1_q1;
reg   [63:0] arr_1_load_1_reg_2151;
wire   [24:0] trunc_ln61_2_fu_705_p1;
reg   [24:0] trunc_ln61_2_reg_2156;
wire   [63:0] arr_q0;
reg   [63:0] arr_load_1_reg_2161;
wire   [25:0] trunc_ln62_3_fu_709_p1;
reg   [25:0] trunc_ln62_3_reg_2166;
reg   [63:0] arr_1_load_2_reg_2171;
wire   [24:0] trunc_ln64_fu_713_p1;
reg   [24:0] trunc_ln64_reg_2176;
wire   [24:0] add_ln50_5_fu_858_p2;
reg   [24:0] add_ln50_5_reg_2181;
wire    ap_CS_fsm_state25;
wire   [24:0] trunc_ln50_2_fu_863_p1;
reg   [24:0] trunc_ln50_2_reg_2186;
wire   [63:0] add_ln50_4_fu_867_p2;
reg   [63:0] add_ln50_4_reg_2191;
wire   [25:0] add_ln78_6_fu_1101_p2;
reg   [25:0] add_ln78_6_reg_2202;
wire   [25:0] add_ln78_7_fu_1106_p2;
reg   [25:0] add_ln78_7_reg_2207;
wire   [63:0] add_ln78_fu_1112_p2;
reg   [63:0] add_ln78_reg_2212;
wire   [24:0] trunc_ln61_fu_1130_p1;
reg   [24:0] trunc_ln61_reg_2218;
wire   [24:0] trunc_ln61_1_fu_1134_p1;
reg   [24:0] trunc_ln61_1_reg_2223;
wire   [63:0] add_ln61_3_fu_1144_p2;
reg   [63:0] add_ln61_3_reg_2228;
wire   [24:0] trunc_ln62_2_fu_1175_p1;
reg   [24:0] trunc_ln62_2_reg_2234;
wire   [25:0] add_ln62_4_fu_1179_p2;
reg   [25:0] add_ln62_4_reg_2239;
wire   [63:0] add_ln62_3_fu_1191_p2;
reg   [63:0] add_ln62_3_reg_2244;
wire   [24:0] trunc_ln64_1_fu_1208_p1;
reg   [24:0] trunc_ln64_1_reg_2250;
wire   [63:0] add_ln64_2_fu_1212_p2;
reg   [63:0] add_ln64_2_reg_2255;
wire   [24:0] trunc_ln83_fu_1229_p1;
reg   [24:0] trunc_ln83_reg_2261;
wire   [24:0] trunc_ln83_1_fu_1233_p1;
reg   [24:0] trunc_ln83_1_reg_2266;
wire   [63:0] add_ln83_fu_1237_p2;
reg   [63:0] add_ln83_reg_2271;
wire   [24:0] trunc_ln88_fu_1256_p1;
reg   [24:0] trunc_ln88_reg_2276;
wire   [25:0] trunc_ln88_1_fu_1260_p1;
reg   [25:0] trunc_ln88_1_reg_2281;
wire   [25:0] trunc_ln89_fu_1264_p1;
reg   [25:0] trunc_ln89_reg_2286;
wire   [63:0] add_ln89_fu_1274_p2;
reg   [63:0] add_ln89_reg_2291;
wire   [23:0] trunc_ln93_fu_1286_p1;
reg   [23:0] trunc_ln93_reg_2297;
wire   [24:0] trunc_ln94_fu_1294_p1;
reg   [24:0] trunc_ln94_reg_2302;
wire   [63:0] add_ln94_fu_1304_p2;
reg   [63:0] add_ln94_reg_2307;
wire   [63:0] add_ln100_fu_1346_p2;
reg   [63:0] add_ln100_reg_2312;
wire   [63:0] add_ln105_1_fu_1352_p2;
reg   [63:0] add_ln105_1_reg_2317;
wire   [63:0] add_ln105_2_fu_1358_p2;
reg   [63:0] add_ln105_2_reg_2322;
wire   [25:0] trunc_ln105_fu_1364_p1;
reg   [25:0] trunc_ln105_reg_2327;
wire   [25:0] trunc_ln105_1_fu_1368_p1;
reg   [25:0] trunc_ln105_1_reg_2332;
wire   [25:0] add_ln113_10_fu_1372_p2;
reg   [25:0] add_ln113_10_reg_2337;
reg   [38:0] lshr_ln113_1_reg_2343;
reg   [25:0] trunc_ln113_2_reg_2348;
wire   [24:0] add_ln114_4_fu_1428_p2;
reg   [24:0] add_ln114_4_reg_2353;
wire   [63:0] add_ln106_fu_1471_p2;
reg   [63:0] add_ln106_reg_2358;
wire    ap_CS_fsm_state26;
reg   [38:0] lshr_ln113_7_reg_2363;
wire   [24:0] add_ln114_2_fu_1660_p2;
reg   [24:0] add_ln114_2_reg_2368;
wire   [25:0] add_ln115_2_fu_1674_p2;
reg   [25:0] add_ln115_2_reg_2374;
wire   [24:0] add_ln116_fu_1685_p2;
reg   [24:0] add_ln116_reg_2379;
wire   [25:0] add_ln117_fu_1696_p2;
reg   [25:0] add_ln117_reg_2384;
wire   [24:0] add_ln118_fu_1707_p2;
reg   [24:0] add_ln118_reg_2389;
wire   [25:0] add_ln119_fu_1722_p2;
reg   [25:0] add_ln119_reg_2394;
wire   [24:0] add_ln120_fu_1733_p2;
reg   [24:0] add_ln120_reg_2399;
wire   [25:0] add_ln121_fu_1739_p2;
reg   [25:0] add_ln121_reg_2404;
reg   [17:0] tmp_s_reg_2409;
wire    ap_CS_fsm_state27;
wire   [24:0] add_ln122_fu_1834_p2;
reg   [24:0] add_ln122_reg_2415;
reg   [3:0] arg1_r_address0;
reg    arg1_r_ce0;
reg    arg1_r_we0;
reg   [3:0] arg1_r_address1;
reg    arg1_r_ce1;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [2:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [2:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
reg   [2:0] arr_1_address0;
reg    arr_1_ce0;
reg    arr_1_we0;
reg   [63:0] arr_1_d0;
reg   [2:0] arr_1_address1;
reg    arr_1_ce1;
reg    arr_1_we1;
reg   [63:0] arr_1_d1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_we0;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_d0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce1;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_ce0;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_ce1;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_ce0;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_start_reg;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire  signed [63:0] sext_ln17_fu_687_p1;
wire  signed [63:0] sext_ln126_fu_1915_p1;
wire   [26:0] zext_ln113_1_fu_1810_p1;
wire   [26:0] zext_ln114_1_fu_1851_p1;
wire   [26:0] add_ln115_1_fu_1880_p2;
wire   [26:0] zext_ln116_fu_1887_p1;
wire   [26:0] zext_ln117_fu_1891_p1;
wire   [26:0] zext_ln118_fu_1895_p1;
wire   [26:0] zext_ln119_fu_1899_p1;
wire   [26:0] zext_ln120_fu_1903_p1;
wire   [26:0] zext_ln121_fu_1907_p1;
wire   [26:0] zext_ln122_fu_1911_p1;
wire   [31:0] mul_ln62_1_fu_480_p0;
wire   [31:0] mul_ln62_1_fu_480_p1;
wire   [31:0] mul2721321_fu_484_p0;
wire   [62:0] mul219_cast_fu_986_p1;
wire   [31:0] mul2721321_fu_484_p1;
wire   [62:0] arg1_r_load_13_cast_fu_991_p1;
wire   [31:0] mul2821219_fu_488_p0;
wire   [62:0] mul244_cast_fu_1004_p1;
wire   [31:0] mul2821219_fu_488_p1;
wire   [31:0] mul3091117_fu_492_p0;
wire   [31:0] mul3091117_fu_492_p1;
wire   [31:0] mul3351015_fu_496_p0;
wire   [31:0] mul3351015_fu_496_p1;
wire   [31:0] mul_ln50_fu_500_p0;
wire   [63:0] zext_ln50_fu_725_p1;
wire   [31:0] mul_ln50_fu_500_p1;
wire   [31:0] mul_ln50_1_fu_504_p0;
wire   [63:0] zext_ln50_2_fu_749_p1;
wire   [31:0] mul_ln50_1_fu_504_p1;
wire   [63:0] zext_ln50_3_fu_764_p1;
wire   [31:0] mul_ln50_2_fu_508_p0;
wire   [63:0] zext_ln50_5_fu_785_p1;
wire   [31:0] mul_ln50_2_fu_508_p1;
wire   [63:0] zext_ln50_4_fu_770_p1;
wire   [31:0] mul_ln50_3_fu_512_p0;
wire   [63:0] zext_ln50_7_fu_803_p1;
wire   [31:0] mul_ln50_3_fu_512_p1;
wire   [63:0] zext_ln50_6_fu_791_p1;
wire   [31:0] mul_ln50_4_fu_516_p0;
wire   [63:0] zext_ln50_9_fu_824_p1;
wire   [31:0] mul_ln50_4_fu_516_p1;
wire   [63:0] zext_ln50_8_fu_811_p1;
wire   [31:0] mul157_fu_520_p0;
wire   [31:0] mul157_fu_520_p1;
wire   [31:0] mul_ln60_fu_524_p0;
wire   [31:0] mul_ln60_fu_524_p1;
wire   [31:0] mul_ln61_fu_528_p0;
wire   [31:0] mul_ln61_fu_528_p1;
wire   [31:0] mul_ln62_fu_532_p0;
wire   [31:0] mul_ln62_fu_532_p1;
wire   [31:0] mul_ln64_fu_536_p0;
wire   [31:0] mul_ln64_fu_536_p1;
wire   [31:0] mul_ln60_1_fu_540_p0;
wire   [31:0] mul_ln60_1_fu_540_p1;
wire   [31:0] mul_ln61_1_fu_544_p0;
wire   [31:0] mul_ln61_1_fu_544_p1;
wire   [31:0] mul_ln64_1_fu_548_p0;
wire   [63:0] zext_ln64_fu_911_p1;
wire   [31:0] mul_ln64_1_fu_548_p1;
wire   [31:0] mul_ln60_2_fu_552_p0;
wire   [31:0] mul_ln60_2_fu_552_p1;
wire   [31:0] mul_ln61_2_fu_556_p0;
wire   [31:0] mul_ln61_2_fu_556_p1;
wire   [31:0] mul_ln62_2_fu_560_p0;
wire   [31:0] mul_ln62_2_fu_560_p1;
wire   [31:0] mul_ln64_2_fu_564_p0;
wire   [63:0] zext_ln64_1_fu_924_p1;
wire   [31:0] mul_ln64_2_fu_564_p1;
wire   [31:0] mul_ln60_3_fu_568_p0;
wire   [31:0] mul_ln60_3_fu_568_p1;
wire   [31:0] mul_ln61_3_fu_572_p0;
wire   [31:0] mul_ln61_3_fu_572_p1;
wire   [31:0] mul_ln62_3_fu_576_p0;
wire   [31:0] mul_ln62_3_fu_576_p1;
wire   [31:0] mul202_fu_580_p0;
wire   [31:0] mul202_fu_580_p1;
wire   [31:0] mul211_fu_584_p0;
wire   [31:0] mul211_fu_584_p1;
wire   [31:0] mul221_fu_588_p0;
wire   [63:0] conv216_fu_945_p1;
wire   [31:0] mul221_fu_588_p1;
wire   [63:0] conv220_fu_950_p1;
wire   [31:0] mul229_fu_592_p0;
wire   [31:0] mul229_fu_592_p1;
wire   [31:0] mul237_fu_596_p0;
wire   [63:0] conv236_fu_961_p1;
wire   [31:0] mul237_fu_596_p1;
wire   [31:0] mul246_fu_600_p0;
wire   [31:0] mul246_fu_600_p1;
wire   [31:0] mul254_fu_604_p0;
wire   [31:0] mul254_fu_604_p1;
wire   [31:0] mul262_fu_608_p0;
wire   [63:0] conv261_fu_976_p1;
wire   [31:0] mul262_fu_608_p1;
wire   [31:0] mul290_fu_612_p0;
wire   [31:0] mul290_fu_612_p1;
wire   [31:0] mul299_fu_616_p0;
wire   [31:0] mul299_fu_616_p1;
wire   [31:0] mul318_fu_620_p0;
wire   [31:0] mul318_fu_620_p1;
wire   [31:0] mul325_fu_624_p0;
wire   [31:0] mul325_fu_624_p1;
wire   [31:0] mul344_fu_628_p0;
wire   [31:0] mul344_fu_628_p1;
wire   [31:0] mul353_fu_632_p0;
wire   [31:0] mul353_fu_632_p1;
wire   [31:0] mul360_fu_636_p0;
wire   [31:0] mul360_fu_636_p1;
wire   [31:0] mul369_fu_640_p0;
wire   [31:0] mul369_fu_640_p1;
reg  signed [31:0] grp_fu_644_p0;
reg   [6:0] grp_fu_644_p1;
wire   [5:0] mul244_fu_651_p1;
wire   [6:0] mul316_fu_656_p1;
wire   [38:0] mul_ln113_fu_662_p0;
wire   [5:0] mul_ln113_fu_662_p1;
wire   [31:0] shl_ln50_fu_739_p2;
wire   [31:0] shl_ln50_1_fu_759_p2;
wire   [31:0] shl_ln50_2_fu_780_p2;
wire   [31:0] shl_ln50_3_fu_798_p2;
wire   [31:0] shl_ln50_4_fu_819_p2;
wire   [63:0] mul_ln50_2_fu_508_p2;
wire   [63:0] mul_ln50_3_fu_512_p2;
wire   [63:0] add_ln50_fu_831_p2;
wire   [63:0] mul_ln50_fu_500_p2;
wire   [63:0] mul_ln50_4_fu_516_p2;
wire   [63:0] add_ln50_2_fu_846_p2;
wire   [63:0] mul_ln50_1_fu_504_p2;
wire   [24:0] trunc_ln50_1_fu_837_p1;
wire   [63:0] add_ln50_3_fu_852_p2;
wire   [63:0] add_ln50_1_fu_841_p2;
wire   [31:0] shl_ln60_fu_878_p2;
wire   [62:0] mul_ln62_1_fu_480_p2;
wire   [31:0] shl_ln64_fu_905_p2;
wire   [31:0] shl_ln64_1_fu_919_p2;
wire   [31:0] shl_ln60_1_fu_931_p2;
wire   [31:0] empty_25_fu_956_p2;
wire   [31:0] empty_26_fu_971_p2;
wire   [62:0] mul2721321_fu_484_p2;
wire   [62:0] mul2821219_fu_488_p2;
wire   [62:0] mul3091117_fu_492_p2;
wire   [62:0] mul3351015_fu_496_p2;
wire   [31:0] empty_27_fu_1046_p2;
wire   [63:0] mul_ln60_2_fu_552_p2;
wire   [63:0] mul202_fu_580_p2;
wire   [63:0] add_ln78_1_fu_1060_p2;
wire   [63:0] mul_ln60_1_fu_540_p2;
wire   [63:0] mul211_fu_584_p2;
wire   [63:0] mul_ln60_fu_524_p2;
wire   [63:0] mul_ln60_3_fu_568_p2;
wire   [63:0] add_ln78_3_fu_1075_p2;
wire   [63:0] add_ln78_4_fu_1081_p2;
wire   [25:0] trunc_ln78_1_fu_1066_p1;
wire   [25:0] trunc_ln78_3_fu_1091_p1;
wire   [25:0] trunc_ln78_2_fu_1087_p1;
wire   [63:0] add_ln78_5_fu_1095_p2;
wire   [63:0] add_ln78_2_fu_1070_p2;
wire   [63:0] mul_ln61_fu_528_p2;
wire   [63:0] mul_ln61_3_fu_572_p2;
wire   [63:0] mul_ln61_1_fu_544_p2;
wire   [63:0] mul_ln61_2_fu_556_p2;
wire   [63:0] add_ln61_fu_1118_p2;
wire   [63:0] add_ln61_1_fu_1124_p2;
wire   [63:0] add_ln61_2_fu_1138_p2;
wire   [63:0] mul157_fu_520_p2;
wire   [63:0] mul_ln62_fu_532_p2;
wire   [63:0] mul_ln62_3_fu_576_p2;
wire   [63:0] mul_ln62_2_fu_560_p2;
wire   [63:0] add_ln62_fu_1149_p2;
wire   [63:0] add_ln62_2_fu_1155_p2;
wire   [25:0] trunc_ln62_1_fu_1165_p1;
wire   [25:0] trunc_ln62_fu_1161_p1;
wire   [63:0] add_ln62_1_fu_1169_p2;
wire   [63:0] shl_ln4_fu_897_p3;
wire   [63:0] add_ln62_5_fu_1185_p2;
wire   [63:0] mul_ln64_2_fu_564_p2;
wire   [63:0] mul_ln64_fu_536_p2;
wire   [63:0] add_ln64_fu_1196_p2;
wire   [63:0] mul_ln64_1_fu_548_p2;
wire   [63:0] add_ln64_1_fu_1202_p2;
wire   [63:0] mul237_fu_596_p2;
wire   [63:0] mul221_fu_588_p2;
wire   [63:0] add_ln82_1_fu_1217_p2;
wire   [63:0] mul229_fu_592_p2;
wire   [63:0] add_ln82_fu_1223_p2;
wire   [63:0] mul262_fu_608_p2;
wire   [63:0] mul246_fu_600_p2;
wire   [63:0] add_ln87_1_fu_1244_p2;
wire   [63:0] mul254_fu_604_p2;
wire   [63:0] add_ln87_fu_1250_p2;
wire   [63:0] mul2_fu_996_p3;
wire   [63:0] add_ln89_1_fu_1268_p2;
wire   [63:0] mul299_fu_616_p2;
wire   [63:0] mul290_fu_612_p2;
wire   [63:0] add_ln92_fu_1280_p2;
wire   [63:0] mul3_fu_1009_p3;
wire   [63:0] add_ln94_1_fu_1298_p2;
wire   [63:0] mul325_fu_624_p2;
wire   [63:0] mul4_fu_1022_p3;
wire   [63:0] mul5_fu_1038_p3;
wire   [63:0] mul318_fu_620_p2;
wire   [63:0] add_ln99_1_fu_1310_p2;
wire   [63:0] add_ln99_2_fu_1316_p2;
wire   [25:0] trunc_ln99_1_fu_1326_p1;
wire   [25:0] trunc_ln99_fu_1322_p1;
wire   [63:0] add_ln99_fu_1330_p2;
wire   [63:0] mul360_fu_636_p2;
wire   [63:0] mul353_fu_632_p2;
wire   [63:0] mul369_fu_640_p2;
wire   [63:0] mul344_fu_628_p2;
wire   [25:0] add_ln100_1_fu_1340_p2;
wire   [25:0] trunc_ln100_fu_1336_p1;
wire   [37:0] lshr_ln2_fu_1378_p4;
wire   [63:0] zext_ln113_2_fu_1388_p1;
wire   [63:0] add_ln113_fu_1402_p2;
wire   [24:0] trunc_ln93_1_fu_1290_p1;
wire   [24:0] trunc_ln2_fu_1392_p4;
wire   [63:0] add_ln105_fu_1459_p2;
wire   [63:0] zext_ln113_3_fu_1477_p1;
wire   [63:0] add_ln113_1_fu_1480_p2;
wire   [37:0] lshr_ln113_2_fu_1485_p4;
wire   [63:0] zext_ln113_4_fu_1495_p1;
wire   [63:0] add_ln113_2_fu_1509_p2;
wire   [38:0] lshr_ln113_3_fu_1514_p4;
wire   [63:0] zext_ln113_5_fu_1524_p1;
wire   [63:0] add_ln113_3_fu_1538_p2;
wire   [37:0] lshr_ln113_4_fu_1544_p4;
wire   [63:0] zext_ln113_6_fu_1554_p1;
wire   [63:0] add_ln113_4_fu_1568_p2;
wire   [38:0] lshr_ln113_5_fu_1573_p4;
wire   [63:0] zext_ln113_7_fu_1583_p1;
wire   [63:0] add_ln113_5_fu_1597_p2;
wire   [37:0] lshr_ln113_6_fu_1602_p4;
wire   [63:0] zext_ln113_8_fu_1612_p1;
wire   [63:0] add_ln113_6_fu_1626_p2;
wire   [24:0] trunc_ln1_fu_1452_p3;
wire   [24:0] add_ln114_3_fu_1655_p2;
wire   [25:0] trunc_ln8_fu_1445_p3;
wire   [25:0] add_ln115_4_fu_1670_p2;
wire   [25:0] add_ln115_3_fu_1665_p2;
wire   [24:0] trunc_ln113_3_fu_1499_p4;
wire   [24:0] add_ln116_1_fu_1680_p2;
wire   [25:0] trunc_ln106_fu_1463_p1;
wire   [25:0] trunc_ln113_4_fu_1528_p4;
wire   [25:0] add_ln117_1_fu_1690_p2;
wire   [25:0] add_ln106_1_fu_1467_p2;
wire   [24:0] trunc_ln113_5_fu_1558_p4;
wire   [24:0] add_ln118_1_fu_1702_p2;
wire   [25:0] trunc_ln5_fu_1438_p3;
wire   [25:0] trunc_ln113_6_fu_1587_p4;
wire   [25:0] add_ln119_2_fu_1717_p2;
wire   [25:0] add_ln119_1_fu_1712_p2;
wire   [24:0] trunc_ln113_7_fu_1616_p4;
wire   [24:0] add_ln120_1_fu_1728_p2;
wire   [24:0] add_ln61_4_fu_1434_p2;
wire   [25:0] trunc_ln113_8_fu_1645_p4;
wire   [25:0] add_ln113_11_fu_1641_p2;
wire   [63:0] zext_ln113_9_fu_1745_p1;
wire   [63:0] add_ln113_7_fu_1748_p2;
wire   [37:0] lshr_ln113_8_fu_1753_p4;
wire   [63:0] zext_ln113_10_fu_1763_p1;
wire   [63:0] add_ln113_8_fu_1781_p2;
wire   [38:0] trunc_ln113_s_fu_1786_p4;
wire   [43:0] mul_ln113_fu_662_p2;
wire   [25:0] trunc_ln113_fu_1801_p1;
wire   [25:0] add_ln113_9_fu_1805_p2;
wire   [43:0] zext_ln114_fu_1815_p1;
wire   [43:0] add_ln114_fu_1818_p2;
wire   [24:0] trunc_ln113_9_fu_1771_p4;
wire   [24:0] add_ln113_12_fu_1767_p2;
wire   [24:0] zext_ln114_3_fu_1843_p1;
wire   [24:0] add_ln114_1_fu_1846_p2;
wire   [25:0] zext_ln114_2_fu_1840_p1;
wire   [25:0] zext_ln115_fu_1856_p1;
wire   [25:0] add_ln115_fu_1859_p2;
wire   [0:0] tmp_fu_1865_p3;
wire   [26:0] zext_ln115_2_fu_1877_p1;
wire   [26:0] zext_ln115_1_fu_1873_p1;
reg   [38:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire   [63:0] mul157_fu_520_p00;
wire   [63:0] mul157_fu_520_p10;
wire   [63:0] mul211_fu_584_p00;
wire   [63:0] mul211_fu_584_p10;
wire   [63:0] mul246_fu_600_p00;
wire   [62:0] mul3091117_fu_492_p10;
wire   [63:0] mul318_fu_620_p00;
wire   [63:0] mul318_fu_620_p10;
wire   [62:0] mul3351015_fu_496_p10;
wire   [63:0] mul353_fu_632_p00;
wire   [63:0] mul369_fu_640_p10;
wire   [43:0] mul_ln113_fu_662_p00;
wire   [63:0] mul_ln50_fu_500_p10;
wire   [63:0] mul_ln60_1_fu_540_p00;
wire   [63:0] mul_ln60_3_fu_568_p00;
wire   [62:0] mul_ln62_1_fu_480_p00;
wire   [62:0] mul_ln62_1_fu_480_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 39'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_arg1_r_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
arg1_r_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arg1_r_address0),
    .ce0(arg1_r_ce0),
    .we0(arg1_r_we0),
    .d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_d0),
    .q0(arg1_r_q0),
    .address1(arg1_r_address1),
    .ce1(arg1_r_ce1),
    .q1(arg1_r_q1)
);

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_1_address0),
    .ce0(arr_1_ce0),
    .we0(arr_1_we0),
    .d0(arr_1_d0),
    .q0(arr_1_q0),
    .address1(arr_1_address1),
    .ce1(arr_1_ce1),
    .we1(arr_1_we1),
    .d1(arr_1_d1),
    .q1(arr_1_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_441(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_d0),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln_reg_1925),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_ce0),
    .arg1_r_we0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_we0),
    .arg1_r_d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_ready),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_ce0),
    .arg1_r_q0(arg1_r_q0),
    .arg1_r_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_address1),
    .arg1_r_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_ce1),
    .arg1_r_q1(arg1_r_q1),
    .conv17(mul16_reg_1953),
    .zext_ln30_1(mul16_reg_1953)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_ready),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_ce0),
    .arg1_r_q0(arg1_r_q0),
    .arg1_r_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_address1),
    .arg1_r_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_ce1),
    .arg1_r_q1(arg1_r_q1),
    .zext_ln40(mul45_reg_1971)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln3_reg_1931),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U29(
    .din0(mul_ln62_1_fu_480_p0),
    .din1(mul_ln62_1_fu_480_p1),
    .dout(mul_ln62_1_fu_480_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U30(
    .din0(mul2721321_fu_484_p0),
    .din1(mul2721321_fu_484_p1),
    .dout(mul2721321_fu_484_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U31(
    .din0(mul2821219_fu_488_p0),
    .din1(mul2821219_fu_488_p1),
    .dout(mul2821219_fu_488_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U32(
    .din0(mul3091117_fu_492_p0),
    .din1(mul3091117_fu_492_p1),
    .dout(mul3091117_fu_492_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U33(
    .din0(mul3351015_fu_496_p0),
    .din1(mul3351015_fu_496_p1),
    .dout(mul3351015_fu_496_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U34(
    .din0(mul_ln50_fu_500_p0),
    .din1(mul_ln50_fu_500_p1),
    .dout(mul_ln50_fu_500_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U35(
    .din0(mul_ln50_1_fu_504_p0),
    .din1(mul_ln50_1_fu_504_p1),
    .dout(mul_ln50_1_fu_504_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U36(
    .din0(mul_ln50_2_fu_508_p0),
    .din1(mul_ln50_2_fu_508_p1),
    .dout(mul_ln50_2_fu_508_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U37(
    .din0(mul_ln50_3_fu_512_p0),
    .din1(mul_ln50_3_fu_512_p1),
    .dout(mul_ln50_3_fu_512_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U38(
    .din0(mul_ln50_4_fu_516_p0),
    .din1(mul_ln50_4_fu_516_p1),
    .dout(mul_ln50_4_fu_516_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U39(
    .din0(mul157_fu_520_p0),
    .din1(mul157_fu_520_p1),
    .dout(mul157_fu_520_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U40(
    .din0(mul_ln60_fu_524_p0),
    .din1(mul_ln60_fu_524_p1),
    .dout(mul_ln60_fu_524_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U41(
    .din0(mul_ln61_fu_528_p0),
    .din1(mul_ln61_fu_528_p1),
    .dout(mul_ln61_fu_528_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U42(
    .din0(mul_ln62_fu_532_p0),
    .din1(mul_ln62_fu_532_p1),
    .dout(mul_ln62_fu_532_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U43(
    .din0(mul_ln64_fu_536_p0),
    .din1(mul_ln64_fu_536_p1),
    .dout(mul_ln64_fu_536_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U44(
    .din0(mul_ln60_1_fu_540_p0),
    .din1(mul_ln60_1_fu_540_p1),
    .dout(mul_ln60_1_fu_540_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U45(
    .din0(mul_ln61_1_fu_544_p0),
    .din1(mul_ln61_1_fu_544_p1),
    .dout(mul_ln61_1_fu_544_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U46(
    .din0(mul_ln64_1_fu_548_p0),
    .din1(mul_ln64_1_fu_548_p1),
    .dout(mul_ln64_1_fu_548_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U47(
    .din0(mul_ln60_2_fu_552_p0),
    .din1(mul_ln60_2_fu_552_p1),
    .dout(mul_ln60_2_fu_552_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U48(
    .din0(mul_ln61_2_fu_556_p0),
    .din1(mul_ln61_2_fu_556_p1),
    .dout(mul_ln61_2_fu_556_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U49(
    .din0(mul_ln62_2_fu_560_p0),
    .din1(mul_ln62_2_fu_560_p1),
    .dout(mul_ln62_2_fu_560_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U50(
    .din0(mul_ln64_2_fu_564_p0),
    .din1(mul_ln64_2_fu_564_p1),
    .dout(mul_ln64_2_fu_564_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U51(
    .din0(mul_ln60_3_fu_568_p0),
    .din1(mul_ln60_3_fu_568_p1),
    .dout(mul_ln60_3_fu_568_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U52(
    .din0(mul_ln61_3_fu_572_p0),
    .din1(mul_ln61_3_fu_572_p1),
    .dout(mul_ln61_3_fu_572_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U53(
    .din0(mul_ln62_3_fu_576_p0),
    .din1(mul_ln62_3_fu_576_p1),
    .dout(mul_ln62_3_fu_576_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U54(
    .din0(mul202_fu_580_p0),
    .din1(mul202_fu_580_p1),
    .dout(mul202_fu_580_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U55(
    .din0(mul211_fu_584_p0),
    .din1(mul211_fu_584_p1),
    .dout(mul211_fu_584_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U56(
    .din0(mul221_fu_588_p0),
    .din1(mul221_fu_588_p1),
    .dout(mul221_fu_588_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U57(
    .din0(mul229_fu_592_p0),
    .din1(mul229_fu_592_p1),
    .dout(mul229_fu_592_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U58(
    .din0(mul237_fu_596_p0),
    .din1(mul237_fu_596_p1),
    .dout(mul237_fu_596_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U59(
    .din0(mul246_fu_600_p0),
    .din1(mul246_fu_600_p1),
    .dout(mul246_fu_600_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U60(
    .din0(mul254_fu_604_p0),
    .din1(mul254_fu_604_p1),
    .dout(mul254_fu_604_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U61(
    .din0(mul262_fu_608_p0),
    .din1(mul262_fu_608_p1),
    .dout(mul262_fu_608_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U62(
    .din0(mul290_fu_612_p0),
    .din1(mul290_fu_612_p1),
    .dout(mul290_fu_612_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U63(
    .din0(mul299_fu_616_p0),
    .din1(mul299_fu_616_p1),
    .dout(mul299_fu_616_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U64(
    .din0(mul318_fu_620_p0),
    .din1(mul318_fu_620_p1),
    .dout(mul318_fu_620_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U65(
    .din0(mul325_fu_624_p0),
    .din1(mul325_fu_624_p1),
    .dout(mul325_fu_624_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U66(
    .din0(mul344_fu_628_p0),
    .din1(mul344_fu_628_p1),
    .dout(mul344_fu_628_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U67(
    .din0(mul353_fu_632_p0),
    .din1(mul353_fu_632_p1),
    .dout(mul353_fu_632_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U68(
    .din0(mul360_fu_636_p0),
    .din1(mul360_fu_636_p1),
    .dout(mul360_fu_636_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U69(
    .din0(mul369_fu_640_p0),
    .din1(mul369_fu_640_p1),
    .dout(mul369_fu_640_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U70(
    .din0(grp_fu_644_p0),
    .din1(grp_fu_644_p1),
    .dout(grp_fu_644_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U71(
    .din0(arg1_r_load_8_reg_2053),
    .din1(mul244_fu_651_p1),
    .dout(mul244_fu_651_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U72(
    .din0(arg1_r_q1),
    .din1(mul316_fu_656_p1),
    .dout(mul316_fu_656_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U73(
    .din0(mul_ln113_fu_662_p0),
    .din1(mul_ln113_fu_662_p1),
    .dout(mul_ln113_fu_662_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln100_reg_2312 <= add_ln100_fu_1346_p2;
        add_ln105_1_reg_2317 <= add_ln105_1_fu_1352_p2;
        add_ln105_2_reg_2322 <= add_ln105_2_fu_1358_p2;
        add_ln113_10_reg_2337 <= add_ln113_10_fu_1372_p2;
        add_ln114_4_reg_2353 <= add_ln114_4_fu_1428_p2;
        add_ln50_4_reg_2191 <= add_ln50_4_fu_867_p2;
        add_ln50_5_reg_2181 <= add_ln50_5_fu_858_p2;
        add_ln61_3_reg_2228 <= add_ln61_3_fu_1144_p2;
        add_ln62_3_reg_2244 <= add_ln62_3_fu_1191_p2;
        add_ln62_4_reg_2239 <= add_ln62_4_fu_1179_p2;
        add_ln64_2_reg_2255 <= add_ln64_2_fu_1212_p2;
        add_ln78_6_reg_2202 <= add_ln78_6_fu_1101_p2;
        add_ln78_7_reg_2207 <= add_ln78_7_fu_1106_p2;
        add_ln78_reg_2212 <= add_ln78_fu_1112_p2;
        add_ln83_reg_2271 <= add_ln83_fu_1237_p2;
        add_ln89_reg_2291 <= add_ln89_fu_1274_p2;
        add_ln94_reg_2307 <= add_ln94_fu_1304_p2;
        lshr_ln113_1_reg_2343 <= {{add_ln113_fu_1402_p2[63:25]}};
        trunc_ln105_1_reg_2332 <= trunc_ln105_1_fu_1368_p1;
        trunc_ln105_reg_2327 <= trunc_ln105_fu_1364_p1;
        trunc_ln113_2_reg_2348 <= {{add_ln113_fu_1402_p2[50:25]}};
        trunc_ln50_2_reg_2186 <= trunc_ln50_2_fu_863_p1;
        trunc_ln61_1_reg_2223 <= trunc_ln61_1_fu_1134_p1;
        trunc_ln61_reg_2218 <= trunc_ln61_fu_1130_p1;
        trunc_ln62_2_reg_2234 <= trunc_ln62_2_fu_1175_p1;
        trunc_ln64_1_reg_2250 <= trunc_ln64_1_fu_1208_p1;
        trunc_ln83_1_reg_2266 <= trunc_ln83_1_fu_1233_p1;
        trunc_ln83_reg_2261 <= trunc_ln83_fu_1229_p1;
        trunc_ln88_1_reg_2281 <= trunc_ln88_1_fu_1260_p1;
        trunc_ln88_reg_2276 <= trunc_ln88_fu_1256_p1;
        trunc_ln89_reg_2286 <= trunc_ln89_fu_1264_p1;
        trunc_ln93_reg_2297 <= trunc_ln93_fu_1286_p1;
        trunc_ln94_reg_2302 <= trunc_ln94_fu_1294_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln106_reg_2358 <= add_ln106_fu_1471_p2;
        add_ln114_2_reg_2368 <= add_ln114_2_fu_1660_p2;
        add_ln115_2_reg_2374 <= add_ln115_2_fu_1674_p2;
        add_ln116_reg_2379 <= add_ln116_fu_1685_p2;
        add_ln117_reg_2384 <= add_ln117_fu_1696_p2;
        add_ln118_reg_2389 <= add_ln118_fu_1707_p2;
        add_ln119_reg_2394 <= add_ln119_fu_1722_p2;
        add_ln120_reg_2399 <= add_ln120_fu_1733_p2;
        add_ln121_reg_2404 <= add_ln121_fu_1739_p2;
        lshr_ln113_7_reg_2363 <= {{add_ln113_6_fu_1626_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln122_reg_2415 <= add_ln122_fu_1834_p2;
        tmp_s_reg_2409 <= {{add_ln114_fu_1818_p2[43:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        arg1_r_load_10_reg_2093 <= arg1_r_q1;
        arg1_r_load_7_reg_2080 <= arg1_r_q0;
        arr_1_load_1_reg_2151 <= arr_1_q1;
        arr_1_load_2_reg_2171 <= arr_1_q0;
        arr_load_1_reg_2161 <= arr_q0;
        arr_load_reg_2141 <= arr_q1;
        mul219_reg_2101 <= grp_fu_644_p2;
        mul244_reg_2113 <= mul244_fu_651_p2;
        mul316_reg_2136 <= mul316_fu_656_p2;
        trunc_ln61_2_reg_2156 <= trunc_ln61_2_fu_705_p1;
        trunc_ln62_3_reg_2166 <= trunc_ln62_3_fu_709_p1;
        trunc_ln64_reg_2176 <= trunc_ln64_fu_713_p1;
        trunc_ln78_reg_2146 <= trunc_ln78_fu_701_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        arg1_r_load_2_reg_1965 <= arg1_r_q0;
        mul45_reg_1971 <= grp_fu_644_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_load_3_reg_2004 <= arg1_r_q1;
        arg1_r_load_6_reg_2014 <= arg1_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arg1_r_load_4_reg_1987 <= arg1_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        arg1_r_load_5_reg_2042 <= arg1_r_q0;
        arg1_r_load_8_reg_2053 <= arg1_r_q1;
        arr_1_load_reg_2037 <= arr_1_q0;
        trunc_ln50_reg_2065 <= trunc_ln50_fu_697_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        arg1_r_load_reg_1947 <= arg1_r_q0;
        mul16_reg_1953 <= grp_fu_644_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln3_reg_1931 <= {{out1[63:2]}};
        trunc_ln_reg_1925 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        arg1_r_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arg1_r_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arg1_r_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arg1_r_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arg1_r_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_address0;
    end else begin
        arg1_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        arg1_r_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arg1_r_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arg1_r_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_address1;
    end else begin
        arg1_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12))) begin
        arg1_r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_ce0;
    end else begin
        arg1_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        arg1_r_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arg1_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arg1_r_ce1;
    end else begin
        arg1_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_we0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_arg1_r_we0;
    end else begin
        arg1_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_address0 = arr_1_addr_2_reg_2075;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_1_address0 = arr_1_addr_1_reg_1999;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_1_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_address0;
    end else begin
        arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_1_address1 = arr_1_addr_4_reg_2125;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_address1 = arr_1_addr_reg_2032;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_address1;
    end else begin
        arr_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        arr_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_ce0;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        arr_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_ce1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_d0 = add_ln64_2_reg_2255;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_1_d0 = add_ln50_4_fu_867_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_d0;
    end else begin
        arr_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_1_d1 = add_ln94_reg_2307;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_d1 = add_ln61_3_reg_2228;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_1_d1 = add_ln83_fu_1237_p2;
    end else begin
        arr_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        arr_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_1_we0;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        arr_1_we1 = 1'b1;
    end else begin
        arr_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address0 = arr_addr_1_reg_2070;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address1 = arr_addr_reg_2027;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_d0 = add_ln89_reg_2291;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d0 = add_ln62_3_reg_2244;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_d1 = add_ln106_reg_2358;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_d1 = add_ln100_reg_2312;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d1 = add_ln78_reg_2212;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_441_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_644_p0 = arg1_r_load_6_reg_2014;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_644_p0 = arg1_r_q0;
    end else begin
        grp_fu_644_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_644_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_644_p1 = 32'd38;
    end else begin
        grp_fu_644_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_687_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_AWADDR = sext_ln126_fu_1915_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address1 = 64'd1;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_d0 = zext_ln120_fu_1903_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d0 = zext_ln118_fu_1895_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d0 = zext_ln116_fu_1887_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d0 = add_ln115_1_fu_1880_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_d0 = zext_ln113_1_fu_1810_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_d1 = zext_ln122_fu_1911_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_d1 = zext_ln121_fu_1907_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d1 = zext_ln119_fu_1899_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d1 = zext_ln117_fu_1891_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d1 = zext_ln114_1_fu_1851_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_1_fu_1340_p2 = (trunc_ln99_1_fu_1326_p1 + trunc_ln99_fu_1322_p1);

assign add_ln100_fu_1346_p2 = (arr_q0 + add_ln99_fu_1330_p2);

assign add_ln105_1_fu_1352_p2 = (mul360_fu_636_p2 + mul353_fu_632_p2);

assign add_ln105_2_fu_1358_p2 = (mul369_fu_640_p2 + mul344_fu_628_p2);

assign add_ln105_fu_1459_p2 = (add_ln105_2_reg_2322 + add_ln105_1_reg_2317);

assign add_ln106_1_fu_1467_p2 = (trunc_ln105_1_reg_2332 + trunc_ln105_reg_2327);

assign add_ln106_fu_1471_p2 = (arr_q0 + add_ln105_fu_1459_p2);

assign add_ln113_10_fu_1372_p2 = (add_ln100_1_fu_1340_p2 + trunc_ln100_fu_1336_p1);

assign add_ln113_11_fu_1641_p2 = (add_ln78_7_reg_2207 + add_ln78_6_reg_2202);

assign add_ln113_12_fu_1767_p2 = (trunc_ln50_2_reg_2186 + add_ln50_5_reg_2181);

assign add_ln113_1_fu_1480_p2 = (zext_ln113_3_fu_1477_p1 + add_ln89_reg_2291);

assign add_ln113_2_fu_1509_p2 = (zext_ln113_4_fu_1495_p1 + add_ln83_reg_2271);

assign add_ln113_3_fu_1538_p2 = (zext_ln113_5_fu_1524_p1 + add_ln106_fu_1471_p2);

assign add_ln113_4_fu_1568_p2 = (zext_ln113_6_fu_1554_p1 + add_ln64_2_reg_2255);

assign add_ln113_5_fu_1597_p2 = (zext_ln113_7_fu_1583_p1 + add_ln62_3_reg_2244);

assign add_ln113_6_fu_1626_p2 = (zext_ln113_8_fu_1612_p1 + add_ln61_3_reg_2228);

assign add_ln113_7_fu_1748_p2 = (zext_ln113_9_fu_1745_p1 + add_ln78_reg_2212);

assign add_ln113_8_fu_1781_p2 = (zext_ln113_10_fu_1763_p1 + add_ln50_4_reg_2191);

assign add_ln113_9_fu_1805_p2 = (trunc_ln113_fu_1801_p1 + add_ln113_10_reg_2337);

assign add_ln113_fu_1402_p2 = (zext_ln113_2_fu_1388_p1 + add_ln94_fu_1304_p2);

assign add_ln114_1_fu_1846_p2 = (zext_ln114_3_fu_1843_p1 + add_ln114_2_reg_2368);

assign add_ln114_2_fu_1660_p2 = (add_ln114_4_reg_2353 + add_ln114_3_fu_1655_p2);

assign add_ln114_3_fu_1655_p2 = (trunc_ln1_fu_1452_p3 + trunc_ln94_reg_2302);

assign add_ln114_4_fu_1428_p2 = (trunc_ln93_1_fu_1290_p1 + trunc_ln2_fu_1392_p4);

assign add_ln114_fu_1818_p2 = (mul_ln113_fu_662_p2 + zext_ln114_fu_1815_p1);

assign add_ln115_1_fu_1880_p2 = (zext_ln115_2_fu_1877_p1 + zext_ln115_1_fu_1873_p1);

assign add_ln115_2_fu_1674_p2 = (add_ln115_4_fu_1670_p2 + add_ln115_3_fu_1665_p2);

assign add_ln115_3_fu_1665_p2 = (trunc_ln88_1_reg_2281 + trunc_ln8_fu_1445_p3);

assign add_ln115_4_fu_1670_p2 = (trunc_ln89_reg_2286 + trunc_ln113_2_reg_2348);

assign add_ln115_fu_1859_p2 = (zext_ln114_2_fu_1840_p1 + zext_ln115_fu_1856_p1);

assign add_ln116_1_fu_1680_p2 = (trunc_ln83_reg_2261 + trunc_ln113_3_fu_1499_p4);

assign add_ln116_fu_1685_p2 = (add_ln116_1_fu_1680_p2 + trunc_ln83_1_reg_2266);

assign add_ln117_1_fu_1690_p2 = (trunc_ln106_fu_1463_p1 + trunc_ln113_4_fu_1528_p4);

assign add_ln117_fu_1696_p2 = (add_ln117_1_fu_1690_p2 + add_ln106_1_fu_1467_p2);

assign add_ln118_1_fu_1702_p2 = (trunc_ln64_reg_2176 + trunc_ln113_5_fu_1558_p4);

assign add_ln118_fu_1707_p2 = (add_ln118_1_fu_1702_p2 + trunc_ln64_1_reg_2250);

assign add_ln119_1_fu_1712_p2 = (add_ln62_4_reg_2239 + trunc_ln5_fu_1438_p3);

assign add_ln119_2_fu_1717_p2 = (trunc_ln62_3_reg_2166 + trunc_ln113_6_fu_1587_p4);

assign add_ln119_fu_1722_p2 = (add_ln119_2_fu_1717_p2 + add_ln119_1_fu_1712_p2);

assign add_ln120_1_fu_1728_p2 = (trunc_ln61_2_reg_2156 + trunc_ln113_7_fu_1616_p4);

assign add_ln120_fu_1733_p2 = (add_ln120_1_fu_1728_p2 + add_ln61_4_fu_1434_p2);

assign add_ln121_fu_1739_p2 = (trunc_ln113_8_fu_1645_p4 + add_ln113_11_fu_1641_p2);

assign add_ln122_fu_1834_p2 = (trunc_ln113_9_fu_1771_p4 + add_ln113_12_fu_1767_p2);

assign add_ln50_1_fu_841_p2 = (add_ln50_fu_831_p2 + arr_1_load_reg_2037);

assign add_ln50_2_fu_846_p2 = (mul_ln50_fu_500_p2 + mul_ln50_4_fu_516_p2);

assign add_ln50_3_fu_852_p2 = (add_ln50_2_fu_846_p2 + mul_ln50_1_fu_504_p2);

assign add_ln50_4_fu_867_p2 = (add_ln50_3_fu_852_p2 + add_ln50_1_fu_841_p2);

assign add_ln50_5_fu_858_p2 = (trunc_ln50_1_fu_837_p1 + trunc_ln50_reg_2065);

assign add_ln50_fu_831_p2 = (mul_ln50_2_fu_508_p2 + mul_ln50_3_fu_512_p2);

assign add_ln61_1_fu_1124_p2 = (mul_ln61_1_fu_544_p2 + mul_ln61_2_fu_556_p2);

assign add_ln61_2_fu_1138_p2 = (add_ln61_1_fu_1124_p2 + add_ln61_fu_1118_p2);

assign add_ln61_3_fu_1144_p2 = (arr_1_load_1_reg_2151 + add_ln61_2_fu_1138_p2);

assign add_ln61_4_fu_1434_p2 = (trunc_ln61_1_reg_2223 + trunc_ln61_reg_2218);

assign add_ln61_fu_1118_p2 = (mul_ln61_fu_528_p2 + mul_ln61_3_fu_572_p2);

assign add_ln62_1_fu_1169_p2 = (add_ln62_2_fu_1155_p2 + add_ln62_fu_1149_p2);

assign add_ln62_2_fu_1155_p2 = (mul_ln62_3_fu_576_p2 + mul_ln62_2_fu_560_p2);

assign add_ln62_3_fu_1191_p2 = (add_ln62_5_fu_1185_p2 + arr_load_1_reg_2161);

assign add_ln62_4_fu_1179_p2 = (trunc_ln62_1_fu_1165_p1 + trunc_ln62_fu_1161_p1);

assign add_ln62_5_fu_1185_p2 = (add_ln62_1_fu_1169_p2 + shl_ln4_fu_897_p3);

assign add_ln62_fu_1149_p2 = (mul157_fu_520_p2 + mul_ln62_fu_532_p2);

assign add_ln64_1_fu_1202_p2 = (add_ln64_fu_1196_p2 + mul_ln64_1_fu_548_p2);

assign add_ln64_2_fu_1212_p2 = (arr_1_load_2_reg_2171 + add_ln64_1_fu_1202_p2);

assign add_ln64_fu_1196_p2 = (mul_ln64_2_fu_564_p2 + mul_ln64_fu_536_p2);

assign add_ln78_1_fu_1060_p2 = (mul_ln60_2_fu_552_p2 + mul202_fu_580_p2);

assign add_ln78_2_fu_1070_p2 = (add_ln78_1_fu_1060_p2 + arr_load_reg_2141);

assign add_ln78_3_fu_1075_p2 = (mul_ln60_1_fu_540_p2 + mul211_fu_584_p2);

assign add_ln78_4_fu_1081_p2 = (mul_ln60_fu_524_p2 + mul_ln60_3_fu_568_p2);

assign add_ln78_5_fu_1095_p2 = (add_ln78_4_fu_1081_p2 + add_ln78_3_fu_1075_p2);

assign add_ln78_6_fu_1101_p2 = (trunc_ln78_1_fu_1066_p1 + trunc_ln78_reg_2146);

assign add_ln78_7_fu_1106_p2 = (trunc_ln78_3_fu_1091_p1 + trunc_ln78_2_fu_1087_p1);

assign add_ln78_fu_1112_p2 = (add_ln78_5_fu_1095_p2 + add_ln78_2_fu_1070_p2);

assign add_ln82_1_fu_1217_p2 = (mul237_fu_596_p2 + mul221_fu_588_p2);

assign add_ln82_fu_1223_p2 = (add_ln82_1_fu_1217_p2 + mul229_fu_592_p2);

assign add_ln83_fu_1237_p2 = (arr_1_q0 + add_ln82_fu_1223_p2);

assign add_ln87_1_fu_1244_p2 = (mul262_fu_608_p2 + mul246_fu_600_p2);

assign add_ln87_fu_1250_p2 = (add_ln87_1_fu_1244_p2 + mul254_fu_604_p2);

assign add_ln89_1_fu_1268_p2 = (add_ln87_fu_1250_p2 + mul2_fu_996_p3);

assign add_ln89_fu_1274_p2 = (add_ln89_1_fu_1268_p2 + arr_q1);

assign add_ln92_fu_1280_p2 = (mul299_fu_616_p2 + mul290_fu_612_p2);

assign add_ln94_1_fu_1298_p2 = (add_ln92_fu_1280_p2 + mul3_fu_1009_p3);

assign add_ln94_fu_1304_p2 = (add_ln94_1_fu_1298_p2 + arr_1_q1);

assign add_ln99_1_fu_1310_p2 = (mul325_fu_624_p2 + mul4_fu_1022_p3);

assign add_ln99_2_fu_1316_p2 = (mul5_fu_1038_p3 + mul318_fu_620_p2);

assign add_ln99_fu_1330_p2 = (add_ln99_2_fu_1316_p2 + add_ln99_1_fu_1310_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arg1_r_load_13_cast_fu_991_p1 = $unsigned(arg1_r_load_10_reg_2093);

assign arr_1_addr_1_reg_1999 = 64'd4;

assign arr_1_addr_2_reg_2075 = 64'd1;

assign arr_1_addr_4_reg_2125 = 64'd3;

assign arr_1_addr_reg_2032 = 64'd0;

assign arr_addr_1_reg_2070 = 64'd1;

assign arr_addr_reg_2027 = 64'd0;

assign conv216_fu_945_p1 = $unsigned(arg1_r_load_8_reg_2053);

assign conv220_fu_950_p1 = mul219_reg_2101;

assign conv236_fu_961_p1 = empty_25_fu_956_p2;

assign conv261_fu_976_p1 = empty_26_fu_971_p2;

assign empty_25_fu_956_p2 = arg1_r_load_5_reg_2042 << 32'd1;

assign empty_26_fu_971_p2 = arg1_r_load_4_reg_1987 << 32'd1;

assign empty_27_fu_1046_p2 = arg1_r_load_7_reg_2080 << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_441_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_447_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_472_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_464_ap_start_reg;

assign lshr_ln113_2_fu_1485_p4 = {{add_ln113_1_fu_1480_p2[63:26]}};

assign lshr_ln113_3_fu_1514_p4 = {{add_ln113_2_fu_1509_p2[63:25]}};

assign lshr_ln113_4_fu_1544_p4 = {{add_ln113_3_fu_1538_p2[63:26]}};

assign lshr_ln113_5_fu_1573_p4 = {{add_ln113_4_fu_1568_p2[63:25]}};

assign lshr_ln113_6_fu_1602_p4 = {{add_ln113_5_fu_1597_p2[63:26]}};

assign lshr_ln113_8_fu_1753_p4 = {{add_ln113_7_fu_1748_p2[63:26]}};

assign lshr_ln2_fu_1378_p4 = {{add_ln100_fu_1346_p2[63:26]}};

assign mul157_fu_520_p0 = mul157_fu_520_p00;

assign mul157_fu_520_p00 = mul45_reg_1971;

assign mul157_fu_520_p1 = mul157_fu_520_p10;

assign mul157_fu_520_p10 = $unsigned(arg1_r_load_2_reg_1965);

assign mul202_fu_580_p0 = zext_ln50_8_fu_811_p1;

assign mul202_fu_580_p1 = zext_ln50_8_fu_811_p1;

assign mul211_fu_584_p0 = mul211_fu_584_p00;

assign mul211_fu_584_p00 = mul16_reg_1953;

assign mul211_fu_584_p1 = mul211_fu_584_p10;

assign mul211_fu_584_p10 = $unsigned(arg1_r_load_reg_1947);

assign mul219_cast_fu_986_p1 = mul219_reg_2101;

assign mul221_fu_588_p0 = conv216_fu_945_p1;

assign mul221_fu_588_p1 = conv220_fu_950_p1;

assign mul229_fu_592_p0 = zext_ln64_1_fu_924_p1;

assign mul229_fu_592_p1 = zext_ln50_fu_725_p1;

assign mul237_fu_596_p0 = conv236_fu_961_p1;

assign mul237_fu_596_p1 = zext_ln50_2_fu_749_p1;

assign mul244_cast_fu_1004_p1 = mul244_reg_2113;

assign mul244_fu_651_p1 = 32'd19;

assign mul246_fu_600_p0 = mul246_fu_600_p00;

assign mul246_fu_600_p00 = mul244_reg_2113;

assign mul246_fu_600_p1 = conv216_fu_945_p1;

assign mul254_fu_604_p0 = conv236_fu_961_p1;

assign mul254_fu_604_p1 = zext_ln50_fu_725_p1;

assign mul262_fu_608_p0 = conv261_fu_976_p1;

assign mul262_fu_608_p1 = zext_ln50_2_fu_749_p1;

assign mul2721321_fu_484_p0 = mul219_cast_fu_986_p1;

assign mul2721321_fu_484_p1 = arg1_r_load_13_cast_fu_991_p1;

assign mul2821219_fu_488_p0 = mul244_cast_fu_1004_p1;

assign mul2821219_fu_488_p1 = arg1_r_load_13_cast_fu_991_p1;

assign mul290_fu_612_p0 = conv261_fu_976_p1;

assign mul290_fu_612_p1 = zext_ln50_fu_725_p1;

assign mul299_fu_616_p0 = zext_ln50_8_fu_811_p1;

assign mul299_fu_616_p1 = conv220_fu_950_p1;

assign mul2_fu_996_p3 = {{mul2721321_fu_484_p2}, {1'd0}};

assign mul3091117_fu_492_p0 = mul244_cast_fu_1004_p1;

assign mul3091117_fu_492_p1 = mul3091117_fu_492_p10;

assign mul3091117_fu_492_p10 = arg1_r_q1;

assign mul316_fu_656_p1 = 32'd38;

assign mul318_fu_620_p0 = mul318_fu_620_p00;

assign mul318_fu_620_p00 = mul316_reg_2136;

assign mul318_fu_620_p1 = mul318_fu_620_p10;

assign mul318_fu_620_p10 = $unsigned(arg1_r_load_10_reg_2093);

assign mul325_fu_624_p0 = zext_ln50_fu_725_p1;

assign mul325_fu_624_p1 = zext_ln50_fu_725_p1;

assign mul3351015_fu_496_p0 = mul219_cast_fu_986_p1;

assign mul3351015_fu_496_p1 = mul3351015_fu_496_p10;

assign mul3351015_fu_496_p10 = arg1_r_load_7_reg_2080;

assign mul344_fu_628_p0 = zext_ln64_fu_911_p1;

assign mul344_fu_628_p1 = zext_ln50_fu_725_p1;

assign mul353_fu_632_p0 = mul353_fu_632_p00;

assign mul353_fu_632_p00 = empty_27_fu_1046_p2;

assign mul353_fu_632_p1 = zext_ln50_2_fu_749_p1;

assign mul360_fu_636_p0 = zext_ln50_4_fu_770_p1;

assign mul360_fu_636_p1 = zext_ln50_4_fu_770_p1;

assign mul369_fu_640_p0 = conv220_fu_950_p1;

assign mul369_fu_640_p1 = mul369_fu_640_p10;

assign mul369_fu_640_p10 = $unsigned(arg1_r_load_6_reg_2014);

assign mul3_fu_1009_p3 = {{mul2821219_fu_488_p2}, {1'd0}};

assign mul4_fu_1022_p3 = {{mul3091117_fu_492_p2}, {1'd0}};

assign mul5_fu_1038_p3 = {{mul3351015_fu_496_p2}, {1'd0}};

assign mul_ln113_fu_662_p0 = mul_ln113_fu_662_p00;

assign mul_ln113_fu_662_p00 = trunc_ln113_s_fu_1786_p4;

assign mul_ln113_fu_662_p1 = 44'd19;

assign mul_ln50_1_fu_504_p0 = zext_ln50_2_fu_749_p1;

assign mul_ln50_1_fu_504_p1 = zext_ln50_3_fu_764_p1;

assign mul_ln50_2_fu_508_p0 = zext_ln50_5_fu_785_p1;

assign mul_ln50_2_fu_508_p1 = zext_ln50_4_fu_770_p1;

assign mul_ln50_3_fu_512_p0 = zext_ln50_7_fu_803_p1;

assign mul_ln50_3_fu_512_p1 = zext_ln50_6_fu_791_p1;

assign mul_ln50_4_fu_516_p0 = zext_ln50_9_fu_824_p1;

assign mul_ln50_4_fu_516_p1 = zext_ln50_8_fu_811_p1;

assign mul_ln50_fu_500_p0 = zext_ln50_fu_725_p1;

assign mul_ln50_fu_500_p1 = mul_ln50_fu_500_p10;

assign mul_ln50_fu_500_p10 = shl_ln50_fu_739_p2;

assign mul_ln60_1_fu_540_p0 = mul_ln60_1_fu_540_p00;

assign mul_ln60_1_fu_540_p00 = shl_ln60_fu_878_p2;

assign mul_ln60_1_fu_540_p1 = zext_ln50_2_fu_749_p1;

assign mul_ln60_2_fu_552_p0 = zext_ln50_7_fu_803_p1;

assign mul_ln60_2_fu_552_p1 = zext_ln50_4_fu_770_p1;

assign mul_ln60_3_fu_568_p0 = mul_ln60_3_fu_568_p00;

assign mul_ln60_3_fu_568_p00 = shl_ln60_1_fu_931_p2;

assign mul_ln60_3_fu_568_p1 = zext_ln50_6_fu_791_p1;

assign mul_ln60_fu_524_p0 = zext_ln50_fu_725_p1;

assign mul_ln60_fu_524_p1 = zext_ln50_3_fu_764_p1;

assign mul_ln61_1_fu_544_p0 = zext_ln50_7_fu_803_p1;

assign mul_ln61_1_fu_544_p1 = zext_ln50_2_fu_749_p1;

assign mul_ln61_2_fu_556_p0 = zext_ln50_9_fu_824_p1;

assign mul_ln61_2_fu_556_p1 = zext_ln50_4_fu_770_p1;

assign mul_ln61_3_fu_572_p0 = zext_ln64_fu_911_p1;

assign mul_ln61_3_fu_572_p1 = zext_ln50_6_fu_791_p1;

assign mul_ln61_fu_528_p0 = zext_ln50_5_fu_785_p1;

assign mul_ln61_fu_528_p1 = zext_ln50_fu_725_p1;

assign mul_ln62_1_fu_480_p0 = mul_ln62_1_fu_480_p00;

assign mul_ln62_1_fu_480_p00 = arg1_r_load_4_reg_1987;

assign mul_ln62_1_fu_480_p1 = mul_ln62_1_fu_480_p10;

assign mul_ln62_1_fu_480_p10 = shl_ln50_4_fu_819_p2;

assign mul_ln62_2_fu_560_p0 = zext_ln64_fu_911_p1;

assign mul_ln62_2_fu_560_p1 = zext_ln50_4_fu_770_p1;

assign mul_ln62_3_fu_576_p0 = zext_ln64_1_fu_924_p1;

assign mul_ln62_3_fu_576_p1 = zext_ln50_6_fu_791_p1;

assign mul_ln62_fu_532_p0 = zext_ln50_7_fu_803_p1;

assign mul_ln62_fu_532_p1 = zext_ln50_fu_725_p1;

assign mul_ln64_1_fu_548_p0 = zext_ln64_fu_911_p1;

assign mul_ln64_1_fu_548_p1 = zext_ln50_2_fu_749_p1;

assign mul_ln64_2_fu_564_p0 = zext_ln64_1_fu_924_p1;

assign mul_ln64_2_fu_564_p1 = zext_ln50_4_fu_770_p1;

assign mul_ln64_fu_536_p0 = zext_ln50_9_fu_824_p1;

assign mul_ln64_fu_536_p1 = zext_ln50_fu_725_p1;

assign sext_ln126_fu_1915_p1 = $signed(trunc_ln3_reg_1931);

assign sext_ln17_fu_687_p1 = $signed(trunc_ln_reg_1925);

assign shl_ln4_fu_897_p3 = {{mul_ln62_1_fu_480_p2}, {1'd0}};

assign shl_ln50_1_fu_759_p2 = arg1_r_load_2_reg_1965 << 32'd1;

assign shl_ln50_2_fu_780_p2 = arg1_r_load_6_reg_2014 << 32'd1;

assign shl_ln50_3_fu_798_p2 = arg1_r_load_8_reg_2053 << 32'd1;

assign shl_ln50_4_fu_819_p2 = arg1_r_load_10_reg_2093 << 32'd1;

assign shl_ln50_fu_739_p2 = arg1_r_load_reg_1947 << 32'd1;

assign shl_ln60_1_fu_931_p2 = arg1_r_load_10_reg_2093 << 32'd2;

assign shl_ln60_fu_878_p2 = arg1_r_load_6_reg_2014 << 32'd2;

assign shl_ln64_1_fu_919_p2 = arg1_r_load_7_reg_2080 << 32'd1;

assign shl_ln64_fu_905_p2 = arg1_r_q1 << 32'd1;

assign tmp_fu_1865_p3 = add_ln115_fu_1859_p2[32'd25];

assign trunc_ln100_fu_1336_p1 = arr_q0[25:0];

assign trunc_ln105_1_fu_1368_p1 = add_ln105_2_fu_1358_p2[25:0];

assign trunc_ln105_fu_1364_p1 = add_ln105_1_fu_1352_p2[25:0];

assign trunc_ln106_fu_1463_p1 = arr_q0[25:0];

assign trunc_ln113_3_fu_1499_p4 = {{add_ln113_1_fu_1480_p2[50:26]}};

assign trunc_ln113_4_fu_1528_p4 = {{add_ln113_2_fu_1509_p2[50:25]}};

assign trunc_ln113_5_fu_1558_p4 = {{add_ln113_3_fu_1538_p2[50:26]}};

assign trunc_ln113_6_fu_1587_p4 = {{add_ln113_4_fu_1568_p2[50:25]}};

assign trunc_ln113_7_fu_1616_p4 = {{add_ln113_5_fu_1597_p2[50:26]}};

assign trunc_ln113_8_fu_1645_p4 = {{add_ln113_6_fu_1626_p2[50:25]}};

assign trunc_ln113_9_fu_1771_p4 = {{add_ln113_7_fu_1748_p2[50:26]}};

assign trunc_ln113_fu_1801_p1 = mul_ln113_fu_662_p2[25:0];

assign trunc_ln113_s_fu_1786_p4 = {{add_ln113_8_fu_1781_p2[63:25]}};

assign trunc_ln1_fu_1452_p3 = {{trunc_ln93_reg_2297}, {1'd0}};

assign trunc_ln2_fu_1392_p4 = {{add_ln100_fu_1346_p2[50:26]}};

assign trunc_ln50_1_fu_837_p1 = add_ln50_fu_831_p2[24:0];

assign trunc_ln50_2_fu_863_p1 = add_ln50_3_fu_852_p2[24:0];

assign trunc_ln50_fu_697_p1 = arr_1_q0[24:0];

assign trunc_ln5_fu_1438_p3 = {{trunc_ln62_2_reg_2234}, {1'd0}};

assign trunc_ln61_1_fu_1134_p1 = add_ln61_1_fu_1124_p2[24:0];

assign trunc_ln61_2_fu_705_p1 = arr_1_q1[24:0];

assign trunc_ln61_fu_1130_p1 = add_ln61_fu_1118_p2[24:0];

assign trunc_ln62_1_fu_1165_p1 = add_ln62_2_fu_1155_p2[25:0];

assign trunc_ln62_2_fu_1175_p1 = mul_ln62_1_fu_480_p2[24:0];

assign trunc_ln62_3_fu_709_p1 = arr_q0[25:0];

assign trunc_ln62_fu_1161_p1 = add_ln62_fu_1149_p2[25:0];

assign trunc_ln64_1_fu_1208_p1 = add_ln64_1_fu_1202_p2[24:0];

assign trunc_ln64_fu_713_p1 = arr_1_q0[24:0];

assign trunc_ln78_1_fu_1066_p1 = add_ln78_1_fu_1060_p2[25:0];

assign trunc_ln78_2_fu_1087_p1 = add_ln78_3_fu_1075_p2[25:0];

assign trunc_ln78_3_fu_1091_p1 = add_ln78_4_fu_1081_p2[25:0];

assign trunc_ln78_fu_701_p1 = arr_q1[25:0];

assign trunc_ln83_1_fu_1233_p1 = add_ln82_fu_1223_p2[24:0];

assign trunc_ln83_fu_1229_p1 = arr_1_q0[24:0];

assign trunc_ln88_1_fu_1260_p1 = add_ln87_fu_1250_p2[25:0];

assign trunc_ln88_fu_1256_p1 = mul2721321_fu_484_p2[24:0];

assign trunc_ln89_fu_1264_p1 = arr_q1[25:0];

assign trunc_ln8_fu_1445_p3 = {{trunc_ln88_reg_2276}, {1'd0}};

assign trunc_ln93_1_fu_1290_p1 = add_ln92_fu_1280_p2[24:0];

assign trunc_ln93_fu_1286_p1 = mul2821219_fu_488_p2[23:0];

assign trunc_ln94_fu_1294_p1 = arr_1_q1[24:0];

assign trunc_ln99_1_fu_1326_p1 = add_ln99_2_fu_1316_p2[25:0];

assign trunc_ln99_fu_1322_p1 = add_ln99_1_fu_1310_p2[25:0];

assign zext_ln113_10_fu_1763_p1 = lshr_ln113_8_fu_1753_p4;

assign zext_ln113_1_fu_1810_p1 = add_ln113_9_fu_1805_p2;

assign zext_ln113_2_fu_1388_p1 = lshr_ln2_fu_1378_p4;

assign zext_ln113_3_fu_1477_p1 = lshr_ln113_1_reg_2343;

assign zext_ln113_4_fu_1495_p1 = lshr_ln113_2_fu_1485_p4;

assign zext_ln113_5_fu_1524_p1 = lshr_ln113_3_fu_1514_p4;

assign zext_ln113_6_fu_1554_p1 = lshr_ln113_4_fu_1544_p4;

assign zext_ln113_7_fu_1583_p1 = lshr_ln113_5_fu_1573_p4;

assign zext_ln113_8_fu_1612_p1 = lshr_ln113_6_fu_1602_p4;

assign zext_ln113_9_fu_1745_p1 = lshr_ln113_7_reg_2363;

assign zext_ln114_1_fu_1851_p1 = add_ln114_1_fu_1846_p2;

assign zext_ln114_2_fu_1840_p1 = tmp_s_reg_2409;

assign zext_ln114_3_fu_1843_p1 = tmp_s_reg_2409;

assign zext_ln114_fu_1815_p1 = add_ln113_10_reg_2337;

assign zext_ln115_1_fu_1873_p1 = tmp_fu_1865_p3;

assign zext_ln115_2_fu_1877_p1 = add_ln115_2_reg_2374;

assign zext_ln115_fu_1856_p1 = add_ln114_2_reg_2368;

assign zext_ln116_fu_1887_p1 = add_ln116_reg_2379;

assign zext_ln117_fu_1891_p1 = add_ln117_reg_2384;

assign zext_ln118_fu_1895_p1 = add_ln118_reg_2389;

assign zext_ln119_fu_1899_p1 = add_ln119_reg_2394;

assign zext_ln120_fu_1903_p1 = add_ln120_reg_2399;

assign zext_ln121_fu_1907_p1 = add_ln121_reg_2404;

assign zext_ln122_fu_1911_p1 = add_ln122_reg_2415;

assign zext_ln50_2_fu_749_p1 = arg1_r_load_4_reg_1987;

assign zext_ln50_3_fu_764_p1 = shl_ln50_1_fu_759_p2;

assign zext_ln50_4_fu_770_p1 = arg1_r_load_5_reg_2042;

assign zext_ln50_5_fu_785_p1 = shl_ln50_2_fu_780_p2;

assign zext_ln50_6_fu_791_p1 = arg1_r_load_7_reg_2080;

assign zext_ln50_7_fu_803_p1 = shl_ln50_3_fu_798_p2;

assign zext_ln50_8_fu_811_p1 = arg1_r_q1;

assign zext_ln50_9_fu_824_p1 = shl_ln50_4_fu_819_p2;

assign zext_ln50_fu_725_p1 = arg1_r_load_3_reg_2004;

assign zext_ln64_1_fu_924_p1 = shl_ln64_1_fu_919_p2;

assign zext_ln64_fu_911_p1 = shl_ln64_fu_905_p2;

endmodule //fiat_25519_carry_square
