0.6
2017.4
Dec 15 2017
21:07:18
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sim_1/new/Input_sim.v,1700722779,verilog,,,,Input_sim,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sim_1/new/top_sim.v,1701337402,verilog,,,,top_sim,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1699860207,verilog,,D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v,,inst_ram,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v,1701332553,verilog,,D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v,,DemoTop,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v,1701332553,verilog,,D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Led2.v,,Led1,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Led2.v,1701332553,verilog,,D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v,,Led2,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v,1701332553,verilog,,D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v,,Begin_End,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v,1699860207,verilog,,D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v,,ScriptMem,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v,1699860207,verilog,,D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/clock_frequency_divider.v,,UART;UARTReceiver;UARTTransmitter,,,,,,,,
D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/clock_frequency_divider.v,1701332553,verilog,,D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sim_1/new/top_sim.v,,clock_frequency_divider,,,,,,,,
