---
# sidebar: false
sidebar: auto

tags:
  - VHDL
  - FPGA
  - Embedded Systems

# state: false
state: false

semester: Summer
license: =license=
link: =course link=
ects: 5

attendees:
  total: 5
  free: 5
degrees:
  - Bachelor
language:
  - English

media:
  main:
    src: =media src=
    alt: =media alt=

schedule:
  start: 15.06.2021
  end: 16.06.2021
  duration: =course duration=

lecturers:
  - /studyathome/partner/uastw/lecturer/andreas-puhm.html

university:
  page: /studyathome/partner/uastw/
  faculty: Electronic-Based Systems
  program: Electronics and Business
---

# Specialization Embedded Systems (VHDL Part II)

::: slot description
[Lorem ipsum](https://loremipsum.de/) dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua.
At vero eos et accusam et justo duo dolores et ea rebum.
Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet.
Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua.
At vero eos et accusam et.
:::

## Overview

::: post-it
Normally attendance phase at start, but optional
Course perfectly designed
:::

### Contents

- Course content 1
- Course content 2
- Course content 3

### Outcomes

- Outcome 1
- Outcome 2
- Outcome 3

### Methods

| Type        | Effort \[h\] |
| :---------- | :----------- |
| Independent | 40           |
| Practical   | 40           |
| Lecture     | 40           |

## Assessment

::: post-it
Written exam+project work (HW required)
:::

### Methods

| Type          | Points/Percent |
| :------------ | :------------- |
| Tests         | 13%            |
| Seminar paper | 12%            |
| Project       | 13%            |
| Tasks         | 12%            |
| Final exam    | 50%            |

### Criteria

| Grade | Grade (letter) | Scale            |
| :---- | :------------- | :--------------- |
| 5     | F              | up to 50 points  |
| 6     | E              | 51 to 60 points  |
| 7     | D              | 61 to 70 points  |
| 8     | C              | 71 to 80 points  |
| 9     | B              | 81 to 90 points  |
| 10    | A              | 91 to 100 points |

## Requirements

### Skills

::: post-it
VHDL Part 1
:::

- Common sense
- Intermediate calculating skills

### Equipment

::: post-it
ModelSim (free)
Basys3 Xilinx FPGA Developmentboard
Can simulation be used as well?
:::

- Pencil(s)
- Calculator
