/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [3:0] _01_;
  reg [8:0] _02_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [13:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [21:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [26:0] celloutsig_0_43z;
  wire [12:0] celloutsig_0_46z;
  wire [22:0] celloutsig_0_47z;
  wire [15:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_52z;
  wire [7:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_69z;
  wire [7:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [6:0] celloutsig_0_83z;
  wire [5:0] celloutsig_0_86z;
  wire [6:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [27:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_26z[2:1], celloutsig_0_1z, celloutsig_0_28z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_9z[14:7], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[10] ? in_data[53:40] : in_data[28:15];
  assign celloutsig_0_31z[7:5] = celloutsig_0_28z[4] ? { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_23z } : in_data[37:35];
  assign celloutsig_0_33z = celloutsig_0_7z ? celloutsig_0_30z[13:5] : { celloutsig_0_12z, celloutsig_0_23z };
  assign celloutsig_0_40z = celloutsig_0_14z ? celloutsig_0_6z[4:1] : in_data[56:53];
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_2z : { in_data[7:1], celloutsig_0_1z };
  assign celloutsig_0_47z = celloutsig_0_17z ? celloutsig_0_43z[26:4] : { celloutsig_0_30z[12:5], celloutsig_0_9z };
  assign celloutsig_0_52z = celloutsig_0_20z ? { celloutsig_0_43z[21:20], celloutsig_0_1z } : { celloutsig_0_31z[6], celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_6z = celloutsig_0_4z ? celloutsig_0_5z : celloutsig_0_0z[7:0];
  assign celloutsig_0_60z = celloutsig_0_33z[2] ? celloutsig_0_49z[4:1] : celloutsig_0_30z[3:0];
  assign celloutsig_0_86z = celloutsig_0_39z ? { celloutsig_0_83z[6:2], celloutsig_0_15z } : { celloutsig_0_78z[6:4], celloutsig_0_19z, celloutsig_0_37z, celloutsig_0_17z };
  assign celloutsig_0_87z = celloutsig_0_80z ? in_data[38:32] : { celloutsig_0_50z[1:0], celloutsig_0_24z };
  assign celloutsig_0_9z = celloutsig_0_8z ? { celloutsig_0_7z, celloutsig_0_0z } : { in_data[83:70], celloutsig_0_3z };
  assign celloutsig_1_7z = celloutsig_1_4z ? { in_data[161:157], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } : { in_data[157:150], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_1z ? { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } : { in_data[151:149], celloutsig_1_4z };
  assign celloutsig_1_15z = celloutsig_1_1z ? { in_data[168], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z } : { celloutsig_1_9z[4:3], celloutsig_1_9z, 1'h0 };
  assign celloutsig_0_12z = celloutsig_0_9z[2] ? celloutsig_0_6z : { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_10z ? { celloutsig_0_0z[12:7], celloutsig_0_3z, celloutsig_0_1z } : { celloutsig_0_2z[7:1], celloutsig_0_8z };
  assign celloutsig_0_26z = celloutsig_0_7z ? { celloutsig_0_11z[2:0], celloutsig_0_24z } : { celloutsig_0_6z[5:0], celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_0_28z = celloutsig_0_23z ? celloutsig_0_27z[9:4] : celloutsig_0_13z[7:2];
  assign celloutsig_0_29z = celloutsig_0_24z[1] ? celloutsig_0_9z[10:8] : celloutsig_0_9z[13:11];
  assign celloutsig_0_36z = ~^ { celloutsig_0_13z[1], celloutsig_0_2z };
  assign celloutsig_0_37z = ~^ { celloutsig_0_31z[5], celloutsig_0_24z[4:3] };
  assign celloutsig_0_4z = ~^ { in_data[48:42], celloutsig_0_1z };
  assign celloutsig_0_41z = ~^ { celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_26z, _02_, celloutsig_0_1z };
  assign celloutsig_0_61z = ~^ { celloutsig_0_31z[5], celloutsig_0_24z[4:2] };
  assign celloutsig_0_69z = ~^ { celloutsig_0_3z, celloutsig_0_60z, celloutsig_0_3z, celloutsig_0_39z };
  assign celloutsig_0_80z = ~^ { celloutsig_0_52z, celloutsig_0_61z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_0z[9:1], celloutsig_0_3z };
  assign celloutsig_1_0z = ~^ in_data[175:167];
  assign celloutsig_1_2z = ~^ in_data[114:110];
  assign celloutsig_1_3z = ~^ { in_data[174:165], celloutsig_1_2z };
  assign celloutsig_0_10z = ~^ celloutsig_0_2z[6:2];
  assign celloutsig_1_13z = ~^ { _01_, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, _01_ };
  assign celloutsig_1_18z = ~^ { celloutsig_1_15z[6:3], celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_14z = ~^ celloutsig_0_2z[5:2];
  assign celloutsig_0_1z = ~^ celloutsig_0_0z[12:3];
  assign celloutsig_0_22z = ~^ { celloutsig_0_13z[7:3], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_12z[6:2], celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_30z = { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_28z } - { celloutsig_0_5z[4:2], celloutsig_0_16z, _02_, celloutsig_0_8z };
  assign celloutsig_0_35z = { celloutsig_0_2z[5:0], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_25z } - { celloutsig_0_2z[6:1], celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_30z };
  assign celloutsig_0_43z = { celloutsig_0_24z[4:3], celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_11z } - { celloutsig_0_9z[4], celloutsig_0_16z, celloutsig_0_39z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_46z = { celloutsig_0_24z[2:0], celloutsig_0_41z, celloutsig_0_33z } - { celloutsig_0_7z, _02_, celloutsig_0_29z };
  assign celloutsig_0_49z = { _02_[3:0], celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_39z, celloutsig_0_36z } - celloutsig_0_47z[15:0];
  assign celloutsig_0_50z = celloutsig_0_24z[3:0] - celloutsig_0_35z[20:17];
  assign celloutsig_0_78z = { celloutsig_0_11z[2:0], celloutsig_0_37z, celloutsig_0_3z, celloutsig_0_69z, celloutsig_0_61z } - celloutsig_0_46z[12:6];
  assign celloutsig_0_83z = { _00_[6:1], celloutsig_0_8z } - celloutsig_0_47z[14:8];
  assign celloutsig_1_9z = { _01_[2:0], celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_8z[0], celloutsig_1_8z };
  assign celloutsig_1_16z = { celloutsig_1_1z, _01_, celloutsig_1_12z } - { _01_, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_1_19z = { in_data[154:139], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_5z } - { in_data[174:157], celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_2z[4:2], celloutsig_0_8z } - celloutsig_0_9z[4:1];
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_17z } - celloutsig_0_12z[3:1];
  assign celloutsig_0_2z = in_data[78:71] - in_data[84:77];
  assign celloutsig_0_24z = celloutsig_0_12z[4:0] - { in_data[39:36], celloutsig_0_14z };
  assign celloutsig_0_27z = { in_data[51:44], celloutsig_0_24z, celloutsig_0_15z } - { celloutsig_0_13z[5:1], _02_ };
  assign celloutsig_0_3z = ~((celloutsig_0_0z[11] & celloutsig_0_1z) | celloutsig_0_0z[8]);
  assign celloutsig_0_32z = ~((celloutsig_0_2z[2] & celloutsig_0_24z[2]) | celloutsig_0_28z[5]);
  assign celloutsig_0_34z = ~((celloutsig_0_26z[0] & celloutsig_0_6z[0]) | celloutsig_0_28z[1]);
  assign celloutsig_0_39z = ~((celloutsig_0_24z[3] & celloutsig_0_16z) | celloutsig_0_23z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z & in_data[27]) | in_data[55]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[173]) | in_data[156]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z) | celloutsig_1_3z);
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_8z[0] & _01_[2]) | celloutsig_1_3z);
  assign celloutsig_0_15z = ~((celloutsig_0_5z[1] & celloutsig_0_0z[7]) | celloutsig_0_8z);
  assign celloutsig_0_16z = ~((celloutsig_0_14z & celloutsig_0_1z) | celloutsig_0_8z);
  assign celloutsig_0_17z = ~((celloutsig_0_9z[1] & celloutsig_0_11z[0]) | celloutsig_0_11z[1]);
  assign celloutsig_0_19z = ~((celloutsig_0_0z[12] & celloutsig_0_8z) | celloutsig_0_12z[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_8z & celloutsig_0_8z) | celloutsig_0_3z);
  assign celloutsig_0_23z = ~((celloutsig_0_14z & celloutsig_0_19z) | celloutsig_0_22z);
  assign celloutsig_0_31z[4:0] = celloutsig_0_24z;
  assign { out_data[128], out_data[123:96], out_data[37:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
