exp.v,verilog,xil_defaultlib,../../../../SVM.gen/sources_1/ip/exp/sim/exp.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
