
ubuntu-preinstalled/mawk:     file format elf32-littlearm


Disassembly of section .init:

000019dc <.init>:
    19dc:	push	{r3, lr}
    19e0:	bl	1ee0 <cos@plt+0x100>
    19e4:	pop	{r3, pc}

Disassembly of section .plt:

000019e8 <fdopen@plt-0x14>:
    19e8:	push	{lr}		; (str lr, [sp, #-4]!)
    19ec:	ldr	lr, [pc, #4]	; 19f8 <fdopen@plt-0x4>
    19f0:	add	lr, pc, lr
    19f4:	ldr	pc, [lr, #8]!
    19f8:	andeq	r6, r2, r0, ror r3

000019fc <fdopen@plt>:
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #155648	; 0x26000
    1a04:	ldr	pc, [ip, #880]!	; 0x370

00001a08 <calloc@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #155648	; 0x26000
    1a10:	ldr	pc, [ip, #872]!	; 0x368

00001a14 <setbuf@plt>:
    1a14:	add	ip, pc, #0, 12
    1a18:	add	ip, ip, #155648	; 0x26000
    1a1c:	ldr	pc, [ip, #864]!	; 0x360

00001a20 <strcmp@plt>:
    1a20:			; <UNDEFINED> instruction: 0xe7fd4778
    1a24:	add	ip, pc, #0, 12
    1a28:	add	ip, ip, #155648	; 0x26000
    1a2c:	ldr	pc, [ip, #852]!	; 0x354

00001a30 <__cxa_finalize@plt>:
    1a30:	add	ip, pc, #0, 12
    1a34:	add	ip, ip, #155648	; 0x26000
    1a38:	ldr	pc, [ip, #844]!	; 0x34c

00001a3c <strtol@plt>:
    1a3c:	add	ip, pc, #0, 12
    1a40:	add	ip, ip, #155648	; 0x26000
    1a44:	ldr	pc, [ip, #836]!	; 0x344

00001a48 <srandom@plt>:
    1a48:	add	ip, pc, #0, 12
    1a4c:	add	ip, ip, #155648	; 0x26000
    1a50:	ldr	pc, [ip, #828]!	; 0x33c

00001a54 <read@plt>:
    1a54:	add	ip, pc, #0, 12
    1a58:	add	ip, ip, #155648	; 0x26000
    1a5c:	ldr	pc, [ip, #820]!	; 0x334

00001a60 <mktime@plt>:
    1a60:	add	ip, pc, #0, 12
    1a64:	add	ip, ip, #155648	; 0x26000
    1a68:	ldr	pc, [ip, #812]!	; 0x32c

00001a6c <fflush@plt>:
    1a6c:			; <UNDEFINED> instruction: 0xe7fd4778
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #155648	; 0x26000
    1a78:	ldr	pc, [ip, #800]!	; 0x320

00001a7c <_setjmp@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #155648	; 0x26000
    1a84:	ldr	pc, [ip, #792]!	; 0x318

00001a88 <memmove@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #155648	; 0x26000
    1a90:	ldr	pc, [ip, #784]!	; 0x310

00001a94 <free@plt>:
    1a94:			; <UNDEFINED> instruction: 0xe7fd4778
    1a98:	add	ip, pc, #0, 12
    1a9c:	add	ip, ip, #155648	; 0x26000
    1aa0:	ldr	pc, [ip, #772]!	; 0x304

00001aa4 <fgets@plt>:
    1aa4:	add	ip, pc, #0, 12
    1aa8:	add	ip, ip, #155648	; 0x26000
    1aac:	ldr	pc, [ip, #764]!	; 0x2fc

00001ab0 <ferror@plt>:
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #155648	; 0x26000
    1ab8:	ldr	pc, [ip, #756]!	; 0x2f4

00001abc <_exit@plt>:
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #155648	; 0x26000
    1ac4:	ldr	pc, [ip, #748]!	; 0x2ec

00001ac8 <memcpy@plt>:
    1ac8:			; <UNDEFINED> instruction: 0xe7fd4778
    1acc:	add	ip, pc, #0, 12
    1ad0:	add	ip, ip, #155648	; 0x26000
    1ad4:	ldr	pc, [ip, #736]!	; 0x2e0

00001ad8 <time@plt>:
    1ad8:	add	ip, pc, #0, 12
    1adc:	add	ip, ip, #155648	; 0x26000
    1ae0:	ldr	pc, [ip, #728]!	; 0x2d8

00001ae4 <pow@plt>:
    1ae4:	add	ip, pc, #0, 12
    1ae8:	add	ip, ip, #155648	; 0x26000
    1aec:	ldr	pc, [ip, #720]!	; 0x2d0

00001af0 <memcmp@plt>:
    1af0:	add	ip, pc, #0, 12
    1af4:	add	ip, ip, #155648	; 0x26000
    1af8:	ldr	pc, [ip, #712]!	; 0x2c8

00001afc <__stack_chk_fail@plt>:
    1afc:	add	ip, pc, #0, 12
    1b00:	add	ip, ip, #155648	; 0x26000
    1b04:	ldr	pc, [ip, #704]!	; 0x2c0

00001b08 <realloc@plt>:
    1b08:	add	ip, pc, #0, 12
    1b0c:	add	ip, ip, #155648	; 0x26000
    1b10:	ldr	pc, [ip, #696]!	; 0x2b8

00001b14 <dup@plt>:
    1b14:	add	ip, pc, #0, 12
    1b18:	add	ip, ip, #155648	; 0x26000
    1b1c:	ldr	pc, [ip, #688]!	; 0x2b0

00001b20 <wait@plt>:
    1b20:	add	ip, pc, #0, 12
    1b24:	add	ip, ip, #155648	; 0x26000
    1b28:	ldr	pc, [ip, #680]!	; 0x2a8

00001b2c <fwrite@plt>:
    1b2c:			; <UNDEFINED> instruction: 0xe7fd4778
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #155648	; 0x26000
    1b38:	ldr	pc, [ip, #668]!	; 0x29c

00001b3c <log@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #155648	; 0x26000
    1b44:	ldr	pc, [ip, #660]!	; 0x294

00001b48 <strcpy@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #155648	; 0x26000
    1b50:	ldr	pc, [ip, #652]!	; 0x28c

00001b54 <floor@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #155648	; 0x26000
    1b5c:	ldr	pc, [ip, #644]!	; 0x284

00001b60 <open64@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #155648	; 0x26000
    1b68:	ldr	pc, [ip, #636]!	; 0x27c

00001b6c <getenv@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #155648	; 0x26000
    1b74:	ldr	pc, [ip, #628]!	; 0x274

00001b78 <malloc@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #155648	; 0x26000
    1b80:	ldr	pc, [ip, #620]!	; 0x26c

00001b84 <__libc_start_main@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #155648	; 0x26000
    1b8c:	ldr	pc, [ip, #612]!	; 0x264

00001b90 <strerror@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #155648	; 0x26000
    1b98:	ldr	pc, [ip, #604]!	; 0x25c

00001b9c <system@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #155648	; 0x26000
    1ba4:	ldr	pc, [ip, #596]!	; 0x254

00001ba8 <strftime@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #155648	; 0x26000
    1bb0:	ldr	pc, [ip, #588]!	; 0x24c

00001bb4 <__vfprintf_chk@plt>:
    1bb4:	add	ip, pc, #0, 12
    1bb8:	add	ip, ip, #155648	; 0x26000
    1bbc:	ldr	pc, [ip, #580]!	; 0x244

00001bc0 <localtime@plt>:
    1bc0:	add	ip, pc, #0, 12
    1bc4:	add	ip, ip, #155648	; 0x26000
    1bc8:	ldr	pc, [ip, #572]!	; 0x23c

00001bcc <__ctype_tolower_loc@plt>:
    1bcc:	add	ip, pc, #0, 12
    1bd0:	add	ip, ip, #155648	; 0x26000
    1bd4:	ldr	pc, [ip, #564]!	; 0x234

00001bd8 <__ctype_toupper_loc@plt>:
    1bd8:	add	ip, pc, #0, 12
    1bdc:	add	ip, ip, #155648	; 0x26000
    1be0:	ldr	pc, [ip, #556]!	; 0x22c

00001be4 <__gmon_start__@plt>:
    1be4:	add	ip, pc, #0, 12
    1be8:	add	ip, ip, #155648	; 0x26000
    1bec:	ldr	pc, [ip, #548]!	; 0x224

00001bf0 <__ctype_b_loc@plt>:
    1bf0:	add	ip, pc, #0, 12
    1bf4:	add	ip, ip, #155648	; 0x26000
    1bf8:	ldr	pc, [ip, #540]!	; 0x21c

00001bfc <exit@plt>:
    1bfc:	add	ip, pc, #0, 12
    1c00:	add	ip, ip, #155648	; 0x26000
    1c04:	ldr	pc, [ip, #532]!	; 0x214

00001c08 <sin@plt>:
    1c08:	add	ip, pc, #0, 12
    1c0c:	add	ip, ip, #155648	; 0x26000
    1c10:	ldr	pc, [ip, #524]!	; 0x20c

00001c14 <strlen@plt>:
    1c14:	add	ip, pc, #0, 12
    1c18:	add	ip, ip, #155648	; 0x26000
    1c1c:	ldr	pc, [ip, #516]!	; 0x204

00001c20 <strchr@plt>:
    1c20:	add	ip, pc, #0, 12
    1c24:	add	ip, ip, #155648	; 0x26000
    1c28:	ldr	pc, [ip, #508]!	; 0x1fc

00001c2c <sqrt@plt>:
    1c2c:	add	ip, pc, #0, 12
    1c30:	add	ip, ip, #155648	; 0x26000
    1c34:	ldr	pc, [ip, #500]!	; 0x1f4

00001c38 <__errno_location@plt>:
    1c38:	add	ip, pc, #0, 12
    1c3c:	add	ip, ip, #155648	; 0x26000
    1c40:	ldr	pc, [ip, #492]!	; 0x1ec

00001c44 <__sprintf_chk@plt>:
    1c44:	add	ip, pc, #0, 12
    1c48:	add	ip, ip, #155648	; 0x26000
    1c4c:	ldr	pc, [ip, #484]!	; 0x1e4

00001c50 <__isoc99_sscanf@plt>:
    1c50:	add	ip, pc, #0, 12
    1c54:	add	ip, ip, #155648	; 0x26000
    1c58:	ldr	pc, [ip, #476]!	; 0x1dc

00001c5c <memset@plt>:
    1c5c:	add	ip, pc, #0, 12
    1c60:	add	ip, ip, #155648	; 0x26000
    1c64:	ldr	pc, [ip, #468]!	; 0x1d4

00001c68 <gmtime@plt>:
    1c68:	add	ip, pc, #0, 12
    1c6c:	add	ip, ip, #155648	; 0x26000
    1c70:	ldr	pc, [ip, #460]!	; 0x1cc

00001c74 <__printf_chk@plt>:
    1c74:	add	ip, pc, #0, 12
    1c78:	add	ip, ip, #155648	; 0x26000
    1c7c:	ldr	pc, [ip, #452]!	; 0x1c4

00001c80 <strtod@plt>:
    1c80:	add	ip, pc, #0, 12
    1c84:	add	ip, ip, #155648	; 0x26000
    1c88:	ldr	pc, [ip, #444]!	; 0x1bc

00001c8c <fileno@plt>:
    1c8c:	add	ip, pc, #0, 12
    1c90:	add	ip, ip, #155648	; 0x26000
    1c94:	ldr	pc, [ip, #436]!	; 0x1b4

00001c98 <__fprintf_chk@plt>:
    1c98:			; <UNDEFINED> instruction: 0xe7fd4778
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #155648	; 0x26000
    1ca4:	ldr	pc, [ip, #424]!	; 0x1a8

00001ca8 <ceil@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #155648	; 0x26000
    1cb0:	ldr	pc, [ip, #416]!	; 0x1a0

00001cb4 <memchr@plt>:
    1cb4:			; <UNDEFINED> instruction: 0xe7fd4778
    1cb8:	add	ip, pc, #0, 12
    1cbc:	add	ip, ip, #155648	; 0x26000
    1cc0:	ldr	pc, [ip, #404]!	; 0x194

00001cc4 <fclose@plt>:
    1cc4:	add	ip, pc, #0, 12
    1cc8:	add	ip, ip, #155648	; 0x26000
    1ccc:	ldr	pc, [ip, #396]!	; 0x18c

00001cd0 <pipe@plt>:
    1cd0:	add	ip, pc, #0, 12
    1cd4:	add	ip, ip, #155648	; 0x26000
    1cd8:	ldr	pc, [ip, #388]!	; 0x184

00001cdc <__longjmp_chk@plt>:
    1cdc:	add	ip, pc, #0, 12
    1ce0:	add	ip, ip, #155648	; 0x26000
    1ce4:	ldr	pc, [ip, #380]!	; 0x17c

00001ce8 <fcntl64@plt>:
    1ce8:	add	ip, pc, #0, 12
    1cec:	add	ip, ip, #155648	; 0x26000
    1cf0:	ldr	pc, [ip, #372]!	; 0x174

00001cf4 <setlocale@plt>:
    1cf4:	add	ip, pc, #0, 12
    1cf8:	add	ip, ip, #155648	; 0x26000
    1cfc:	ldr	pc, [ip, #364]!	; 0x16c

00001d00 <fork@plt>:
    1d00:	add	ip, pc, #0, 12
    1d04:	add	ip, ip, #155648	; 0x26000
    1d08:	ldr	pc, [ip, #356]!	; 0x164

00001d0c <execl@plt>:
    1d0c:	add	ip, pc, #0, 12
    1d10:	add	ip, ip, #155648	; 0x26000
    1d14:	ldr	pc, [ip, #348]!	; 0x15c

00001d18 <strrchr@plt>:
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #155648	; 0x26000
    1d20:	ldr	pc, [ip, #340]!	; 0x154

00001d24 <fputc@plt>:
    1d24:			; <UNDEFINED> instruction: 0xe7fd4778
    1d28:	add	ip, pc, #0, 12
    1d2c:	add	ip, ip, #155648	; 0x26000
    1d30:	ldr	pc, [ip, #328]!	; 0x148

00001d34 <localeconv@plt>:
    1d34:	add	ip, pc, #0, 12
    1d38:	add	ip, ip, #155648	; 0x26000
    1d3c:	ldr	pc, [ip, #320]!	; 0x140

00001d40 <putc@plt>:
    1d40:			; <UNDEFINED> instruction: 0xe7fd4778
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #155648	; 0x26000
    1d4c:	ldr	pc, [ip, #308]!	; 0x134

00001d50 <fopen64@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #155648	; 0x26000
    1d58:	ldr	pc, [ip, #300]!	; 0x12c

00001d5c <qsort@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #155648	; 0x26000
    1d64:	ldr	pc, [ip, #292]!	; 0x124

00001d68 <fmod@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #155648	; 0x26000
    1d70:	ldr	pc, [ip, #284]!	; 0x11c

00001d74 <random@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #155648	; 0x26000
    1d7c:	ldr	pc, [ip, #276]!	; 0x114

00001d80 <isatty@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #155648	; 0x26000
    1d88:	ldr	pc, [ip, #268]!	; 0x10c

00001d8c <fputs@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #155648	; 0x26000
    1d94:	ldr	pc, [ip, #260]!	; 0x104

00001d98 <strncmp@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #155648	; 0x26000
    1da0:	ldr	pc, [ip, #252]!	; 0xfc

00001da4 <abort@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #155648	; 0x26000
    1dac:	ldr	pc, [ip, #244]!	; 0xf4

00001db0 <close@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #155648	; 0x26000
    1db8:	ldr	pc, [ip, #236]!	; 0xec

00001dbc <exp@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #155648	; 0x26000
    1dc4:	ldr	pc, [ip, #228]!	; 0xe4

00001dc8 <atan2@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #155648	; 0x26000
    1dd0:	ldr	pc, [ip, #220]!	; 0xdc

00001dd4 <__assert_fail@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #155648	; 0x26000
    1ddc:	ldr	pc, [ip, #212]!	; 0xd4

00001de0 <cos@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #155648	; 0x26000
    1de8:	ldr	pc, [ip, #204]!	; 0xcc

Disassembly of section .text:

00001df0 <.text>:
    1df0:			; <UNDEFINED> instruction: 0x4606b5f8
    1df4:	strmi	r4, [pc], -r0, lsr #26
    1df8:	stcmi	0, cr2, [r0], #-0
    1dfc:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    1e00:			; <UNDEFINED> instruction: 0xf7ff4629
    1e04:	ldmdbmi	lr, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    1e08:	ldrbtmi	r2, [r9], #-1
    1e0c:	svc	0x0072f7ff
    1e10:			; <UNDEFINED> instruction: 0x46304639
    1e14:	cdp2	0, 11, cr15, cr12, cr7, {0}
    1e18:			; <UNDEFINED> instruction: 0x46294b1a
    1e1c:	andcs	r2, r0, #1
    1e20:	eorvc	r5, sl, r5, ror #17
    1e24:	svc	0x0066f7ff
    1e28:	svc	0x0084f7ff
    1e2c:	stmdavs	r6, {r4, r5, r8, ip, sp, pc}
    1e30:	ldrtmi	fp, [r0], -r6, lsr #2
    1e34:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1e38:	andsle	r2, sl, r1, lsl #16
    1e3c:	andcs	r4, r1, r2, lsl r9
    1e40:			; <UNDEFINED> instruction: 0xf7ff4479
    1e44:	stmdavc	fp!, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    1e48:	svclt	0x00042b2e
    1e4c:	eorvc	r2, fp, r0, lsl #6
    1e50:			; <UNDEFINED> instruction: 0xf84ef002
    1e54:	stmdbmi	lr, {r0, r2, r3, fp, lr}
    1e58:	blmi	38b264 <cos@plt+0x389484>
    1e5c:	stmdapl	r0!, {r9, sp}
    1e60:	stmdapl	r0!, {r0, r2, pc}^
    1e64:	stmdavs	r0, {r0, r5, r6, r7, fp, ip, lr}
    1e68:			; <UNDEFINED> instruction: 0xf0043910
    1e6c:	andcs	pc, r0, sp, lsl #19
    1e70:	ldmdavc	r3!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1e74:	strb	r7, [r6, fp, lsr #32]!
    1e78:	andeq	r3, r1, r8, lsl r6
    1e7c:	andeq	r5, r2, r6, ror #30
    1e80:	andeq	r4, r1, r2, lsl #17
    1e84:	muleq	r0, r0, r1
    1e88:	andeq	r4, r1, ip, asr #16
    1e8c:	andeq	r0, r0, r0, lsr #3
    1e90:	andeq	r0, r0, r0, lsl r2
    1e94:	andeq	r0, r0, r8, ror r2
    1e98:	bleq	3dfdc <cos@plt+0x3c1fc>
    1e9c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1ea0:	strbtmi	fp, [sl], -r2, lsl #24
    1ea4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1ea8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1eac:	ldrmi	sl, [sl], #776	; 0x308
    1eb0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1eb4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1eb8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1ebc:			; <UNDEFINED> instruction: 0xf85a4b06
    1ec0:	stmdami	r6, {r0, r1, ip, sp}
    1ec4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1ec8:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    1ecc:	svc	0x006af7ff
    1ed0:	muleq	r2, r8, lr
    1ed4:	andeq	r0, r0, r0, asr r1
    1ed8:	andeq	r0, r0, r4, lsl #4
    1edc:	andeq	r0, r0, r0, lsr r2
    1ee0:	ldr	r3, [pc, #20]	; 1efc <cos@plt+0x11c>
    1ee4:	ldr	r2, [pc, #20]	; 1f00 <cos@plt+0x120>
    1ee8:	add	r3, pc, r3
    1eec:	ldr	r2, [r3, r2]
    1ef0:	cmp	r2, #0
    1ef4:	bxeq	lr
    1ef8:	b	1be4 <__gmon_start__@plt>
    1efc:	andeq	r5, r2, r8, ror lr
    1f00:	andeq	r0, r0, r0, ror #3
    1f04:	blmi	1d3f24 <cos@plt+0x1d2144>
    1f08:	bmi	1d30f0 <cos@plt+0x1d1310>
    1f0c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1f10:	andle	r4, r3, sl, ror r4
    1f14:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1f18:	ldrmi	fp, [r8, -r3, lsl #2]
    1f1c:	svclt	0x00004770
    1f20:	andeq	r6, r2, r4, lsr #5
    1f24:	andeq	r6, r2, r0, lsr #5
    1f28:	andeq	r5, r2, r4, asr lr
    1f2c:	andeq	r0, r0, r4, ror #2
    1f30:	stmdbmi	r9, {r3, fp, lr}
    1f34:	bmi	25311c <cos@plt+0x25133c>
    1f38:	bne	253124 <cos@plt+0x251344>
    1f3c:	svceq	0x00cb447a
    1f40:			; <UNDEFINED> instruction: 0x01a1eb03
    1f44:	andle	r1, r3, r9, asr #32
    1f48:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1f4c:	ldrmi	fp, [r8, -r3, lsl #2]
    1f50:	svclt	0x00004770
    1f54:	andeq	r6, r2, r8, ror r2
    1f58:	andeq	r6, r2, r4, ror r2
    1f5c:	andeq	r5, r2, r8, lsr #28
    1f60:	andeq	r0, r0, r0, ror r2
    1f64:	blmi	2af38c <cos@plt+0x2ad5ac>
    1f68:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1f6c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1f70:	blmi	270524 <cos@plt+0x26e744>
    1f74:	ldrdlt	r5, [r3, -r3]!
    1f78:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1f7c:			; <UNDEFINED> instruction: 0xf7ff6818
    1f80:			; <UNDEFINED> instruction: 0xf7ffed58
    1f84:	blmi	1c1e88 <cos@plt+0x1c00a8>
    1f88:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1f8c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1f90:	andeq	r6, r2, r2, asr #4
    1f94:	strdeq	r5, [r2], -r8
    1f98:	andeq	r0, r0, ip, asr r1
    1f9c:	andeq	r6, r2, r6, lsl #1
    1fa0:	andeq	r6, r2, r2, lsr #4
    1fa4:	svclt	0x0000e7c4
    1fa8:	ldrbtlt	r4, [r0], #2839	; 0xb17
    1fac:	cfldrsmi	mvf4, [r7], {123}	; 0x7b
    1fb0:	ldrbtmi	r6, [ip], #-2075	; 0xfffff7e5
    1fb4:	andle	r2, sl, r2, lsl #22
    1fb8:	andsle	r2, fp, r3, lsl #22
    1fbc:	andsle	r2, r6, r1, lsl #22
    1fc0:	andcs	r4, r0, #19456	; 0x4c00
    1fc4:	ldrbtmi	fp, [fp], #-3312	; 0xfffff310
    1fc8:	andcs	lr, r0, #3194880	; 0x30c000
    1fcc:	bmi	453d94 <cos@plt+0x451fb4>
    1fd0:	stmiapl	r5!, {r0, r4, r8, r9, fp, lr}
    1fd4:	svcmi	0x001158e6
    1fd8:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    1fdc:	stm	r6, {r1, r2, r4, r5, fp, sp, lr}
    1fe0:	stmibpl	r3!, {r0, r1, r2, r3}^
    1fe4:	blgt	3dc058 <cos@plt+0x3da278>
    1fe8:	andeq	lr, pc, r5, lsl #17
    1fec:	bmi	27bf94 <cos@plt+0x27a1b4>
    1ff0:	strb	r4, [lr, fp, lsl #22]!
    1ff4:	blmi	1d4820 <cos@plt+0x1d2a40>
    1ff8:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    1ffc:	blgt	3dc050 <cos@plt+0x3da270>
    2000:	andeq	lr, pc, r4, lsl #17
    2004:	svclt	0x0000e7dc
    2008:	andeq	r6, r2, r8, lsl #4
    200c:			; <UNDEFINED> instruction: 0x00025db2
    2010:	andeq	r6, r2, lr, ror #3
    2014:	muleq	r0, r4, r1
    2018:	strdeq	r0, [r0], -r4
    201c:	andeq	r0, r0, r0, ror r1
    2020:	andeq	r0, r0, r8, ror r1
    2024:	strmi	r4, [r2], -r9, lsr #22
    2028:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    202c:	ldmdbpl	r8, {r3, r5, sl, fp, lr}
    2030:	stmdavs	r0, {r0, r1, r6, r7, fp, sp, lr}
    2034:	addsne	r1, fp, fp, lsl sl
    2038:	stmdbvc	fp, {r0, r1, r4, r7, sp, lr}
    203c:	stmdale	r8, {r2, r3, r8, r9, fp, sp}
    2040:			; <UNDEFINED> instruction: 0xf003e8df
    2044:	streq	r1, [r7, -sl, lsl #12]
    2048:	smladeq	r7, lr, r7, r0
    204c:	strtcc	r0, [r6], #-1799	; 0xfffff8f9
    2050:			; <UNDEFINED> instruction: 0xf85d003c
    2054:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2058:	strcs	r4, [r0], #-2846	; 0xfffff4e2
    205c:	andcs	r6, ip, r1, lsl r1
    2060:	addshi	r4, r4, fp, ror r4
    2064:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
    2068:	blmi	1401e4 <cos@plt+0x13e404>
    206c:	bllt	ff33e08c <cos@plt+0xff33c2ac>
    2070:	movwcs	r6, #47241	; 0xb889
    2074:	blmi	1401f0 <cos@plt+0x13e410>
    2078:	addshi	r2, r3, ip
    207c:	bllt	ff13e09c <cos@plt+0xff13c2bc>
    2080:	movwcs	r6, #51337	; 0xc889
    2084:	blmi	140200 <cos@plt+0x13e420>
    2088:	addshi	r2, r3, r1, lsl r0
    208c:	bllt	fef3e0ac <cos@plt+0xfef3c2cc>
    2090:	movwcs	r4, #44049	; 0xac11
    2094:	mulcs	lr, r3, r0
    2098:	stmdbvc	r9, {r2, r3, r4, r5, r6, sl, lr}^
    209c:			; <UNDEFINED> instruction: 0xf85d6863
    20a0:	ldmdbvs	fp, {r2, r8, r9, fp, lr}
    20a4:	cmpvs	r3, fp, lsl #8
    20a8:	bllt	ff2be0c8 <cos@plt+0xff2bc2e8>
    20ac:			; <UNDEFINED> instruction: 0xf85d230b
    20b0:	addshi	r4, r3, r4, lsl #22
    20b4:	stmdbvc	r9, {r1, r2, r3, sp}^
    20b8:	bllt	ff0be0d8 <cos@plt+0xff0bc2f8>
    20bc:			; <UNDEFINED> instruction: 0xf85d230c
    20c0:	addshi	r4, r3, r4, lsl #22
    20c4:	stmdbvc	r9, {r2, r4, sp}^
    20c8:	bllt	feebe0e8 <cos@plt+0xfeebc308>
    20cc:	andeq	r5, r2, sl, lsr sp
    20d0:	muleq	r0, r4, r1
    20d4:	andeq	r6, r2, r4, asr r1
    20d8:	andeq	r6, r2, ip, lsl r1
    20dc:	andscs	fp, r0, r8, lsr r5
    20e0:	cdp2	0, 3, cr15, cr12, cr15, {0}
    20e4:	bmi	295110 <cos@plt+0x293330>
    20e8:	ldrbtmi	r2, [ip], #-1285	; 0xfffffafb
    20ec:	strtmi	r5, [r3], -r2, lsr #17
    20f0:			; <UNDEFINED> instruction: 0xf1a368d3
    20f4:	sbcsvs	r0, r4, r8, lsl #8
    20f8:	stccc	8, cr15, [r4], {83}	; 0x53
    20fc:	andcs	r4, r7, r1, lsl #12
    2100:	subvs	r8, fp, sp
    2104:	ldrhtmi	lr, [r8], -sp
    2108:	bllt	1fbe128 <cos@plt+0x1fbc348>
    210c:	andeq	r5, r2, sl, ror ip
    2110:	muleq	r0, r4, r1
    2114:			; <UNDEFINED> instruction: 0xf003b538
    2118:	strmi	pc, [r4], -r5, lsl #29
    211c:			; <UNDEFINED> instruction: 0xf00f2018
    2120:	bmi	44199c <cos@plt+0x43fbbc>
    2124:	orrslt	r4, r8, sl, ror r4
    2128:	blmi	41456c <cos@plt+0x41278c>
    212c:	ldmpl	r2, {r0, r3, r4, r5, r6, sl, lr}^
    2130:	ldmdavs	r5, {r0, r1, r3, r7, r8, fp, sp, lr}
    2134:	andcs	fp, r0, #-1073741796	; 0xc000001c
    2138:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}
    213c:	blcs	e948 <cos@plt+0xcb68>
    2140:	strdvs	sp, [r3], -sl
    2144:	sbchi	r2, r2, sl, lsl #6
    2148:	strpl	lr, [r3], #-2496	; 0xfffff640
    214c:	andvs	r8, r8, r3, lsl #1
    2150:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2154:	movwcs	r6, #40963	; 0xa003
    2158:	strpl	lr, [r3], #-2496	; 0xfffff640
    215c:	subvs	r6, r3, r8, lsl #3
    2160:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2164:	andeq	r5, r2, r0, asr #24
    2168:	andeq	r6, r2, r8, lsl #1
    216c:	muleq	r0, r8, r1
    2170:	blcs	260584 <cos@plt+0x25e7a4>
    2174:	stmdbvc	r1, {r0, r1, r8, fp, ip, lr, pc}^
    2178:			; <UNDEFINED> instruction: 0xf0062014
    217c:	stmvs	r1, {r0, r5, r6, r8, r9, fp, ip, sp, pc}
    2180:			; <UNDEFINED> instruction: 0xf0062011
    2184:	svclt	0x0000bb41
    2188:			; <UNDEFINED> instruction: 0x4604b510
    218c:	blcs	2e05a0 <cos@plt+0x2de7c0>
    2190:	ldm	pc, {r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2194:	cdpeq	0, 0, cr15, cr6, cr3, {0}
    2198:	svceq	0x000f0f0f
    219c:	svceq	0x000f0f0f
    21a0:	movwcs	r0, #7699	; 0x1e13
    21a4:			; <UNDEFINED> instruction: 0x71232010
    21a8:	ldc2l	0, cr15, [r8, #60]	; 0x3c
    21ac:	adcvs	r2, r0, r0, lsl #6
    21b0:	ldclt	0, cr8, [r0, #-12]
    21b4:			; <UNDEFINED> instruction: 0x4010e8bd
    21b8:	bllt	ff73e1dc <cos@plt+0xff73c3fc>
    21bc:	andcs	r4, fp, #4, 22	; 0x1000
    21c0:	ldrbtmi	r7, [fp], #-2369	; 0xfffff6bf
    21c4:	ldmdavs	fp, {r1, r8, ip, sp, lr}^
    21c8:	ldrbpl	r6, [sl], #-2331	; 0xfffff6e5
    21cc:	svclt	0x0000bd10
    21d0:	strdeq	r5, [r2], -r2
    21d4:			; <UNDEFINED> instruction: 0x4604b510
    21d8:	addlt	r7, r2, r3, lsl #18
    21dc:	ldmdale	r7, {r2, r3, r8, r9, fp, sp}
    21e0:			; <UNDEFINED> instruction: 0xf003e8df
    21e4:	ldrne	r1, [r6], -r7, lsl #12
    21e8:			; <UNDEFINED> instruction: 0x16161614
    21ec:			; <UNDEFINED> instruction: 0x161b1616
    21f0:	movwcs	r0, #16404	; 0x4014
    21f4:			; <UNDEFINED> instruction: 0x71232014
    21f8:	ldc2	0, cr15, [r0, #60]!	; 0x3c
    21fc:	andls	r2, r1, r0, lsl #4
    2200:	subvs	r6, r2, r2
    2204:	sbcvs	r6, r2, r2, lsl #1
    2208:	adcvs	r6, r0, r2, lsl #2
    220c:	ldclt	0, cr11, [r0, #-8]
    2210:	pop	{r1, ip, sp, pc}
    2214:			; <UNDEFINED> instruction: 0xf0074010
    2218:	blmi	1710d4 <cos@plt+0x16f2f4>
    221c:	stmdbvc	r1, {r2, r3, r9, sp}^
    2220:	tstvc	r2, fp, ror r4
    2224:	ldmdbvs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
    2228:	andlt	r5, r2, sl, asr r4
    222c:	svclt	0x0000bd10
    2230:	muleq	r2, r4, pc	; <UNPREDICTABLE>
    2234:	blcs	feb405b8 <cos@plt+0xfeb3e7d8>
    2238:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    223c:	blcc	fea405c0 <cos@plt+0xfea3e7e0>
    2240:			; <UNDEFINED> instruction: 0xf8df447a
    2244:	push	{r3, r5, r7, r8, r9, fp}
    2248:			; <UNDEFINED> instruction: 0xf2ad4ff0
    224c:	ldmpl	r3, {r2, r3, r5, r6, r7, r8, sl, fp, lr}^
    2250:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2254:	blge	fe6405d8 <cos@plt+0xfe63e7f8>
    2258:	ldmdavs	fp, {r0, r4, r5, r6, r8, sl, fp, sp, pc}
    225c:	strbtcc	pc, [r4], #2253	; 0x8cd	; <UNPREDICTABLE>
    2260:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2264:	blcs	fe3405e8 <cos@plt+0xfe33e808>
    2268:	movwcs	r4, #1274	; 0x4fa
    226c:	ldrmi	r9, [r8], r4, lsl #6
    2270:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2274:			; <UNDEFINED> instruction: 0xf8df464c
    2278:	vqdmulh.s<illegal width 8>	d23, d16, d0
    227c:			; <UNDEFINED> instruction: 0xf8df1667
    2280:	ldrbtmi	fp, [pc], #-2940	; 2288 <cos@plt+0x4a8>
    2284:	strls	r9, [r6, -r7]
    2288:	strdvs	r4, [r3], -fp
    228c:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2290:	andcc	pc, r0, r9, lsr #17
    2294:	andsvs	r9, r1, r3, lsl #4
    2298:	svceq	0x00c0f116
    229c:			; <UNDEFINED> instruction: 0xf0004637
    22a0:	blls	e2654 <cos@plt+0xe0874>
    22a4:	stcne	8, cr6, [r3], {24}
    22a8:	bicshi	pc, r3, r0
    22ac:	vsub.i8	d18, d0, d0
    22b0:			; <UNDEFINED> instruction: 0xf5b081a4
    22b4:	svclt	0x00c47fa6
    22b8:	movwcs	r1, #11447	; 0x2cb7
    22bc:			; <UNDEFINED> instruction: 0xf8dfdc06
    22c0:	ldrbtmi	r3, [fp], #-2880	; 0xfffff4c0
    22c4:			; <UNDEFINED> instruction: 0xf9904418
    22c8:	ldmne	r7!, {r5, r7, r9, ip, sp}^
    22cc:	svcvs	0x0096f5b7
    22d0:	sbcshi	pc, r2, r0, lsl #1
    22d4:	blcs	b40658 <cos@plt+0xb3e878>
    22d8:	bl	934c8 <cos@plt+0x916e8>
    22dc:			; <UNDEFINED> instruction: 0xf9b70747
    22e0:	addsmi	r2, sl, #240, 6	; 0xc0000003
    22e4:	sbchi	pc, r8, r0, asr #32
    22e8:	vldrhi.16	s31, [r0, #-366]	; 0xfffffe92	; <UNPREDICTABLE>
    22ec:	svceq	0x0000f1b8
    22f0:	vmax.u8	q2, q0, <illegal reg q1.5>
    22f4:			; <UNDEFINED> instruction: 0xf118818c
    22f8:	svclt	0x00180f72
    22fc:	streq	pc, [r0, -r8, asr #3]
    2300:	sbchi	pc, r3, r0
    2304:	blcc	40688 <cos@plt+0x3e8a8>
    2308:	andeq	pc, r8, #-1073741783	; 0xc0000029
    230c:	ldrtmi	r4, [fp], #-1147	; 0xfffffb85
    2310:			; <UNDEFINED> instruction: 0x3708f993
    2314:			; <UNDEFINED> instruction: 0xf1c39305
    2318:			; <UNDEFINED> instruction: 0xf8550301
    231c:	ldrmi	r8, [r3], -r3, lsr #32
    2320:	vqdmulh.s<illegal width 8>	d2, d16, d22
    2324:	ldm	pc, {r0, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    2328:	strbeq	pc, [lr, #19]	; <UNPREDICTABLE>
    232c:	movweq	r0, #49587	; 0xc1b3
    2330:			; <UNDEFINED> instruction: 0x01ae01b3
    2334:	streq	r0, [r4], #438	; 0x1b6
    2338:	beq	1e43634 <cos@plt+0x1e41854>
    233c:	beq	1744d18 <cos@plt+0x1742f38>
    2340:	beq	10827f4 <cos@plt+0x1080a14>
    2344:			; <UNDEFINED> instruction: 0x012b012b
    2348:	beq	e027fc <cos@plt+0xe00a1c>
    234c:	bleq	1bc5170 <cos@plt+0x1bc3390>
    2350:			; <UNDEFINED> instruction: 0x063705d7
    2354:			; <UNDEFINED> instruction: 0x06610679
    2358:	smlawbeq	fp, r7, r6, r0
    235c:			; <UNDEFINED> instruction: 0x012b012b
    2360:	beq	ffc83760 <cos@plt+0xffc81980>
    2364:	beq	ff784f0c <cos@plt+0xff78312c>
    2368:	beq	ff284ec0 <cos@plt+0xff2830e0>
    236c:	beq	fed84e74 <cos@plt+0xfed83094>
    2370:	beq	fe884e28 <cos@plt+0xfe883048>
    2374:	beq	fe384ddc <cos@plt+0xfe382ffc>
    2378:	ssateq	r0, #29, pc, lsl #13	; <UNPREDICTABLE>
    237c:	ldrbeq	r0, [lr], sl, lsr #13
    2380:	ldrbeq	r0, [r4], -r5, lsr #12
    2384:	strbeq	r0, [lr], -lr, lsr #3
    2388:			; <UNDEFINED> instruction: 0x012b01be
    238c:	mvnseq	r0, r3, lsl #4
    2390:	bicseq	r0, r0, r7, ror #3
    2394:	sbcseq	r0, r1, #1073741875	; 0x40000033
    2398:	ldreq	r0, [r5, r7, asr #5]
    239c:	adcseq	r0, sp, #160, 14	; 0x2800000
    23a0:	adceq	r0, r9, #805306379	; 0x3000000b
    23a4:	addseq	r0, r1, #-805306359	; 0xd0000009
    23a8:	smlawbeq	fp, r5, r2, r0
    23ac:	ldreq	r0, [r7, #607]!	; 0x25f
    23b0:	strbeq	r0, [ip, #-1447]	; 0xfffffa59
    23b4:			; <UNDEFINED> instruction: 0x01ab0536
    23b8:	strbeq	r0, [sl], -fp, lsr #2
    23bc:	rsceq	r0, r5, r8, asr #11
    23c0:	bicseq	r0, r7, #240, 6	; 0xc0000003
    23c4:	rscseq	r0, r5, #939524099	; 0x38000003
    23c8:	sbcseq	r0, pc, #-1610612722	; 0xa000000e
    23cc:	movteq	r0, #13135	; 0x334f
    23d0:	teqeq	r2, #60, 6	; 0xf0000000
    23d4:			; <UNDEFINED> instruction: 0x012b032a
    23d8:	tsteq	fp, #36, 6	; 0x90000000
    23dc:	tsteq	r4, #-2147483603	; 0x8000002d
    23e0:	ldrbteq	r0, [pc], #-446	; 23e8 <cos@plt+0x608>
    23e4:	strbeq	r0, [r5], #-1129	; 0xfffffb97
    23e8:	strbeq	r0, [r6], #1049	; 0x419
    23ec:	bleq	1645188 <cos@plt+0x16433a8>
    23f0:	bleq	b85134 <cos@plt+0xb83354>
    23f4:	beq	fff0507c <cos@plt+0xfff0329c>
    23f8:	bleq	ff7853e8 <cos@plt+0xff783608>
    23fc:	bleq	fe4452ac <cos@plt+0xfe4434cc>
    2400:	bleq	ff0c550c <cos@plt+0xff0c372c>
    2404:	ldmibeq	r6!, {r0, r1, r2, r3, r4, r9, fp}^
    2408:	stmibeq	r7, {r1, r2, r4, r6, r7, r8, fp}^
    240c:	stmibeq	r6, {r3, r5, r7, r8, fp}
    2410:	ldmdbeq	r5!, {r0, r3, r4, r5, r6, r8, fp}^
    2414:	ldmdbeq	sl, {r0, r2, r5, r6, r8, fp}^
    2418:	stmdbeq	r4, {r0, r1, r2, r3, r6, r8, fp}^
    241c:	stmdbeq	lr!, {r0, r3, r4, r5, r8, fp}
    2420:	ldmdbeq	r8, {r0, r1, r5, r8, fp}
    2424:	stmdbeq	r5, {r0, r1, r2, r3, r8, fp}
    2428:	ldmeq	r1, {r2, r3, r4, r5, r6, r7, fp}^
    242c:	ldmeq	r8, {r1, r2, r6, r7, fp}
    2430:	ldmdaeq	sl!, {r0, r1, r2, r7, fp}^
    2434:	ldmdaeq	ip, {r0, r3, r5, r6, fp}^
    2438:	ldmdaeq	r4, {r2, r4, r5, fp}
    243c:			; <UNDEFINED> instruction: 0x07dd07fc
    2440:	ldreq	r0, [sp, r5, asr #15]!
    2444:			; <UNDEFINED> instruction: 0x012b012b
    2448:	ldreq	r0, [r2, #-1963]!	; 0xfffff855
    244c:	ldreq	r0, [sp, #-1313]	; 0xfffffadf
    2450:	streq	r0, [sl, #-1305]	; 0xfffffae7
    2454:	strbeq	r0, [sp, -r7, lsl #10]!
    2458:			; <UNDEFINED> instruction: 0x03b906eb
    245c:	orreq	r0, fp, #-1409286142	; 0xac000002
    2460:	cmneq	r5, #-1073741814	; 0xc000000a
    2464:	cmpeq	r4, #1677721601	; 0x64000001
    2468:	strdeq	r0, [fp, fp]!
    246c:			; <UNDEFINED> instruction: 0x01ab05ea
    2470:	eoreq	r0, r8, #268435460	; 0x10000004
    2474:	andeq	r0, sp, #24, 4	; 0x80000001
    2478:	ldmibvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    247c:	strbmi	r4, [r7], #-1151	; 0xfffffb81
    2480:	ldrvc	pc, [r8, #2199]!	; 0x897
    2484:			; <UNDEFINED> instruction: 0xf47f2f00
    2488:	blls	12e184 <cos@plt+0x12c3a4>
    248c:			; <UNDEFINED> instruction: 0xf0002b00
    2490:	blls	12282c <cos@plt+0x120a4c>
    2494:	tstle	r6, r3, lsl #22
    2498:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    249c:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    24a0:			; <UNDEFINED> instruction: 0xf00080b0
    24a4:	bls	1a27c0 <cos@plt+0x1a09e0>
    24a8:	strbmi	lr, [ip, #-7]
    24ac:	sbchi	pc, r0, r0
    24b0:	vstrcc.16	s30, [r2, #-104]	; 0xffffff98	; <UNPREDICTABLE>
    24b4:			; <UNDEFINED> instruction: 0xf93b3d04
    24b8:			; <UNDEFINED> instruction: 0xf1166013
    24bc:	rscsle	r0, r4, r0, asr #31
    24c0:			; <UNDEFINED> instruction: 0xf5b63601
    24c4:	rscsle	r6, r0, #600	; 0x258
    24c8:	strbeq	lr, [r6], -r2, lsl #22
    24cc:	mvnscc	pc, #2981888	; 0x2d8000
    24d0:	mvnle	r2, r1, lsl #22
    24d4:	vldrcc.16	s31, [r0, #-364]	; 0xfffffe94	; <UNPREDICTABLE>
    24d8:	ldrmi	r2, [r8], r0, lsl #22
    24dc:			; <UNDEFINED> instruction: 0xf8dfdde5
    24e0:	andcs	r2, r3, r0, lsr r9
    24e4:	strcc	r9, [r4, #-4]
    24e8:			; <UNDEFINED> instruction: 0xf85a4621
    24ec:	ldmdavs	r2, {r1, sp}
    24f0:	rsbs	r6, r2, sl, lsr #32
    24f4:	ldccs	8, cr15, [r0], {85}	; 0x55
    24f8:	stchi	8, cr15, [ip], {85}	; 0x55
    24fc:			; <UNDEFINED> instruction: 0x46167a13
    2500:	stmdale	r1, {r0, r8, r9, fp, sp}
    2504:	stmdblt	fp!, {r0, r1, r4, r6, r9, fp, ip, sp, lr}
    2508:	stmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    250c:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    2510:			; <UNDEFINED> instruction: 0xffecf006
    2514:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2518:			; <UNDEFINED> instruction: 0xf8556872
    251c:			; <UNDEFINED> instruction: 0xf85a0c04
    2520:	addsmi	r3, sl, #3
    2524:	mvnshi	pc, #1
    2528:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    252c:	stccc	8, cr15, [r4], {85}	; 0x55
    2530:	bcs	2609a0 <cos@plt+0x25ebc0>
    2534:	strbthi	pc, [fp], #-577	; 0xfffffdbf	; <UNPREDICTABLE>
    2538:	stmiacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    253c:			; <UNDEFINED> instruction: 0xf85a210e
    2540:			; <UNDEFINED> instruction: 0xf8dcc002
    2544:	strmi	r0, [r2], -ip
    2548:	blne	240658 <cos@plt+0x23e878>
    254c:			; <UNDEFINED> instruction: 0xf8cc795b
    2550:	subvs	r2, r3, ip
    2554:	bvc	1ce0e24 <cos@plt+0x1cdf044>
    2558:	mulle	sp, sl, r2
    255c:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2560:	andcs	r2, r1, #-2147483646	; 0x80000002
    2564:	andgt	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2568:	ldrdeq	pc, [ip], -ip
    256c:			; <UNDEFINED> instruction: 0xf8434603
    2570:			; <UNDEFINED> instruction: 0xf8cc1b08
    2574:	subvs	r3, r2, ip
    2578:	eorscs	r6, r4, r1, ror r8
    257c:			; <UNDEFINED> instruction: 0xf944f006
    2580:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2584:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
    2588:	bl	fe95360c <cos@plt+0xfe95182c>
    258c:	bl	fe903b9c <cos@plt+0xfe901dbc>
    2590:			; <UNDEFINED> instruction: 0xf8970142
    2594:	strcc	r2, [r4, #-1976]	; 0xfffff848
    2598:			; <UNDEFINED> instruction: 0x0000f9b1
    259c:			; <UNDEFINED> instruction: 0xf8c53a4e
    25a0:	subseq	r8, r2, r0
    25a4:			; <UNDEFINED> instruction: 0xf9b34413
    25a8:	strmi	r3, [r3], #-2152	; 0xfffff798
    25ac:	svcvs	0x0096f5b3
    25b0:			; <UNDEFINED> instruction: 0xf8dfd20c
    25b4:	ldrbtmi	r4, [ip], #-2160	; 0xfffff790
    25b8:	movteq	lr, #15108	; 0x3b04
    25bc:	mvnsmi	pc, #2932736	; 0x2cc000
    25c0:	svclt	0x00044284
    25c4:	vldrcc.16	s31, [r0, #-358]	; 0xfffffe9a	; <UNPREDICTABLE>
    25c8:	mulle	r6, r8, r6
    25cc:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    25d0:	ldrmi	r4, [sl], #-1147	; 0xfffffb85
    25d4:	ldmcc	ip, {r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    25d8:	stcne	6, cr4, [ip], {152}	; 0x98
    25dc:			; <UNDEFINED> instruction: 0xf50d804b
    25e0:	addsmi	r7, ip, #-2080374781	; 0x84000003
    25e4:			; <UNDEFINED> instruction: 0xf1b8d245
    25e8:			; <UNDEFINED> instruction: 0xf0010f60
    25ec:			; <UNDEFINED> instruction: 0xf8df8317
    25f0:	ldrbtmi	r3, [fp], #-2108	; 0xfffff7c4
    25f4:	andsvs	pc, r8, r3, lsr r9	; <UNPREDICTABLE>
    25f8:	bls	fbf38 <cos@plt+0xfa158>
    25fc:	andsvs	r2, r3, r0, lsl #6
    2600:	bls	fbf98 <cos@plt+0xfa1b8>
    2604:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    2608:	bls	19a65c <cos@plt+0x19887c>
    260c:	bls	13c368 <cos@plt+0x13a588>
    2610:	bcc	6ea40 <cos@plt+0x6cc60>
    2614:			; <UNDEFINED> instruction: 0xf8df9204
    2618:			; <UNDEFINED> instruction: 0x462127f8
    261c:			; <UNDEFINED> instruction: 0xf06f9c03
    2620:	strcc	r0, [r4, #-1]
    2624:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2628:	ldmdavs	r2, {r5, sp, lr}
    262c:	ldrb	r6, [r4, sl, lsr #32]
    2630:			; <UNDEFINED> instruction: 0xf8df2001
    2634:			; <UNDEFINED> instruction: 0xf8df27fc
    2638:	ldrbtmi	r3, [sl], #-1968	; 0xfffff850
    263c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2640:	strbtcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
    2644:			; <UNDEFINED> instruction: 0xf041405a
    2648:	vqshl.s8	d8, d28, d13
    264c:	pop	{r2, r3, r5, r6, r7, r8, sl, fp, lr}
    2650:			; <UNDEFINED> instruction: 0xf0028ff0
    2654:	blls	101030 <cos@plt+0xff250>
    2658:			; <UNDEFINED> instruction: 0xe6276018
    265c:			; <UNDEFINED> instruction: 0xf8df9a07
    2660:	ldmdavs	r3, {r2, r4, r6, r7, r8, r9, sl}
    2664:	movwcc	r4, #5240	; 0x1478
    2668:			; <UNDEFINED> instruction: 0xf0076013
    266c:	bls	1c07e8 <cos@plt+0x1bea08>
    2670:			; <UNDEFINED> instruction: 0xf8dfe723
    2674:	ldrbtmi	r0, [r8], #-1988	; 0xfffff83c
    2678:			; <UNDEFINED> instruction: 0xf856f007
    267c:	ldrb	r2, [r8, r2]
    2680:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2684:	tstcs	r0, ip, ror r7
    2688:			; <UNDEFINED> instruction: 0xf00a2040
    268c:			; <UNDEFINED> instruction: 0xe777fc7f
    2690:	stc2	7, cr15, [sl], {255}	; 0xff
    2694:			; <UNDEFINED> instruction: 0xf8dfe774
    2698:			; <UNDEFINED> instruction: 0xf85a3784
    269c:	ldmvs	r8, {r0, r1, ip, sp}^
    26a0:	stc2	0, cr15, [r8], #40	; 0x28
    26a4:			; <UNDEFINED> instruction: 0xf8dfe76c
    26a8:			; <UNDEFINED> instruction: 0xf85a3774
    26ac:	ldmvs	r8, {r0, r1, ip, sp}^
    26b0:			; <UNDEFINED> instruction: 0xf00a461e
    26b4:	stmdavs	r8!, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    26b8:	bl	dc78c <cos@plt+0xda9ac>
    26bc:			; <UNDEFINED> instruction: 0xf00a0080
    26c0:			; <UNDEFINED> instruction: 0xe75dfc99
    26c4:	stchi	8, cr15, [r4], {85}	; 0x55
    26c8:	stmdavs	r8!, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    26cc:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    26d0:			; <UNDEFINED> instruction: 0x2748f8df
    26d4:			; <UNDEFINED> instruction: 0xf85a682b
    26d8:	ldmdbvc	r8, {r1, ip}
    26dc:	stmdacs	r9, {r1, r3, r6, r7, fp, sp, lr}
    26e0:	bl	fe89c70c <cos@plt+0xfe89a92c>
    26e4:	b	13c2ef0 <cos@plt+0x13c1110>
    26e8:	vadd.i8	d16, d17, d18
    26ec:	ldmdbvc	r9, {r1, r3, r5, r6, r7, r9, pc}^
    26f0:			; <UNDEFINED> instruction: 0xf006200e
    26f4:	strb	pc, [r3, -r5, lsr #17]	; <UNPREDICTABLE>
    26f8:			; <UNDEFINED> instruction: 0x3720f8df
    26fc:	stmdavs	r9!, {r0, r3, sp}
    2700:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2704:	ldmdavs	r2, {r0, r1, r4, r6, r7, fp, sp, lr}
    2708:	b	13c917c <cos@plt+0x13c739c>
    270c:			; <UNDEFINED> instruction: 0xf00608a3
    2710:			; <UNDEFINED> instruction: 0xe735f87b
    2714:			; <UNDEFINED> instruction: 0x3704f8df
    2718:	stmdavs	r9!, {r3, sp}
    271c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2720:	ldmdavs	r2, {r0, r1, r4, r6, r7, fp, sp, lr}
    2724:	b	13c9198 <cos@plt+0x13c73b8>
    2728:			; <UNDEFINED> instruction: 0xf00608a3
    272c:	str	pc, [r7, -sp, ror #16]!
    2730:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    2734:			; <UNDEFINED> instruction: 0xf85a2133
    2738:	ldmvs	r3, {r0, r1, sp}^
    273c:	sbcsvs	r1, r0, r8, lsl sp
    2740:			; <UNDEFINED> instruction: 0xe71d6019
    2744:			; <UNDEFINED> instruction: 0xf00f2018
    2748:	movwcs	pc, #2825	; 0xb09	; <UNPREDICTABLE>
    274c:	stcne	8, cr15, [r4], {85}	; 0x55
    2750:	strmi	r8, [r0], r3, lsl #1
    2754:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    2758:	andscs	lr, r8, r2, lsl r7
    275c:	blx	fffbe7a0 <cos@plt+0xfffbc9c0>
    2760:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    2764:	addhi	r2, r2, fp, lsl #4
    2768:			; <UNDEFINED> instruction: 0xf85a4680
    276c:	ldmvs	r3, {r0, r1, sp}^
    2770:	bne	fe6dc7c0 <cos@plt+0xfe6da9e0>
    2774:	umullvs	r1, r3, fp, r0
    2778:	andscs	lr, r8, r2, lsl #14
    277c:	blx	ffbbe7c0 <cos@plt+0xffbbc9e0>
    2780:	stccc	8, cr15, [r8], {85}	; 0x55
    2784:	strmi	r2, [r0], r0, lsl #4
    2788:	andvs	r8, r3, r2, lsl #1
    278c:	ldmhi	fp, {r0, r1, r4, r8, ip, sp, pc}^
    2790:	andslt	r3, fp, #67108864	; 0x4000000
    2794:	ssatcs	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    2798:			; <UNDEFINED> instruction: 0xf85580c3
    279c:			; <UNDEFINED> instruction: 0xf85a1c04
    27a0:	ldmdavs	fp, {r1, ip, sp}
    27a4:			; <UNDEFINED> instruction: 0xf7ff60c3
    27a8:			; <UNDEFINED> instruction: 0xe6e9fc3d
    27ac:			; <UNDEFINED> instruction: 0xf00f2018
    27b0:			; <UNDEFINED> instruction: 0xf855fad5
    27b4:	andcs	r3, fp, #8, 24	; 0x800
    27b8:	addhi	r4, r2, r0, lsl #13
    27bc:	tstlt	r3, r3
    27c0:	movwcc	r8, #6363	; 0x18db
    27c4:			; <UNDEFINED> instruction: 0xf8dfb21b
    27c8:	sbchi	r1, r3, r4, asr r6
    27cc:			; <UNDEFINED> instruction: 0x266cf8df
    27d0:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    27d4:	stmdavs	r9, {r0, r1, r3, r6, r7, fp, sp, lr}
    27d8:	addsne	r1, fp, fp, asr sl
    27dc:			; <UNDEFINED> instruction: 0xf85a6083
    27e0:	ldmdavs	fp, {r1, ip, sp}
    27e4:	strb	r6, [fp], r3, asr #1
    27e8:	stceq	8, cr15, [r4], {85}	; 0x55
    27ec:	stc2l	7, cr15, [ip], {255}	; 0xff
    27f0:			; <UNDEFINED> instruction: 0x2628f8df
    27f4:	stccc	8, cr15, [r4], {85}	; 0x55
    27f8:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    27fc:	stmiavs	r2, {r0, r3, r4, r8, fp, ip, sp, lr}^
    2800:	andls	r2, r8, r9, lsl #18
    2804:	bl	fe89c80c <cos@plt+0xfe89aa2c>
    2808:	b	13c3010 <cos@plt+0x13c1230>
    280c:	vadd.i8	d16, d17, d18
    2810:	ldmdbvc	r9, {r1, r2, r3, r4, r6, r9, pc}^
    2814:			; <UNDEFINED> instruction: 0xf006200d
    2818:	blls	24086c <cos@plt+0x23ea8c>
    281c:	ldmvs	fp, {r0, r3, r5, fp, sp, lr}^
    2820:	stmdbls	r8, {r0, r1, r3, r5, r8, fp, sp}
    2824:	andeq	pc, r4, #-1073741824	; 0xc0000000
    2828:	svclt	0x000c60ca
    282c:	eorscs	r2, r7, #1610612739	; 0x60000003
    2830:	ssat	r6, #6, sl
    2834:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2838:			; <UNDEFINED> instruction: 0xf8d52123
    283c:			; <UNDEFINED> instruction: 0xf85a8000
    2840:	ldmvs	r3, {r0, r1, sp}^
    2844:	sbcsvs	r1, r0, r8, lsl sp
    2848:			; <UNDEFINED> instruction: 0xe6996019
    284c:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    2850:			; <UNDEFINED> instruction: 0xf8d52124
    2854:			; <UNDEFINED> instruction: 0xf85a8000
    2858:	ldmvs	r3, {r0, r1, sp}^
    285c:	sbcsvs	r1, r0, r8, lsl sp
    2860:	pkhbt	r6, sp, r9
    2864:	ldrcc	pc, [r4, #2271]!	; 0x8df
    2868:			; <UNDEFINED> instruction: 0xf8d5211c
    286c:			; <UNDEFINED> instruction: 0xf85a8000
    2870:	ldmvs	r3, {r0, r1, sp}^
    2874:	sbcsvs	r1, r0, r8, lsl sp
    2878:	pkhbt	r6, r1, r9
    287c:	ldrcc	pc, [ip, #2271]	; 0x8df
    2880:			; <UNDEFINED> instruction: 0xf85a211b
    2884:	ldmvs	r3, {r0, r1, sp}^
    2888:	sbcsvs	r1, r0, r8, lsl sp
    288c:			; <UNDEFINED> instruction: 0xe6776019
    2890:	strcc	pc, [r8, #2271]	; 0x8df
    2894:			; <UNDEFINED> instruction: 0xf85a211a
    2898:	ldmvs	r3, {r0, r1, sp}^
    289c:	sbcsvs	r1, r0, r8, lsl sp
    28a0:			; <UNDEFINED> instruction: 0xe66d6019
    28a4:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    28a8:			; <UNDEFINED> instruction: 0xf85a2119
    28ac:	ldmvs	r3, {r0, r1, sp}^
    28b0:	sbcsvs	r1, r0, r8, lsl sp
    28b4:			; <UNDEFINED> instruction: 0xe6636019
    28b8:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    28bc:			; <UNDEFINED> instruction: 0xf85a2116
    28c0:	ldmvs	r3, {r0, r1, sp}^
    28c4:	sbcsvs	r1, r0, r8, lsl sp
    28c8:			; <UNDEFINED> instruction: 0xe6596019
    28cc:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    28d0:	stmdavs	r9!, {r0, r3, r6, sp}
    28d4:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    28d8:	ldmdavs	r2, {r0, r1, r4, r6, r7, fp, sp, lr}
    28dc:	b	13c9350 <cos@plt+0x13c7570>
    28e0:			; <UNDEFINED> instruction: 0xf00508a3
    28e4:			; <UNDEFINED> instruction: 0xe64bff91
    28e8:	ldrbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    28ec:			; <UNDEFINED> instruction: 0xf8df2101
    28f0:			; <UNDEFINED> instruction: 0xf85a3554
    28f4:			; <UNDEFINED> instruction: 0xf85a2002
    28f8:	andsvs	r8, r1, r3
    28fc:			; <UNDEFINED> instruction: 0xf8dfe640
    2900:	tstcs	r1, r0, asr #10
    2904:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2908:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    290c:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2910:			; <UNDEFINED> instruction: 0xe6356011
    2914:	ldcne	8, cr15, [r0], {85}	; 0x55
    2918:			; <UNDEFINED> instruction: 0xf0052035
    291c:			; <UNDEFINED> instruction: 0xf8dfff75
    2920:			; <UNDEFINED> instruction: 0xf8553524
    2924:			; <UNDEFINED> instruction: 0xf85a2c10
    2928:	addsmi	r3, sl, #3
    292c:	rsbhi	pc, r4, #1
    2930:	strcc	pc, [ip, #-2271]	; 0xfffff721
    2934:			; <UNDEFINED> instruction: 0xf85a2200
    2938:	andsvs	r3, sl, r3
    293c:	stchi	8, cr15, [ip], {85}	; 0x55
    2940:			; <UNDEFINED> instruction: 0xf8dfe61e
    2944:	andcs	r3, r2, r8, lsl #10
    2948:	andsvs	r4, r8, fp, ror r4
    294c:			; <UNDEFINED> instruction: 0xf8b8f006
    2950:			; <UNDEFINED> instruction: 0xf001e616
    2954:	tstcs	r0, sp, lsl #30	; <UNPREDICTABLE>
    2958:			; <UNDEFINED> instruction: 0xf00a203e
    295c:			; <UNDEFINED> instruction: 0xe60ffb17
    2960:	stchi	8, cr15, [r4], {85}	; 0x55
    2964:			; <UNDEFINED> instruction: 0xff04f001
    2968:	subcs	r2, r0, r0, lsl #2
    296c:	blx	3be99e <cos@plt+0x3bcbbe>
    2970:			; <UNDEFINED> instruction: 0xf855e606
    2974:	andcs	r1, sl, r4, lsl #24
    2978:			; <UNDEFINED> instruction: 0xff62f005
    297c:			; <UNDEFINED> instruction: 0xf855e600
    2980:			; <UNDEFINED> instruction: 0xf8d88c08
    2984:	movwcc	r3, #4100	; 0x1004
    2988:	andcc	pc, r4, r8, asr #17
    298c:	strdcs	lr, [r8], -r8
    2990:			; <UNDEFINED> instruction: 0xf9e4f00f
    2994:	stccc	8, cr15, [r8], {85}	; 0x55
    2998:	strmi	r2, [r0], r2, lsl #4
    299c:	andcc	lr, r0, #192, 18	; 0x300000
    29a0:	smlattcs	r0, lr, r5, lr
    29a4:			; <UNDEFINED> instruction: 0xf005200a
    29a8:			; <UNDEFINED> instruction: 0xf04fff4b
    29ac:	strb	r0, [r7, #2048]!	; 0x800
    29b0:	stceq	8, cr15, [r4], {85}	; 0x55
    29b4:			; <UNDEFINED> instruction: 0xf8d02108
    29b8:			; <UNDEFINED> instruction: 0xf00f8004
    29bc:	andcs	pc, sl, r9, lsl sl	; <UNPREDICTABLE>
    29c0:			; <UNDEFINED> instruction: 0xf0054641
    29c4:	ldrb	pc, [fp, #3901]	; 0xf3d	; <UNPREDICTABLE>
    29c8:	andcs	r6, sl, r9, lsr #16
    29cc:			; <UNDEFINED> instruction: 0xff38f005
    29d0:			; <UNDEFINED> instruction: 0xf003e5d6
    29d4:			; <UNDEFINED> instruction: 0xf7fffa45
    29d8:	ldrb	pc, [r1, #2791]	; 0xae7	; <UNPREDICTABLE>
    29dc:	ldmdbvc	sl, {r0, r1, r3, r5, fp, sp, lr}
    29e0:	bcs	25ca4c <cos@plt+0x25ac6c>
    29e4:	cmnhi	r9, r1, asr #4	; <UNPREDICTABLE>
    29e8:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    29ec:			; <UNDEFINED> instruction: 0xf0064478
    29f0:	strb	pc, [r5, #3453]	; 0xd7d	; <UNPREDICTABLE>
    29f4:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    29f8:			; <UNDEFINED> instruction: 0xf8d3447b
    29fc:			; <UNDEFINED> instruction: 0xf1b88018
    2a00:	andsle	r0, r3, r0, lsl #30
    2a04:	movwls	r9, #36357	; 0x8e05
    2a08:	ldrtmi	r4, [r8], r3, asr #12
    2a0c:	strtmi	r4, [r5], -pc, lsr #12
    2a10:			; <UNDEFINED> instruction: 0x4620461c
    2a14:	stmdavs	r4!, {r3, r4, r8, sp}
    2a18:			; <UNDEFINED> instruction: 0xf9eaf00f
    2a1c:	orrsvs	r9, ip, r8, lsl #22
    2a20:	mvnsle	r2, r0, lsl #24
    2a24:	ldrtmi	r4, [sp], -ip, lsr #12
    2a28:	strls	r4, [r5], -r7, asr #12
    2a2c:			; <UNDEFINED> instruction: 0xf04f682b
    2a30:	ldmdavs	r8, {r0, fp}
    2a34:	blx	1bc0a3a <cos@plt+0x1bbec5a>
    2a38:	eorvs	r2, r8, r0, lsl #6
    2a3c:	ldr	r7, [pc, #323]	; 2b87 <cos@plt+0xda7>
    2a40:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    2a44:			; <UNDEFINED> instruction: 0xf8d3447b
    2a48:			; <UNDEFINED> instruction: 0xf1b88018
    2a4c:			; <UNDEFINED> instruction: 0xf43f0f00
    2a50:	mcrls	13, 0, sl, cr5, cr7, {4}
    2a54:	strbmi	r9, [r3], -r8, lsl #6
    2a58:			; <UNDEFINED> instruction: 0x462f46b8
    2a5c:	ldrmi	r4, [ip], -r5, lsr #12
    2a60:	tstcs	r8, r0, lsr #12
    2a64:			; <UNDEFINED> instruction: 0xf00f6824
    2a68:	blls	24117c <cos@plt+0x23f39c>
    2a6c:	stfcss	f6, [r0], {156}	; 0x9c
    2a70:			; <UNDEFINED> instruction: 0x4623d1f6
    2a74:	strtmi	r9, [ip], -r5, lsl #12
    2a78:			; <UNDEFINED> instruction: 0x4647463d
    2a7c:	ldrb	r4, [pc, #-1688]!	; 23ec <cos@plt+0x60c>
    2a80:	ldrdhi	pc, [r0], -r5
    2a84:	ldrdcc	pc, [r4], -r8
    2a88:			; <UNDEFINED> instruction: 0xf43f2b00
    2a8c:	ldmmi	r3!, {r0, r3, r4, r5, r6, r8, sl, fp, sp, pc}^
    2a90:	ldrdne	pc, [r0], -r8
    2a94:			; <UNDEFINED> instruction: 0xf0064478
    2a98:	ldrb	pc, [r1, #-3369]!	; 0xfffff2d7	; <UNPREDICTABLE>
    2a9c:			; <UNDEFINED> instruction: 0xf892682a
    2aa0:			; <UNDEFINED> instruction: 0xf1b88004
    2aa4:			; <UNDEFINED> instruction: 0xf0410f00
    2aa8:	movwcs	r8, #24867	; 0x6123
    2aac:	tstvc	r3, r4, lsl r0
    2ab0:			; <UNDEFINED> instruction: 0xf00f9208
    2ab4:	stmdavs	fp!, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}
    2ab8:	ldmdavs	fp, {r3, r9, fp, ip, pc}
    2abc:	stmib	r0, {r4, r7, sp, lr}^
    2ac0:	strmi	r3, [r0], r0, lsl #16
    2ac4:	blmi	ff57c03c <cos@plt+0xff57a25c>
    2ac8:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2acc:	ldmdavs	r2, {r0, r1, r4, r6, r7, fp, sp, lr}
    2ad0:	b	13c9544 <cos@plt+0x13c7764>
    2ad4:	ldrb	r0, [r3, #-2211]	; 0xfffff75d
    2ad8:			; <UNDEFINED> instruction: 0xf04f4ad0
    2adc:	stmdavs	fp!, {r1, r3, r9, sl, fp}
    2ae0:			; <UNDEFINED> instruction: 0xf85a2034
    2ae4:	ldmdavs	r9, {r1, pc}^
    2ae8:	ldrdcs	pc, [r0], -r8
    2aec:	ldrdcc	pc, [ip], -r8
    2af0:			; <UNDEFINED> instruction: 0x469c1a9a
    2af4:	bl	240c2c <cos@plt+0x23ee4c>
    2af8:	andgt	pc, ip, r8, asr #17
    2afc:	stmiaeq	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    2b00:	subsvs	r2, sl, r0, lsl #4
    2b04:	cdp2	0, 8, cr15, cr0, cr5, {0}
    2b08:			; <UNDEFINED> instruction: 0xf855e53a
    2b0c:			; <UNDEFINED> instruction: 0xf8553c10
    2b10:			; <UNDEFINED> instruction: 0xf8551c04
    2b14:	bvc	6a5b4c <cos@plt+0x6a3d6c>
    2b18:	addmi	r4, sl, #31457280	; 0x1e00000
    2b1c:	bvc	16f9b2c <cos@plt+0x16f7d4c>
    2b20:	sfmle	f4, 4, [r6, #-612]	; 0xfffffd9c
    2b24:	ldmdavs	r1!, {r1, r2, r3, r6, r7, fp, lr}
    2b28:			; <UNDEFINED> instruction: 0xf0064478
    2b2c:	bvc	cc1eb0 <cos@plt+0xcc00d0>
    2b30:	addsmi	r7, sl, #471040	; 0x73000
    2b34:	blmi	fee76b70 <cos@plt+0xfee74d90>
    2b38:			; <UNDEFINED> instruction: 0xf855210a
    2b3c:			; <UNDEFINED> instruction: 0xf85a2c04
    2b40:			; <UNDEFINED> instruction: 0xf8dcc003
    2b44:	strmi	r0, [r3], -ip
    2b48:	blne	240c5c <cos@plt+0x23ee7c>
    2b4c:	andcc	pc, ip, ip, asr #17
    2b50:	ldmdavs	r1!, {r1, r6, sp, lr}^
    2b54:			; <UNDEFINED> instruction: 0xf0052034
    2b58:	ldr	pc, [r1, #-3671]	; 0xfffff1a9
    2b5c:	ldmdb	r5, {r0, r1, r2, r3, r5, r7, r9, fp, lr}^
    2b60:			; <UNDEFINED> instruction: 0xf85a1301
    2b64:			; <UNDEFINED> instruction: 0xf8d22002
    2b68:	bl	332b70 <cos@plt+0x330d90>
    2b6c:	bl	303178 <cos@plt+0x301398>
    2b70:	addsmi	r0, r9, #201326594	; 0xc000002
    2b74:	msrhi	CPSR_sx, r1
    2b78:	stcne	8, cr6, [fp, #-832]	; 0xfffffcc0
    2b7c:	bne	ff0e73a4 <cos@plt+0xff0e55c4>
    2b80:	streq	lr, [ip], -r0, lsr #23
    2b84:	umaalvs	r1, fp, fp, r0
    2b88:	blx	fbebba <cos@plt+0xfbcdda>
    2b8c:	stmdavs	r9!, {r3, r9, fp, ip, pc}
    2b90:	pkhtbmi	r6, r4, r3, asr #17
    2b94:	bl	cac98 <cos@plt+0xc8eb8>
    2b98:	sbcsvs	r0, r3, ip, lsl #7
    2b9c:	bl	dcbf0 <cos@plt+0xdae10>
    2ba0:			; <UNDEFINED> instruction: 0xf00a0181
    2ba4:	bls	241378 <cos@plt+0x23f598>
    2ba8:	ldmvs	r0, {r0, r4, fp, sp, lr}^
    2bac:			; <UNDEFINED> instruction: 0xf00a4431
    2bb0:	strbt	pc, [r5], #2697	; 0xa89	; <UNPREDICTABLE>
    2bb4:	ldc2l	0, cr15, [ip, #4]
    2bb8:	blx	fe03ebe8 <cos@plt+0xfe03ce08>
    2bbc:			; <UNDEFINED> instruction: 0xf8554b97
    2bc0:			; <UNDEFINED> instruction: 0xf85a8c04
    2bc4:	ldmdavs	r1, {r0, r1, sp}
    2bc8:	bl	5cf1c <cos@plt+0x5b13c>
    2bcc:	andls	r0, r8, #136, 2	; 0x22
    2bd0:	andeq	pc, r8, #-1073741784	; 0xc0000028
    2bd4:	strmi	r4, [r8], -sl, lsl #5
    2bd8:	adcshi	pc, r8, r1
    2bdc:	bne	6d5668 <cos@plt+0x6d3888>
    2be0:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    2be4:	ldmib	r2, {r0, r3, r4, r7, ip}^
    2be8:			; <UNDEFINED> instruction: 0xf00a2300
    2bec:	blls	241698 <cos@plt+0x23f8b8>
    2bf0:	eorscs	r2, lr, r0, lsl #2
    2bf4:			; <UNDEFINED> instruction: 0xf00560de
    2bf8:	strb	pc, [r1], #3591	; 0xe07	; <UNPREDICTABLE>
    2bfc:	eorscs	r4, pc, r7, lsl #23
    2c00:	ldchi	8, cr15, [r4], {85}	; 0x55
    2c04:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2c08:	andls	r6, r8, #1114112	; 0x110000
    2c0c:	orreq	lr, r8, r1, lsl #22
    2c10:			; <UNDEFINED> instruction: 0xf9bcf00a
    2c14:			; <UNDEFINED> instruction: 0xf8559a08
    2c18:	ldmdavs	r3, {r3, sl, fp, ip}
    2c1c:	bl	dcf64 <cos@plt+0xdb184>
    2c20:			; <UNDEFINED> instruction: 0xf00a0181
    2c24:	strt	pc, [fp], #2639	; 0xa4f
    2c28:	stc2	0, cr15, [r2, #4]!
    2c2c:	blx	11bec5c <cos@plt+0x11bce7c>
    2c30:	blmi	1ebbed0 <cos@plt+0x1eba0f0>
    2c34:	stceq	8, cr15, [r4], {85}	; 0x55
    2c38:	eorgt	pc, ip, #14614528	; 0xdf0000
    2c3c:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2c40:	stmdavs	sl, {r2, r3, r4, r5, r6, r7, sl, lr}
    2c44:	stmiavs	r9, {r3, r8, ip, pc}^
    2c48:	addeq	lr, r0, r2, lsl #22
    2c4c:	ldrdcc	pc, [r4], -ip
    2c50:			; <UNDEFINED> instruction: 0xf8dc1a09
    2c54:	strmi	r2, [r6], -r0
    2c58:			; <UNDEFINED> instruction: 0xf00a1089
    2c5c:	blls	241628 <cos@plt+0x23f848>
    2c60:	subscs	r2, r0, r1, lsl #2
    2c64:			; <UNDEFINED> instruction: 0xf00560de
    2c68:	cdpls	13, 0, cr15, cr8, cr11, {7}
    2c6c:	strdcc	r6, [ip], -r0
    2c70:			; <UNDEFINED> instruction: 0xf00a60f0
    2c74:	ldmvs	r1!, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
    2c78:			; <UNDEFINED> instruction: 0xf04f6832
    2c7c:	strls	r0, [r8], -r6, lsl #24
    2c80:	stcvs	8, cr15, [r4], {85}	; 0x55
    2c84:	addeq	lr, r6, #2048	; 0x800
    2c88:	mvfeqs	f7, f2
    2c8c:	orreq	lr, r0, #1024	; 0x400
    2c90:	blls	20a110 <cos@plt+0x208330>
    2c94:	bl	fe99b014 <cos@plt+0xfe999234>
    2c98:			; <UNDEFINED> instruction: 0xf841030e
    2c9c:	addsne	ip, fp, r0, lsr #32
    2ca0:	strbt	r6, [sp], #-147	; 0xffffff6d
    2ca4:	tstcs	r6, sp, asr fp
    2ca8:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2cac:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    2cb0:	ldrsbvs	r6, [r9], -r0
    2cb4:	blmi	167be4c <cos@plt+0x167a06c>
    2cb8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2cbc:	ldmvs	r8, {r1, r2, r3, r4, r9, sl, lr}^
    2cc0:	ldmdavs	fp, {r3, r8, r9, ip, pc}
    2cc4:	smlabtls	r9, r1, sl, r1
    2cc8:	blx	fe7becf8 <cos@plt+0xfe7bcf18>
    2ccc:	stcne	8, cr15, [r8], {85}	; 0x55
    2cd0:	ldmdavs	r3!, {r1, r3, r5, fp, sp, lr}
    2cd4:	orreq	lr, r1, r3, lsl #22
    2cd8:	addeq	lr, r2, #3072	; 0xc00
    2cdc:	pkhbtmi	r4, r4, r1, lsl #5
    2ce0:	bl	1d0a8 <cos@plt+0x1b2c8>
    2ce4:	rscsvs	r0, r0, ip, lsl #1
    2ce8:	addshi	pc, sp, r1
    2cec:	bne	ff0ca940 <cos@plt+0xff0c8b60>
    2cf0:			; <UNDEFINED> instruction: 0xf842109b
    2cf4:			; <UNDEFINED> instruction: 0xf00a3c04
    2cf8:	ldmdavs	r2!, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
    2cfc:	stmdavs	r9!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}
    2d00:	strmi	r9, [r4], sl, lsl #4
    2d04:	bl	cae08 <cos@plt+0xc9028>
    2d08:	rscsvs	r0, r3, ip, lsl #7
    2d0c:	bl	e993c <cos@plt+0xe7b5c>
    2d10:			; <UNDEFINED> instruction: 0xf00a0181
    2d14:	blls	241208 <cos@plt+0x23f428>
    2d18:	ldmvs	r8, {r0, r3, r4, fp, sp, lr}^
    2d1c:	ldrmi	r9, [r9], #-2825	; 0xfffff4f7
    2d20:			; <UNDEFINED> instruction: 0xf9d0f00a
    2d24:	blmi	f7bddc <cos@plt+0xf79ffc>
    2d28:			; <UNDEFINED> instruction: 0xf85a2125
    2d2c:	ldmvs	r3, {r0, r1, sp}^
    2d30:	sbcsvs	r1, r0, r8, lsl sp
    2d34:	strt	r6, [r3], #-25	; 0xffffffe7
    2d38:	stchi	8, cr15, [r4], {85}	; 0x55
    2d3c:	bmi	dfbdc4 <cos@plt+0xdf9fe4>
    2d40:	blmi	128ad50 <cos@plt+0x1288f70>
    2d44:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2d48:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2d4c:	ldmdavs	r2, {r0, r1, r4, r6, r7, fp, sp, lr}
    2d50:	blx	10c97c4 <cos@plt+0x10c79e4>
    2d54:			; <UNDEFINED> instruction: 0xf005f800
    2d58:	ldr	pc, [r1], #-3415	; 0xfffff2a9
    2d5c:			; <UNDEFINED> instruction: 0xf85a4b44
    2d60:	str	r8, [sp], #-3
    2d64:			; <UNDEFINED> instruction: 0xf85a4b43
    2d68:	str	r8, [r9], #-3
    2d6c:	movwcs	lr, #6485	; 0x1955
    2d70:	bl	ff042fbc <cos@plt+0xff0411dc>
    2d74:	blcs	203b88 <cos@plt+0x201da8>
    2d78:	ldrbhi	pc, [ip, r0]!	; <UNPREDICTABLE>
    2d7c:	ldcne	8, cr15, [r4], {85}	; 0x55
    2d80:			; <UNDEFINED> instruction: 0xf0052034
    2d84:			; <UNDEFINED> instruction: 0xf855fd41
    2d88:			; <UNDEFINED> instruction: 0xf7ff8c0c
    2d8c:			; <UNDEFINED> instruction: 0xf855bbf9
    2d90:			; <UNDEFINED> instruction: 0xf7ff8c04
    2d94:	blmi	871d70 <cos@plt+0x86ff90>
    2d98:			; <UNDEFINED> instruction: 0xf85a6828
    2d9c:	ldmvs	r3, {r0, r1, sp}^
    2da0:	bne	fe6dcdf0 <cos@plt+0xfe6db010>
    2da4:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    2da8:			; <UNDEFINED> instruction: 0xf9eef7ff
    2dac:	ldmdbvc	sl, {r0, r1, r3, r5, fp, sp, lr}
    2db0:	vpmax.s8	d18, d1, d9
    2db4:	ldmdbvc	r9, {r0, pc}^
    2db8:			; <UNDEFINED> instruction: 0xf005200d
    2dbc:			; <UNDEFINED> instruction: 0xf7fffd41
    2dc0:	blmi	5b1d44 <cos@plt+0x5aff64>
    2dc4:	stmdane	r1, {r0, r2, r4, r6, r8, fp, sp, lr, pc}
    2dc8:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2dcc:	ldmvs	r3, {r0, r1, r3, r5, r8, fp, sp}^
    2dd0:	andeq	pc, r4, r3, lsl #2
    2dd4:	svclt	0x000c60d0
    2dd8:	eorscs	r2, sp, #60, 4	; 0xc0000003
    2ddc:			; <UNDEFINED> instruction: 0xf7ff601a
    2de0:	svclt	0x0000bbcf
    2de4:	andeq	r5, r2, r4, lsr #22
    2de8:	andeq	r0, r0, r0, lsl #3
    2dec:	andeq	r0, r0, r8, asr r1
    2df0:	strdeq	r5, [r2], -ip
    2df4:	andeq	r0, r0, r8, ror #3
    2df8:	andeq	r1, r1, lr, lsl #8
    2dfc:	andeq	r1, r1, r8, lsl #8
    2e00:	andeq	r1, r1, lr, asr #7
    2e04:			; <UNDEFINED> instruction: 0x000113b8
    2e08:	andeq	r2, r1, ip, ror r4
    2e0c:	andeq	r2, r1, ip, lsl #6
    2e10:	andeq	r0, r0, r0, ror #4
    2e14:	strdeq	r1, [r1], -r2
    2e18:	andeq	r0, r0, r4, ror #4
    2e1c:	muleq	r0, r4, r1
    2e20:	andeq	r2, r1, r2, lsl #4
    2e24:	ldrdeq	r1, [r1], -sl
    2e28:			; <UNDEFINED> instruction: 0x000121b8
    2e2c:	muleq	r1, lr, r0
    2e30:	andeq	r5, r2, sl, lsr #14
    2e34:	andeq	r1, r1, ip, lsl r0
    2e38:	andeq	r0, r1, r2, lsr #30
    2e3c:	muleq	r0, r8, r1
    2e40:	andeq	r0, r0, r8, ror #4
    2e44:	andeq	r0, r0, r4, lsl #5
    2e48:	andeq	r0, r0, ip, ror #4
    2e4c:	andeq	r5, r2, ip, ror #16
    2e50:	andeq	r0, r1, r0, ror ip
    2e54:			; <UNDEFINED> instruction: 0x000257bc
    2e58:	andeq	r5, r2, r0, ror r7
    2e5c:			; <UNDEFINED> instruction: 0x00010bb4
    2e60:	ldrdeq	r0, [r1], -r8
    2e64:	ldrdeq	r5, [r2], -r2
    2e68:	andeq	r5, r2, r4, ror r5
    2e6c:	andeq	r0, r0, r4, asr r1
    2e70:	andeq	r0, r0, r4, asr #4
    2e74:	andeq	r0, r0, ip, ror r2
    2e78:	stclcc	8, cr15, [r4], {223}	; 0xdf
    2e7c:			; <UNDEFINED> instruction: 0xf85a6829
    2e80:	stmdbcs	fp!, {r0, r1, sp}
    2e84:			; <UNDEFINED> instruction: 0xf10368d3
    2e88:	sbcsvs	r0, r0, r4
    2e8c:	eorscs	fp, sl, #12, 30	; 0x30
    2e90:	andsvs	r2, sl, fp, lsr r2
    2e94:	bllt	1d40e98 <cos@plt+0x1d3f0b8>
    2e98:	stccc	8, cr15, [r4], #892	; 0x37c
    2e9c:	stmdane	r1, {r0, r2, r4, r6, r8, fp, sp, lr, pc}
    2ea0:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2ea4:	ldmvs	r3, {r0, r1, r3, r5, r8, fp, sp}^
    2ea8:	andeq	pc, r4, r3, lsl #2
    2eac:	svclt	0x000c60d0
    2eb0:	eorscs	r2, r9, #56, 4	; 0x80000003
    2eb4:			; <UNDEFINED> instruction: 0xf7ff601a
    2eb8:			; <UNDEFINED> instruction: 0xf855bb63
    2ebc:			; <UNDEFINED> instruction: 0xf1033c08
    2ec0:			; <UNDEFINED> instruction: 0xf7ff0801
    2ec4:			; <UNDEFINED> instruction: 0xf8dfbb5d
    2ec8:	andcs	r3, r1, ip, ror ip
    2ecc:	andsvs	r4, r8, fp, ror r4
    2ed0:	ldc2l	0, cr15, [r6, #20]!
    2ed4:	bllt	1540ed8 <cos@plt+0x153f0f8>
    2ed8:	stclcc	8, cr15, [r4], #-892	; 0xfffffc84
    2edc:			; <UNDEFINED> instruction: 0xf85a2042
    2ee0:	ldmvs	r3, {r0, r1, sp}^
    2ee4:	ldcne	8, cr6, [r9, #-72]	; 0xffffffb8
    2ee8:	b	13c995c <cos@plt+0x13c7b7c>
    2eec:			; <UNDEFINED> instruction: 0xf00a08a3
    2ef0:	smlatbcs	r0, r5, r8, pc	; <UNPREDICTABLE>
    2ef4:			; <UNDEFINED> instruction: 0xf005203e
    2ef8:			; <UNDEFINED> instruction: 0xf7fffc87
    2efc:	ldmdb	r5, {r0, r6, r8, r9, fp, ip, sp, pc}^
    2f00:	ldrmi	r3, [r0], r1, lsl #4
    2f04:	tstlt	r3, r3, lsl r0
    2f08:	movwcc	r8, #6363	; 0x18db
    2f0c:			; <UNDEFINED> instruction: 0xf8dfb21b
    2f10:	sbcshi	r1, r3, r8, lsr ip
    2f14:	andcc	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    2f18:	sbcsvs	r6, r3, fp, lsl r8
    2f1c:	bllt	c40f20 <cos@plt+0xc3f140>
    2f20:	stcne	8, cr15, [r8], {85}	; 0x55
    2f24:			; <UNDEFINED> instruction: 0xf8552051
    2f28:			; <UNDEFINED> instruction: 0xf0058c04
    2f2c:			; <UNDEFINED> instruction: 0xf8d5fc6d
    2f30:			; <UNDEFINED> instruction: 0xf1bcc000
    2f34:			; <UNDEFINED> instruction: 0xf0000f00
    2f38:			; <UNDEFINED> instruction: 0xf8df878a
    2f3c:			; <UNDEFINED> instruction: 0xf9bc2c04
    2f40:			; <UNDEFINED> instruction: 0xf85a3006
    2f44:	movwcc	r1, #4098	; 0x1002
    2f48:	ldcne	8, cr6, [r0, #-808]	; 0xfffffcd8
    2f4c:	andsvs	r6, r3, r8, asr #1
    2f50:	blcc	ffe412d4 <cos@plt+0xffe3f4f4>
    2f54:	blne	ffe412d8 <cos@plt+0xffe3f4f8>
    2f58:	stceq	8, cr15, [r8], {85}	; 0x55
    2f5c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2f60:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    2f64:	ldmdavs	r2, {r8, r9, ip}
    2f68:	andgt	pc, r0, sp, asr #17
    2f6c:			; <UNDEFINED> instruction: 0xf9e0f010
    2f70:	bllt	1c0f74 <cos@plt+0x1bf194>
    2f74:	blcc	ff2412f8 <cos@plt+0xff23f518>
    2f78:	tstcs	r0, sp, lsl r2
    2f7c:			; <UNDEFINED> instruction: 0xf85a2041
    2f80:			; <UNDEFINED> instruction: 0xf8dee003
    2f84:			; <UNDEFINED> instruction: 0xf103300c
    2f88:			; <UNDEFINED> instruction: 0xf8ce0c04
    2f8c:	andsvs	ip, sl, ip
    2f90:			; <UNDEFINED> instruction: 0xfffcf009
    2f94:	blt	ffd40f98 <cos@plt+0xffd3f1b8>
    2f98:	blcc	fe94131c <cos@plt+0xfe93f53c>
    2f9c:			; <UNDEFINED> instruction: 0xf85a2043
    2fa0:	ldmvs	r3, {r0, r1, sp}^
    2fa4:	ldcne	8, cr6, [r9, #-72]	; 0xffffffb8
    2fa8:	b	13c9a1c <cos@plt+0x13c7c3c>
    2fac:			; <UNDEFINED> instruction: 0xf00a08a3
    2fb0:	tstcs	r0, r5, asr #16	; <UNPREDICTABLE>
    2fb4:			; <UNDEFINED> instruction: 0xf005203e
    2fb8:			; <UNDEFINED> instruction: 0xf7fffc27
    2fbc:			; <UNDEFINED> instruction: 0xf04fbae1
    2fc0:			; <UNDEFINED> instruction: 0xf7ff0801
    2fc4:	ldrdcs	fp, [r0, -sp]
    2fc8:			; <UNDEFINED> instruction: 0xf009203e
    2fcc:			; <UNDEFINED> instruction: 0xf7ffffdf
    2fd0:			; <UNDEFINED> instruction: 0xf8dfbad7
    2fd4:	tstcs	sp, ip, ror #22
    2fd8:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2fdc:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    2fe0:	ldrsbvs	r6, [r9], -r0
    2fe4:			; <UNDEFINED> instruction: 0xf806f00a
    2fe8:	blt	ff2c0fec <cos@plt+0xff2bf20c>
    2fec:	blcc	1941370 <cos@plt+0x193f590>
    2ff0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2ff4:			; <UNDEFINED> instruction: 0xf0402b00
    2ff8:			; <UNDEFINED> instruction: 0xf8df8710
    2ffc:	subcs	r3, lr, r4, asr #22
    3000:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3004:	stmdavs	fp, {r1, r3, r6, r7, fp, sp, lr}
    3008:	stfeqd	f7, [r4], {2}
    300c:	andgt	pc, ip, r1, asr #17
    3010:			; <UNDEFINED> instruction: 0x60101ad3
    3014:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    3018:	blt	fecc101c <cos@plt+0xfecbf23c>
    301c:	blcc	e413a0 <cos@plt+0xe3f5c0>
    3020:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3024:			; <UNDEFINED> instruction: 0xf43f2b03
    3028:			; <UNDEFINED> instruction: 0xf8dfaaab
    302c:	ldrbtmi	r0, [r8], #-2864	; 0xfffff4d0
    3030:	blx	173f050 <cos@plt+0x173d270>
    3034:	blt	fe941038 <cos@plt+0xfe93f258>
    3038:	blcc	9413bc <cos@plt+0x93f5dc>
    303c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3040:			; <UNDEFINED> instruction: 0xf0402b00
    3044:			; <UNDEFINED> instruction: 0xf8df8733
    3048:	strdcs	r3, [pc], #-168	; <UNPREDICTABLE>
    304c:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3050:	stmdavs	fp, {r1, r3, r6, r7, fp, sp, lr}
    3054:	stfeqd	f7, [r4], {2}
    3058:	andgt	pc, ip, r1, asr #17
    305c:			; <UNDEFINED> instruction: 0x60101ad3
    3060:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    3064:	blt	fe341068 <cos@plt+0xfe33f288>
    3068:	bcc	ff5413ec <cos@plt+0xff53f60c>
    306c:			; <UNDEFINED> instruction: 0xf85a2148
    3070:	ldmvs	r3, {r0, r1, sp}^
    3074:	sbcsvs	r1, r0, r8, lsl sp
    3078:			; <UNDEFINED> instruction: 0xf7ff6019
    307c:			; <UNDEFINED> instruction: 0xf8dfba81
    3080:	andscs	r3, sp, #192, 20	; 0xc0000
    3084:	subcs	r2, r2, r0, lsl #2
    3088:	and	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    308c:	ldrdcc	pc, [ip], -lr
    3090:	stfeqd	f7, [r4], {3}
    3094:	andgt	pc, ip, lr, asr #17
    3098:			; <UNDEFINED> instruction: 0xf009601a
    309c:			; <UNDEFINED> instruction: 0xf7ffff77
    30a0:			; <UNDEFINED> instruction: 0xf8dfba6f
    30a4:	stmdavs	r9!, {r2, r3, r4, r7, r9, fp, ip, sp}
    30a8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    30ac:	movwls	r6, #34842	; 0x881a
    30b0:	bl	9d424 <cos@plt+0x9b644>
    30b4:			; <UNDEFINED> instruction: 0xf1a30081
    30b8:	strmi	r0, [r6], -r8, lsl #24
    30bc:			; <UNDEFINED> instruction: 0xf0004560
    30c0:	stmdbls	r8, {r4, r6, r7, r9, sl, pc}
    30c4:	sbcvs	r1, sl, sl, lsl sp
    30c8:	andsvs	r2, sl, fp, asr #4
    30cc:	stccc	8, cr15, [r4], {85}	; 0x55
    30d0:			; <UNDEFINED> instruction: 0xf47f2b00
    30d4:	stmdals	r8, {r0, r2, r4, r6, r9, fp, sp, pc}
    30d8:	stmiavs	r3, {r2, r3, r4, r9, sp}^
    30dc:	sbcvs	r1, r1, r9, lsl sp
    30e0:			; <UNDEFINED> instruction: 0xf7ff601a
    30e4:			; <UNDEFINED> instruction: 0xf8dfba4d
    30e8:	tstcs	sp, r8, asr sl
    30ec:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    30f0:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    30f4:	ldrsbvs	r6, [r9], -r0
    30f8:			; <UNDEFINED> instruction: 0xff7cf009
    30fc:	blt	1041100 <cos@plt+0x103f320>
    3100:	blx	dbf10e <cos@plt+0xdbd32e>
    3104:	bcc	1741488 <cos@plt+0x173f6a8>
    3108:	stc	8, cr15, [ip], {85}	; 0x55
    310c:			; <UNDEFINED> instruction: 0xf8df2003
    3110:	ldrbtmi	r1, [fp], #-2608	; 0xfffff5d0
    3114:	bcs	1441498 <cos@plt+0x143f6b8>
    3118:	vmlseq.f16	s28, s1, s6	; <UNPREDICTABLE>
    311c:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    3120:	stcgt	8, cr15, [r4], {85}	; 0x55
    3124:			; <UNDEFINED> instruction: 0xf85a9108
    3128:	stmdbgt	pc, {r1, sp, lr}	; <UNPREDICTABLE>
    312c:	stm	r6, {r1, r2, r4, r5, fp, sp, lr}
    3130:			; <UNDEFINED> instruction: 0xf8ae000f
    3134:			; <UNDEFINED> instruction: 0xf1bcc00c
    3138:			; <UNDEFINED> instruction: 0xf0400f00
    313c:			; <UNDEFINED> instruction: 0xf8ce8679
    3140:	vst4.8	{d28-d31}, [pc :64], r0
    3144:			; <UNDEFINED> instruction: 0xf00e6000
    3148:			; <UNDEFINED> instruction: 0xf8dffe09
    314c:			; <UNDEFINED> instruction: 0xf8553a20
    3150:	ldrbtmi	ip, [fp], #-3084	; 0xfffff3f4
    3154:	ldmibvs	fp, {r3, r9, fp, ip, pc}
    3158:			; <UNDEFINED> instruction: 0xf500930a
    315c:	andsvs	r6, r0, r0, lsl #2
    3160:			; <UNDEFINED> instruction: 0xf50060d0
    3164:	ldrshvs	r6, [r1], #-8
    3168:			; <UNDEFINED> instruction: 0xf8dc6090
    316c:	blcs	7174 <cos@plt+0x5394>
    3170:	bge	1c0274 <cos@plt+0x1be494>
    3174:	ldmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3178:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    317c:	eorhi	pc, r0, sp, asr #17
    3180:	strls	r4, [r9], #-1672	; 0xfffff978
    3184:	ldmdavs	r2, {r2, r3, r4, r9, sl, lr}
    3188:	and	r9, r1, fp, lsl #4
    318c:	tstlt	ip, #36, 16	; 0x240000
    3190:			; <UNDEFINED> instruction: 0x3004f9b4
    3194:	mvnsle	r2, sl, lsl #22
    3198:	blcs	29dcc <cos@plt+0x27fec>
    319c:			; <UNDEFINED> instruction: 0x461ed0f6
    31a0:	ldmdavs	r6!, {r1, sp, lr, pc}
    31a4:	rscsle	r2, r1, r0, lsl #28
    31a8:			; <UNDEFINED> instruction: 0x46416873
    31ac:			; <UNDEFINED> instruction: 0xf7fe6818
    31b0:	stmdacs	r0, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    31b4:	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    31b8:	rscsle	r2, r2, r0, lsl #22
    31bc:			; <UNDEFINED> instruction: 0x1006f9b4
    31c0:			; <UNDEFINED> instruction: 0x2006f9b3
    31c4:			; <UNDEFINED> instruction: 0xf000428a
    31c8:	ldmdavs	fp, {r0, r1, r2, r4, r8, sl, pc}
    31cc:	mvnsle	r2, r0, lsl #22
    31d0:			; <UNDEFINED> instruction: 0x3004f9b4
    31d4:	rscle	r2, r4, sl, lsl #22
    31d8:	strhi	lr, [r8], #-2525	; 0xfffff623
    31dc:			; <UNDEFINED> instruction: 0xf8df9e05
    31e0:	strls	r3, [r9], #-2452	; 0xfffff66c
    31e4:	ldrbtmi	r9, [fp], #-3082	; 0xfffff3f6
    31e8:	strtmi	r9, [r0], -r8, lsl #6
    31ec:	stmdavs	r4!, {r3, r4, r8, sp}
    31f0:	ldc2l	0, cr15, [lr, #56]!	; 0x38
    31f4:	orrsvs	r9, ip, r8, lsl #22
    31f8:	mvnsle	r2, r0, lsl #24
    31fc:	strls	r9, [r5], -r9, lsl #24
    3200:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3204:	stccc	8, cr15, [r4], {85}	; 0x55
    3208:	movwls	r2, #32784	; 0x8010
    320c:	stc2	0, cr15, [r6, #56]!	; 0x38
    3210:	strmi	r2, [r3], -r5, lsl #2
    3214:			; <UNDEFINED> instruction: 0x461e2053
    3218:	blx	4bf236 <cos@plt+0x4bd456>
    321c:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3220:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3224:	stm	r6, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    3228:	ldrtmi	r0, [r0], -pc
    322c:			; <UNDEFINED> instruction: 0xf1069e08
    3230:			; <UNDEFINED> instruction: 0xf0050108
    3234:			; <UNDEFINED> instruction: 0xf8dffad7
    3238:	rsbsvs	r3, r0, r0, asr #18
    323c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3240:	blcs	1d2b4 <cos@plt+0x1b4d4>
    3244:	ldrthi	pc, [r8], -r0, asr #32	; <UNPREDICTABLE>
    3248:	cdp2	0, 0, cr15, cr10, cr2, {0}
    324c:	mcr2	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3250:	ldmiblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3254:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3258:			; <UNDEFINED> instruction: 0xf85a2117
    325c:	ldmvs	r3, {r0, r1, sp}^
    3260:	sbcsvs	r1, r0, r8, lsl sp
    3264:			; <UNDEFINED> instruction: 0xf7ff6019
    3268:			; <UNDEFINED> instruction: 0xf8dfb98b
    326c:			; <UNDEFINED> instruction: 0x211838d4
    3270:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3274:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    3278:	ldrsbvs	r6, [r9], -r0
    327c:	stmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3280:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3284:			; <UNDEFINED> instruction: 0xf8df2002
    3288:			; <UNDEFINED> instruction: 0xf85a38f4
    328c:			; <UNDEFINED> instruction: 0xf85a2002
    3290:	ldmvs	r3, {r0, r1, ip}^
    3294:	bne	fe6dd2e4 <cos@plt+0xfe6db504>
    3298:			; <UNDEFINED> instruction: 0xf800fa43
    329c:	blx	fed3f2b8 <cos@plt+0xfed3d4d8>
    32a0:	stmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32a4:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    32a8:			; <UNDEFINED> instruction: 0xf85a2201
    32ac:	andsvs	r3, sl, r3
    32b0:	stmdblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32b4:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    32b8:	stceq	0, cr15, [sl], {79}	; 0x4f
    32bc:	stmia	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    32c0:	streq	pc, [r3], -pc, rrx
    32c4:			; <UNDEFINED> instruction: 0xf85a2034
    32c8:	ldmvs	sl, {r0, r1, ip, sp}^
    32cc:			; <UNDEFINED> instruction: 0x46134619
    32d0:	blgt	2413e4 <cos@plt+0x23f604>
    32d4:	subsvs	r6, r6, fp, asr #1
    32d8:	andne	pc, lr, sl, asr r8	; <UNPREDICTABLE>
    32dc:	blx	fe53f2f8 <cos@plt+0xfe53d518>
    32e0:	stmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32e4:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    32e8:			; <UNDEFINED> instruction: 0xf06f2002
    32ec:			; <UNDEFINED> instruction: 0xf85a0603
    32f0:			; <UNDEFINED> instruction: 0xf0051003
    32f4:			; <UNDEFINED> instruction: 0xf8dffa89
    32f8:			; <UNDEFINED> instruction: 0xf8df3848
    32fc:			; <UNDEFINED> instruction: 0xf04fe888
    3300:	eorscs	r0, r4, sl, lsl #24
    3304:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3308:			; <UNDEFINED> instruction: 0x461968da
    330c:			; <UNDEFINED> instruction: 0xf8434613
    3310:	sbcvs	ip, fp, r8, lsl #22
    3314:			; <UNDEFINED> instruction: 0xf85a6056
    3318:			; <UNDEFINED> instruction: 0xf005100e
    331c:			; <UNDEFINED> instruction: 0xf7fffa75
    3320:			; <UNDEFINED> instruction: 0xf8dfb92f
    3324:			; <UNDEFINED> instruction: 0xf04f381c
    3328:			; <UNDEFINED> instruction: 0xf8df0c0a
    332c:			; <UNDEFINED> instruction: 0xf06fe858
    3330:	eorscs	r0, r4, r4, lsl #12
    3334:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3338:			; <UNDEFINED> instruction: 0x461968da
    333c:			; <UNDEFINED> instruction: 0xf8434613
    3340:	sbcvs	ip, fp, r8, lsl #22
    3344:			; <UNDEFINED> instruction: 0xf85a6056
    3348:			; <UNDEFINED> instruction: 0xf005100e
    334c:			; <UNDEFINED> instruction: 0xf7fffa5d
    3350:			; <UNDEFINED> instruction: 0xf8dfb917
    3354:			; <UNDEFINED> instruction: 0xf04f37ec
    3358:			; <UNDEFINED> instruction: 0xf8d50e0a
    335c:	eorscs	r8, r4, r0
    3360:	andgt	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3364:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3368:	ldrdne	pc, [ip], -ip
    336c:			; <UNDEFINED> instruction: 0xf842460a
    3370:			; <UNDEFINED> instruction: 0xf8cceb08
    3374:	andcs	r2, r0, #12
    3378:			; <UNDEFINED> instruction: 0xf85a604a
    337c:			; <UNDEFINED> instruction: 0xf0051003
    3380:			; <UNDEFINED> instruction: 0xf8dffa43
    3384:	andcs	r3, r0, #252, 14	; 0x3f00000
    3388:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    338c:			; <UNDEFINED> instruction: 0xf7ff601a
    3390:			; <UNDEFINED> instruction: 0xf8dfb8f7
    3394:	andcs	r2, r2, ip, lsr #15
    3398:	ubfxcc	pc, pc, #17, #1
    339c:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    33a0:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    33a4:	ldmvs	r3, {r1, r2, r4, r9, sl, lr}^
    33a8:	bne	fe6dd3f8 <cos@plt+0xfe6db618>
    33ac:			; <UNDEFINED> instruction: 0xf800fa43
    33b0:	blx	abf3cc <cos@plt+0xabd5ec>
    33b4:	strdcs	r6, [sl], -r1
    33b8:			; <UNDEFINED> instruction: 0x37c8f8df
    33bc:			; <UNDEFINED> instruction: 0xf842460a
    33c0:	eorscs	r0, r4, r8, lsl #22
    33c4:	andcs	r6, r0, #242	; 0xf2
    33c8:			; <UNDEFINED> instruction: 0xf85a604a
    33cc:			; <UNDEFINED> instruction: 0xf0051003
    33d0:			; <UNDEFINED> instruction: 0xf8dffa1b
    33d4:	andcs	r3, r0, #172, 14	; 0x2b00000
    33d8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    33dc:			; <UNDEFINED> instruction: 0xf7ff601a
    33e0:			; <UNDEFINED> instruction: 0xf8dfb8cf
    33e4:	cmpcs	r2, ip, asr r7
    33e8:	stchi	8, cr15, [r4], {85}	; 0x55
    33ec:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    33f0:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    33f4:	ldrsbvs	r6, [r9], -r0
    33f8:	stmialt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33fc:			; <UNDEFINED> instruction: 0x3740f8df
    3400:			; <UNDEFINED> instruction: 0xf85a2053
    3404:	stmiavs	sl, {r0, r1, ip}^
    3408:			; <UNDEFINED> instruction: 0xf102680b
    340c:			; <UNDEFINED> instruction: 0xf8c10c04
    3410:	bne	ff4f3448 <cos@plt+0xff4f1668>
    3414:	b	13db45c <cos@plt+0x13d967c>
    3418:			; <UNDEFINED> instruction: 0xf7ff08a3
    341c:			; <UNDEFINED> instruction: 0xf8dfb8b1
    3420:	cmpcs	ip, r0, lsr #14
    3424:	stchi	8, cr15, [r4], {85}	; 0x55
    3428:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    342c:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    3430:	ldrsbvs	r6, [r9], -r0
    3434:	stmialt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3438:			; <UNDEFINED> instruction: 0x3704f8df
    343c:			; <UNDEFINED> instruction: 0xf85a204d
    3440:	stmiavs	sl, {r0, r1, ip}^
    3444:			; <UNDEFINED> instruction: 0xf102680b
    3448:			; <UNDEFINED> instruction: 0xf8c10c04
    344c:	bne	ff4f3484 <cos@plt+0xff4f16a4>
    3450:	b	13db498 <cos@plt+0x13d96b8>
    3454:			; <UNDEFINED> instruction: 0xf7ff08a3
    3458:			; <UNDEFINED> instruction: 0xf8dfb893
    345c:	stmdavs	fp!, {r2, r5, r6, r7, r9, sl, sp}
    3460:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3464:	ldmvs	r1, {r4, fp, sp, lr}^
    3468:	addeq	lr, r3, #0, 22
    346c:	stmdbcc	r8, {r3, r9, ip, pc}
    3470:	addmi	r4, sl, #6291456	; 0x600000
    3474:	stmge	r4, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    3478:	eorne	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    347c:			; <UNDEFINED> instruction: 0xf0002949
    3480:	stmdbcs	r9, {r1, r5, r8, sl, pc}
    3484:	ldmdage	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    3488:	movwls	r2, #40976	; 0xa010
    348c:	stc2l	0, cr15, [r6], #-56	; 0xffffffc8
    3490:			; <UNDEFINED> instruction: 0xf04f9b08
    3494:	ldmdavs	r9, {r1, sl, fp}^
    3498:	andgt	pc, r0, r0, lsr #17
    349c:	andls	r6, r9, r1, asr #32
    34a0:	blx	fbf4c4 <cos@plt+0xfbd6e4>
    34a4:	tstcs	r7, sl, lsl #22
    34a8:	eorne	pc, r3, r6, asr #16
    34ac:	andcc	lr, r8, #3620864	; 0x374000
    34b0:			; <UNDEFINED> instruction: 0xf7ff605a
    34b4:			; <UNDEFINED> instruction: 0xf8dfb865
    34b8:	ldrsbtcs	r3, [r4], -r0
    34bc:	stchi	8, cr15, [ip], {85}	; 0x55
    34c0:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    34c4:			; <UNDEFINED> instruction: 0xf9a0f005
    34c8:	ldmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34cc:			; <UNDEFINED> instruction: 0x3670f8df
    34d0:	stccs	8, cr15, [r4], {85}	; 0x55
    34d4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    34d8:			; <UNDEFINED> instruction: 0x461e68d9
    34dc:			; <UNDEFINED> instruction: 0xf1a1681b
    34e0:	bl	c3508 <cos@plt+0xc1728>
    34e4:	addmi	r0, r3, #134217730	; 0x8000002
    34e8:	stmdage	sl, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    34ec:	stccc	8, cr15, [r8], {81}	; 0x51
    34f0:			; <UNDEFINED> instruction: 0xf0002b49
    34f4:	blcs	2648ac <cos@plt+0x262acc>
    34f8:	stmdage	r2, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    34fc:			; <UNDEFINED> instruction: 0xf00e2010
    3500:	ldmvs	r3!, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}^
    3504:			; <UNDEFINED> instruction: 0xf8532202
    3508:	andhi	r3, r2, r4, lsl #24
    350c:	andls	r6, r8, r3, asr #32
    3510:	blx	d3f534 <cos@plt+0xd3d754>
    3514:	andcs	r6, r7, #15925248	; 0xf30000
    3518:	stmdb	r3, {r3, r8, fp, ip, pc}^
    351c:			; <UNDEFINED> instruction: 0xf7ff2102
    3520:			; <UNDEFINED> instruction: 0xf8dfb82f
    3524:	andcs	r3, ip, r8, ror #12
    3528:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    352c:			; <UNDEFINED> instruction: 0xf96cf005
    3530:	stmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3534:			; <UNDEFINED> instruction: 0xf8556828
    3538:			; <UNDEFINED> instruction: 0xf7fe8c08
    353c:	stmdavs	r8!, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    3540:	mrc2	7, 0, pc, cr6, cr14, {7}
    3544:	ldmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3548:			; <UNDEFINED> instruction: 0x3644f8df
    354c:			; <UNDEFINED> instruction: 0xf85a2034
    3550:			; <UNDEFINED> instruction: 0xf0051003
    3554:			; <UNDEFINED> instruction: 0xf7fff959
    3558:			; <UNDEFINED> instruction: 0xf8dfb813
    355c:	teqcs	r2, r4, ror #11
    3560:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3564:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    3568:	ldrsbvs	r6, [r9], -r0
    356c:	stmdalt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3570:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    3574:			; <UNDEFINED> instruction: 0xf85a2131
    3578:	ldmvs	r3, {r0, r1, sp}^
    357c:	sbcsvs	r1, r0, r8, lsl sp
    3580:			; <UNDEFINED> instruction: 0xf7fe6019
    3584:			; <UNDEFINED> instruction: 0xf8dfbffd
    3588:	teqcs	r0, r8	; <illegal shifter operand>
    358c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3590:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    3594:	ldrsbvs	r6, [r9], -r0
    3598:	svclt	0x00f2f7fe
    359c:	strcc	pc, [r0, #2271]!	; 0x8df
    35a0:			; <UNDEFINED> instruction: 0xf85a212f
    35a4:	ldmvs	r3, {r0, r1, sp}^
    35a8:	sbcsvs	r1, r0, r8, lsl sp
    35ac:			; <UNDEFINED> instruction: 0xf7fe6019
    35b0:			; <UNDEFINED> instruction: 0xf8dfbfe7
    35b4:	smlawbcs	lr, ip, r5, r3
    35b8:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    35bc:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    35c0:	ldrsbvs	r6, [r9], -r0
    35c4:	svclt	0x00dcf7fe
    35c8:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    35cc:			; <UNDEFINED> instruction: 0xf85a212d
    35d0:	ldmvs	r3, {r0, r1, sp}^
    35d4:	sbcsvs	r1, r0, r8, lsl sp
    35d8:			; <UNDEFINED> instruction: 0xf7fe6019
    35dc:			; <UNDEFINED> instruction: 0xf8dfbfd1
    35e0:			; <UNDEFINED> instruction: 0x212c3560
    35e4:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    35e8:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    35ec:	ldrsbvs	r6, [r9], -r0
    35f0:	svclt	0x00c6f7fe
    35f4:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    35f8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    35fc:			; <UNDEFINED> instruction: 0x461e68d9
    3600:	stceq	8, cr15, [r4], {81}	; 0x51
    3604:			; <UNDEFINED> instruction: 0xf0402800
    3608:	movwcs	r8, #4876	; 0x130c
    360c:	stccc	8, cr15, [r4], {65}	; 0x41
    3610:	svclt	0x00b6f7fe
    3614:	stchi	8, cr15, [r4], {85}	; 0x55
    3618:	svclt	0x00b2f7fe
    361c:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    3620:			; <UNDEFINED> instruction: 0xf8d52100
    3624:			; <UNDEFINED> instruction: 0xf85a8000
    3628:	ldmvs	r3, {r0, r1, sp}^
    362c:	sbcsvs	r1, r0, r8, lsl sp
    3630:			; <UNDEFINED> instruction: 0xf7fe6019
    3634:			; <UNDEFINED> instruction: 0xf855bfa5
    3638:	stmdbcs	r1, {r2, sl, fp, ip}
    363c:	eorcs	sp, r2, r2, lsl #26
    3640:			; <UNDEFINED> instruction: 0xf8fef005
    3644:	ldceq	8, cr15, [r0], {85}	; 0x55
    3648:	stc2l	7, cr15, [r4, #1016]	; 0x3f8
    364c:	ldccc	8, cr15, [r0], {85}	; 0x55
    3650:	bcs	261ac0 <cos@plt+0x25fce0>
    3654:	movwhi	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    3658:	andscs	r7, r3, r9, asr r9
    365c:			; <UNDEFINED> instruction: 0xf8f0f005
    3660:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3664:			; <UNDEFINED> instruction: 0xf8552100
    3668:			; <UNDEFINED> instruction: 0xf85a8c0c
    366c:	ldmvs	r3, {r0, r1, sp}^
    3670:	sbcsvs	r1, r0, r8, lsl sp
    3674:			; <UNDEFINED> instruction: 0xf7fe6019
    3678:	stmdavs	r8!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, pc}
    367c:	stc2	7, cr15, [r4, #1016]	; 0x3f8
    3680:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3684:			; <UNDEFINED> instruction: 0xf85a682b
    3688:	ldmdbvc	r9, {r1}
    368c:	stmdbcs	r9, {r1, r6, r7, fp, sp, lr}
    3690:	stmdavs	r0, {r3, ip, pc}
    3694:	andeq	lr, r0, #165888	; 0x28800
    3698:	stmiaeq	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    369c:	movwhi	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    36a0:	andcs	r7, lr, r9, asr r9
    36a4:			; <UNDEFINED> instruction: 0xf8ccf005
    36a8:	andcs	r9, r0, #8, 16	; 0x80000
    36ac:	ldcne	8, cr6, [r9, #-780]	; 0xfffffcf4
    36b0:	andsvs	r6, sl, r1, asr #1
    36b4:	svclt	0x0064f7fe
    36b8:	strcc	pc, [r4], #2271	; 0x8df
    36bc:	stmdavs	r9!, {r1, sp}
    36c0:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    36c4:	ldmdavs	r2, {r0, r1, r4, r6, r7, fp, sp, lr}
    36c8:	blx	10ca13c <cos@plt+0x10c835c>
    36cc:			; <UNDEFINED> instruction: 0xf005f800
    36d0:			; <UNDEFINED> instruction: 0xf7fef89b
    36d4:			; <UNDEFINED> instruction: 0xf8dfbf55
    36d8:	stmdavs	r8!, {r3, r5, r6, sl, ip, sp}
    36dc:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    36e0:	ldmvs	r1, {r0, r1, r4, fp, sp, lr}^
    36e4:	bl	e7f0c <cos@plt+0xe612c>
    36e8:	svcne	0x00130280
    36ec:	andeq	pc, r8, r1, lsl #2
    36f0:	ldrmi	r1, [r6], -fp, asr #21
    36f4:			; <UNDEFINED> instruction: 0xf842109b
    36f8:			; <UNDEFINED> instruction: 0xf0093c04
    36fc:	ldrtmi	pc, [r1], -r3, ror #25	; <UNPREDICTABLE>
    3700:			; <UNDEFINED> instruction: 0xf0092021
    3704:	bls	242818 <cos@plt+0x240a38>
    3708:	ldmvs	r3, {r0, r2, r4, r6, sp}^
    370c:	sbcsvs	r1, r1, r9, lsl sp
    3710:			; <UNDEFINED> instruction: 0xf7fe6018
    3714:			; <UNDEFINED> instruction: 0xf001bf35
    3718:			; <UNDEFINED> instruction: 0xf009f82b
    371c:			; <UNDEFINED> instruction: 0xf8dffccf
    3720:			; <UNDEFINED> instruction: 0xf8553420
    3724:			; <UNDEFINED> instruction: 0xf85a0c0c
    3728:	ldmvs	r3, {r0, r1, sp}^
    372c:	bne	fe6dd77c <cos@plt+0xfe6db99c>
    3730:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    3734:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    3738:	stccc	8, cr15, [ip], {85}	; 0x55
    373c:	bcs	261bac <cos@plt+0x25fdcc>
    3740:	adcshi	pc, sl, #64, 4
    3744:	andcs	r7, sp, r9, asr r9
    3748:			; <UNDEFINED> instruction: 0xf87af005
    374c:	stceq	8, cr15, [r4], {85}	; 0x55
    3750:	stc2l	7, cr15, [r0, #-1016]	; 0xfffffc08
    3754:	stceq	8, cr15, [r4], {85}	; 0x55
    3758:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    375c:	subscs	r2, r4, r0, lsl #2
    3760:			; <UNDEFINED> instruction: 0xf852f005
    3764:	svclt	0x000cf7fe
    3768:			; <UNDEFINED> instruction: 0xf8554bf5
    376c:			; <UNDEFINED> instruction: 0xf85a0c04
    3770:	ldmdavs	r1, {r0, r1, sp}
    3774:	andls	r6, r8, #13828096	; 0xd30000
    3778:	b	13ca0ec <cos@plt+0x13c830c>
    377c:			; <UNDEFINED> instruction: 0xf7fe08a3
    3780:			; <UNDEFINED> instruction: 0xf855fd29
    3784:			; <UNDEFINED> instruction: 0xf7fe0c04
    3788:	bls	242b5c <cos@plt+0x240d7c>
    378c:	ldmvs	r3, {r1, r3, r4, r6, sp}^
    3790:	sbcsvs	r1, r1, r9, lsl sp
    3794:			; <UNDEFINED> instruction: 0xf7fe6018
    3798:	blmi	ffa7336c <cos@plt+0xffa7158c>
    379c:			; <UNDEFINED> instruction: 0xf85a2115
    37a0:	ldmvs	r3, {r0, r1, sp}^
    37a4:	sbcsvs	r1, r0, r8, lsl sp
    37a8:			; <UNDEFINED> instruction: 0xf7fe6019
    37ac:	blmi	ff933358 <cos@plt+0xff931578>
    37b0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    37b4:	bicsgt	pc, ip, #14614528	; 0xdf0000
    37b8:	eorscs	r2, r5, sl, lsl #12
    37bc:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    37c0:	stmdavs	sl, {r0, r1, r3, r6, r7, fp, sp, lr}
    37c4:	bne	fe69522c <cos@plt+0xfe69344c>
    37c8:	blvs	2418f0 <cos@plt+0x23fb10>
    37cc:	andhi	pc, ip, r1, asr #17
    37d0:	stmiaeq	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    37d4:	and	pc, r4, r3, asr #17
    37d8:	andne	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    37dc:			; <UNDEFINED> instruction: 0xf814f005
    37e0:	mcrlt	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    37e4:	movwcs	r4, #2284	; 0x8ec
    37e8:	movwls	r4, #19173	; 0x4ae5
    37ec:			; <UNDEFINED> instruction: 0xf85a49d4
    37f0:			; <UNDEFINED> instruction: 0xf85a0000
    37f4:	andvs	r1, r3, r1
    37f8:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    37fc:	andvs	r4, r3, r7, ror #21
    3800:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3804:	stmdavs	r9, {r1, r3, r6, r7, fp, sp, lr}
    3808:	bne	14db81c <cos@plt+0x14d9a3c>
    380c:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    3810:	mrclt	7, 5, APSR_nzcv, cr6, cr14, {7}
    3814:	stchi	8, cr15, [r4], {85}	; 0x55
    3818:	mrclt	7, 5, APSR_nzcv, cr2, cr14, {7}
    381c:			; <UNDEFINED> instruction: 0xf8554bc8
    3820:	stmdavs	r8!, {r2, r4, sl, fp, sp}
    3824:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3828:	stmiavs	r9, {r0, r1, r3, fp, sp, lr}^
    382c:	addeq	lr, r2, #3072	; 0xc00
    3830:	orreq	lr, r0, #3072	; 0xc00
    3834:	bne	6cac7c <cos@plt+0x6c8e9c>
    3838:	addsne	r1, fp, r9, lsl #20
    383c:	stmib	r2, {r0, r3, r7, ip}^
    3840:			; <UNDEFINED> instruction: 0xf7fe3103
    3844:	blmi	fefb32c0 <cos@plt+0xfefb14e0>
    3848:			; <UNDEFINED> instruction: 0xf85a2147
    384c:	ldmvs	r3, {r0, r1, sp}^
    3850:	sbcsvs	r1, r0, r8, lsl sp
    3854:			; <UNDEFINED> instruction: 0xf7fe6019
    3858:	blmi	fee732ac <cos@plt+0xfee714cc>
    385c:			; <UNDEFINED> instruction: 0xf85a2146
    3860:	ldmvs	r3, {r0, r1, sp}^
    3864:	sbcsvs	r1, r0, r8, lsl sp
    3868:			; <UNDEFINED> instruction: 0xf7fe6019
    386c:	blmi	fed33298 <cos@plt+0xfed314b8>
    3870:			; <UNDEFINED> instruction: 0xf85a2145
    3874:	ldmvs	r3, {r0, r1, sp}^
    3878:	sbcsvs	r1, r0, r8, lsl sp
    387c:			; <UNDEFINED> instruction: 0xf7fe6019
    3880:	blmi	febf3284 <cos@plt+0xfebf14a4>
    3884:			; <UNDEFINED> instruction: 0xf85a2144
    3888:	ldmvs	r3, {r0, r1, sp}^
    388c:	sbcsvs	r1, r0, r8, lsl sp
    3890:			; <UNDEFINED> instruction: 0xf7fe6019
    3894:	blmi	feab3270 <cos@plt+0xfeab1490>
    3898:			; <UNDEFINED> instruction: 0xf85a2143
    389c:	ldmvs	r3, {r0, r1, sp}^
    38a0:	sbcsvs	r1, r0, r8, lsl sp
    38a4:			; <UNDEFINED> instruction: 0xf7fe6019
    38a8:	blmi	fe97325c <cos@plt+0xfe97147c>
    38ac:			; <UNDEFINED> instruction: 0xf85a212b
    38b0:	ldmvs	r3, {r0, r1, sp}^
    38b4:	sbcsvs	r1, r0, r8, lsl sp
    38b8:			; <UNDEFINED> instruction: 0xf7fe6019
    38bc:	blmi	fe833248 <cos@plt+0xfe831468>
    38c0:			; <UNDEFINED> instruction: 0xf85a212a
    38c4:	ldmvs	r3, {r0, r1, sp}^
    38c8:	sbcsvs	r1, r0, r8, lsl sp
    38cc:			; <UNDEFINED> instruction: 0xf7fe6019
    38d0:	blmi	fe6f3234 <cos@plt+0xfe6f1454>
    38d4:			; <UNDEFINED> instruction: 0xf85a2129
    38d8:	ldmvs	r3, {r0, r1, sp}^
    38dc:	sbcsvs	r1, r0, r8, lsl sp
    38e0:			; <UNDEFINED> instruction: 0xf7fe6019
    38e4:	blmi	fe5b3220 <cos@plt+0xfe5b1440>
    38e8:			; <UNDEFINED> instruction: 0xf85a2128
    38ec:	ldmvs	r3, {r0, r1, sp}^
    38f0:	sbcsvs	r1, r0, r8, lsl sp
    38f4:			; <UNDEFINED> instruction: 0xf7fe6019
    38f8:	blmi	fe47320c <cos@plt+0xfe47142c>
    38fc:			; <UNDEFINED> instruction: 0xf85a2127
    3900:	ldmvs	r3, {r0, r1, sp}^
    3904:	sbcsvs	r1, r0, r8, lsl sp
    3908:			; <UNDEFINED> instruction: 0xf7fe6019
    390c:	blmi	fe3331f8 <cos@plt+0xfe331418>
    3910:			; <UNDEFINED> instruction: 0xf85a2126
    3914:	ldmvs	r3, {r0, r1, sp}^
    3918:	sbcsvs	r1, r0, r8, lsl sp
    391c:			; <UNDEFINED> instruction: 0xf7fe6019
    3920:	blmi	fe1f31e4 <cos@plt+0xfe1f1404>
    3924:	stccs	8, cr15, [r4], {85}	; 0x55
    3928:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    392c:	ldmdavs	fp, {r1, r2, r3, r4, r9, sl, lr}
    3930:	addeq	lr, r2, #3072	; 0xc00
    3934:			; <UNDEFINED> instruction: 0xf0009208
    3938:			; <UNDEFINED> instruction: 0xf009ff1b
    393c:	ldmvs	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    3940:			; <UNDEFINED> instruction: 0xf04f9609
    3944:	ldcne	12, cr0, [r9, #-84]	; 0xffffffac
    3948:	smlalsvs	r4, r1, r5, sl
    394c:	ldrbtmi	r9, [sl], #-3592	; 0xfffff1f8
    3950:	andgt	pc, r0, r3, asr #17
    3954:	ldmdavs	r3, {r0, r3, r7, r8, r9, fp, ip}^
    3958:	ldmdavs	r2, {r4, r5, r9, sl, lr}
    395c:			; <UNDEFINED> instruction: 0xf0091089
    3960:	blls	282924 <cos@plt+0x280b44>
    3964:			; <UNDEFINED> instruction: 0xf7fe60de
    3968:			; <UNDEFINED> instruction: 0xf000be0b
    396c:			; <UNDEFINED> instruction: 0xf009ff01
    3970:	bmi	fe34280c <cos@plt+0xfe340a2c>
    3974:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    3978:	ldmib	r2, {r3, r9, sl, lr}^
    397c:			; <UNDEFINED> instruction: 0xf0092300
    3980:			; <UNDEFINED> instruction: 0xf7fefbdf
    3984:	blmi	1bb3180 <cos@plt+0x1bb13a0>
    3988:	stceq	8, cr15, [r4], {85}	; 0x55
    398c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3990:	ldmvs	r3, {r0, r4, fp, sp, lr}^
    3994:	orreq	lr, r0, r1, lsl #22
    3998:			; <UNDEFINED> instruction: 0xf1a39208
    399c:	addmi	r0, sl, #8, 4	; 0x80000000
    39a0:			; <UNDEFINED> instruction: 0xf0004608
    39a4:	bmi	fe023f48 <cos@plt+0xfe022168>
    39a8:			; <UNDEFINED> instruction: 0x46061a1b
    39ac:	addsne	r4, r9, sl, ror r4
    39b0:	movwcs	lr, #2514	; 0x9d2
    39b4:	blx	ff13f9e2 <cos@plt+0xff13dc02>
    39b8:	tstcs	r0, r8, lsl #22
    39bc:	sbcsvs	r2, lr, lr, lsr r0
    39c0:			; <UNDEFINED> instruction: 0xff22f004
    39c4:	ldcllt	7, cr15, [ip, #1016]	; 0x3f8
    39c8:			; <UNDEFINED> instruction: 0xf85a4b5d
    39cc:	ldmvs	r3, {r0, r1, sp}^
    39d0:	bne	fe6dda20 <cos@plt+0xfe6dbc40>
    39d4:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    39d8:	ldcllt	7, cr15, [r2, #1016]	; 0x3f8
    39dc:	tstcs	r5, r8, asr fp
    39e0:	stchi	8, cr15, [r4], {85}	; 0x55
    39e4:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    39e8:	ldcne	8, cr6, [r8, #-844]	; 0xfffffcb4
    39ec:	ldrsbvs	r6, [r9], -r0
    39f0:	stcllt	7, cr15, [r6, #1016]	; 0x3f8
    39f4:			; <UNDEFINED> instruction: 0xf85a4b52
    39f8:	ldmvs	r3, {r0, r1, sp}^
    39fc:	bne	fe6dda4c <cos@plt+0xfe6dbc6c>
    3a00:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    3a04:	ldclt	7, cr15, [ip, #1016]!	; 0x3f8
    3a08:	movwcs	r4, #2141	; 0x85d
    3a0c:	movwls	r4, #19043	; 0x4a63
    3a10:			; <UNDEFINED> instruction: 0xf85a494b
    3a14:			; <UNDEFINED> instruction: 0xf85a0000
    3a18:	andvs	r1, r3, r1
    3a1c:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3a20:	andvs	r4, r3, sp, asr sl
    3a24:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3a28:	stmdavs	r9, {r1, r3, r6, r7, fp, sp, lr}
    3a2c:	bne	14dba40 <cos@plt+0x14d9c60>
    3a30:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    3a34:	stclt	7, cr15, [r4, #1016]!	; 0x3f8
    3a38:			; <UNDEFINED> instruction: 0xf85a4b41
    3a3c:	ldmvs	r3, {r0, r1, sp}^
    3a40:	bne	fe6dda90 <cos@plt+0xfe6dbcb0>
    3a44:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    3a48:	ldclt	7, cr15, [sl, #1016]	; 0x3f8
    3a4c:	stcne	8, cr15, [r4], {85}	; 0x55
    3a50:	vstrle.16	s4, [r2, #-2]	; <UNPREDICTABLE>
    3a54:			; <UNDEFINED> instruction: 0xf0042022
    3a58:			; <UNDEFINED> instruction: 0xf855fef3
    3a5c:			; <UNDEFINED> instruction: 0xf7fe0c10
    3a60:			; <UNDEFINED> instruction: 0xf855fbb9
    3a64:	ldmdbvc	sl, {r4, sl, fp, ip, sp}
    3a68:	vpmax.s8	d18, d0, d9
    3a6c:	ldmdbvc	r9, {r1, r2, r4, r8, pc}^
    3a70:			; <UNDEFINED> instruction: 0xf0042013
    3a74:			; <UNDEFINED> instruction: 0xf855fee5
    3a78:			; <UNDEFINED> instruction: 0xf7fe8c0c
    3a7c:			; <UNDEFINED> instruction: 0xf855bd81
    3a80:	stmdbcs	r1, {r2, sl, fp, ip}
    3a84:	eorcs	sp, r2, r2, lsl #26
    3a88:	cdp2	0, 13, cr15, cr10, cr4, {0}
    3a8c:	ldceq	8, cr15, [r0], {85}	; 0x55
    3a90:	blx	fe841a92 <cos@plt+0xfe83fcb2>
    3a94:	ldccc	8, cr15, [r0], {85}	; 0x55
    3a98:	bcs	261f08 <cos@plt+0x260128>
    3a9c:	tsthi	r2, r0, asr #4	; <UNPREDICTABLE>
    3aa0:	andscs	r7, r2, r9, asr r9
    3aa4:	cdp2	0, 12, cr15, cr12, cr4, {0}
    3aa8:	stchi	8, cr15, [ip], {85}	; 0x55
    3aac:	stcllt	7, cr15, [r8, #-1016]!	; 0xfffffc08
    3ab0:	stcne	8, cr15, [r8], {85}	; 0x55
    3ab4:	ldchi	8, cr15, [r0], {85}	; 0x55
    3ab8:	vstrle.16	s4, [r2, #-2]	; <UNPREDICTABLE>
    3abc:			; <UNDEFINED> instruction: 0xf0042022
    3ac0:			; <UNDEFINED> instruction: 0xf855febf
    3ac4:			; <UNDEFINED> instruction: 0xf7fe0c14
    3ac8:			; <UNDEFINED> instruction: 0xf855fb85
    3acc:			; <UNDEFINED> instruction: 0xf7fe0c14
    3ad0:	blmi	702814 <cos@plt+0x700a34>
    3ad4:			; <UNDEFINED> instruction: 0xf85a2120
    3ad8:	ldmvs	r3, {r0, r1, sp}^
    3adc:	sbcsvs	r1, r0, r8, lsl sp
    3ae0:			; <UNDEFINED> instruction: 0xf7fe6019
    3ae4:			; <UNDEFINED> instruction: 0xf855bd4d
    3ae8:	eorcs	r3, r2, ip, lsl #24
    3aec:	ldrdhi	lr, [r0, -r3]
    3af0:	cdp2	0, 10, cr15, cr6, cr4, {0}
    3af4:			; <UNDEFINED> instruction: 0xf8552108
    3af8:			; <UNDEFINED> instruction: 0xf00e0c0c
    3afc:	stmdavs	r8!, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    3b00:	blx	1a41b02 <cos@plt+0x1a3fd22>
    3b04:			; <UNDEFINED> instruction: 0xf7fe6828
    3b08:	blmi	3827dc <cos@plt+0x3809fc>
    3b0c:			; <UNDEFINED> instruction: 0xf85a211f
    3b10:	ldmvs	r3, {r0, r1, sp}^
    3b14:	sbcsvs	r1, r0, r8, lsl sp
    3b18:			; <UNDEFINED> instruction: 0xf7fe6019
    3b1c:	stmdavs	r8!, {r0, r4, r5, r8, sl, fp, ip, sp, pc}
    3b20:	blx	1641b22 <cos@plt+0x163fd42>
    3b24:			; <UNDEFINED> instruction: 0xf7fe6828
    3b28:	blmi	1827bc <cos@plt+0x1809dc>
    3b2c:			; <UNDEFINED> instruction: 0xf85a211f
    3b30:	ldmvs	r3, {r0, r1, sp}^
    3b34:	sbcsvs	r1, r0, r8, lsl sp
    3b38:			; <UNDEFINED> instruction: 0xf7fe6019
    3b3c:	svclt	0x0000bd21
    3b40:	muleq	r0, r4, r1
    3b44:	andeq	r5, r2, r8, ror #5
    3b48:	muleq	r0, r8, r1
    3b4c:	andeq	r0, r0, r0, asr #4
    3b50:	andeq	r5, r2, r4, asr r2
    3b54:	andeq	r5, r2, r4, asr #3
    3b58:	muleq	r2, r4, r1
    3b5c:	andeq	r0, r1, lr, ror r5
    3b60:	andeq	r5, r2, r8, ror r1
    3b64:	andeq	r5, r2, r2, lsr #1
    3b68:	andeq	r0, r0, r0, ror r1
    3b6c:	andeq	r5, r2, r2, rrx
    3b70:	andeq	r0, r0, r8, asr #3
    3b74:	andeq	r4, r2, lr, asr #31
    3b78:	andeq	r0, r0, ip, lsl #3
    3b7c:	andeq	r0, r0, r4, asr r1
    3b80:	andeq	r0, r0, ip, ror #3
    3b84:	ldrdeq	r0, [r0], -r4
    3b88:			; <UNDEFINED> instruction: 0x000001bc
    3b8c:	andeq	r0, r0, r4, lsr r2
    3b90:	andeq	r0, r0, r8, lsl r2
    3b94:	andeq	r0, r0, ip, ror #4
    3b98:	andeq	r0, r0, ip, lsl #4
    3b9c:	andeq	r0, r0, r8, ror #4
    3ba0:	andeq	r4, r2, r6, ror #16
    3ba4:	andeq	r4, r2, lr, lsr r8
    3ba8:	andeq	r4, r2, r8, lsl #16
    3bac:	stcne	8, cr15, [r8], {85}	; 0x55
    3bb0:	vstrle.16	s4, [r2, #-2]	; <UNPREDICTABLE>
    3bb4:			; <UNDEFINED> instruction: 0xf0042022
    3bb8:			; <UNDEFINED> instruction: 0xf855fe43
    3bbc:			; <UNDEFINED> instruction: 0xf7fe0c14
    3bc0:			; <UNDEFINED> instruction: 0xf855fb09
    3bc4:	ldmdbvc	sl, {r2, r4, sl, fp, ip, sp}
    3bc8:	vpmax.s8	d18, d0, d9
    3bcc:	ldmdbvc	r9, {r0, r2, r3, r4, r7, pc}^
    3bd0:			; <UNDEFINED> instruction: 0xf0042012
    3bd4:	blmi	ff0434b0 <cos@plt+0xff0416d0>
    3bd8:			; <UNDEFINED> instruction: 0xf8556829
    3bdc:			; <UNDEFINED> instruction: 0xf85a8c10
    3be0:	stmdbcs	fp!, {r0, r1, sp}
    3be4:			; <UNDEFINED> instruction: 0xf10368d3
    3be8:	sbcsvs	r0, r0, r4
    3bec:	eorscs	fp, r6, #12, 30	; 0x30
    3bf0:	andsvs	r2, sl, r7, lsr r2
    3bf4:	stcllt	7, cr15, [r4], {254}	; 0xfe
    3bf8:			; <UNDEFINED> instruction: 0x2004f9b3
    3bfc:			; <UNDEFINED> instruction: 0xf43f2a00
    3c00:	bcs	2ae798 <cos@plt+0x2ac9b8>
    3c04:	bge	ff880d08 <cos@plt+0xff87ef28>
    3c08:	stmdbvs	r2!, {r1, r5, r7, pc}
    3c0c:			; <UNDEFINED> instruction: 0x71108898
    3c10:	blcs	1dc84 <cos@plt+0x1bea4>
    3c14:	bge	ff540e18 <cos@plt+0xff53f038>
    3c18:	blt	ff7c1c1c <cos@plt+0xff7bfe3c>
    3c1c:			; <UNDEFINED> instruction: 0xf7fe2000
    3c20:	blmi	febb3048 <cos@plt+0xfebb1268>
    3c24:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3c28:			; <UNDEFINED> instruction: 0xf0004298
    3c2c:			; <UNDEFINED> instruction: 0xf50380e0
    3c30:	ldrmi	r4, [r3], -r0, lsl #5
    3c34:	addmi	r3, r2, #64, 4
    3c38:	andcs	fp, r1, #44, 30	; 0xb0
    3c3c:	addmi	r2, r3, #0, 4
    3c40:	andcs	fp, r0, #40, 30	; 0xa0
    3c44:			; <UNDEFINED> instruction: 0xf0402a00
    3c48:	addsmi	r8, r8, #210	; 0xd2
    3c4c:	sbchi	pc, r8, r0
    3c50:			; <UNDEFINED> instruction: 0xf8412303
    3c54:	tstls	r8, r8, lsl #24
    3c58:	blx	ff13fc88 <cos@plt+0xff13dea8>
    3c5c:	ldmvs	r3!, {r3, r8, fp, ip, pc}^
    3c60:	andvs	r3, r8, r4, lsl #6
    3c64:			; <UNDEFINED> instruction: 0xf7fe60f3
    3c68:	ldmvs	r9, {r0, r1, r3, r7, sl, fp, ip, sp, pc}
    3c6c:			; <UNDEFINED> instruction: 0xf0042010
    3c70:	ldrbt	pc, [r5], #3531	; 0xdcb	; <UNPREDICTABLE>
    3c74:	stcne	8, cr15, [r8], {83}	; 0x53
    3c78:			; <UNDEFINED> instruction: 0xf47f2908
    3c7c:			; <UNDEFINED> instruction: 0xf853ae94
    3c80:	ldc	12, cr1, [r1, #16]
    3c84:	vmov.f64	d7, #80	; 0x3e800000  0.250
    3c88:	vneg.f64	d23, d0
    3c8c:	svclt	0x001cfa10
    3c90:	sbcsvs	r9, sl, r8, lsl #22
    3c94:	cfldrdge	mvd15, [r4], #-504	; 0xfffffe08
    3c98:	ldmvs	r9, {r0, r2, r7, r9, sl, sp, lr, pc}
    3c9c:			; <UNDEFINED> instruction: 0xf0042010
    3ca0:			; <UNDEFINED> instruction: 0xe6e8fdb3
    3ca4:	mulcs	pc, r9, r8	; <UNPREDICTABLE>
    3ca8:	stc2	0, cr15, [lr, #16]!
    3cac:	ldmvs	r9, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    3cb0:			; <UNDEFINED> instruction: 0xf004200c
    3cb4:	ldrbt	pc, [r7], #3497	; 0xda9	; <UNPREDICTABLE>
    3cb8:	mulcs	fp, r9, r8
    3cbc:	stc2	0, cr15, [r4, #16]!
    3cc0:	ldmvs	r9, {r2, r6, r8, sl, sp, lr, pc}
    3cc4:			; <UNDEFINED> instruction: 0xf004200c
    3cc8:			; <UNDEFINED> instruction: 0xf7fefd9f
    3ccc:	ldmvs	r9, {r0, r3, r4, r6, sl, fp, ip, sp, pc}
    3cd0:			; <UNDEFINED> instruction: 0xf004200b
    3cd4:			; <UNDEFINED> instruction: 0xf7fefd99
    3cd8:	strmi	fp, [r8], -r0, lsr #27
    3cdc:	blx	6c1cdc <cos@plt+0x6bfefc>
    3ce0:	stccc	8, cr15, [r8], {85}	; 0x55
    3ce4:	stmdaeq	r1, {r0, r1, r8, ip, sp, lr, pc}
    3ce8:	cmpvc	r3, r8, lsr #32
    3cec:	mcrrlt	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    3cf0:			; <UNDEFINED> instruction: 0xf0054610
    3cf4:	andscs	pc, r4, pc, lsr lr	; <UNPREDICTABLE>
    3cf8:			; <UNDEFINED> instruction: 0xf830f00e
    3cfc:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    3d00:	andvs	r4, r3, r0, lsl #13
    3d04:	ldclt	7, cr15, [ip], #-1016	; 0xfffffc08
    3d08:	mulcs	pc, r9, r8	; <UNPREDICTABLE>
    3d0c:	ldc2l	0, cr15, [ip, #-16]!
    3d10:	stmdbvc	r3, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
    3d14:	mvnseq	pc, #3
    3d18:			; <UNDEFINED> instruction: 0xf47e2b04
    3d1c:			; <UNDEFINED> instruction: 0xf7feac05
    3d20:			; <UNDEFINED> instruction: 0xf855fa59
    3d24:			; <UNDEFINED> instruction: 0xf7fe0c04
    3d28:	blmi	1b025bc <cos@plt+0x1b007dc>
    3d2c:	andcs	r2, sl, r1, lsl #2
    3d30:	ldceq	0, cr15, [lr], {79}	; 0x4f
    3d34:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3d38:	stmib	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
    3d3c:			; <UNDEFINED> instruction: 0xf1030100
    3d40:	sbcsvs	r0, r1, ip, lsl #2
    3d44:	andgt	pc, r8, r3, asr #17
    3d48:	ldclt	7, cr15, [sl], {254}	; 0xfe
    3d4c:	stcne	8, cr15, [r8], {83}	; 0x53
    3d50:			; <UNDEFINED> instruction: 0xf47e2908
    3d54:			; <UNDEFINED> instruction: 0xf853af43
    3d58:	ldc	12, cr1, [r1, #16]
    3d5c:	vmov.f64	d7, #80	; 0x3e800000  0.250
    3d60:	vneg.f64	d23, d0
    3d64:	svclt	0x001cfa10
    3d68:	sbcsvs	r9, sl, r8, lsl #22
    3d6c:	cfstrsge	mvf15, [r8], {126}	; 0x7e
    3d70:	svclt	0x0034f7fe
    3d74:			; <UNDEFINED> instruction: 0xf85a4b58
    3d78:	ldmdavs	fp, {r0, r1, ip, sp}
    3d7c:			; <UNDEFINED> instruction: 0x460e1859
    3d80:	eorne	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    3d84:			; <UNDEFINED> instruction: 0xf47e2909
    3d88:			; <UNDEFINED> instruction: 0x2010aff9
    3d8c:	movwcs	lr, #35277	; 0x89cd
    3d90:			; <UNDEFINED> instruction: 0xffe4f00d
    3d94:			; <UNDEFINED> instruction: 0xf04f6871
    3d98:	subvs	r0, r1, r2, lsl #24
    3d9c:			; <UNDEFINED> instruction: 0xf8a04680
    3da0:			; <UNDEFINED> instruction: 0xf006c000
    3da4:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    3da8:	tstcs	r7, r8, lsl #6
    3dac:	eorne	pc, r2, r3, asr #16
    3db0:	andhi	pc, r4, r6, asr #17
    3db4:	svclt	0x00e2f7fe
    3db8:	mulcs	fp, r9, r8
    3dbc:	stc2	0, cr15, [r4, #-16]!
    3dc0:	bllt	ff7c1dc0 <cos@plt+0xff7bffe0>
    3dc4:	andls	r2, r8, #62	; 0x3e
    3dc8:			; <UNDEFINED> instruction: 0xf8e0f009
    3dcc:	stmdavs	r9!, {r3, r9, fp, ip, pc}
    3dd0:	ldmvs	r0, {r0, r1, r4, fp, sp, lr}^
    3dd4:	orreq	lr, r1, r3, lsl #22
    3dd8:			; <UNDEFINED> instruction: 0xf974f009
    3ddc:	bllt	ff441ddc <cos@plt+0xff43fffc>
    3de0:			; <UNDEFINED> instruction: 0xf8412304
    3de4:	svcne	0x000b3c08
    3de8:			; <UNDEFINED> instruction: 0xf7fe60f3
    3dec:	movwcs	fp, #52169	; 0xcbc9
    3df0:	stccc	8, cr15, [r8], {65}	; 0x41
    3df4:	bllt	ff141df4 <cos@plt+0xff140014>
    3df8:	stccc	8, cr15, [r8], {85}	; 0x55
    3dfc:			; <UNDEFINED> instruction: 0xf47e2b00
    3e00:	ldmdami	r8!, {r0, r1, r2, r4, r7, r8, sl, fp, sp, pc}
    3e04:			; <UNDEFINED> instruction: 0xf0054478
    3e08:			; <UNDEFINED> instruction: 0xf7fefb71
    3e0c:	ldmvs	r9, {r0, r4, r7, r8, sl, fp, ip, sp, pc}
    3e10:			; <UNDEFINED> instruction: 0xf004200c
    3e14:			; <UNDEFINED> instruction: 0xf7fefcf9
    3e18:	ldmdami	r3!, {r0, r2, r3, r4, r7, r8, r9, fp, ip, sp, pc}
    3e1c:			; <UNDEFINED> instruction: 0xf0054478
    3e20:			; <UNDEFINED> instruction: 0xf7fffb65
    3e24:	eorscs	fp, lr, sl, ror #17
    3e28:			; <UNDEFINED> instruction: 0xf8b0f009
    3e2c:	svclt	0x0073f7fe
    3e30:			; <UNDEFINED> instruction: 0xf00d4660
    3e34:			; <UNDEFINED> instruction: 0xf855ff93
    3e38:			; <UNDEFINED> instruction: 0xf8553c0c
    3e3c:	tstcs	sl, r4, lsl #24
    3e40:			; <UNDEFINED> instruction: 0xf7fd9309
    3e44:	blls	27fa7c <cos@plt+0x27dc9c>
    3e48:			; <UNDEFINED> instruction: 0xf7ff6118
    3e4c:	blmi	8b243c <cos@plt+0x8b065c>
    3e50:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3e54:	ldcne	8, cr6, [r9, #-844]	; 0xfffffcb4
    3e58:			; <UNDEFINED> instruction: 0xf8c360d1
    3e5c:			; <UNDEFINED> instruction: 0xf7ffc000
    3e60:			; <UNDEFINED> instruction: 0xf852b877
    3e64:	stmdacs	r9, {r0, r5}^
    3e68:	movtcs	fp, #44804	; 0xaf04
    3e6c:	eorcc	pc, r1, r2, asr #16
    3e70:	stmdbge	ip!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    3e74:			; <UNDEFINED> instruction: 0xf47f2809
    3e78:	andscs	sl, r0, r4, lsr #18
    3e7c:			; <UNDEFINED> instruction: 0xff6ef00d
    3e80:			; <UNDEFINED> instruction: 0x26026873
    3e84:	andhi	r6, r6, r3, asr #32
    3e88:			; <UNDEFINED> instruction: 0xf0064606
    3e8c:	blls	2433b8 <cos@plt+0x2415d8>
    3e90:	subcs	r9, sl, r8, lsl #20
    3e94:	ldmvs	fp, {r0, r4, r5, r6, fp, sp, lr}^
    3e98:	sbcsvs	r3, r3, r8, lsl #22
    3e9c:	ldc2	0, cr15, [r4], #16
    3ea0:	tstcs	r0, r0, lsr r6
    3ea4:			; <UNDEFINED> instruction: 0xffa4f00d
    3ea8:	ldmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3eac:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    3eb0:	blx	73fece <cos@plt+0x73e0ee>
    3eb4:	stmialt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3eb8:			; <UNDEFINED> instruction: 0xf0059808
    3ebc:			; <UNDEFINED> instruction: 0xf7fffa35
    3ec0:			; <UNDEFINED> instruction: 0xf7fdb9c3
    3ec4:			; <UNDEFINED> instruction: 0xf7feee1c
    3ec8:			; <UNDEFINED> instruction: 0xf7fef909
    3ecc:			; <UNDEFINED> instruction: 0xf7febb59
    3ed0:			; <UNDEFINED> instruction: 0xf7fef905
    3ed4:	svclt	0x0000bb55
    3ed8:	muleq	r0, r4, r1
    3edc:	andeq	r0, r0, r4, asr r1
    3ee0:	andeq	r1, r1, r6, lsl r7
    3ee4:	andeq	pc, r0, r4, lsr #16
    3ee8:			; <UNDEFINED> instruction: 0x0000f7b0
    3eec:	andeq	pc, r0, r6, lsr r7	; <UNPREDICTABLE>
    3ef0:			; <UNDEFINED> instruction: 0xf7feb538
    3ef4:			; <UNDEFINED> instruction: 0x4c15f99f
    3ef8:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
    3efc:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    3f00:	andle	r4, r2, r3, lsl #6
    3f04:			; <UNDEFINED> instruction: 0xf0012002
    3f08:			; <UNDEFINED> instruction: 0xf000fe6f
    3f0c:			; <UNDEFINED> instruction: 0xf004fbe1
    3f10:	blmi	44325c <cos@plt+0x44147c>
    3f14:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3f18:			; <UNDEFINED> instruction: 0xf00fb10b
    3f1c:	stmdavs	fp!, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    3f20:	blmi	3723b4 <cos@plt+0x3705d4>
    3f24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3f28:			; <UNDEFINED> instruction: 0xbd38b943
    3f2c:			; <UNDEFINED> instruction: 0xf0012002
    3f30:	blmi	2838a4 <cos@plt+0x281ac4>
    3f34:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3f38:	rscsle	r2, r6, r0, lsl #22
    3f3c:	ldc2l	0, cr15, [r4, #-16]!
    3f40:	ldrhtmi	lr, [r8], -sp
    3f44:			; <UNDEFINED> instruction: 0xf0012000
    3f48:	svclt	0x0000be4f
    3f4c:	andeq	r3, r2, sl, ror #28
    3f50:	andeq	r0, r0, r4, ror r2
    3f54:	andeq	r0, r0, r8, asr #3
    3f58:	andeq	r0, r0, ip, lsl #3
    3f5c:	andeq	r0, r0, r0
    3f60:	vst3.8	{d27,d29,d31}, [pc :256], r8
    3f64:	sfmmi	f5, 4, [r9], {128}	; 0x80
    3f68:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    3f6c:			; <UNDEFINED> instruction: 0xf00e1000
    3f70:			; <UNDEFINED> instruction: 0xf5b0fadd
    3f74:	andle	r5, r7, #128, 30	; 0x200
    3f78:	andcs	r6, r1, #2293760	; 0x230000
    3f7c:	strcs	r6, [sl, #-162]	; 0xffffff5e
    3f80:	tstcs	r0, sl, lsl r8
    3f84:	subsvc	r5, r1, sp, lsl r4
    3f88:	svclt	0x0000bd38
    3f8c:	andeq	r4, r2, ip, ror #4
    3f90:	bmi	4d6be0 <cos@plt+0x4d4e00>
    3f94:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    3f98:	stmdavs	r0!, {r2, r3, r4, r7, fp, ip, lr}
    3f9c:	blcs	b61fb0 <cos@plt+0xb601d0>
    3fa0:	stmdavc	r3, {r0, r2, r8, ip, lr, pc}^
    3fa4:	bmi	3f2418 <cos@plt+0x3f0638>
    3fa8:	subsvs	r4, r3, sl, ror r4
    3fac:	andcs	fp, r0, #16, 26	; 0x400
    3fb0:			; <UNDEFINED> instruction: 0xf7fd4611
    3fb4:	blmi	33f714 <cos@plt+0x33d934>
    3fb8:	subsvs	r4, r8, fp, ror r4
    3fbc:	mvnsle	r3, r1
    3fc0:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    3fc4:	stmdavs	r2!, {r0, r3, r8, fp, lr}
    3fc8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3fcc:	blx	e3ffe8 <cos@plt+0xe3e208>
    3fd0:			; <UNDEFINED> instruction: 0x4010e8bd
    3fd4:			; <UNDEFINED> instruction: 0xf0012002
    3fd8:	svclt	0x0000be07
    3fdc:	ldrdeq	r3, [r2], -r0
    3fe0:	andeq	r0, r0, ip, ror r1
    3fe4:	andeq	r4, r2, ip, lsr #4
    3fe8:	andeq	r4, r2, ip, lsl r2
    3fec:	andeq	r1, r1, r0, lsl r1
    3ff0:	mvnsmi	lr, sp, lsr #18
    3ff4:	svcmi	0x00224c21
    3ff8:	ldrbtmi	r4, [pc], #-1148	; 4000 <cos@plt+0x2220>
    3ffc:	ldmdavc	r0, {r1, r5, r6, r7, fp, sp, lr}
    4000:	teqle	r5, r0, lsl #16
    4004:	stcmi	14, cr4, [r0, #-124]!	; 0xffffff84
    4008:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    400c:			; <UNDEFINED> instruction: 0xf857e026
    4010:			; <UNDEFINED> instruction: 0xf8d88001
    4014:	cmplt	r3, #0
    4018:	stmdacs	r0, {r5, r6, fp, sp, lr}
    401c:			; <UNDEFINED> instruction: 0xf7fddd03
    4020:			; <UNDEFINED> instruction: 0xf8d8eec8
    4024:	bmi	65002c <cos@plt+0x64e24c>
    4028:	adcsvs	r2, r1, r0, lsl #2
    402c:			; <UNDEFINED> instruction: 0xf8d34618
    4030:	tstcs	r8, r4
    4034:	ldmdavs	fp, {r1, r3, r4, r5, r7, fp, ip, lr}
    4038:	andgt	pc, r0, r2, asr #17
    403c:	andcc	pc, r0, r8, asr #17
    4040:	cdp2	0, 13, cr15, cr6, cr13, {0}
    4044:			; <UNDEFINED> instruction: 0xffa4f7ff
    4048:	andcs	r4, r1, #17408	; 0x4400
    404c:	ldmpl	fp!, {r1, r3, r5, sp, lr}^
    4050:	blmi	41c0c0 <cos@plt+0x41a2e0>
    4054:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4058:	stmdblt	r8, {r4, fp, ip, sp, lr}^
    405c:	stmdbmi	lr, {r0, r1, r5, r7, fp, sp, lr}
    4060:	bicsle	r2, r4, r0, lsl #22
    4064:	rscvs	r6, r3, r3, lsr #16
    4068:			; <UNDEFINED> instruction: 0xff7af7ff
    406c:			; <UNDEFINED> instruction: 0x4618e7f1
    4070:	andcc	r4, r1, #10240	; 0x2800
    4074:	sbcsvs	r4, sl, fp, ror r4
    4078:	ldrhhi	lr, [r0, #141]!	; 0x8d
    407c:	ldrdeq	r4, [r2], -ip
    4080:	andeq	r3, r2, sl, ror #26
    4084:	andeq	r4, r2, ip, asr #3
    4088:	strdeq	r3, [r2], -sl
    408c:	andeq	r0, r0, ip, ror r1
    4090:	muleq	r0, r8, r1
    4094:	andeq	r4, r2, r0, lsl #3
    4098:	muleq	r0, ip, r1
    409c:	andeq	r4, r2, r0, ror #2
    40a0:	blmi	4d64f0 <cos@plt+0x4d4710>
    40a4:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    40a8:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    40ac:	ldcmi	14, cr4, [r3, #-72]	; 0xffffffb8
    40b0:	ldrbtmi	r5, [lr], #-2188	; 0xfffff774
    40b4:	ldrbtmi	r6, [sp], #-2267	; 0xfffff725
    40b8:	stcpl	0, cr14, [r2], #-20	; 0xffffffec
    40bc:	bcs	1c470 <cos@plt+0x1a690>
    40c0:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    40c4:	ldmdavc	r8, {r2, r3, ip, lr, pc}
    40c8:	stmdacs	r0, {r0, r8, r9, ip, sp}
    40cc:			; <UNDEFINED> instruction: 0xf7ffd1f5
    40d0:	ldmvs	r3!, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    40d4:	sfmpl	f3, 1, [r2], #-768	; 0xfffffd00
    40d8:	svclt	0x00182a00
    40dc:	mvnsle	r2, sl, lsl #16
    40e0:	blcc	56904 <cos@plt+0x54b24>
    40e4:	sbcsvs	r4, r3, sl, ror r4
    40e8:	svclt	0x0000bd70
    40ec:			; <UNDEFINED> instruction: 0x00023cbe
    40f0:	andeq	r4, r2, sl, lsr #2
    40f4:	andeq	r0, r0, ip, lsl #5
    40f8:	andeq	r4, r2, r2, lsr #2
    40fc:	andeq	r4, r2, lr, lsl r1
    4100:	strdeq	r4, [r2], -r0
    4104:	bmi	fe156f1c <cos@plt+0xfe15513c>
    4108:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    410c:	strdlt	r4, [r3], r0
    4110:			; <UNDEFINED> instruction: 0xf04f4619
    4114:	movwls	r0, #6144	; 0x1800
    4118:	andhi	pc, r0, sp, asr #17
    411c:	andlt	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    4120:			; <UNDEFINED> instruction: 0xf8df4b7f
    4124:	ldrbmi	sl, [r9], r0, lsl #4
    4128:	andeq	lr, fp, #173056	; 0x2a400
    412c:			; <UNDEFINED> instruction: 0xf5b24d7e
    4130:	svcmi	0x007e5f00
    4134:	stmiapl	lr, {r1, r3, r4, r5, r6, r7, sl, lr}^
    4138:	ldrbtmi	r4, [pc], #-1149	; 4140 <cos@plt+0x2360>
    413c:	stmiavs	sl!, {r0, r1, r2, r6, r9, ip, lr, pc}^
    4140:	stmdacs	r0, {r4, fp, ip, sp, lr}
    4144:	andcc	sp, r1, #78	; 0x4e
    4148:	ldcpl	0, cr6, [r2], #-936	; 0xfffffc58
    414c:			; <UNDEFINED> instruction: 0xf804464c
    4150:	bcs	606d5c <cos@plt+0x604f7c>
    4154:	ldm	pc, {r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4158:	svccs	0x0010f002
    415c:	svccs	0x002f2f0d
    4160:	svccs	0x002f2f2f
    4164:	svccs	0x002f2f2f
    4168:	svccs	0x00802f90
    416c:	svccs	0x0055642f
    4170:	andseq	r2, r8, pc, lsr #30
    4174:			; <UNDEFINED> instruction: 0xf8892200
    4178:	stmdami	sp!, {sp}^
    417c:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    4180:			; <UNDEFINED> instruction: 0xf9b4f005
    4184:			; <UNDEFINED> instruction: 0xf0012002
    4188:	ldmvs	sl!, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    418c:	stmdacs	r0, {r4, fp, ip, sp, lr}
    4190:	addshi	pc, r3, r0
    4194:	rscsvs	r3, sl, r1, lsl #4
    4198:	svclt	0x0008280a
    419c:	andle	r4, fp, ip, asr #12
    41a0:	svclt	0x0008282f
    41a4:	andeq	pc, r0, r9, lsl #17
    41a8:	stmdacs	r0, {r1, r2, ip, lr, pc}
    41ac:	addhi	pc, r8, r0
    41b0:	streq	pc, [r2], #-265	; 0xfffffef7
    41b4:	andeq	pc, r1, r9, lsl #17
    41b8:	mvnspl	pc, #46137344	; 0x2c00000
    41bc:	addsmi	r3, ip, #2013265920	; 0x78000000
    41c0:	ssatmi	sp, #2, r4, lsl #4
    41c4:	andeq	lr, fp, #173056	; 0x2a400
    41c8:	svcpl	0x0000f5b2
    41cc:			; <UNDEFINED> instruction: 0x4659d3b7
    41d0:			; <UNDEFINED> instruction: 0xf0054650
    41d4:	andcs	pc, r2, fp, lsl #19
    41d8:	stc2	0, cr15, [r6, #-4]
    41dc:	ldmdavc	r0, {r1, r3, r5, r6, r7, fp, sp, lr}
    41e0:	lslsle	r2, r0, #16
    41e4:			; <UNDEFINED> instruction: 0xff04f7ff
    41e8:	str	fp, [lr, r0, asr #5]!
    41ec:			; <UNDEFINED> instruction: 0xf6414851
    41f0:			; <UNDEFINED> instruction: 0x465972fe
    41f4:	ldrbtmi	r4, [r8], #-1697	; 0xfffff95f
    41f8:			; <UNDEFINED> instruction: 0xf978f005
    41fc:			; <UNDEFINED> instruction: 0xf0012002
    4200:			; <UNDEFINED> instruction: 0xe7dffcf3
    4204:	svceq	0x0000f1b8
    4208:	blls	38568 <cos@plt+0x36788>
    420c:			; <UNDEFINED> instruction: 0xf50b4599
    4210:			; <UNDEFINED> instruction: 0xf10353ff
    4214:	svclt	0x0018031e
    4218:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    421c:	bicsle	r4, r0, #156, 4	; 0xc0000009
    4220:			; <UNDEFINED> instruction: 0xf1b8e7e4
    4224:	subsle	r0, r7, r0, lsl #30
    4228:	ldrdls	pc, [ip, -pc]
    422c:			; <UNDEFINED> instruction: 0xf8d944f9
    4230:	stmdavc	r3, {r2, r3}
    4234:	subsle	r2, r9, r0, lsl #22
    4238:	teqeq	sl, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    423c:			; <UNDEFINED> instruction: 0xf383fab3
    4240:	tstlt	fp, fp, asr r9
    4244:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4248:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
    424c:			; <UNDEFINED> instruction: 0xf50b60d8
    4250:	tstcc	lr, #-67108861	; 0xfc000003
    4254:			; <UNDEFINED> instruction: 0xd3b4429c
    4258:	blls	3e180 <cos@plt+0x3c3a0>
    425c:			; <UNDEFINED> instruction: 0xd1ab4599
    4260:			; <UNDEFINED> instruction: 0xf813461a
    4264:	blcs	16d3270 <cos@plt+0x16d1490>
    4268:	strtmi	fp, [r2], -r8, lsl #30
    426c:	mvnspl	pc, #46137344	; 0x2c00000
    4270:	andls	r3, r0, #2013265920	; 0x78000000
    4274:			; <UNDEFINED> instruction: 0xd3a4429c
    4278:			; <UNDEFINED> instruction: 0xf1b8e7b8
    427c:	orrsle	r0, fp, r0, lsl #30
    4280:			; <UNDEFINED> instruction: 0xf8894658
    4284:			; <UNDEFINED> instruction: 0xf0018000
    4288:			; <UNDEFINED> instruction: 0x4604fc91
    428c:			; <UNDEFINED> instruction: 0xf950f00b
    4290:	stmdbmi	fp!, {r0, r8, sl, fp, ip, pc}
    4294:	stmdavs	r3!, {r0, r1, r3, r5, r9, fp, lr}^
    4298:	blcc	5a444 <cos@plt+0x58664>
    429c:	andvs	r6, r8, r3, rrx
    42a0:	bne	fe89a550 <cos@plt+0xfe898770>
    42a4:	andcs	fp, r1, #24, 30	; 0x60
    42a8:	svclt	0x00182b00
    42ac:	bllt	108cab4 <cos@plt+0x108acd4>
    42b0:	addsvc	pc, r9, pc, asr #8
    42b4:	pop	{r0, r1, ip, sp, pc}
    42b8:			; <UNDEFINED> instruction: 0xf7ff8ff0
    42bc:			; <UNDEFINED> instruction: 0xe76bfe99
    42c0:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    42c4:	blcc	5e618 <cos@plt+0x5c838>
    42c8:			; <UNDEFINED> instruction: 0xf50b60d3
    42cc:	tstcc	lr, #-67108861	; 0xfc000003
    42d0:			; <UNDEFINED> instruction: 0xf4ff429c
    42d4:			; <UNDEFINED> instruction: 0xe789af76
    42d8:	mvnspl	pc, #46137344	; 0x2c00000
    42dc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    42e0:	strls	r3, [r0], #-798	; 0xfffffce2
    42e4:			; <UNDEFINED> instruction: 0xf4ff429c
    42e8:	ldrb	sl, [pc, -ip, ror #30]!
    42ec:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    42f0:	ldrdcs	pc, [ip], -r9
    42f4:	teqeq	sl, #160, 2	; 0x28	; <UNPREDICTABLE>
    42f8:	blx	feccbc40 <cos@plt+0xfecc9e60>
    42fc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    4300:	stmdavs	r1!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    4304:	tstcc	fp, r0, lsr #12
    4308:	ldc2l	0, cr15, [r2, #-52]!	; 0xffffffcc
    430c:	addsvc	pc, r9, pc, asr #8
    4310:	pop	{r0, r1, ip, sp, pc}
    4314:	svclt	0x00008ff0
    4318:	andeq	r3, r2, ip, asr ip
    431c:	muleq	r0, r0, r2
    4320:	andeq	r0, r0, ip, lsl #5
    4324:	strdeq	r0, [r1], -ip
    4328:	muleq	r2, ip, r0
    432c:	muleq	r2, sl, r0
    4330:	andeq	r0, r1, lr, asr #31
    4334:	strdeq	r0, [r1], -r2
    4338:	andeq	r3, r2, r8, lsr #31
    433c:	andeq	r3, r2, sl, lsl #31
    4340:	andeq	r0, r0, r0, ror #4
    4344:	strdeq	r0, [r0], -r8
    4348:	andeq	r3, r2, r2, lsl pc
    434c:	svcmi	0x00f0e92d
    4350:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    4354:	stmdacs	lr!, {r1, r8, r9, fp, pc}
    4358:			; <UNDEFINED> instruction: 0xf8df4ab1
    435c:	blmi	feca4e84 <cos@plt+0xfeca30a4>
    4360:	ldrbtmi	fp, [r8], #133	; 0x85
    4364:	ldmibmi	r1!, {r0, r8, ip, pc}
    4368:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    436c:	ldmdavs	r2, {r4, r5, r7, r8, fp, lr}
    4370:			; <UNDEFINED> instruction: 0xf04f9203
    4374:			; <UNDEFINED> instruction: 0xf04f0200
    4378:	eorvs	r0, r2, r0, lsl #4
    437c:			; <UNDEFINED> instruction: 0xf8584479
    4380:	stmiavs	sl, {r0, r1, sp, pc}^
    4384:	andeq	pc, r0, sl, lsl #17
    4388:	rscshi	pc, ip, r0
    438c:			; <UNDEFINED> instruction: 0xf10a49a9
    4390:			; <UNDEFINED> instruction: 0xf8df0601
    4394:			; <UNDEFINED> instruction: 0xf8df92a4
    4398:	svcmi	0x00a9b2a4
    439c:			; <UNDEFINED> instruction: 0xf85844f9
    43a0:	ldrbtmi	r5, [fp], #1
    43a4:	ands	r4, r6, pc, ror r4
    43a8:			; <UNDEFINED> instruction: 0xf8c93201
    43ac:	stcpl	0, cr2, [sl], #-48	; 0xffffffd0
    43b0:			; <UNDEFINED> instruction: 0xf8044634
    43b4:	bcs	586fc0 <cos@plt+0x5851e0>
    43b8:	bl	fe938824 <cos@plt+0xfe936a44>
    43bc:			; <UNDEFINED> instruction: 0xf5b2020a
    43c0:	movwle	r5, #28416	; 0x6f00
    43c4:			; <UNDEFINED> instruction: 0x46514658
    43c8:			; <UNDEFINED> instruction: 0xf890f005
    43cc:			; <UNDEFINED> instruction: 0xf0012002
    43d0:	ldmvs	sl!, {r0, r1, r3, sl, fp, ip, sp, lr, pc}^
    43d4:	ldmdavc	r0, {r1, r2, r5, r9, sl, lr}
    43d8:	mvnle	r2, r0, lsl #16
    43dc:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    43e0:	sbclt	r4, r0, #52, 12	; 0x3400000
    43e4:	bleq	823fc <cos@plt+0x8061c>
    43e8:	bcs	59b498 <cos@plt+0x5996b8>
    43ec:	stmdacs	lr!, {r0, r2, r5, r6, r7, ip, lr, pc}
    43f0:	ldmibmi	r4, {r1, r2, ip, lr, pc}
    43f4:			; <UNDEFINED> instruction: 0x26004634
    43f8:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    43fc:	sbcvs	r3, sl, r1, lsl #20
    4400:			; <UNDEFINED> instruction: 0xf8df4f91
    4404:	ldrbtmi	r9, [pc], #-584	; 440c <cos@plt+0x262c>
    4408:	strd	r4, [sp], -r9
    440c:	ldrdcs	pc, [ip], -r9
    4410:	bicslt	r7, r0, r0, lsl r8
    4414:			; <UNDEFINED> instruction: 0xf8c93201
    4418:	stcpl	0, cr2, [sl], #-48	; 0xffffffd0
    441c:			; <UNDEFINED> instruction: 0xf80b46a3
    4420:	bcs	58702c <cos@plt+0x58524c>
    4424:			; <UNDEFINED> instruction: 0x465cd11a
    4428:	andeq	lr, sl, #164, 22	; 0x29000
    442c:	svcpl	0x0000f5b2
    4430:	ldrbmi	sp, [r1], -ip, ror #7
    4434:			; <UNDEFINED> instruction: 0xf0054638
    4438:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    443c:	blx	ff54044a <cos@plt+0xff53e66a>
    4440:	ldrdcs	pc, [ip], -r9
    4444:	stmdacs	r0, {r4, fp, ip, sp, lr}
    4448:			; <UNDEFINED> instruction: 0xf7ffd1e4
    444c:	ssatmi	pc, #4, r1, asr #27	; <UNPREDICTABLE>
    4450:			; <UNDEFINED> instruction: 0xf80bb2c0
    4454:			; <UNDEFINED> instruction: 0x5c2a0b01
    4458:	rscle	r2, r4, r6, lsl sl
    445c:			; <UNDEFINED> instruction: 0xf000497c
    4460:	stmdacs	r5, {r0, r1, r2, r3, r4, r6, r7}^
    4464:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    4468:	addhi	pc, r6, r0, asr #32
    446c:	stmdacs	r0, {r4, fp, ip, sp, lr}
    4470:	adchi	pc, r8, r0
    4474:	sbcvs	r3, sl, r1, lsl #4
    4478:			; <UNDEFINED> instruction: 0xf1a05c29
    447c:			; <UNDEFINED> instruction: 0xf002022b
    4480:			; <UNDEFINED> instruction: 0xf88b02fd
    4484:	ldmdbcs	r6, {}	; <UNPREDICTABLE>
    4488:	bcs	340f0 <cos@plt+0x32310>
    448c:	adchi	pc, r5, r0, asr #32
    4490:	strcc	r4, [r2], #-3952	; 0xfffff090
    4494:	ldrdls	pc, [r0, #143]	; 0x8f
    4498:	ldrbtmi	r4, [r9], #1151	; 0x47f
    449c:			; <UNDEFINED> instruction: 0xf8d9e00d
    44a0:	ldmdavc	r0, {r2, r3, sp}
    44a4:	stfpld	f3, [r9], #-832	; 0xfffffcc0
    44a8:			; <UNDEFINED> instruction: 0xf8c93201
    44ac:	strtmi	r2, [r2], -ip
    44b0:			; <UNDEFINED> instruction: 0xf8022916
    44b4:	tstle	sl, r1, lsl #22
    44b8:	bl	fe915d10 <cos@plt+0xfe913f30>
    44bc:			; <UNDEFINED> instruction: 0xf5b2020a
    44c0:	mvnle	r5, #0, 30
    44c4:			; <UNDEFINED> instruction: 0x46384651
    44c8:			; <UNDEFINED> instruction: 0xf810f005
    44cc:			; <UNDEFINED> instruction: 0xf0012002
    44d0:			; <UNDEFINED> instruction: 0xf8d9fb8b
    44d4:	ldmdavc	r0, {r2, r3, sp}
    44d8:	mvnle	r2, r0, lsl #16
    44dc:	stc2	7, cr15, [r8, #1020]	; 0x3fc
    44e0:	sbclt	r4, r0, #35651584	; 0x2200000
    44e4:	bleq	824f4 <cos@plt+0x80714>
    44e8:	ldmdbcs	r6, {r0, r3, r5, sl, fp, ip, lr}
    44ec:	ldmdbmi	fp, {r2, r5, r6, r7, ip, lr, pc}^
    44f0:			; <UNDEFINED> instruction: 0xf8022000
    44f4:	ldrbtmi	r0, [r9], #-3073	; 0xfffff3ff
    44f8:	bcc	5e828 <cos@plt+0x5ca48>
    44fc:	smlawtlt	lr, sl, r0, r6
    4500:			; <UNDEFINED> instruction: 0xf8584a57
    4504:	ldmdavc	r2, {r1, sp}
    4508:	eorsvc	fp, r2, r2, lsl #2
    450c:	bl	fe542508 <cos@plt+0xfe540728>
    4510:	stmdbge	r2, {r9, sp}
    4514:	andvs	r4, r2, r5, lsl #12
    4518:			; <UNDEFINED> instruction: 0xf7fd4650
    451c:	stmdavs	sl!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    4520:	cdp	13, 11, cr9, cr0, cr2, {0}
    4524:	cmplt	sl, r0, asr #22
    4528:	bleq	1040004 <cos@plt+0x103e224>
    452c:	blx	4400f8 <cos@plt+0x43e318>
    4530:	bmi	133863c <cos@plt+0x133685c>
    4534:	stmdami	ip, {r1, r3, r4, r5, r6, sl, lr}^
    4538:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    453c:			; <UNDEFINED> instruction: 0xffd6f004
    4540:	stmdble	sl, {r2, r3, r5, r7, r9, lr}
    4544:	blne	1816e70 <cos@plt+0x1815090>
    4548:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    454c:	bne	165e598 <cos@plt+0x165c7b8>
    4550:	ble	ed4f78 <cos@plt+0xed3198>
    4554:	ldrmi	r1, [ip], #-2860	; 0xfffff4d4
    4558:	bmi	115c8b0 <cos@plt+0x115aad0>
    455c:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    4560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4564:	subsmi	r9, sl, r3, lsl #22
    4568:	mrc	1, 5, sp, cr0, cr2, {2}
    456c:	andlt	r0, r5, r8, asr #22
    4570:	blhi	bf86c <cos@plt+0xbda8c>
    4574:	svchi	0x00f0e8bd
    4578:	sbcvs	r3, sl, r1, lsl #20
    457c:			; <UNDEFINED> instruction: 0xf80b2200
    4580:	ldr	r2, [ip, r1, lsl #24]!
    4584:	stmdacs	r0, {r4, fp, ip, sp, lr}
    4588:	andcc	sp, r1, #52	; 0x34
    458c:	bmi	a5c8bc <cos@plt+0xa5aadc>
    4590:	andeq	pc, r1, sl, lsl #17
    4594:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4598:	bcs	59b648 <cos@plt+0x599868>
    459c:	blmi	d785dc <cos@plt+0xd767fc>
    45a0:	addvc	pc, r1, #1325400064	; 0x4f000000
    45a4:	vldr.16	s18, [pc, #2]	; 45ae <cos@plt+0x27ce>
    45a8:	andvs	r8, sl, ip, lsl fp
    45ac:			; <UNDEFINED> instruction: 0xf858222e
    45b0:	andsvs	r3, sl, r3
    45b4:	bmi	c3e500 <cos@plt+0xc3c720>
    45b8:			; <UNDEFINED> instruction: 0xe7bc447a
    45bc:	streq	pc, [r2], #-266	; 0xfffffef6
    45c0:			; <UNDEFINED> instruction: 0xe71d4656
    45c4:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    45c8:	ldrb	fp, [r5, -r0, asr #5]
    45cc:	vpmax.s8	d25, d0, d1
    45d0:	ldc	3, cr1, [pc, #12]	; 45e4 <cos@plt+0x2804>
    45d4:	andsvs	r8, r3, r1, lsl fp
    45d8:	stmdami	r8!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    45dc:	stmiavs	r2, {r3, r4, r5, r6, sl, lr}^
    45e0:	bne	145e5ec <cos@plt+0x145c80c>
    45e4:	vstrle.16	s4, [r9, #-2]	; <UNPREDICTABLE>
    45e8:	sbcvs	r3, r2, r2, lsl #20
    45ec:			; <UNDEFINED> instruction: 0xf80b2200
    45f0:	str	r2, [r4, r1, lsl #24]
    45f4:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
    45f8:	strb	fp, [r8, r0, asr #5]
    45fc:			; <UNDEFINED> instruction: 0xf88b2200
    4600:	bls	4c60c <cos@plt+0x4a82c>
    4604:	movwne	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    4608:	blhi	ffc8c <cos@plt+0xfdeac>
    460c:			; <UNDEFINED> instruction: 0xe7a46013
    4610:	b	1d4260c <cos@plt+0x1d4082c>
    4614:	andhi	pc, r0, pc, lsr #7
	...
    4620:	andeq	r0, r0, r0, lsl #3
    4624:	andeq	r3, r2, r2, lsl #20
    4628:	muleq	r0, r0, r2
    462c:	strdeq	r3, [r2], -ip
    4630:	andeq	r3, r2, r8, asr lr
    4634:	andeq	r0, r0, ip, lsl #5
    4638:	andeq	r3, r2, r8, lsr lr
    463c:	andeq	r0, r1, lr, lsl #27
    4640:	andeq	r3, r2, r0, lsr lr
    4644:	ldrdeq	r3, [r2], -ip
    4648:	andeq	r0, r1, sl, lsr #26
    464c:	andeq	r3, r2, ip, asr #27
    4650:	andeq	r3, r2, r0, ror sp
    4654:	muleq	r1, r8, ip
    4658:	andeq	r3, r2, sl, lsr sp
    465c:	ldrdeq	r3, [r2], -lr
    4660:	muleq	r0, r0, r1
    4664:	andeq	r0, r1, r8, asr #24
    4668:	andeq	r0, r1, sl, asr #24
    466c:	andeq	r3, r2, ip, lsl #25
    4670:	andeq	r3, r2, r6, lsl #16
    4674:	andeq	r0, r0, r0, ror #4
    4678:			; <UNDEFINED> instruction: 0x00010bbc
    467c:	strdeq	r3, [r2], -r8
    4680:	ldrlt	r4, [r8, #-2575]!	; 0xfffff5f1
    4684:	blmi	3d5874 <cos@plt+0x3d3a94>
    4688:	ldmpl	r5, {r0, r1, r2, r3, sl, fp, lr}^
    468c:	and	r4, r3, ip, ror r4
    4690:	rscvs	r5, r2, fp, lsr #24
    4694:	tstle	sl, r1, lsl #22
    4698:	mrrcne	8, 14, r6, sl, cr3
    469c:	stmdacs	r0, {r3, r4, fp, ip, sp, lr}
    46a0:			; <UNDEFINED> instruction: 0xf7ffd1f6
    46a4:	sbclt	pc, r0, #42240	; 0xa500
    46a8:	blcs	5b75c <cos@plt+0x5997c>
    46ac:	ldmdacs	fp!, {r2, r4, r5, r6, r7, ip, lr, pc}
    46b0:	bmi	1b86c8 <cos@plt+0x1b68e8>
    46b4:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    46b8:	sbcsvs	r3, r3, r1, lsl #22
    46bc:	svclt	0x0000bd38
    46c0:	andeq	r3, r2, r0, ror #13
    46c4:	andeq	r0, r0, ip, lsl #5
    46c8:	andeq	r3, r2, r8, asr #22
    46cc:	andeq	r3, r2, r0, lsr #22
    46d0:	ldrlt	r4, [r0, #-2847]	; 0xfffff4e1
    46d4:	cfldrsmi	mvf4, [pc], {123}	; 0x7b
    46d8:	ldrbtmi	r6, [ip], #-2138	; 0xfffff7a6
    46dc:	blle	10eee4 <cos@plt+0x10d104>
    46e0:	vtst.8	d22, d1, d8
    46e4:			; <UNDEFINED> instruction: 0xf00d0101
    46e8:	blmi	7034fc <cos@plt+0x70171c>
    46ec:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    46f0:	ldmdbmi	sl, {r3, r4, r6, r8, ip, sp, pc}
    46f4:	cdpne	8, 5, cr6, cr10, cr3, {2}
    46f8:	stmdapl	r3!, {r1, r6, sp, lr}^
    46fc:	svclt	0x00181ac3
    4700:	bcs	d30c <cos@plt+0xb52c>
    4704:	movwcs	fp, #3864	; 0xf18
    4708:	blmi	572e9c <cos@plt+0x5710bc>
    470c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4710:	stcle	8, cr2, [r1, #-0]
    4714:	bl	1342710 <cos@plt+0x1340930>
    4718:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
    471c:			; <UNDEFINED> instruction: 0x3000f9b3
    4720:	blmi	470cf4 <cos@plt+0x46ef14>
    4724:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4728:	svclt	0x000c2b04
    472c:			; <UNDEFINED> instruction: 0x21222101
    4730:	eorcs	r4, r2, #14336	; 0x3800
    4734:	addsvc	r5, r9, #14876672	; 0xe30000
    4738:	sbcsvc	r7, sl, #1744830464	; 0x68000000
    473c:	ldclt	3, cr7, [r0, #-360]	; 0xfffffe98
    4740:	ldrb	r2, [r5, r1, lsl #2]!
    4744:	tstcc	fp, r1, lsl #16
    4748:	blx	14c0786 <cos@plt+0x14be9a6>
    474c:	svclt	0x0000e7dd
    4750:	andeq	r3, r2, r0, lsl #22
    4754:	andeq	r3, r2, sl, lsl #13
    4758:	andeq	r3, r2, r8, ror #21
    475c:	strdeq	r0, [r0], -r8
    4760:	andeq	r3, r2, r8, asr #21
    4764:	andeq	r0, r0, r4, lsr #3
    4768:	andeq	r0, r0, r4, lsl r2
    476c:	andeq	r0, r0, ip, lsl #5
    4770:	ldrbmi	lr, [r0, sp, lsr #18]!
    4774:	vstrmi	d20, [r3, #-264]	; 0xfffffef8
    4778:	ldrbtmi	r4, [fp], #-2627	; 0xfffff5bd
    477c:	cfstrdmi	mvd4, [r3], {125}	; 0x7d
    4780:	ldrdhi	pc, [ip, -pc]
    4784:	ldrbtmi	r4, [ip], #-3907	; 0xfffff0bd
    4788:	ldrbtmi	r4, [r8], #3651	; 0xe43
    478c:	andls	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    4790:	ldmvs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    4794:	ldmdavc	r8, {r1, r2, r3, r4, r5, r6, sl, lr}
    4798:	movwcc	fp, #4896	; 0x1320
    479c:			; <UNDEFINED> instruction: 0xf81960e3
    47a0:	blcc	507a8 <cos@plt+0x4e9c8>
    47a4:	stmdale	lr, {r3, r4, r8, r9, fp, sp}
    47a8:			; <UNDEFINED> instruction: 0xf003e8df
    47ac:	sfmeq	f4, 4, [sp, #-300]	; 0xfffffed4
    47b0:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    47b4:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    47b8:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    47bc:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    47c0:	andcs	r0, sp, sp, lsl #26
    47c4:	bmi	d4481c <cos@plt+0xd42a3c>
    47c8:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    47cc:	sbcsvs	r3, r3, r1, lsl #22
    47d0:			; <UNDEFINED> instruction: 0x87f0e8bd
    47d4:	stc2l	7, cr15, [r4], #-1020	; 0xfffffc04
    47d8:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    47dc:	ldmdavc	r8, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
    47e0:	bicsle	r2, sl, r0, lsl #16
    47e4:	stc2	7, cr15, [r4], {255}	; 0xff
    47e8:	ldrb	fp, [r8, r0, asr #5]
    47ec:	ldrsbtge	pc, [r4], pc	; <UNPREDICTABLE>
    47f0:	ldrbtmi	r6, [sl], #2299	; 0x8fb
    47f4:			; <UNDEFINED> instruction: 0xf819e005
    47f8:			; <UNDEFINED> instruction: 0xf8ca2000
    47fc:	bcs	50834 <cos@plt+0x4ea54>
    4800:	ldmdavc	r8, {r0, r1, r3, r8, ip, lr, pc}
    4804:	stmdacs	r0, {r0, r8, r9, ip, sp}
    4808:			; <UNDEFINED> instruction: 0xf7ffd1f5
    480c:	ldmvs	r3!, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    4810:			; <UNDEFINED> instruction: 0xf819b2c0
    4814:	bcs	4c81c <cos@plt+0x4aa3c>
    4818:	stmdacs	sl, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    481c:	stmdami	r2!, {r2, r4, r8, ip, lr, pc}
    4820:	ldrbtmi	r4, [r8], #-2338	; 0xfffff6de
    4824:	andcc	r6, r1, #131072	; 0x20000
    4828:	stmdapl	r9!, {r1, sp, lr}^
    482c:	ldr	r6, [r2, sl]!
    4830:	blmi	816cb4 <cos@plt+0x814ed4>
    4834:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    4838:	ldmvs	fp, {r1, r3, fp, sp, lr}^
    483c:	andvs	r3, sl, r1, lsl #4
    4840:			; <UNDEFINED> instruction: 0xf8d8e7a9
    4844:	str	r3, [r6, ip]!
    4848:	ldmdblt	r8, {r0, r8, r9, fp, ip, sp}
    484c:	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
    4850:	sbfx	r6, r3, #1, #30
    4854:	subscs	r4, ip, r9, lsl r9
    4858:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
    485c:	stmiapl	fp!, {r0, r1, r3, r6, r7, sp, lr}
    4860:			; <UNDEFINED> instruction: 0xf0046018
    4864:	blmi	604500 <cos@plt+0x602720>
    4868:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    486c:	andsvs	r3, r3, r1, lsl #6
    4870:			; <UNDEFINED> instruction: 0xd1ad2b05
    4874:			; <UNDEFINED> instruction: 0x47f0e8bd
    4878:			; <UNDEFINED> instruction: 0xf0012002
    487c:	svclt	0x0000b9b5
    4880:	andeq	r3, r2, sl, asr sl
    4884:	andeq	r3, r2, r8, ror #11
    4888:	andeq	r0, r0, ip, lsl #5
    488c:	andeq	r3, r2, lr, asr #20
    4890:	andeq	r3, r2, sl, asr #20
    4894:	andeq	r3, r2, r4, asr #20
    4898:	andeq	r3, r2, r0, asr #20
    489c:	andeq	r3, r2, ip, lsl #20
    48a0:	strdeq	r3, [r2], -sl
    48a4:	andeq	r3, r2, r2, ror #19
    48a8:	andeq	r3, r2, r2, ror #15
    48ac:	muleq	r0, r8, r1
    48b0:	ldrdeq	r3, [r2], -r0
    48b4:	muleq	r2, lr, r9
    48b8:	andeq	r3, r2, r6, lsl #19
    48bc:	andeq	r3, r2, sl, ror r9
    48c0:	andeq	r0, r0, r0, ror #4
    48c4:	andeq	r0, r0, r4, ror r2
    48c8:	cmnlt	r8, #112, 10	; 0x1c000000
    48cc:			; <UNDEFINED> instruction: 0xf04f4d1d
    48d0:			; <UNDEFINED> instruction: 0x460633ff
    48d4:	rsbvs	r4, fp, sp, ror r4
    48d8:	ldmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48dc:			; <UNDEFINED> instruction: 0xf0013001
    48e0:	ldrtmi	pc, [r1], -pc, lsr #18	; <UNPREDICTABLE>
    48e4:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    48e8:			; <UNDEFINED> instruction: 0x61284604
    48ec:			; <UNDEFINED> instruction: 0xf7fd4618
    48f0:	strmi	lr, [r3], -ip, lsr #18
    48f4:	rscvs	r6, fp, r0, lsr #16
    48f8:	strmi	r2, [r4], #-769	; 0xfffffcff
    48fc:	movwcs	r6, #41131	; 0xa0ab
    4900:	ldfmis	f7, [r1], {227}	; 0xe3
    4904:			; <UNDEFINED> instruction: 0xff34f7ff
    4908:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    490c:	tstlt	sl, sl, lsl r8
    4910:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
    4914:	ldcllt	0, cr6, [r0, #-844]!	; 0xfffffcb4
    4918:	blx	1ac291e <cos@plt+0x1ac0b3e>
    491c:			; <UNDEFINED> instruction: 0xf001b908
    4920:	stmiavs	r3!, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}^
    4924:	ldrb	r3, [r3, r1, lsl #22]!
    4928:	blx	cc292e <cos@plt+0xcc0b4e>
    492c:	andeq	pc, r1, r1, asr #4
    4930:	blx	54096c <cos@plt+0x53eb8c>
    4934:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    4938:	sbcsvs	r6, r8, r8, lsl r0
    493c:	blx	442942 <cos@plt+0x440b62>
    4940:	svclt	0x0000e7df
    4944:	andeq	r3, r2, r0, lsl #18
    4948:	andeq	r3, r2, ip, asr #17
    494c:	andeq	r3, r2, r2, asr #17
    4950:	muleq	r2, lr, r8
    4954:	push	{r1, fp, ip, sp, lr}
    4958:	strdlt	r4, [r3], r0
    495c:	ldrbtmi	r4, [lr], #-3700	; 0xfffff18c
    4960:			; <UNDEFINED> instruction: 0xf0002a00
    4964:	blmi	1ce4cd4 <cos@plt+0x1ce2ef4>
    4968:	beq	8c0aac <cos@plt+0x8beccc>
    496c:			; <UNDEFINED> instruction: 0xf04f4c72
    4970:	ldrbtmi	r0, [fp], #-2315	; 0xfffff6f5
    4974:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4978:	movwls	r4, #5244	; 0x147c
    497c:	strmi	r9, [r3], -r0, lsl #8
    4980:			; <UNDEFINED> instruction: 0xf04f4604
    4984:			; <UNDEFINED> instruction: 0xf04f0e0d
    4988:	bcs	17079b0 <cos@plt+0x1705bd0>
    498c:	bleq	80da4 <cos@plt+0x7efc4>
    4990:	ldrbmi	sp, [ip], -sp
    4994:	blcs	829a8 <cos@plt+0x80bc8>
    4998:	bcs	22a28 <cos@plt+0x20c48>
    499c:	andcs	sp, r0, #1073741885	; 0x4000003d
    49a0:	tstlt	r9, sl, lsl r0
    49a4:	andvs	r1, fp, fp, lsl sl
    49a8:	pop	{r0, r1, ip, sp, pc}
    49ac:	stmdavc	r5!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    49b0:	rscle	r2, lr, r0, lsl #26
    49b4:	eoreq	pc, r2, #1073741865	; 0x40000029
    49b8:	blx	fe0c333e <cos@plt+0xfe0c155e>
    49bc:	svceq	0x0056f1bb
    49c0:	bcs	15baa84 <cos@plt+0x15b8ca4>
    49c4:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    49c8:	ldccs	0, cr15, [r2], {2}
    49cc:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49d0:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49d4:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49d8:	strhi	r8, [r5, #1413]	; 0x585
    49dc:	strhi	r8, [r5, #1413]	; 0x585
    49e0:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49e4:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49e8:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49ec:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49f0:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49f4:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49f8:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    49fc:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    4a00:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    4a04:	stccs	12, cr2, [ip], #-508	; 0xfffffe04
    4a08:			; <UNDEFINED> instruction: 0x2c777b2c
    4a0c:	ldclcs	12, cr2, [r1], #-176	; 0xffffff50
    4a10:	stccs	12, cr2, [ip], #-176	; 0xffffff50
    4a14:	stclcs	12, cr2, [ip], #-176	; 0xffffff50
    4a18:	stclcs	12, cr2, [r8], #-176	; 0xffffff50
    4a1c:	mrrccs	12, 6, r2, pc, cr3	; <UNPREDICTABLE>
    4a20:			; <UNDEFINED> instruction: 0x461a0037
    4a24:	ldrbeq	pc, [ip, #-79]	; 0xffffffb1	; <UNPREDICTABLE>
    4a28:	blpl	c2a38 <cos@plt+0xc0c58>
    4a2c:			; <UNDEFINED> instruction: 0xf8143402
    4a30:	subsvc	r5, sp, r1, lsl #24
    4a34:			; <UNDEFINED> instruction: 0xe7af4613
    4a38:	stmiavc	r2!, {r6, r8, sl, fp, lr}
    4a3c:			; <UNDEFINED> instruction: 0xf8155975
    4a40:			; <UNDEFINED> instruction: 0xf1bbb002
    4a44:	rsble	r0, sl, r6, lsl pc
    4a48:	bleq	10810d8 <cos@plt+0x107f2f8>
    4a4c:	svceq	0x0025f1bb
    4a50:	svcls	0x0000d8e7
    4a54:			; <UNDEFINED> instruction: 0xf812443a
    4a58:	bcs	fb64 <cos@plt+0xdd84>
    4a5c:	strcc	sp, [r3], #-225	; 0xffffff1f
    4a60:	mullt	r0, r4, r8
    4a64:	andpl	pc, fp, r5, lsl r8	; <UNPREDICTABLE>
    4a68:	subsle	r2, fp, r6, lsl sp
    4a6c:	strbeq	pc, [r1, #-427]	; 0xfffffe55	; <UNPREDICTABLE>
    4a70:	stmle	pc, {r0, r2, r5, r8, sl, fp, sp}	; <UNPREDICTABLE>
    4a74:	strtmi	r9, [fp], #3329	; 0xd01
    4a78:	mcrrpl	8, 1, pc, r1, cr11	; <UNPREDICTABLE>
    4a7c:	addle	r2, r9, r0, lsl #26
    4a80:	andne	lr, r2, #5120	; 0x1400
    4a84:	str	r3, [r5, r1, lsl #8]
    4a88:			; <UNDEFINED> instruction: 0xf8033402
    4a8c:	str	r9, [r3, r1, lsl #22]
    4a90:	strcc	r2, [r2], #-521	; 0xfffffdf7
    4a94:	blcs	82aa8 <cos@plt+0x80cc8>
    4a98:	strcc	lr, [r2], #-1918	; 0xfffff882
    4a9c:	bl	82ab0 <cos@plt+0x80cd0>
    4aa0:	andcs	lr, sl, #31981568	; 0x1e80000
    4aa4:			; <UNDEFINED> instruction: 0xf8033402
    4aa8:	ldrb	r2, [r5, -r1, lsl #22]!
    4aac:	andeq	pc, ip, #79	; 0x4f
    4ab0:			; <UNDEFINED> instruction: 0xf8033402
    4ab4:	strb	r2, [pc, -r1, lsl #22]!
    4ab8:			; <UNDEFINED> instruction: 0xf8033402
    4abc:	strb	ip, [fp, -r1, lsl #22]!
    4ac0:			; <UNDEFINED> instruction: 0xf8033402
    4ac4:	strb	r8, [r7, -r1, lsl #22]!
    4ac8:	subseq	pc, ip, #79	; 0x4f
    4acc:			; <UNDEFINED> instruction: 0xf8033402
    4ad0:	strb	r2, [r1, -r1, lsl #22]!
    4ad4:	ldccc	8, cr7, [r0, #-648]!	; 0xfffffd78
    4ad8:	blx	17d33a0 <cos@plt+0x17d15c0>
    4adc:			; <UNDEFINED> instruction: 0xf1bbfb82
    4ae0:	svclt	0x00880f07
    4ae4:	stmdble	r6, {r1, sl, ip, sp}
    4ae8:	blpl	82afc <cos@plt+0x80d1c>
    4aec:	strcc	lr, [r2], #-1876	; 0xfffff8ac
    4af0:	blge	82b04 <cos@plt+0x80d24>
    4af4:			; <UNDEFINED> instruction: 0xf894e750
    4af8:	bl	b0b0c <cos@plt+0xaed2c>
    4afc:			; <UNDEFINED> instruction: 0xf1ab05c5
    4b00:	blx	17c53c8 <cos@plt+0x17c35e8>
    4b04:			; <UNDEFINED> instruction: 0xf1bbfb82
    4b08:	svclt	0x00960f07
    4b0c:	strbeq	lr, [r5, #2818]	; 0xb02
    4b10:	strcc	r3, [r4], #-1027	; 0xfffffbfd
    4b14:	blpl	82b28 <cos@plt+0x80d48>
    4b18:			; <UNDEFINED> instruction: 0x4603e73e
    4b1c:	strcc	lr, [r3], #-1855	; 0xfffff8c1
    4b20:			; <UNDEFINED> instruction: 0xe79d3a30
    4b24:	andne	lr, r2, #11264	; 0x2c00
    4b28:	bcc	c11b34 <cos@plt+0xc0fd54>
    4b2c:	svclt	0x0000e732
    4b30:	andeq	r3, r2, r6, lsl #8
    4b34:	muleq	r1, sl, r8
    4b38:	muleq	r1, r4, r8
    4b3c:	andeq	r0, r0, ip, lsl #5
    4b40:	svcmi	0x00f0e92d
    4b44:	ldccs	8, cr15, [ip], {223}	; 0xdf
    4b48:	blhi	c0004 <cos@plt+0xbe224>
    4b4c:	ldccc	8, cr15, [r8], {223}	; 0xdf
    4b50:			; <UNDEFINED> instruction: 0xf8df447a
    4b54:			; <UNDEFINED> instruction: 0xf8df4c18
    4b58:	ldmpl	r3, {r3, r4, sl, fp, ip}^
    4b5c:			; <UNDEFINED> instruction: 0xf8dfb085
    4b60:	ldrbtmi	r2, [ip], #-3092	; 0xfffff3ec
    4b64:	movwls	r6, #14363	; 0x381b
    4b68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b6c:	stccc	8, cr15, [r8], {223}	; 0xdf
    4b70:			; <UNDEFINED> instruction: 0xf8df447a
    4b74:	stmdapl	r5!, {r3, sl, fp, ip, sp, lr}^
    4b78:	ldrbtmi	r6, [pc], #-2066	; 4b80 <cos@plt+0x2da0>
    4b7c:	stchi	8, cr15, [r0], {223}	; 0xdf
    4b80:	stcvs	8, cr15, [r0], {223}	; 0xdf
    4b84:	ldrbtmi	r6, [r8], #42	; 0x2a
    4b88:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    4b8c:	ldmvs	fp!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    4b90:	bcs	22c00 <cos@plt+0x20e20>
    4b94:	movwcc	sp, #4195	; 0x1063
    4b98:			; <UNDEFINED> instruction: 0x461360fb
    4b9c:	andne	pc, r3, r9, lsl r8	; <UNPREDICTABLE>
    4ba0:	vmla.i8	d2, d0, d18
    4ba4:	andge	r8, r2, ip, ror r3
    4ba8:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    4bac:	strmi	r4, [r0, -r8, lsl #8]
    4bb0:	andeq	r0, r0, sp, asr #3
    4bb4:			; <UNDEFINED> instruction: 0xffffffdf
    4bb8:			; <UNDEFINED> instruction: 0x000001b3
    4bbc:	andeq	r0, r0, r5, ror #2
    4bc0:	andeq	r0, r0, pc, ror #13
    4bc4:	andeq	r0, r0, r5, asr #2
    4bc8:	andeq	r0, r0, r7, lsl r1
    4bcc:	andeq	r0, r0, r1, lsr r5
    4bd0:	andeq	r0, r0, pc, lsl #6
    4bd4:			; <UNDEFINED> instruction: 0x000004bb
    4bd8:	andeq	r0, r0, r1, ror r4
    4bdc:	andeq	r0, r0, r1, asr #10
    4be0:	andeq	r0, r0, r9, asr r3
    4be4:	andeq	r0, r0, sp, lsr r4
    4be8:	andeq	r0, r0, r3, ror #12
    4bec:	andeq	r0, r0, r9, lsl #8
    4bf0:	andeq	r0, r0, r3, ror r5
    4bf4:	andeq	r0, r0, fp, lsl #7
    4bf8:	andeq	r0, r0, pc, lsr #6
    4bfc:	andeq	r0, r0, pc, lsl r3
    4c00:	strdeq	r0, [r0], -r9
    4c04:	muleq	r0, fp, r3
    4c08:	strheq	r0, [r0], -r9
    4c0c:	andeq	r0, r0, r7, lsr #11
    4c10:	muleq	r0, sp, r0
    4c14:	andeq	r0, r0, sp, lsr #3
    4c18:	andeq	r0, r0, r9, ror r1
    4c1c:	ldrdeq	r0, [r0], -r3
    4c20:	andeq	r0, r0, r3, lsl #5
    4c24:	andeq	r0, r0, r1, lsr r2
    4c28:	andeq	r0, r0, sp, lsl r2
    4c2c:	strheq	r0, [r0], -r9
    4c30:	strdeq	r0, [r0], -r5
    4c34:	andeq	r0, r0, fp, asr #13
    4c38:	ldrdeq	r0, [r0], -sp
    4c3c:			; <UNDEFINED> instruction: 0xf8c83301
    4c40:			; <UNDEFINED> instruction: 0xf819300c
    4c44:	blcs	50c4c <cos@plt+0x4ee6c>
    4c48:	cmphi	pc, #64	; 0x40	; <UNPREDICTABLE>
    4c4c:	ldrdcc	pc, [ip], -r8
    4c50:	stmdacs	r0, {r3, r4, fp, ip, sp, lr}
    4c54:			; <UNDEFINED> instruction: 0xf7ffd1f2
    4c58:	sbclt	pc, r0, #3325952	; 0x32c000
    4c5c:			; <UNDEFINED> instruction: 0xf7ffe7f1
    4c60:	sbclt	pc, r3, #3260416	; 0x31c000
    4c64:			; <UNDEFINED> instruction: 0xe799461a
    4c68:	ldrmi	sl, [r8], -r2, lsl #18
    4c6c:	blx	1bc2c72 <cos@plt+0x1bc0e92>
    4c70:	bleq	104074c <cos@plt+0x103e96c>
    4c74:	blhi	104073c <cos@plt+0x103e95c>
    4c78:	blx	440844 <cos@plt+0x43ea64>
    4c7c:	strthi	pc, [r9], #-64	; 0xffffffc0
    4c80:	stmdacs	r0, {r1, fp, ip, pc}
    4c84:	strbhi	pc, [r3, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    4c88:	bcs	fff4300c <cos@plt+0xfff4122c>
    4c8c:	bcc	fff43010 <cos@plt+0xfff41230>
    4c90:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    4c94:	andsvs	r3, r3, r8, lsl r3
    4c98:	bcc	ffd4301c <cos@plt+0xffd4123c>
    4c9c:	addsvc	pc, r8, #1325400064	; 0x4f000000
    4ca0:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    4ca4:			; <UNDEFINED> instruction: 0xf8df605a
    4ca8:			; <UNDEFINED> instruction: 0xf8df2aec
    4cac:	ldrbtmi	r3, [sl], #-2748	; 0xfffff544
    4cb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4cb4:	subsmi	r9, sl, r3, lsl #22
    4cb8:	ldrbthi	pc, [r8], r0, asr #32	; <UNPREDICTABLE>
    4cbc:	ldc	0, cr11, [sp], #20
    4cc0:	pop	{r1, r8, r9, fp, pc}
    4cc4:			; <UNDEFINED> instruction: 0xf8df8ff0
    4cc8:			; <UNDEFINED> instruction: 0xf8543ad0
    4ccc:			; <UNDEFINED> instruction: 0xf8daa003
    4cd0:	cdpne	0, 5, cr2, cr3, cr0, {0}
    4cd4:	andcc	pc, r0, sl, asr #17
    4cd8:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    4cdc:			; <UNDEFINED> instruction: 0xf8df86bb
    4ce0:	ldrbtmi	r0, [r8], #-2748	; 0xfffff544
    4ce4:	stc2	0, cr15, [r2], {4}
    4ce8:	stc2l	7, cr15, [sl], {255}	; 0xff
    4cec:			; <UNDEFINED> instruction: 0xf8ca2300
    4cf0:	strb	r3, [ip, -r0]
    4cf4:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    4cf8:	bcc	fe94307c <cos@plt+0xfe94129c>
    4cfc:	bcs	fe643080 <cos@plt+0xfe6412a0>
    4d00:	orrvc	pc, r3, pc, asr #8
    4d04:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    4d08:	subsvs	r4, r9, r8, lsl #12
    4d0c:	movwcc	r6, #6163	; 0x1813
    4d10:	bfi	r6, r3, #0, #9
    4d14:	stc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    4d18:	bcc	fe24309c <cos@plt+0xfe2412bc>
    4d1c:	andne	pc, r5, #64, 4
    4d20:			; <UNDEFINED> instruction: 0x4610447b
    4d24:	sbfx	r6, sl, #0, #31
    4d28:	bne	1f430ac <cos@plt+0x1f412cc>
    4d2c:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    4d30:	blcs	22d84 <cos@plt+0x20fa4>
    4d34:	ldrhi	pc, [fp], #0
    4d38:	teqeq	sp, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    4d3c:	blx	fecd1548 <cos@plt+0xfeccf768>
    4d40:	sbcvs	pc, sl, r3, lsl #7
    4d44:	blcs	72b8 <cos@plt+0x54d8>
    4d48:	bicshi	pc, sl, #0
    4d4c:	bcc	17430d0 <cos@plt+0x17412f0>
    4d50:	andsne	pc, r9, #64, 4
    4d54:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    4d58:	sbfx	r6, sl, #0, #5
    4d5c:			; <UNDEFINED> instruction: 0xf9a0f7ff
    4d60:			; <UNDEFINED> instruction: 0xf8dfe715
    4d64:	ldrbtmi	r4, [ip], #-2636	; 0xfffff5b4
    4d68:	movwcc	r6, #6179	; 0x1823
    4d6c:			; <UNDEFINED> instruction: 0xf7ff6023
    4d70:			; <UNDEFINED> instruction: 0xf44ffcff
    4d74:	ldrmi	r7, [r8], -r2, lsl #7
    4d78:	ldr	r6, [r4, r3, rrx]
    4d7c:	bcc	d43100 <cos@plt+0xd41320>
    4d80:	rscscc	pc, pc, #79	; 0x4f
    4d84:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    4d88:			; <UNDEFINED> instruction: 0xe78c605a
    4d8c:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4d90:	strvc	pc, [r1, #1103]	; 0x44f
    4d94:	bcs	843118 <cos@plt+0x841338>
    4d98:	stmdapl	r1!, {r3, r5, r9, sl, lr}^
    4d9c:	subsvs	r4, r5, sl, ror r4
    4da0:	str	r6, [r0, fp]
    4da4:	bne	543128 <cos@plt+0x541348>
    4da8:			; <UNDEFINED> instruction: 0xf8df2500
    4dac:			; <UNDEFINED> instruction: 0x267e29dc
    4db0:	bcc	343134 <cos@plt+0x341354>
    4db4:	vst2.16	{d21-d22}, [pc :128], r0
    4db8:	ldrbtmi	r7, [fp], #-396	; 0xfffffe74
    4dbc:	strcs	r7, [r1, #-5]
    4dc0:	strmi	r7, [r8], -r6, asr #32
    4dc4:	subsvs	r5, r9, r2, lsr #17
    4dc8:			; <UNDEFINED> instruction: 0xe76c6015
    4dcc:	ldc2l	7, cr15, [r0], {255}	; 0xff
    4dd0:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4dd4:	addvc	pc, r5, #1325400064	; 0x4f000000
    4dd8:			; <UNDEFINED> instruction: 0x4610447b
    4ddc:			; <UNDEFINED> instruction: 0xe762605a
    4de0:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4de4:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4de8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    4dec:	ldmdavs	r8, {r1, r3, r6, r7, fp, sp, lr}
    4df0:			; <UNDEFINED> instruction: 0xf8dfb130
    4df4:	stmdapl	r0!, {r2, r3, r4, r6, r7, r8, fp}
    4df8:	stmdacs	r0, {fp, sp, lr}
    4dfc:	ldrhi	pc, [lr]
    4e00:	blcs	22e54 <cos@plt+0x21074>
    4e04:	ldrthi	pc, [ip], #-0	; <UNPREDICTABLE>
    4e08:	teqeq	sp, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    4e0c:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e10:			; <UNDEFINED> instruction: 0xf383fab3
    4e14:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    4e18:	sbcvs	r0, sl, fp, asr r9
    4e1c:			; <UNDEFINED> instruction: 0xf0002b00
    4e20:			; <UNDEFINED> instruction: 0xf8df83a0
    4e24:	vst2.32	{d19,d21}, [pc :256], r4
    4e28:	ldrmi	r7, [r0], -pc, lsl #5
    4e2c:	subsvs	r4, sl, fp, ror r4
    4e30:			; <UNDEFINED> instruction: 0xf8dfe739
    4e34:	ldrbtmi	r1, [r9], #-2472	; 0xfffff658
    4e38:	ldmdavc	r3, {r1, r3, r6, r7, fp, sp, lr}
    4e3c:			; <UNDEFINED> instruction: 0xf0002b00
    4e40:			; <UNDEFINED> instruction: 0xf1a383fc
    4e44:	andcc	r0, r1, #-201326592	; 0xf4000000
    4e48:			; <UNDEFINED> instruction: 0xf383fab3
    4e4c:	ldmdbeq	fp, {r1, r3, r6, r7, sp, lr}^
    4e50:			; <UNDEFINED> instruction: 0xf0402b00
    4e54:			; <UNDEFINED> instruction: 0xf8df841e
    4e58:			; <UNDEFINED> instruction: 0xf8df0988
    4e5c:	ldrbtmi	r2, [r8], #-2440	; 0xfffff678
    4e60:	stmdbcc	r1, {r0, r6, r7, fp, sp, lr}
    4e64:	stmiapl	r2!, {r0, r6, r7, sp, lr}
    4e68:	stmdbcs	r0, {r0, r4, fp, sp, lr}
    4e6c:	orrhi	pc, r0, #0
    4e70:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e74:	ldrvc	pc, [r4], #1103	; 0x44f
    4e78:	andsvs	r4, r3, r0, lsr #12
    4e7c:	subvs	r4, ip, r9, ror r4
    4e80:			; <UNDEFINED> instruction: 0xf8dfe711
    4e84:	ldrbtmi	r2, [sl], #-2408	; 0xfffff698
    4e88:	ldmdavc	r8, {r0, r1, r4, r6, r7, fp, sp, lr}
    4e8c:			; <UNDEFINED> instruction: 0xf0002800
    4e90:	movwcc	r8, #5099	; 0x13eb
    4e94:	ldmdacs	lr!, {r0, r1, r4, r6, r7, sp, lr}^
    4e98:	strbhi	pc, [r8], #-0	; <UNPREDICTABLE>
    4e9c:			; <UNDEFINED> instruction: 0xf000283d
    4ea0:			; <UNDEFINED> instruction: 0xf8df842e
    4ea4:	vst2.16	{d17,d19}, [pc], ip
    4ea8:			; <UNDEFINED> instruction: 0xf8df7493
    4eac:	ldrbtmi	r2, [r9], #-2376	; 0xfffff6b8
    4eb0:	stmiavs	fp, {r1, r3, r4, r5, r6, sl, lr}^
    4eb4:	subsvs	r4, r4, r0, lsr #12
    4eb8:	sbcvs	r3, fp, r1, lsl #22
    4ebc:			; <UNDEFINED> instruction: 0xf8dfe6f3
    4ec0:	vst2.8	{d19,d21}, [pc :256], r8
    4ec4:	ldrmi	r7, [r0], -sl, lsl #5
    4ec8:	subsvs	r4, sl, fp, ror r4
    4ecc:			; <UNDEFINED> instruction: 0xf8dfe6eb
    4ed0:	vst2.8	{d19,d21}, [pc :128], ip
    4ed4:	ldrmi	r7, [r0], -r4, lsl #5
    4ed8:	subsvs	r4, sl, fp, ror r4
    4edc:			; <UNDEFINED> instruction: 0xf8dfe6e3
    4ee0:			; <UNDEFINED> instruction: 0xf85438f0
    4ee4:			; <UNDEFINED> instruction: 0xf8daa003
    4ee8:	blcc	50ef0 <cos@plt+0x4f110>
    4eec:	andcc	pc, r0, sl, asr #17
    4ef0:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    4ef4:			; <UNDEFINED> instruction: 0xf8df85a7
    4ef8:	ldrbtmi	r0, [r8], #-2312	; 0xfffff6f8
    4efc:	blx	ffdc0f14 <cos@plt+0xffdbf134>
    4f00:			; <UNDEFINED> instruction: 0xf8ca2300
    4f04:	strb	r3, [r2], -r0
    4f08:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4f0c:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    4f10:	blcs	22f64 <cos@plt+0x21184>
    4f14:	msrhi	SPSR_xc, #0
    4f18:	sbcvs	r3, sl, r1, lsl #4
    4f1c:			; <UNDEFINED> instruction: 0xf0002b2d
    4f20:	blcs	f65c68 <cos@plt+0xf63e88>
    4f24:	msrhi	CPSR_fs, #0
    4f28:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4f2c:	ldrvc	pc, [r1], #1103	; 0x44f
    4f30:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4f34:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    4f38:			; <UNDEFINED> instruction: 0xf8dfe7bb
    4f3c:	vst2.<illegal width 64>	{d19-d20}, [pc :64], r4
    4f40:			; <UNDEFINED> instruction: 0xf8df7197
    4f44:	ldrbtmi	r2, [fp], #-2188	; 0xfffff774
    4f48:			; <UNDEFINED> instruction: 0xf8dfe6dd
    4f4c:			; <UNDEFINED> instruction: 0xf8df3870
    4f50:			; <UNDEFINED> instruction: 0xf8df88c4
    4f54:	stmiapl	r7!, {r2, r6, r7, fp, sp, lr}^
    4f58:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
    4f5c:			; <UNDEFINED> instruction: 0xf805463d
    4f60:			; <UNDEFINED> instruction: 0xf8d82b01
    4f64:	ldmdavc	r8, {r2, r3, ip, sp}
    4f68:	movwcc	fp, #4560	; 0x11d0
    4f6c:	andcc	pc, ip, r8, asr #17
    4f70:	andcc	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
    4f74:	bleq	82f90 <cos@plt+0x811b0>
    4f78:	blcs	53bd4 <cos@plt+0x51df4>
    4f7c:	bichi	pc, sp, r0, lsl #4
    4f80:			; <UNDEFINED> instruction: 0xf5b31beb
    4f84:	mvnle	r5, #0, 30
    4f88:			; <UNDEFINED> instruction: 0x46304639
    4f8c:	blx	febc0fa4 <cos@plt+0xfebbf1c4>
    4f90:			; <UNDEFINED> instruction: 0xf0002002
    4f94:			; <UNDEFINED> instruction: 0xf8d8fe29
    4f98:	ldmdavc	r8, {r2, r3, ip, sp}
    4f9c:	mvnle	r2, r0, lsl #16
    4fa0:			; <UNDEFINED> instruction: 0xf826f7ff
    4fa4:	strb	fp, [r3, r0, asr #5]!
    4fa8:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4fac:	andne	pc, r9, #64, 4
    4fb0:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    4fb4:			; <UNDEFINED> instruction: 0xe676605a
    4fb8:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4fbc:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    4fc0:	blcs	23014 <cos@plt+0x21234>
    4fc4:	tsthi	pc, #0	; <UNPREDICTABLE>
    4fc8:	teqeq	sp, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    4fcc:	blx	fecd17d8 <cos@plt+0xfeccf9f8>
    4fd0:	sbcvs	pc, sl, r3, lsl #7
    4fd4:	blcs	7548 <cos@plt+0x5768>
    4fd8:	addhi	pc, fp, #0
    4fdc:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4fe0:	andsne	pc, r1, #64, 4
    4fe4:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    4fe8:			; <UNDEFINED> instruction: 0xe65c605a
    4fec:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4ff0:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    4ff4:	blcs	23048 <cos@plt+0x21268>
    4ff8:	msrhi	CPSR_fsx, #0
    4ffc:	teqeq	sp, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    5000:	blx	fecd180c <cos@plt+0xfeccfa2c>
    5004:	sbcvs	pc, sl, r3, lsl #7
    5008:	blcs	757c <cos@plt+0x579c>
    500c:	rsbshi	pc, pc, #0
    5010:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5014:	andne	pc, pc, #64, 4
    5018:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    501c:			; <UNDEFINED> instruction: 0xe642605a
    5020:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5024:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    5028:	blcs	2307c <cos@plt+0x2129c>
    502c:	sbcshi	pc, fp, #0
    5030:	msreq	CPSR_sx, #-1073741784	; 0xc0000028
    5034:	blx	fecd1840 <cos@plt+0xfeccfa60>
    5038:	sbcvs	pc, sl, r3, lsl #7
    503c:	blcs	75b0 <cos@plt+0x57d0>
    5040:	rscshi	pc, r1, #64	; 0x40
    5044:	ubfxpl	pc, pc, #17, #13
    5048:	orrvc	pc, r1, pc, asr #8
    504c:			; <UNDEFINED> instruction: 0x3738f8df
    5050:	ldrbtmi	r2, [sp], #-1574	; 0xfffff9da
    5054:	stmiavs	sl!, {r3, r9, sl, lr}^
    5058:	rscvs	r3, sl, r1, lsl #20
    505c:			; <UNDEFINED> instruction: 0xf8df58e2
    5060:	ldrbtmi	r3, [fp], #-2008	; 0xfffff828
    5064:	subsvs	r6, r9, r6, lsl r0
    5068:			; <UNDEFINED> instruction: 0xf8dfe61d
    506c:	ldrbtmi	r2, [sl], #-2000	; 0xfffff830
    5070:	ldmdavc	r9, {r0, r1, r4, r6, r7, fp, sp, lr}
    5074:			; <UNDEFINED> instruction: 0xf0002900
    5078:			; <UNDEFINED> instruction: 0xf1a182be
    507c:	movwcc	r0, #4476	; 0x117c
    5080:			; <UNDEFINED> instruction: 0xf181fab1
    5084:	stmdbeq	r9, {r0, r1, r4, r6, r7, sp, lr}^
    5088:			; <UNDEFINED> instruction: 0xf0402900
    508c:			; <UNDEFINED> instruction: 0xf8df8361
    5090:			; <UNDEFINED> instruction: 0xf8df07b0
    5094:	ldrbtmi	r3, [r8], #-1844	; 0xfffff8cc
    5098:	bcc	5f3a8 <cos@plt+0x5d5c8>
    509c:	stmiapl	r3!, {r1, r6, r7, sp, lr}^
    50a0:	bcs	1f110 <cos@plt+0x1d330>
    50a4:	andhi	pc, ip, #0
    50a8:			; <UNDEFINED> instruction: 0x2724f8df
    50ac:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    50b0:			; <UNDEFINED> instruction: 0xf0402a00
    50b4:			; <UNDEFINED> instruction: 0xf8df8205
    50b8:			; <UNDEFINED> instruction: 0xf06f26d0
    50bc:	andsvs	r0, r9, r2
    50c0:	strne	pc, [fp, #-576]	; 0xfffffdc0
    50c4:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    50c8:	stmiapl	r2!, {r2, r3, r4, r5, r6, r9, sl, sp}
    50cc:			; <UNDEFINED> instruction: 0x46286010
    50d0:			; <UNDEFINED> instruction: 0xf8df58e2
    50d4:	ldrbtmi	r3, [fp], #-1904	; 0xfffff890
    50d8:	andsvc	r7, r6, r1, asr r0
    50dc:	strb	r6, [r2, #93]!	; 0x5d
    50e0:			; <UNDEFINED> instruction: 0x3764f8df
    50e4:	andsne	pc, r3, #64, 4
    50e8:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    50ec:	ldrb	r6, [sl, #90]	; 0x5a
    50f0:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
    50f4:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    50f8:	blcs	2314c <cos@plt+0x2136c>
    50fc:	rsbhi	pc, fp, #0
    5100:	sbcvs	r3, sl, r1, lsl #4
    5104:			; <UNDEFINED> instruction: 0xf0002b2b
    5108:	blcs	f65a3c <cos@plt+0xf63c5c>
    510c:	subhi	pc, r0, #0
    5110:			; <UNDEFINED> instruction: 0x173cf8df
    5114:	strtne	pc, [r1], #-576	; 0xfffffdc0
    5118:			; <UNDEFINED> instruction: 0x2738f8df
    511c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5120:			; <UNDEFINED> instruction: 0xf8dfe6c7
    5124:	ldrbtmi	r1, [r9], #-1844	; 0xfffff8cc
    5128:	ldmdavc	r3, {r1, r3, r6, r7, fp, sp, lr}
    512c:			; <UNDEFINED> instruction: 0xf0002b00
    5130:			; <UNDEFINED> instruction: 0xf1a38272
    5134:	andcc	r0, r1, #-201326592	; 0xf4000000
    5138:			; <UNDEFINED> instruction: 0xf383fab3
    513c:	ldmdbeq	fp, {r1, r3, r6, r7, sp, lr}^
    5140:			; <UNDEFINED> instruction: 0xf0002b00
    5144:			; <UNDEFINED> instruction: 0xf8df81eb
    5148:	vst1.8	{d19}, [pc :64], r4
    514c:	ldrmi	r7, [r0], -r9, lsl #5
    5150:	subsvs	r4, sl, fp, ror r4
    5154:			; <UNDEFINED> instruction: 0xf8dfe5a7
    5158:	andcs	r3, r0, #100, 12	; 0x6400000
    515c:			; <UNDEFINED> instruction: 0x6700f8df
    5160:			; <UNDEFINED> instruction: 0xf8df4692
    5164:	andls	r8, r0, #0, 14
    5168:	stmiapl	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    516c:			; <UNDEFINED> instruction: 0xf8df44f8
    5170:			; <UNDEFINED> instruction: 0x46bb36f8
    5174:	movwls	r4, #5243	; 0x147b
    5178:	stmdavc	r8, {r0, r4, r5, r6, r7, fp, sp, lr}
    517c:			; <UNDEFINED> instruction: 0xf0002800
    5180:	strhcc	r8, [r1, -r2]
    5184:			; <UNDEFINED> instruction: 0xf81960f1
    5188:	ldrbmi	r1, [sp], -r0
    518c:	bleq	831a8 <cos@plt+0x813c8>
    5190:	stmdale	ip!, {r3, r4, r8, fp, sp}
    5194:			; <UNDEFINED> instruction: 0xf001e8df
    5198:	blcs	34fde0 <cos@plt+0x34e000>
    519c:	blcs	acfe50 <cos@plt+0xace070>
    51a0:	blcs	acfe54 <cos@plt+0xace074>
    51a4:	blcs	acfe58 <cos@plt+0xace078>
    51a8:	blcs	acfe5c <cos@plt+0xace07c>
    51ac:	strhi	r2, [fp, #-2859]!	; 0xfffff4d5
    51b0:	andcs	r0, r0, #25
    51b4:	andcs	pc, r0, fp, lsl #17
    51b8:	ssateq	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    51bc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    51c0:			; <UNDEFINED> instruction: 0xf994f004
    51c4:			; <UNDEFINED> instruction: 0xf0002002
    51c8:			; <UNDEFINED> instruction: 0xf8d8fd0f
    51cc:	stmdavc	r8, {r2, r3, ip}
    51d0:			; <UNDEFINED> instruction: 0xf0002800
    51d4:	stmdacs	sl, {r5, r6, r8, pc}
    51d8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    51dc:	andne	pc, ip, r8, asr #17
    51e0:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    51e4:	ldrbmi	r9, [sp], -r1, lsl #22
    51e8:	andcc	r6, r1, #1703936	; 0x1a0000
    51ec:	bl	fe95d25c <cos@plt+0xfe95b47c>
    51f0:			; <UNDEFINED> instruction: 0xf5ba0a07
    51f4:	andle	r5, r1, #0, 30
    51f8:	ldr	r4, [sp, fp, lsr #13]!
    51fc:			; <UNDEFINED> instruction: 0x0670f8df
    5200:			; <UNDEFINED> instruction: 0x46ab4639
    5204:			; <UNDEFINED> instruction: 0xf0044478
    5208:	andcs	pc, r2, r1, ror r9	; <UNPREDICTABLE>
    520c:	stc2l	0, cr15, [ip]
    5210:			; <UNDEFINED> instruction: 0xf8dfe7b2
    5214:	vst1.16	{d20-d22}, [pc :128], r0
    5218:			; <UNDEFINED> instruction: 0xf8df7398
    521c:	vmin.s8	<illegal reg q10.5>, q0, q6
    5220:			; <UNDEFINED> instruction: 0xf8df172b
    5224:	ldrbtmi	r6, [ip], #-1624	; 0xfffff9a8
    5228:	strtcc	r4, [r8], #-1149	; 0xfffffb83
    522c:	and	r4, r4, lr, ror r4
    5230:	svccc	0x0004f854
    5234:			; <UNDEFINED> instruction: 0xf0001c5a
    5238:	stmdavs	sl!, {r0, r1, r3, r4, r5, r8, pc}^
    523c:			; <UNDEFINED> instruction: 0xd1f7429a
    5240:	adcsmi	r6, fp, #15859712	; 0xf20000
    5244:			; <UNDEFINED> instruction: 0xf0407810
    5248:	stmdacs	r0, {r2, r3, r5, r9, pc}
    524c:			; <UNDEFINED> instruction: 0xf1a0d043
    5250:	andcc	r0, r1, #61	; 0x3d
    5254:			; <UNDEFINED> instruction: 0xf080fab0
    5258:	stmdbeq	r0, {r1, r4, r5, r6, r7, sp, lr}^
    525c:	rscle	r2, r7, r0, lsl #16
    5260:			; <UNDEFINED> instruction: 0x261cf8df
    5264:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5268:	sbcsvs	r3, r3, r1, lsl #22
    526c:			; <UNDEFINED> instruction: 0xff4af7fe
    5270:			; <UNDEFINED> instruction: 0x3610f8df
    5274:	subsvs	r4, r8, fp, ror r4
    5278:			; <UNDEFINED> instruction: 0xf8dfe515
    527c:	ldrbtmi	r5, [sp], #-1548	; 0xfffff9f4
    5280:	movwcc	lr, #4101	; 0x1005
    5284:			; <UNDEFINED> instruction: 0xf81960eb
    5288:	blcs	51290 <cos@plt+0x4f4b0>
    528c:	stmiavs	fp!, {r0, r1, r2, r3, r5, r8, ip, lr, pc}^
    5290:	stmdacs	r0, {r3, r4, fp, ip, sp, lr}
    5294:			; <UNDEFINED> instruction: 0xf7fed1f5
    5298:	sbclt	pc, r0, #2736	; 0xab0
    529c:	strdcs	lr, [r0], -r3
    52a0:	blls	3e6ac <cos@plt+0x3c8cc>
    52a4:			; <UNDEFINED> instruction: 0xf88b2100
    52a8:	blcs	92b0 <cos@plt+0x74d0>
    52ac:	bichi	pc, sp, r0, asr #32
    52b0:	andge	pc, r8, sp, asr #17
    52b4:			; <UNDEFINED> instruction: 0x46384651
    52b8:	mrrc2	0, 0, pc, r8, cr0	; <UNPREDICTABLE>
    52bc:	strbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    52c0:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    52c4:	teqne	r1, r0, asr #4	; <UNPREDICTABLE>
    52c8:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    52cc:			; <UNDEFINED> instruction: 0x46056059
    52d0:	andsvs	r4, r5, r8, lsl #12
    52d4:			; <UNDEFINED> instruction: 0xf7fee4e7
    52d8:			; <UNDEFINED> instruction: 0xf1a0fe8b
    52dc:	blx	fec053d8 <cos@plt+0xfec035f8>
    52e0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    52e4:			; <UNDEFINED> instruction: 0xf7fee7ba
    52e8:	sbclt	pc, r0, #2096	; 0x830
    52ec:	blcs	5bf020 <cos@plt+0x5bd240>
    52f0:	blcs	7f4f58 <cos@plt+0x7f3178>
    52f4:	tsthi	r9, r0	; <UNPREDICTABLE>
    52f8:	ldrne	pc, [r4, #2271]	; 0x8df
    52fc:	ldrvc	pc, [r6], #1103	; 0x44f
    5300:	ldrcs	pc, [r0, #2271]	; 0x8df
    5304:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5308:	stmdacs	sl, {r0, r1, r4, r6, r7, r8, sl, sp, lr, pc}
    530c:			; <UNDEFINED> instruction: 0x83bcf040
    5310:	movwcc	r6, #6195	; 0x1833
    5314:	eorvs	r6, fp, r3, lsr r0
    5318:			; <UNDEFINED> instruction: 0xf8dfe439
    531c:	movwcs	r2, #1404	; 0x57c
    5320:	stccc	8, cr15, [r1], {5}
    5324:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    5328:	blcc	5f67c <cos@plt+0x5d89c>
    532c:			; <UNDEFINED> instruction: 0xf00060d3
    5330:	stmdbvc	r3, {r0, r1, r4, r8, sl, fp, ip, sp, lr, pc}
    5334:	blcs	316b50 <cos@plt+0x314d70>
    5338:	bicshi	pc, r0, #0, 4
    533c:			; <UNDEFINED> instruction: 0xf003e8df
    5340:	stcvc	13, cr0, [r8], {30}
    5344:	strbeq	r7, [r4, -sp]!
    5348:	stceq	6, cr4, [sp, #-568]	; 0xfffffdc8
    534c:			; <UNDEFINED> instruction: 0xf8df000d
    5350:	andcs	r3, r1, #76, 10	; 0x13000000
    5354:	smlattvc	r2, r3, r8, r5
    5358:			; <UNDEFINED> instruction: 0xf8df601a
    535c:	vrshl.s8	q9, q2, q0
    5360:			; <UNDEFINED> instruction: 0xf8df1033
    5364:	ldrbtmi	r3, [sl], #-1060	; 0xfffffbdc
    5368:	stmiapl	r3!, {r0, r4, r6, fp, sp, lr}^
    536c:	svcvc	0x0096f5b1
    5370:	svclt	0x0008601d
    5374:	addsvc	pc, sl, pc, asr #8
    5378:	ldr	r6, [r4], #80	; 0x50
    537c:	strne	pc, [r4, #-2271]!	; 0xfffff721
    5380:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    5384:	stmdacs	r0, {r4, fp, ip, sp, lr}
    5388:	teqhi	lr, #0	; <UNPREDICTABLE>
    538c:	eoreq	pc, r8, r0, lsr #3
    5390:	blx	fec11b9c <cos@plt+0xfec0fdbc>
    5394:	sbcvs	pc, sl, r0, lsl #1
    5398:	stmdacs	r0, {r6, r8, fp}
    539c:	teqhi	ip, #64	; 0x40	; <UNPREDICTABLE>
    53a0:	strcs	pc, [r4, #-2271]	; 0xfffff721
    53a4:	eorsne	pc, r3, r0, asr #4
    53a8:	ldrbtmi	r4, [sl], #-3063	; 0xfffff409
    53ac:	stmiapl	r3!, {r0, r4, r6, fp, sp, lr}^
    53b0:	svcvc	0x0096f5b1
    53b4:	svclt	0x0008601d
    53b8:	addsvc	pc, sl, pc, asr #8
    53bc:			; <UNDEFINED> instruction: 0xf8df6050
    53c0:	ldrbtmi	r2, [sl], #-1260	; 0xfffffb14
    53c4:	blcc	5f718 <cos@plt+0x5d938>
    53c8:	strbt	r6, [ip], #-211	; 0xffffff2d
    53cc:			; <UNDEFINED> instruction: 0xf8df4aee
    53d0:	stmvs	r0, {r5, r6, r7, sl, ip, sp}
    53d4:	ldrbtmi	r5, [fp], #-2209	; 0xfffff75f
    53d8:	ldrbpl	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    53dc:	ldrbmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    53e0:	ldrbtmi	r6, [sp], #-2266	; 0xfffff726
    53e4:	andvs	r4, r8, ip, ror r4
    53e8:	andcc	lr, r1, #6
    53ec:			; <UNDEFINED> instruction: 0xf81960e2
    53f0:	stmdbcs	r1, {r0, r1, ip}
    53f4:	sbcshi	pc, r1, #64	; 0x40
    53f8:	blcs	2344c <cos@plt+0x2166c>
    53fc:			; <UNDEFINED> instruction: 0xf7fed1f5
    5400:	stmiavs	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    5404:	ldrb	fp, [r2, r3, asr #5]!
    5408:	vpmin.s8	q10, q8, <illegal reg q7.5>
    540c:			; <UNDEFINED> instruction: 0xf8df1135
    5410:	stmvs	r5, {r2, r3, r5, r7, sl, ip, sp}
    5414:	stmiapl	r2!, {r3, r9, sl, lr}
    5418:	subsvs	r4, r9, fp, ror r4
    541c:	strb	r6, [r2], #-21	; 0xffffffeb
    5420:	vpmin.s8	q10, q8, <illegal reg q4.5>
    5424:			; <UNDEFINED> instruction: 0xf8df112d
    5428:	stmvs	r5, {r3, r4, r7, sl, ip, sp}
    542c:	stmiapl	r2!, {r3, r9, sl, lr}
    5430:	subsvs	r4, r9, fp, ror r4
    5434:	ldrt	r6, [r6], #-21	; 0xffffffeb
    5438:	vst1.64	{d20-d21}, [pc :64], r3
    543c:			; <UNDEFINED> instruction: 0xf8df719b
    5440:	stmvs	r5, {r2, r7, sl, ip, sp}
    5444:	stmiapl	r2!, {r3, r9, sl, lr}
    5448:	subsvs	r4, r9, fp, ror r4
    544c:	strt	r6, [sl], #-21	; 0xffffffeb
    5450:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5454:	ldrbtmi	r6, [fp], #-2176	; 0xfffff780
    5458:	strt	r6, [r4], #-88	; 0xffffffa8
    545c:	andscs	r2, r4, r4, lsl #6
    5460:			; <UNDEFINED> instruction: 0xf00c712b
    5464:	andcs	pc, r0, #31488	; 0x7b00
    5468:	subvs	r6, r2, r2
    546c:	sbcvs	r6, r2, r2, lsl #1
    5470:	adcvs	r6, r8, r2, lsl #2
    5474:			; <UNDEFINED> instruction: 0xff1ef004
    5478:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    547c:	vqdmulh.s<illegal width 8>	q10, q8, q1
    5480:	ldrbtmi	r1, [sl], #-51	; 0xffffffcd
    5484:	sbclt	lr, r0, #112, 14	; 0x1c00000
    5488:			; <UNDEFINED> instruction: 0xf10b2301
    548c:			; <UNDEFINED> instruction: 0xf88b0502
    5490:	movwls	r0, #1
    5494:			; <UNDEFINED> instruction: 0xf7fee6ab
    5498:	stmdacs	sl, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    549c:	mcrge	4, 5, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    54a0:	mvnsle	r2, r0, lsl #16
    54a4:	ldrdcc	pc, [ip], -r8
    54a8:			; <UNDEFINED> instruction: 0xf8c83b01
    54ac:	ldr	r3, [lr], ip
    54b0:	mcr2	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    54b4:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    54b8:	subsvs	r4, r8, fp, ror r4
    54bc:	bllt	ffd034c0 <cos@plt+0xffd016e0>
    54c0:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    54c4:	eorne	pc, r9, #64, 4
    54c8:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    54cc:			; <UNDEFINED> instruction: 0xf7ff605a
    54d0:	vcvt.f32.f64	s22, d26
    54d4:	vmov.f64	d7, #64	; 0x3e000000  0.125
    54d8:	vneg.f64	d16, d7
    54dc:			; <UNDEFINED> instruction: 0xf040fa10
    54e0:	bmi	fea65954 <cos@plt+0xfea63b74>
    54e4:	stmiapl	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}
    54e8:	movwcc	r4, #33915	; 0x847b
    54ec:			; <UNDEFINED> instruction: 0xf7ff6013
    54f0:	ldmibmi	sl!, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, pc}^
    54f4:	strtne	pc, [r5], #-576	; 0xfffffdc0
    54f8:	ldrbtmi	r4, [r9], #-2809	; 0xfffff507
    54fc:	ldrb	r4, [r8], #1146	; 0x47a
    5500:	vst2.<illegal width 64>	{d20,d22}, [pc :256], r8
    5504:	bmi	ffe22724 <cos@plt+0xffe20944>
    5508:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    550c:	ldmibmi	r7!, {r0, r4, r6, r7, sl, sp, lr, pc}^
    5510:	strtne	pc, [r3], #-576	; 0xfffffdc0
    5514:	ldrbtmi	r4, [r9], #-2806	; 0xfffff50a
    5518:	strb	r4, [sl], #1146	; 0x47a
    551c:	vst2.<illegal width 64>	{d20,d22}, [pc :256], r5
    5520:	bmi	ffd6277c <cos@plt+0xffd6099c>
    5524:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5528:	stmdbge	r2, {r0, r1, r6, r7, sl, sp, lr, pc}
    552c:			; <UNDEFINED> instruction: 0xff0ef7fe
    5530:	bleq	ff04100c <cos@plt+0xff03f22c>
    5534:	blhi	1040ffc <cos@plt+0x103f21c>
    5538:	blx	441104 <cos@plt+0x43f324>
    553c:	sbchi	pc, r6, r0, lsl #4
    5540:	stmdacs	r0, {r1, fp, ip, pc}
    5544:	eorhi	pc, r4, #64	; 0x40
    5548:	blmi	ffb17f8c <cos@plt+0xffb161ac>
    554c:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    5550:	blmi	ffadd5a4 <cos@plt+0xffadb7c4>
    5554:	eorne	pc, sp, #64, 4
    5558:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    555c:			; <UNDEFINED> instruction: 0xf7ff605a
    5560:	stmibmi	r8!, {r1, r5, r7, r8, r9, fp, ip, sp, pc}^
    5564:	ldrne	pc, [sp], #-576	; 0xfffffdc0
    5568:	ldrbtmi	r4, [r9], #-2791	; 0xfffff519
    556c:	strt	r4, [r0], #1146	; 0x47a
    5570:	vqdmulh.s<illegal width 8>	q10, q8, q11
    5574:			; <UNDEFINED> instruction: 0x4610121b
    5578:	subsvs	r4, sl, fp, ror r4
    557c:	bllt	fe503580 <cos@plt+0xfe5017a0>
    5580:			; <UNDEFINED> instruction: 0xf44f4be3
    5584:	ldrmi	r7, [r0], -r7, lsl #5
    5588:	subsvs	r4, sl, fp, ror r4
    558c:	bllt	fe303590 <cos@plt+0xfe3017b0>
    5590:	vqdmulh.s<illegal width 8>	q10, q8, q8
    5594:	ldrmi	r1, [r0], -sp, lsl #4
    5598:	subsvs	r4, sl, fp, ror r4
    559c:	bllt	fe1035a0 <cos@plt+0xfe1017c0>
    55a0:	vmul.i8	q10, q0, <illegal reg q12.5>
    55a4:	bmi	fe14aa58 <cos@plt+0xfe148c78>
    55a8:	strtmi	r2, [r8], -r0, lsl #12
    55ac:	ldmibmi	sl, {r0, r1, r2, r5, r6, fp, ip, lr}^
    55b0:	eorsvs	r4, fp, r9, ror r4
    55b4:	subvs	r5, sp, r2, lsr #17
    55b8:	andsvc	r7, r3, r3, asr r0
    55bc:			; <UNDEFINED> instruction: 0xf7ff7096
    55c0:	ldmdbmi	r1!, {r1, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    55c4:	strne	pc, [fp, #-576]!	; 0xfffffdc0
    55c8:			; <UNDEFINED> instruction: 0x26004a7c
    55cc:	stmdapl	r7!, {r3, r5, r9, sl, lr}^
    55d0:	ldrbtmi	r4, [r9], #-2514	; 0xfffff62e
    55d4:			; <UNDEFINED> instruction: 0xf7fee7ed
    55d8:	strmi	pc, [r3], -fp, lsl #26
    55dc:			; <UNDEFINED> instruction: 0xf7fee592
    55e0:	strmi	pc, [r3], -r7, lsl #26
    55e4:			; <UNDEFINED> instruction: 0xf7fee49a
    55e8:			; <UNDEFINED> instruction: 0xf1a0fd03
    55ec:	blx	fecc628c <cos@plt+0xfecc44ac>
    55f0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    55f4:			; <UNDEFINED> instruction: 0xf7fee523
    55f8:			; <UNDEFINED> instruction: 0xf1a0fcfb
    55fc:	blx	fec45bf4 <cos@plt+0xfec43e14>
    5600:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    5604:			; <UNDEFINED> instruction: 0xf7fee540
    5608:			; <UNDEFINED> instruction: 0xf1a0fcf3
    560c:	blx	fecc6308 <cos@plt+0xfecc4528>
    5610:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5614:			; <UNDEFINED> instruction: 0xf7fee4df
    5618:			; <UNDEFINED> instruction: 0xf1a0fceb
    561c:	blx	fecc6318 <cos@plt+0xfecc4538>
    5620:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5624:			; <UNDEFINED> instruction: 0xf7ffe58c
    5628:	blmi	fef838bc <cos@plt+0xfef81adc>
    562c:	addvc	pc, fp, #1325400064	; 0x4f000000
    5630:			; <UNDEFINED> instruction: 0x4610447b
    5634:			; <UNDEFINED> instruction: 0xf7ff605a
    5638:			; <UNDEFINED> instruction: 0xf7febb36
    563c:			; <UNDEFINED> instruction: 0xf1a0fcd9
    5640:	blx	fecc633c <cos@plt+0xfecc455c>
    5644:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5648:	stmdbge	r2, {r1, sl, sp, lr, pc}
    564c:			; <UNDEFINED> instruction: 0xf7ff4638
    5650:			; <UNDEFINED> instruction: 0xf8ddf981
    5654:	strt	sl, [sp], -r8
    5658:	stc2l	7, cr15, [sl], {254}	; 0xfe
    565c:	teqeq	sp, #160, 2	; 0x28	; <UNPREDICTABLE>
    5660:			; <UNDEFINED> instruction: 0xf383fab3
    5664:	ldrb	r0, [r0], #2395	; 0x95b
    5668:	stc2l	7, cr15, [r2], {254}	; 0xfe
    566c:			; <UNDEFINED> instruction: 0xf7fee413
    5670:			; <UNDEFINED> instruction: 0xf1a0fcbf
    5674:	blx	fecc6370 <cos@plt+0xfecc4590>
    5678:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    567c:	bllt	1903680 <cos@plt+0x19018a0>
    5680:	ldc2	7, cr15, [r6], #1016	; 0x3f8
    5684:	teqeq	sp, #160, 2	; 0x28	; <UNPREDICTABLE>
    5688:			; <UNDEFINED> instruction: 0xf383fab3
    568c:			; <UNDEFINED> instruction: 0xf7ff095b
    5690:	blmi	fe9345ac <cos@plt+0xfe9327cc>
    5694:	addvc	pc, lr, #1325400064	; 0x4f000000
    5698:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    569c:			; <UNDEFINED> instruction: 0xf7ff605a
    56a0:	stmdacs	r0, {r1, r8, r9, fp, ip, sp, pc}
    56a4:	orrhi	pc, r9, r0
    56a8:	eorseq	pc, sp, r0, lsr #3
    56ac:	blx	fec11eb8 <cos@plt+0xfec100d8>
    56b0:	rscsvs	pc, r2, r0, lsl #1
    56b4:	stmdacs	r0, {r6, r8, fp}
    56b8:	msrhi	SPSR_x, r0
    56bc:			; <UNDEFINED> instruction: 0xf44f4b9a
    56c0:	ldrmi	r7, [r0], -r8, lsl #5
    56c4:	subsvs	r4, sl, fp, ror r4
    56c8:	blt	ffb836cc <cos@plt+0xffb818ec>
    56cc:	blx	fe3416e8 <cos@plt+0xfe33f908>
    56d0:	beq	fe440ef4 <cos@plt+0xfe43f114>
    56d4:	cdp	6, 11, cr4, cr8, cr5, {0}
    56d8:	vcmpe.f64	d7, d23
    56dc:	vneg.f64	d24, d7
    56e0:			; <UNDEFINED> instruction: 0xf040fa10
    56e4:			; <UNDEFINED> instruction: 0xf5b58176
    56e8:			; <UNDEFINED> instruction: 0xf2806f80
    56ec:	blmi	fe0e5cac <cos@plt+0xfe0e3ecc>
    56f0:	bl	1ba78 <cos@plt+0x19c98>
    56f4:	blmi	909710 <cos@plt+0x907930>
    56f8:	andsvs	r5, r8, r3, ror #17
    56fc:	blmi	fe2ff3a8 <cos@plt+0xfe2fd5c8>
    5700:	addvc	pc, sp, #1325400064	; 0x4f000000
    5704:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    5708:			; <UNDEFINED> instruction: 0xf7ff605a
    570c:	blmi	fe234244 <cos@plt+0xfe232464>
    5710:	subsvs	r4, r8, fp, ror r4
    5714:	blt	ff203718 <cos@plt+0xff201938>
    5718:			; <UNDEFINED> instruction: 0xf00c2008
    571c:	blmi	6c43a0 <cos@plt+0x6c25c0>
    5720:	andsvs	r5, r8, r3, ror #17
    5724:	blhi	40d2c <cos@plt+0x3ef4c>
    5728:	blt	fedc372c <cos@plt+0xfedc194c>
    572c:	strcs	r4, [r0, #-2851]	; 0xfffff4dd
    5730:			; <UNDEFINED> instruction: 0x27214a15
    5734:	strvc	pc, [ip], pc, asr #8
    5738:	blmi	1f9bac4 <cos@plt+0x1f99ce4>
    573c:	ldrbtmi	r7, [fp], #-72	; 0xffffffb8
    5740:	ldrtmi	r7, [r0], -pc
    5744:	stmiapl	r2!, {r0, r2, r3, r7, ip, sp, lr}
    5748:	andsvs	r6, r5, lr, asr r0
    574c:	blt	feb03750 <cos@plt+0xfeb01970>
    5750:			; <UNDEFINED> instruction: 0xf80ef7ff
    5754:	vpadd.i8	q10, q0, q12
    5758:	ldrbtmi	r1, [fp], #-533	; 0xfffffdeb
    575c:	subsvs	r4, sl, r0, lsl r6
    5760:	blt	fe883764 <cos@plt+0xfe881984>
    5764:	andeq	r3, r2, r4, lsl r2
    5768:	andeq	r0, r0, r0, lsl #3
    576c:	andeq	r3, r2, r2, lsl #4
    5770:	muleq	r0, r8, r1
    5774:	muleq	r2, r4, r4
    5778:	andeq	r0, r0, ip, lsl #5
    577c:	andeq	r3, r2, sl, asr r6
    5780:	andeq	r3, r2, lr, asr #12
    5784:	andeq	r3, r2, r8, ror r4
    5788:	andeq	r0, r0, r0, ror #4
    578c:	andeq	r3, r2, r2, asr #10
    5790:	andeq	r3, r2, r2, ror #6
    5794:	strheq	r3, [r2], -r6
    5798:	andeq	r0, r0, r4, asr r2
    579c:	andeq	r0, r1, r2, asr #9
    57a0:	andeq	r3, r2, r0, lsl #6
    57a4:	andeq	r3, r2, r4, ror #5
    57a8:	andeq	r3, r2, r8, lsr #9
    57ac:	andeq	r3, r2, lr, lsr #5
    57b0:	muleq	r2, lr, r2
    57b4:	andeq	r3, r2, lr, ror r2
    57b8:	andeq	r3, r2, r8, ror #4
    57bc:	muleq	r0, r0, r2
    57c0:	andeq	r3, r2, sl, asr #4
    57c4:	andeq	r3, r2, ip, lsr #4
    57c8:	andeq	r0, r0, r8, ror #4
    57cc:	andeq	r3, r2, sl, ror #7
    57d0:	andeq	r0, r0, ip, lsl #4
    57d4:			; <UNDEFINED> instruction: 0x000233be
    57d8:	ldrdeq	r3, [r2], -r8
    57dc:	muleq	r2, lr, r3
    57e0:	andeq	r3, r2, r6, ror r3
    57e4:	andeq	r0, r0, ip, ror #3
    57e8:	andeq	r3, r2, r8, lsl #3
    57ec:	andeq	r3, r2, lr, asr #6
    57f0:	andeq	r3, r2, r6, lsr #6
    57f4:	andeq	r3, r2, r4, asr r1
    57f8:	andeq	r3, r2, ip, lsr r1
    57fc:	andeq	r3, r2, ip, lsr #2
    5800:	muleq	r1, lr, r2
    5804:	andeq	r3, r2, r8, asr #5
    5808:	andeq	r3, r2, r0, lsr #5
    580c:	andeq	r3, r2, lr, asr #1
    5810:	strheq	r3, [r2], -lr
    5814:	andeq	r3, r2, ip, ror r2
    5818:	ldrdeq	r0, [r1], -r6
    581c:	andeq	r3, r2, r2, asr r0
    5820:	andeq	r3, r2, r8, lsl r2
    5824:	andeq	r3, r2, lr, lsl r0
    5828:	andeq	r3, r2, r4, ror #3
    582c:	andeq	r2, r2, sl, ror #31
    5830:			; <UNDEFINED> instruction: 0x000231b0
    5834:	andeq	r3, r2, r2, lsl #3
    5838:	andeq	r2, r2, r2, lsr #31
    583c:	andeq	r3, r2, r6, ror #2
    5840:	andeq	r3, r2, lr, lsr r1
    5844:	andeq	r2, r2, lr, lsr #30
    5848:	andeq	r2, r2, sl, lsl pc
    584c:	andeq	r3, r2, r0, ror #1
    5850:	strheq	r3, [r2], -r8
    5854:	andeq	r2, r2, r6, ror #29
    5858:	andeq	r3, r2, lr, lsr #1
    585c:			; <UNDEFINED> instruction: 0x00022eb4
    5860:	andeq	r3, r2, ip, rrx
    5864:	andeq	r3, r2, r8, rrx
    5868:	muleq	r2, r0, lr
    586c:	andeq	r0, r1, lr
    5870:	andeq	pc, r0, ip, lsr #30
    5874:	andeq	pc, r0, r6, ror #31
    5878:	ldrdeq	r2, [r2], -ip
    587c:	andeq	r2, r2, r8, lsr #31
    5880:	andeq	r2, r2, r0, ror pc
    5884:	muleq	r2, r0, sp
    5888:	andeq	r2, r2, r6, asr pc
    588c:	andeq	r2, r2, sl, lsr sp
    5890:	ldrdeq	r2, [r2], -r0
    5894:	strdeq	r2, [r2], -lr
    5898:	andeq	r2, r2, lr, lsr #29
    589c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    58a0:	muleq	r2, lr, ip
    58a4:	andeq	r2, r2, r4, asr lr
    58a8:	andeq	r2, r2, sl, asr ip
    58ac:	andeq	r2, r2, r2, lsl lr
    58b0:	strdeq	r2, [r2], -lr
    58b4:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    58b8:	strdeq	r2, [r2], -r0
    58bc:	andeq	r2, r2, ip, ror #23
    58c0:	ldrdeq	r2, [r2], -r4
    58c4:			; <UNDEFINED> instruction: 0x00022bbc
    58c8:	andeq	r2, r2, lr, lsr #23
    58cc:	andeq	r2, r2, r2, lsl #23
    58d0:	andeq	r2, r2, ip, asr #22
    58d4:	andeq	r2, r2, sl, lsr fp
    58d8:	andeq	r2, r2, ip, lsl fp
    58dc:	ldrdeq	r2, [r2], -sl
    58e0:	andeq	r2, r2, r8, lsl #22
    58e4:	andeq	r2, r2, ip, asr #25
    58e8:	strdeq	r2, [r2], -sl
    58ec:			; <UNDEFINED> instruction: 0x00022cbe
    58f0:	andeq	r2, r2, ip, ror #21
    58f4:			; <UNDEFINED> instruction: 0x00022cb0
    58f8:	ldrdeq	r2, [r2], -lr
    58fc:	andeq	r0, r0, r4, asr r1
    5900:	andeq	r2, r2, sl, lsr #21
    5904:	andeq	r2, r2, sl, ror #24
    5908:	muleq	r2, r8, sl
    590c:	andeq	r2, r2, ip, lsl #21
    5910:	andeq	r2, r2, ip, ror sl
    5914:	andeq	r2, r2, ip, ror #20
    5918:	andeq	r2, r2, r4, asr sl
    591c:	andeq	r2, r2, r2, lsr sl
    5920:	ldrdeq	r2, [r2], -r4
    5924:	andeq	r2, r2, sl, ror #18
    5928:	andeq	r2, r2, r0, asr #18
    592c:	strdeq	r2, [r2], -lr
    5930:	strdeq	r2, [r2], -r4
    5934:	andeq	r2, r2, r6, asr #17
    5938:	andeq	r2, r2, sl, lsr #17
    593c:	andsvs	r4, r8, ip, ror #26
    5940:	stmdbpl	r7!, {r1, r2, r3, r4, r5, sp}^
    5944:	ldmdavc	r0, {r3, r4, r5, ip, sp, lr}
    5948:	subsle	r2, r5, r0, lsl #16
    594c:	eorseq	pc, lr, r0, lsr #3
    5950:	blx	fec1215c <cos@plt+0xfec1037c>
    5954:	sbcvs	pc, sl, r0, lsl #1
    5958:	stmdacs	r0, {r6, r8, fp}
    595c:	blmi	1979a64 <cos@plt+0x1977c84>
    5960:	andeq	pc, r1, #111	; 0x6f
    5964:	tstcs	r0, lr, lsr r0
    5968:	rsbsvc	r5, r8, r3, ror #17
    596c:	ldrhvs	r7, [sl], -r9
    5970:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q8.5>
    5974:	ldrmi	r1, [r0], -fp, lsl #4
    5978:	subsvs	r4, sl, fp, ror r4
    597c:	ldmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5980:	vst2.16	{d20,d22}, [pc :64], lr
    5984:	bmi	17a2bd4 <cos@plt+0x17a0df4>
    5988:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    598c:	blt	fe483990 <cos@plt+0xfe481bb0>
    5990:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    5994:			; <UNDEFINED> instruction: 0xf7ff6058
    5998:	blcs	a33fb8 <cos@plt+0xa321d8>
    599c:	blmi	16d7f0c <cos@plt+0x16d612c>
    59a0:	eorsne	pc, r7, r0, asr #4
    59a4:			; <UNDEFINED> instruction: 0xf1024479
    59a8:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    59ac:			; <UNDEFINED> instruction: 0xf44fbf08
    59b0:	smullvs	r7, sl, fp, r0
    59b4:			; <UNDEFINED> instruction: 0xf7ff6058
    59b8:			; <UNDEFINED> instruction: 0xf7feb976
    59bc:			; <UNDEFINED> instruction: 0xf1a0fb19
    59c0:	blx	fec05abc <cos@plt+0xfec03cdc>
    59c4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    59c8:			; <UNDEFINED> instruction: 0x4628e675
    59cc:	stc2	0, cr15, [r6], #-32	; 0xffffffe0
    59d0:	stmdami	pc, {r0, r4, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    59d4:	blcs	640b28 <cos@plt+0x63ed48>
    59d8:			; <UNDEFINED> instruction: 0xf0034478
    59dc:	str	pc, [r2], r7, lsl #27
    59e0:			; <UNDEFINED> instruction: 0xf04f494c
    59e4:	blmi	10d31e8 <cos@plt+0x10d1408>
    59e8:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    59ec:	sbcvs	r4, sl, sl, lsr #8
    59f0:	rsbsvc	r5, r8, r3, ror #17
    59f4:			; <UNDEFINED> instruction: 0xe7bb601d
    59f8:	blx	ffec39f8 <cos@plt+0xffec1c18>
    59fc:	eorseq	pc, lr, r0, lsr #3
    5a00:			; <UNDEFINED> instruction: 0xf080fab0
    5a04:	str	r0, [r8, r0, asr #18]!
    5a08:	blx	ffcc3a08 <cos@plt+0xffcc1c28>
    5a0c:	eoreq	pc, r8, r0, lsr #3
    5a10:			; <UNDEFINED> instruction: 0xf080fab0
    5a14:	strb	r0, [r0], #2368	; 0x940
    5a18:	andscs	r2, r4, r6, lsl #6
    5a1c:	strcs	r7, [r0], -fp, lsr #2
    5a20:			; <UNDEFINED> instruction: 0xf99cf00c
    5a24:	bmi	cdfae8 <cos@plt+0xcddd08>
    5a28:	teqne	r5, r0, asr #4	; <UNPREDICTABLE>
    5a2c:	adcvs	r4, r8, r3, lsl #12
    5a30:	strmi	r6, [r8], -r7
    5a34:	strvs	lr, [r1], -r3, asr #19
    5a38:	bmi	ddbcd0 <cos@plt+0xdd9ef0>
    5a3c:	eorvs	r4, r3, sl, ror r4
    5a40:	ldrt	r6, [ip], #81	; 0x51
    5a44:	vpadd.i8	d20, d0, d21
    5a48:	ldrmi	r1, [r0], -pc, lsr #4
    5a4c:	subsvs	r4, sl, fp, ror r4
    5a50:	stmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a54:	ldrbtmi	r4, [ip], #-3122	; 0xfffff3ce
    5a58:			; <UNDEFINED> instruction: 0xf5a16861
    5a5c:	stmdacs	r1, {r1, r7, ip, sp, lr}
    5a60:	stmdbcs	r4, {r1, r2, r5, r8, fp, ip, lr, pc}
    5a64:	vhadd.s8	d29, d0, d20
    5a68:	addmi	r1, r1, #7
    5a6c:	pushmi	{r5, ip, lr, pc}
    5a70:	rsbvs	r2, r3, r4, lsl #6
    5a74:	andne	pc, r5, r0, asr #4
    5a78:			; <UNDEFINED> instruction: 0xf8ca4479
    5a7c:	stmiavs	fp, {sp}^
    5a80:	sbcvs	r3, fp, r1, lsl #22
    5a84:	stmdblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    5a88:	stcmi	3, cr11, [r7, #-0]
    5a8c:	orrvc	pc, r1, pc, asr #8
    5a90:			; <UNDEFINED> instruction: 0x265c4b18
    5a94:			; <UNDEFINED> instruction: 0x4608447d
    5a98:	bcc	5fe48 <cos@plt+0x5e068>
    5a9c:	stmiapl	r2!, {r1, r3, r5, r6, r7, sp, lr}^
    5aa0:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    5aa4:	subsvs	r6, r9, r6, lsl r0
    5aa8:	ldmlt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5aac:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ab0:			; <UNDEFINED> instruction: 0xf7feb14b
    5ab4:	blmi	7c5430 <cos@plt+0x7c3650>
    5ab8:	andne	pc, r7, #64, 4
    5abc:			; <UNDEFINED> instruction: 0x4610447b
    5ac0:			; <UNDEFINED> instruction: 0xf7ff605a
    5ac4:			; <UNDEFINED> instruction: 0xf7feb8f0
    5ac8:	ubfx	pc, fp, #27, #19
    5acc:			; <UNDEFINED> instruction: 0xf04f4b19
    5ad0:			; <UNDEFINED> instruction: 0x461032ff
    5ad4:	subsvs	r4, sl, fp, ror r4
    5ad8:	stmialt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5adc:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    5ae0:	stc2l	0, cr15, [lr, #-12]!
    5ae4:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    5ae8:			; <UNDEFINED> instruction: 0xf7ff6858
    5aec:	svclt	0x0000b8dc
    5af0:	muleq	r0, r0, r2
    5af4:	andeq	r0, r0, r0, ror #4
    5af8:	andeq	r2, r2, ip, lsl #13
    5afc:	andeq	r2, r2, ip, asr #16
    5b00:	andeq	r2, r2, sl, ror r6
    5b04:	andeq	r2, r2, r2, ror r6
    5b08:	andeq	r2, r2, r0, lsr r8
    5b0c:	andeq	r2, r2, sl, asr r6
    5b10:	ldrdeq	pc, [r0], -r8
    5b14:	andeq	r2, r2, ip, ror #15
    5b18:	andeq	r2, r2, r8, asr #11
    5b1c:			; <UNDEFINED> instruction: 0x000225b8
    5b20:	andeq	r2, r2, lr, lsr #11
    5b24:	andeq	r2, r2, ip, asr r7
    5b28:	andeq	r2, r2, r0, asr #14
    5b2c:	andeq	r2, r2, r2, ror #10
    5b30:	andeq	r2, r2, r8, asr #10
    5b34:	andeq	r2, r2, r0, lsr r5
    5b38:	andeq	pc, r0, r2, lsl r7	; <UNPREDICTABLE>
    5b3c:	andeq	r2, r2, lr, lsl r5
    5b40:	blmi	274008 <cos@plt+0x272228>
    5b44:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5b48:	andcc	r4, r1, #24, 12	; 0x1800000
    5b4c:			; <UNDEFINED> instruction: 0x4770605a
    5b50:			; <UNDEFINED> instruction: 0x4604b510
    5b54:			; <UNDEFINED> instruction: 0xf00c300b
    5b58:	tstcs	r1, r1, lsl #18	; <UNPREDICTABLE>
    5b5c:	stmdbne	r3, {r9, sp}
    5b60:	subvs	r6, r1, r4
    5b64:	lfmlt	f7, 4, [r0, #-104]	; 0xffffff98
    5b68:	ldrdeq	r2, [r2], -r0
    5b6c:	ldmdblt	r9!, {r4, r5, r6, r8, sl, ip, sp, pc}
    5b70:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    5b74:			; <UNDEFINED> instruction: 0x461d685a
    5b78:	andcc	r4, r1, #40, 12	; 0x2800000
    5b7c:	ldcllt	0, cr6, [r0, #-360]!	; 0xfffffe98
    5b80:			; <UNDEFINED> instruction: 0xf1014606
    5b84:	strmi	r0, [ip], -fp
    5b88:			; <UNDEFINED> instruction: 0xf8e8f00c
    5b8c:	movwcs	r4, #5666	; 0x1622
    5b90:			; <UNDEFINED> instruction: 0x46054631
    5b94:	strtmi	r6, [ip], #-4
    5b98:	andcc	r6, r8, fp, rrx
    5b9c:	svc	0x0096f7fb
    5ba0:	strtmi	r2, [r8], -r0, lsl #6
    5ba4:	lfmlt	f7, 2, [r0, #-140]!	; 0xffffff74
    5ba8:	andeq	r2, r2, r2, lsr #9
    5bac:	stmdavc	r3, {r4, r5, r6, r8, sl, ip, sp, pc}
    5bb0:	blmi	3340a4 <cos@plt+0x3322c4>
    5bb4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5bb8:			; <UNDEFINED> instruction: 0x4628461d
    5bbc:	subsvs	r3, sl, r1, lsl #4
    5bc0:			; <UNDEFINED> instruction: 0x4604bd70
    5bc4:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5bc8:	andcc	r4, fp, r6, lsl #12
    5bcc:			; <UNDEFINED> instruction: 0xf8c6f00c
    5bd0:	strtmi	r2, [r1], -r1, lsl #6
    5bd4:	andvs	r4, r6, r5, lsl #12
    5bd8:	andcc	r6, r8, fp, rrx
    5bdc:	svc	0x00b4f7fb
    5be0:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    5be4:	andeq	r2, r2, r0, ror #8
    5be8:	addlt	fp, r3, r0, lsl #10
    5bec:			; <UNDEFINED> instruction: 0xf00d9001
    5bf0:	stmdals	r1, {r0, r7, r8, fp, ip, sp, lr, pc}
    5bf4:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5bf8:			; <UNDEFINED> instruction: 0x4605b5f8
    5bfc:	bcs	23c0c <cos@plt+0x21e2c>
    5c00:			; <UNDEFINED> instruction: 0xf649d03b
    5c04:	vcgt.s8	<illegal reg q10.5>, q8, <illegal reg q2.5>
    5c08:	vsra.s64	d17, d3, #56
    5c0c:	vorr.i32	d17, #3072	; 0x00000c00
    5c10:	strmi	r1, [r4], -r0, lsl #2
    5c14:			; <UNDEFINED> instruction: 0xf8144053
    5c18:	blx	51826 <cos@plt+0x4fa46>
    5c1c:	bcs	42830 <cos@plt+0x40a50>
    5c20:			; <UNDEFINED> instruction: 0xf64cd1f8
    5c24:	vrshr.s64	d23, d19, #61
    5c28:	teqcs	r5, r1, lsr #4
    5c2c:	andeq	pc, r3, #165888	; 0x28800
    5c30:	bl	8c698 <cos@plt+0x8a8b8>
    5c34:	ldmdbeq	r2, {r4, r6, r9}^
    5c38:	andscc	pc, r2, #1024	; 0x400
    5c3c:	addseq	r4, r7, r1, lsl fp
    5c40:	ldmibne	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5c44:	stmdavs	ip, {r1, r3, r4, sp, lr}^
    5c48:	strcs	fp, [r0], -ip, asr #3
    5c4c:	strtmi	lr, [r6], -r2
    5c50:	cmplt	fp, ip, lsl r6
    5c54:	strtmi	r6, [r9], -r0, ror #16
    5c58:	mcr	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    5c5c:	stmdacs	r0, {r0, r1, r5, fp, sp, lr}
    5c60:			; <UNDEFINED> instruction: 0xb11ed1f5
    5c64:			; <UNDEFINED> instruction: 0x46236033
    5c68:	ldcllt	6, cr4, [r8, #96]!	; 0x60
    5c6c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    5c70:	rsbsvs	r4, fp, r7, lsl r4
    5c74:	ldrmi	r4, [r8], -r3, lsr #12
    5c78:	andscs	fp, sl, #248, 26	; 0x3e00
    5c7c:			; <UNDEFINED> instruction: 0x4623e7de
    5c80:	svclt	0x0000e7f2
    5c84:			; <UNDEFINED> instruction: 0x000225b4
    5c88:	andeq	r2, r2, r6, lsl #11
    5c8c:	strmi	r7, [r2], -r3, lsl #16
    5c90:	sbcpl	pc, r5, r9, asr #12
    5c94:	vrhadd.s8	<illegal reg q13.5>, q0, <illegal reg q13.5>
    5c98:	vsra.s64	d17, d3, #56
    5c9c:	vmov.i32	d17, #12	; 0x0000000c
    5ca0:	subsmi	r1, r8, r0, lsl #2
    5ca4:	svccc	0x0001f812
    5ca8:			; <UNDEFINED> instruction: 0xf000fb01
    5cac:	mvnsle	r2, r0, lsl #22
    5cb0:	vqshl.s8	q10, q8, #0
    5cb4:			; <UNDEFINED> instruction: 0x4770101c
    5cb8:	strmi	fp, [r1], #-417	; 0xfffffe5f
    5cbc:	ldrlt	r4, [r0], #-1539	; 0xfffff9fd
    5cc0:	sbcpl	pc, r5, r9, asr #12
    5cc4:	ldrne	pc, [r3], #576	; 0x240
    5cc8:	andsne	pc, ip, r8, asr #5
    5ccc:	strne	pc, [r0], #-704	; 0xfffffd40
    5cd0:	blcs	83d24 <cos@plt+0x81f44>
    5cd4:	addmi	r4, fp, #80	; 0x50
    5cd8:			; <UNDEFINED> instruction: 0xf000fb04
    5cdc:			; <UNDEFINED> instruction: 0xf85dd1f8
    5ce0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    5ce4:	sbcpl	pc, r5, r9, asr #12
    5ce8:	andsne	pc, ip, r8, asr #5
    5cec:	svclt	0x00004770
    5cf0:			; <UNDEFINED> instruction: 0x4606b570
    5cf4:			; <UNDEFINED> instruction: 0xf00c2010
    5cf8:	ldmdavc	r2!, {r0, r4, r5, fp, ip, sp, lr, pc}
    5cfc:	teqlt	r2, #5242880	; 0x500000
    5d00:	bicpl	pc, r5, #76546048	; 0x4900000
    5d04:	ldrne	pc, [r3], #576	; 0x240
    5d08:	tstne	ip, #200, 4	; 0x8000000c	; <UNPREDICTABLE>
    5d0c:	strne	pc, [r0], #-704	; 0xfffffd40
    5d10:	subsmi	r4, r3, r1, lsr r6
    5d14:	svccs	0x0001f811
    5d18:	vqrdmulh.s<illegal width 8>	d15, d3, d4
    5d1c:	mvnsle	r2, r0, lsl #20
    5d20:	adcsvc	pc, r3, #76, 12	; 0x4c00000
    5d24:	eorpl	pc, r1, #805306380	; 0x3000000c
    5d28:	blx	fe88e206 <cos@plt+0xfe88c426>
    5d2c:	bne	fe606540 <cos@plt+0xfe604760>
    5d30:	subseq	lr, r0, #2048	; 0x800
    5d34:	blx	48286 <cos@plt+0x464a6>
    5d38:	blmi	192588 <cos@plt+0x1907a8>
    5d3c:	rsbvs	r1, lr, r8, lsr #26
    5d40:	bl	d6f34 <cos@plt+0xd5154>
    5d44:	ldmdavs	r3, {r1, r7, r9}^
    5d48:	eorvs	r6, fp, r5, asr r0
    5d4c:	andscs	fp, sl, #112, 26	; 0x1c00
    5d50:	svclt	0x0000e7f3
    5d54:			; <UNDEFINED> instruction: 0x000224b4
    5d58:	mvnsmi	lr, sp, lsr #18
    5d5c:	stmdavc	r2, {r0, r2, r9, sl, lr}
    5d60:	subsle	r2, r7, r0, lsl #20
    5d64:	bicpl	pc, r5, #76546048	; 0x4900000
    5d68:	orrsne	pc, r3, r0, asr #4
    5d6c:	tstne	ip, #200, 4	; 0x8000000c	; <UNPREDICTABLE>
    5d70:	smlabtne	r0, r0, r2, pc	; <UNPREDICTABLE>
    5d74:	subsmi	r4, r3, r4, lsl #12
    5d78:	svccs	0x0001f814
    5d7c:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    5d80:	mvnsle	r2, r0, lsl #20
    5d84:	adcsvc	pc, r3, #76, 12	; 0x4c00000
    5d88:	eorpl	pc, r1, #805306380	; 0x3000000c
    5d8c:	blx	fe88e26a <cos@plt+0xfe88c48a>
    5d90:	bne	fe6065a4 <cos@plt+0xfe6047c4>
    5d94:	subseq	lr, r0, #2048	; 0x800
    5d98:	blx	482ea <cos@plt+0x4650a>
    5d9c:	blmi	7925ec <cos@plt+0x79080c>
    5da0:			; <UNDEFINED> instruction: 0x27000096
    5da4:	ldrtmi	r4, [r3], #-1147	; 0xfffffb85
    5da8:	ldrdhi	pc, [r4], -r3
    5dac:			; <UNDEFINED> instruction: 0xf1b84644
    5db0:	tstle	r4, r0, lsl #30
    5db4:	stmdavs	r3!, {r1, r2, r3, sp, lr, pc}
    5db8:	cmplt	fp, r7, lsr #12
    5dbc:	stmdavs	r0!, {r2, r3, r4, r9, sl, lr}^
    5dc0:			; <UNDEFINED> instruction: 0xf7fb4629
    5dc4:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
    5dc8:	stfned	f5, [r1, #-980]!	; 0xfffffc2c
    5dcc:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    5dd0:	ands	r6, r6, fp, lsr r0
    5dd4:			; <UNDEFINED> instruction: 0xf00b2010
    5dd8:	movwcs	pc, #4033	; 0xfc1	; <UNPREDICTABLE>
    5ddc:	strtmi	r4, [r8], -r4, lsl #12
    5de0:			; <UNDEFINED> instruction: 0xf7fb7223
    5de4:	andcc	lr, r1, r8, lsl pc
    5de8:			; <UNDEFINED> instruction: 0xffb8f00b
    5dec:			; <UNDEFINED> instruction: 0xf7fb4629
    5df0:	blmi	2c18a8 <cos@plt+0x2bfac8>
    5df4:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    5df8:			; <UNDEFINED> instruction: 0xf8d34433
    5dfc:			; <UNDEFINED> instruction: 0xf8418004
    5e00:	bmi	1c9a18 <cos@plt+0x1c7c38>
    5e04:	andhi	pc, r0, r4, asr #17
    5e08:	ldrtmi	r4, [r2], #-1146	; 0xfffffb86
    5e0c:			; <UNDEFINED> instruction: 0x46086054
    5e10:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5e14:	bfi	r2, sl, (invalid: 4:2)
    5e18:	andeq	r2, r2, r0, asr r4
    5e1c:	strdeq	r2, [r2], -lr
    5e20:	andeq	r2, r2, ip, ror #7
    5e24:			; <UNDEFINED> instruction: 0xf7ffb538
    5e28:	strmi	pc, [r4], -r7, ror #29
    5e2c:			; <UNDEFINED> instruction: 0xf00b2010
    5e30:	stmdbmi	sl, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5e34:	ldrbtmi	r2, [r9], #-522	; 0xfffffdf6
    5e38:	strmi	r7, [r3], -r2, lsl #4
    5e3c:	andcc	r6, r4, sl, lsl #16
    5e40:	bl	5ffdc <cos@plt+0x5e1fc>
    5e44:	subsvs	r0, sp, r2, lsl #5
    5e48:	ldrsbpl	pc, [r8], #129	; 0x81	; <UNPREDICTABLE>
    5e4c:	sbcsmi	pc, r8, r1, asr #17
    5e50:	subsvs	r6, r3, r1, asr r8
    5e54:	eorvs	r6, r5, r9, lsl r0
    5e58:	svclt	0x0000bd38
    5e5c:			; <UNDEFINED> instruction: 0x000223be
    5e60:	movwcs	fp, #1392	; 0x570
    5e64:	ldrbtmi	r4, [lr], #-3595	; 0xfffff1f5
    5e68:	ldrsbmi	pc, [r8], #134	; 0x86	; <UNPREDICTABLE>
    5e6c:	sbcscc	pc, r8, r6, asr #17
    5e70:			; <UNDEFINED> instruction: 0x4625b17c
    5e74:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    5e78:	mrc2	7, 5, pc, cr14, cr15, {7}
    5e7c:			; <UNDEFINED> instruction: 0xf00b2110
    5e80:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5e84:	orreq	lr, r3, #6144	; 0x1800
    5e88:	subsvs	r6, sp, sl, asr r8
    5e8c:	stccs	0, cr6, [r0], {42}	; 0x2a
    5e90:	ldfltp	f5, [r0, #-956]!	; 0xfffffc44
    5e94:	andeq	r2, r2, lr, lsl #7
    5e98:	ldrbtlt	r2, [r0], #2052	; 0x804
    5e9c:			; <UNDEFINED> instruction: 0xf020d00a
    5ea0:	blcs	46ab8 <cos@plt+0x44cd8>
    5ea4:	stmdavs	sp, {r2, r8, r9, sl, fp, ip, sp, pc}
    5ea8:	andle	r2, r5, r0, lsl #12
    5eac:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    5eb0:			; <UNDEFINED> instruction: 0x4770bcf0
    5eb4:	strcs	r6, [r0, #-2062]	; 0xfffff7f2
    5eb8:			; <UNDEFINED> instruction: 0xf0204c12
    5ebc:	ldrbtmi	r0, [ip], #-260	; 0xfffffefc
    5ec0:	ldrbeq	pc, [r4, r4, lsl #2]	; <UNPREDICTABLE>
    5ec4:	svccc	0x0004f854
    5ec8:	ands	fp, r4, r3, lsl r9
    5ecc:	orrslt	r6, r3, fp, lsl r8
    5ed0:	addmi	r7, r2, #106496	; 0x1a000
    5ed4:	stmdacs	r4, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5ed8:	stmdbcs	r1, {r0, r1, r2, ip, lr, pc}
    5edc:	ldmvs	sl, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    5ee0:	mvnsle	r4, sl, lsr #5
    5ee4:	ldcllt	8, cr6, [r0], #352	; 0x160
    5ee8:	ldmvs	sl, {r4, r5, r6, r8, r9, sl, lr}^
    5eec:	ldrhtle	r4, [r9], #34	; 0x22
    5ef0:	blcs	1ff64 <cos@plt+0x1e184>
    5ef4:	adcsmi	sp, ip, #236, 2	; 0x3b
    5ef8:	stmdami	r3, {r2, r5, r6, r7, r8, ip, lr, pc}
    5efc:			; <UNDEFINED> instruction: 0xe7d74478
    5f00:	andeq	r2, r2, r2, ror r1
    5f04:	andeq	r2, r2, r6, lsr r3
    5f08:	andeq	r2, r2, r4, lsr #2
    5f0c:	andeq	r0, r0, r0
    5f10:			; <UNDEFINED> instruction: 0x4604b5f8
    5f14:	ldrbtmi	r4, [lr], #-3612	; 0xfffff1e4
    5f18:	ldrdcc	lr, [r3, -r4]
    5f1c:	ldmdble	ip, {r0, r3, r4, r7, r9, lr}
    5f20:	ldmpl	r7!, {r1, r3, r4, r9, fp, lr}
    5f24:	movwcc	lr, #16387	; 0x4003
    5f28:	addmi	r6, fp, #227	; 0xe3
    5f2c:	ldmdavs	r8, {r0, r2, r4, r9, ip, lr, pc}
    5f30:	stmdavs	r2, {r0, r2, r6, r7, r8, r9, fp, ip}^
    5f34:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    5f38:	subvs	r3, r2, r1, lsl #20
    5f3c:	svclt	0x00182a00
    5f40:	cfstr32cs	mvfx2, [r0, #-0]
    5f44:	stmdavs	r1, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    5f48:			; <UNDEFINED> instruction: 0xf00b310b
    5f4c:	ldmib	r4, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    5f50:	movwcc	r3, #16643	; 0x4103
    5f54:	addmi	r6, fp, #227	; 0xe3
    5f58:	stmiavs	r0!, {r0, r3, r5, r6, r7, r8, r9, ip, lr, pc}
    5f5c:	movwle	r4, #29320	; 0x7288
    5f60:	strtmi	r6, [r0], -r5, lsr #16
    5f64:			; <UNDEFINED> instruction: 0xf00b2114
    5f68:	cmplt	sp, r3, asr #30	; <UNPREDICTABLE>
    5f6c:	ldrb	r4, [r3, ip, lsr #12]
    5f70:			; <UNDEFINED> instruction: 0xf00b1a09
    5f74:	stmdavs	r5!, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    5f78:	tstcs	r4, r0, lsr #12
    5f7c:			; <UNDEFINED> instruction: 0xff38f00b
    5f80:	mvnsle	r2, r0, lsl #26
    5f84:	svclt	0x0000bdf8
    5f88:	andeq	r1, r2, lr, asr #28
    5f8c:	strdeq	r0, [r0], -r8
    5f90:	ldrbmi	lr, [r0, sp, lsr #18]!
    5f94:	ldreq	pc, [r0, -r0, lsl #2]
    5f98:	strmi	r4, [r4], -ip, asr #28
    5f9c:	ldrbtmi	r4, [lr], #-2892	; 0xfffff4b4
    5fa0:			; <UNDEFINED> instruction: 0xf9b458f5
    5fa4:			; <UNDEFINED> instruction: 0xf9b42000
    5fa8:			; <UNDEFINED> instruction: 0xf8553010
    5fac:			; <UNDEFINED> instruction: 0xf8551022
    5fb0:	strmi	r3, [fp], #-35	; 0xffffffdd
    5fb4:	blcs	794bc4 <cos@plt+0x792de4>
    5fb8:	ldm	pc, {r1, r3, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5fbc:	ldrbtmi	pc, [r8], #-3	; <UNPREDICTABLE>
    5fc0:	ldmdbpl	r0, {r0, r1, r2, r6, ip}
    5fc4:	stmdbpl	r4, {r0, r1, r4, sl, lr}^
    5fc8:	ldmdbpl	r9, {r0, r1, r4, r8, fp, ip, lr}^
    5fcc:	stmdbpl	r1!, {r2, r6, r8, sp, lr}^
    5fd0:	ldmdbpl	r9, {r0, r5, r6, r8, fp, ip, lr}^
    5fd4:	ldmdbpl	r9, {r0, r5, r6, r8, fp, ip, lr}^
    5fd8:	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
    5fdc:			; <UNDEFINED> instruction: 0x46200071
    5fe0:	blx	febc1ffa <cos@plt+0xfebc021a>
    5fe4:	ldrdhi	pc, [r4], -r4
    5fe8:	strbmi	r6, [r0], -r7, ror #18
    5fec:			; <UNDEFINED> instruction: 0xf8504639
    5ff0:			; <UNDEFINED> instruction: 0xf8519b08
    5ff4:	strbmi	sl, [sl, #2824]	; 0xb08
    5ff8:	svclt	0x00284652
    5ffc:			; <UNDEFINED> instruction: 0xf7fb464a
    6000:			; <UNDEFINED> instruction: 0x4605ed78
    6004:	suble	r2, r2, r0, lsl #16
    6008:			; <UNDEFINED> instruction: 0xf8d84a32
    600c:	blcc	52024 <cos@plt+0x50244>
    6010:	andcc	pc, r4, r8, asr #17
    6014:	bl	fee1c2f4 <cos@plt+0xfee1a514>
    6018:	svclt	0x00180206
    601c:	blcs	e828 <cos@plt+0xca48>
    6020:	andcs	fp, r0, #24, 30	; 0x60
    6024:	cmple	sl, r0, lsl #20
    6028:	blne	fefa021c <cos@plt+0xfef9e43c>
    602c:	mvnscc	pc, #-1073741824	; 0xc0000000
    6030:			; <UNDEFINED> instruction: 0x2601bf18
    6034:	rsbsvs	r2, fp, r0, lsl #22
    6038:			; <UNDEFINED> instruction: 0x2600bf18
    603c:	teqle	r8, r0, lsl #28
    6040:	pop	{r3, r5, r9, sl, lr}
    6044:			; <UNDEFINED> instruction: 0x462087f0
    6048:	blx	14c2060 <cos@plt+0x14c0280>
    604c:	blvs	c16a4 <cos@plt+0xbf8c4>
    6050:	blvc	1c16a8 <cos@plt+0x1bf8c8>
    6054:	blvs	ff201b2c <cos@plt+0xff1ffd4c>
    6058:	blx	441c24 <cos@plt+0x43fe44>
    605c:	strcs	fp, [r1, #-4040]	; 0xfffff038
    6060:	svclt	0x004cdcee
    6064:	ldrbcc	pc, [pc, #79]!	; 60bb <cos@plt+0x42db>	; <UNPREDICTABLE>
    6068:	strtmi	r2, [r8], -r0, lsl #10
    606c:			; <UNDEFINED> instruction: 0x87f0e8bd
    6070:	strcs	r4, [r0, #-2073]	; 0xfffff7e7
    6074:			; <UNDEFINED> instruction: 0xf0034478
    6078:	strtmi	pc, [r8], -r3, lsr #21
    607c:			; <UNDEFINED> instruction: 0x87f0e8bd
    6080:	svclt	0x000c2a04
    6084:	ldrtmi	r4, [r8], -r0, lsr #12
    6088:	ldc2	0, cr15, [r8, #-16]
    608c:	strbmi	lr, [sl, #1929]	; 0x789
    6090:	strcs	fp, [r1, #-3896]	; 0xfffff0c8
    6094:	svclt	0x008cd3b8
    6098:	ldrbcc	pc, [pc, #79]!	; 60ef <cos@plt+0x430f>	; <UNPREDICTABLE>
    609c:	ldr	r2, [r3, r0, lsl #10]!
    60a0:			; <UNDEFINED> instruction: 0xf0044620
    60a4:	ldrtmi	pc, [r8], -fp, lsl #26	; <UNPREDICTABLE>
    60a8:	stc2	0, cr15, [r8, #-16]
    60ac:	strcs	lr, [r0, #-1913]	; 0xfffff887
    60b0:	ldmdavs	r9!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    60b4:	tstcc	fp, r8, lsr r6
    60b8:	cdp2	0, 9, cr15, cr10, cr11, {0}
    60bc:			; <UNDEFINED> instruction: 0xf109e7c0
    60c0:	strbmi	r0, [r0], -fp, lsl #2
    60c4:	cdp2	0, 9, cr15, cr4, cr11, {0}
    60c8:	str	r6, [sp, r7, ror #18]!
    60cc:	andeq	r1, r2, r6, asr #27
    60d0:	andeq	r0, r0, r4, ror r1
    60d4:	strdeq	r0, [r0], -r8
    60d8:	andeq	pc, r0, ip, ror #3
    60dc:			; <UNDEFINED> instruction: 0x4604b510
    60e0:			; <UNDEFINED> instruction: 0x3000f9b4
    60e4:	ldmdale	sl, {r2, r8, r9, fp, sp}
    60e8:			; <UNDEFINED> instruction: 0xf003e8df
    60ec:	tsteq	r3, #872415232	; 0x34000000
    60f0:	ldc	0, cr0, [r4, #60]	; 0x3c
    60f4:	vmov.f64	d7, #82	; 0x3e900000  0.2812500
    60f8:	vneg.f64	d23, d0
    60fc:	svclt	0x0014fa10
    6100:	andcs	r2, r0, r1
    6104:	andcs	fp, r0, r0, lsl sp
    6108:			; <UNDEFINED> instruction: 0x4620bd10
    610c:	ldc2l	0, cr15, [r6], {4}
    6110:	stmdavs	r3!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    6114:	stmdacc	r0, {r3, r4, fp, sp, lr}
    6118:	andcs	fp, r1, r8, lsl pc
    611c:	stmdami	r3, {r4, r8, sl, fp, ip, sp, pc}
    6120:			; <UNDEFINED> instruction: 0xf0034478
    6124:	andcs	pc, r0, sp, asr #20
    6128:	svclt	0x0000bd10
    612c:	andeq	pc, r0, r0, ror #2
    6130:			; <UNDEFINED> instruction: 0x3000f9b1
    6134:			; <UNDEFINED> instruction: 0x4604b510
    6138:	blcs	26614c <cos@plt+0x26436c>
    613c:	ldm	pc, {r0, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6140:	andne	pc, lr, r3
    6144:	bne	247570 <cos@plt+0x245790>
    6148:	strne	r0, [r9], -lr, lsl #28
    614c:	movwcs	lr, #10705	; 0x29d1
    6150:	movwcs	lr, #10688	; 0x29c0
    6154:	ldmdavs	sl, {r0, r1, r3, r6, fp, sp, lr}^
    6158:	subsvs	r3, sl, r1, lsl #4
    615c:	strtmi	r6, [r0], -r3, rrx
    6160:	ldmib	r1, {r4, r8, sl, fp, ip, sp, pc}^
    6164:	stmib	r0, {r1, r8, r9, sp}^
    6168:	strtmi	r2, [r0], -r2, lsl #6
    616c:			; <UNDEFINED> instruction: 0xf009bd10
    6170:			; <UNDEFINED> instruction: 0x4620fabd
    6174:	stmdavs	fp, {r4, r8, sl, fp, ip, sp, pc}^
    6178:	stmdami	r2, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    617c:			; <UNDEFINED> instruction: 0xf0034478
    6180:			; <UNDEFINED> instruction: 0xe7ecfa1f
    6184:	andeq	pc, r0, r4, lsr #2
    6188:	svcmi	0x00f0e92d
    618c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    6190:	strmi	r8, [r6], -r2, lsl #22
    6194:	stcne	8, cr15, [r8], #-892	; 0xfffffc84
    6198:	stccc	8, cr15, [r8], #-892	; 0xfffffc84
    619c:			; <UNDEFINED> instruction: 0xf8df4479
    61a0:	addlt	fp, pc, r8, lsr #24
    61a4:	ldrbtmi	r5, [fp], #2251	; 0x8cb
    61a8:	movwls	r6, #55323	; 0xd81b
    61ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    61b0:	bcs	2a9bc <cos@plt+0x28bdc>
    61b4:	ldrbhi	pc, [r0, #-1]	; <UNPREDICTABLE>
    61b8:	ldcpl	8, cr15, [r0], {223}	; 0xdf
    61bc:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    61c0:	svclt	0x002242a3
    61c4:	movwls	r2, #17152	; 0x4300
    61c8:			; <UNDEFINED> instruction: 0xf0c19302
    61cc:	mrc	5, 5, r8, cr7, cr7, {1}
    61d0:			; <UNDEFINED> instruction: 0xf8df8b00
    61d4:			; <UNDEFINED> instruction: 0xf04f3bfc
    61d8:	ldrbtmi	r0, [fp], #-2560	; 0xfffff600
    61dc:			; <UNDEFINED> instruction: 0xf8df9306
    61e0:	ldrbtmi	r3, [fp], #-3060	; 0xfffff40c
    61e4:			; <UNDEFINED> instruction: 0xf8df9305
    61e8:	ldrbtmi	r3, [fp], #-3056	; 0xfffff410
    61ec:	ldrtmi	r9, [r5], -r3, lsl #6
    61f0:	blvc	14434c <cos@plt+0x14256c>
    61f4:	vrecps.f32	q1, q1, q5
    61f8:	ldm	pc, {r1, r2, r6, r9, pc}^	; <UNPREDICTABLE>
    61fc:	beq	f42260 <cos@plt+0xf40480>
    6200:	adceq	r0, r9, r9, lsr #22
    6204:	beq	ffb88e28 <cos@plt+0xffb87048>
    6208:	umullseq	r0, r9, r9, r0
    620c:	bleq	1689098 <cos@plt+0x16872b8>
    6210:	ldrbeq	r0, [r2], lr, lsl #23
    6214:	bleq	1f86574 <cos@plt+0x1f84794>
    6218:	bleq	1b48d94 <cos@plt+0x1b46fb4>
    621c:	ldreq	r0, [sl, #1468]	; 0x5bc
    6220:	ldrbeq	r0, [r4, #-214]!	; 0xffffff2a
    6224:	ldreq	r0, [r4, #-1354]!	; 0xfffffab6
    6228:	cmneq	r0, #1409286146	; 0x54000002
    622c:			; <UNDEFINED> instruction: 0x0326034b
    6230:	rscseq	r0, r5, #192, 6
    6234:	cmpeq	r8, sp, ror #2
    6238:	streq	r0, [lr], #-321	; 0xfffffebf
    623c:	mvneq	r0, #654311424	; 0x27000000
    6240:	streq	r0, [r6], #-1132	; 0xfffffb94
    6244:	tsteq	sl, #1577058304	; 0x5e000000
    6248:	andseq	r0, r0, #168, 4	; 0x8000000a
    624c:	biceq	r0, r4, ip, asr r2
    6250:	mvneq	r0, r2, lsl #5
    6254:	orrseq	r0, r2, r6, lsr r2
    6258:	ldmibeq	sp, {r1, r2, r3, r9, fp}^
    625c:	ldreq	r0, [sl], #1224	; 0x4c8
    6260:			; <UNDEFINED> instruction: 0x06680696
    6264:	teqeq	r8, r4, lsl #21
    6268:			; <UNDEFINED> instruction: 0x077d0138
    626c:	ldrbeq	r0, [r5, -r8, ror #14]
    6270:	streq	r0, [r5, -r2, asr #14]!
    6274:	ldrbteq	r0, [r4], r8, lsl #14
    6278:	stmdaeq	r8, {r5, r6, r7, r9, sl}^
    627c:	stmdaeq	sp, {r0, r1, r2, r4, fp}^
    6280:	bfieq	r0, r2, (invalid: 15:2)
    6284:	ldrbeq	r0, [r7, r7, lsr #15]
    6288:	mrrceq	6, 4, r0, sp, cr13
    628c:	stceq	12, cr0, [r7], #-264	; 0xfffffef8
    6290:	fldmiaxeq	r4!, {d0-d87}	;@ Deprecated
    6294:	rsceq	r0, r4, r8, ror ip
    6298:	strbeq	r0, [r4], r0, lsl #2
    629c:	ldmeq	r8!, {r0, r3, r6, r8, fp}^
    62a0:	rsbeq	r0, r7, pc, ror r8
    62a4:	stceq	0, cr0, [r0, #-364]	; 0xfffffe94
    62a8:			; <UNDEFINED> instruction: 0x0ce2095f
    62ac:	stmibeq	sl, {r1, r2, r4, r5, r6, r7, sl}^
    62b0:	ldmibeq	fp, {r2, r4, r5, r7, r8, fp}
    62b4:	blcc	944638 <cos@plt+0x942858>
    62b8:	ldreq	pc, [r0, #-260]	; 0xfffffefc
    62bc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    62c0:			; <UNDEFINED> instruction: 0xf00242ab
    62c4:	movwcs	r8, #68	; 0x44
    62c8:	strtmi	r8, [ip], -r3, lsr #4
    62cc:	movtlt	r9, #47874	; 0xbb02
    62d0:	strtmi	r9, [r1], -r4, lsl #16
    62d4:			; <UNDEFINED> instruction: 0xf7ff3010
    62d8:	stmdahi	r3!, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    62dc:	addslt	r3, fp, #2048	; 0x800
    62e0:	ldmdale	r2, {r1, r8, r9, fp, sp}
    62e4:			; <UNDEFINED> instruction: 0xf8df6860
    62e8:	stmdavs	r3, {r3, r4, r5, r6, r7, r9, fp, sp}^
    62ec:	subvs	r3, r3, r1, lsl #22
    62f0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    62f4:	svclt	0x00181a82
    62f8:	blcs	eb04 <cos@plt+0xcd24>
    62fc:	andcs	fp, r0, #24, 30	; 0x60
    6300:	stmdavs	r1, {r1, r3, r4, r8, ip, sp, pc}
    6304:			; <UNDEFINED> instruction: 0xf00b310b
    6308:			; <UNDEFINED> instruction: 0xf8dffd73
    630c:	vst1.64	{d20-d21}, [pc :64], r8
    6310:	ldrbtmi	r4, [ip], #-384	; 0xfffffe80
    6314:			; <UNDEFINED> instruction: 0xf00b6860
    6318:	blls	c58cc <cos@plt+0xc3aec>
    631c:			; <UNDEFINED> instruction: 0xf5036063
    6320:	eorvs	r5, r3, ip, ror r3
    6324:	svceq	0x0000f1ba
    6328:	ldrbmi	sp, [r0], -r2
    632c:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
    6330:	bcs	fed446b4 <cos@plt+0xfed428d4>
    6334:	bcc	fe3446b8 <cos@plt+0xfe3428d8>
    6338:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    633c:	blls	3603ac <cos@plt+0x35e5cc>
    6340:			; <UNDEFINED> instruction: 0xf042405a
    6344:	mullt	pc, lr, r1	; <UNPREDICTABLE>
    6348:	blhi	c1644 <cos@plt+0xbf864>
    634c:	svchi	0x00f0e8bd
    6350:	bcc	fe6446d4 <cos@plt+0xfe6428f4>
    6354:	ldrdhi	pc, [r4], -r6
    6358:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    635c:	eorle	r4, r4, r8, lsr #11
    6360:	bcc	fe3446e4 <cos@plt+0xfe342904>
    6364:	andls	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6368:	ldrdcc	pc, [r0], -r9
    636c:	ble	50f74 <cos@plt+0x4f194>
    6370:			; <UNDEFINED> instruction: 0xffd6f007
    6374:	orrmi	pc, r0, #20971520	; 0x1400000
    6378:	movtcc	r4, #1565	; 0x61d
    637c:	svclt	0x00984545
    6380:	ldmdble	r2, {r3, r4, r7, r8, sl, lr}
    6384:			; <UNDEFINED> instruction: 0xf0074640
    6388:			; <UNDEFINED> instruction: 0xf8d9ff2d
    638c:	addmi	r3, r3, #0
    6390:			; <UNDEFINED> instruction: 0xf8dfda0b
    6394:	andcs	r3, r2, #76, 20	; 0x4c000
    6398:	andcs	pc, r0, r8, lsr #17
    639c:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    63a0:			; <UNDEFINED> instruction: 0xf8c8687b
    63a4:	movwcc	r7, #4100	; 0x1004
    63a8:			; <UNDEFINED> instruction: 0xf8df607b
    63ac:			; <UNDEFINED> instruction: 0xf1043a48
    63b0:	ldrbtmi	r0, [fp], #-1296	; 0xfffffaf0
    63b4:	adcmi	r6, fp, #1769472	; 0x1b0000
    63b8:	ldrbthi	pc, [r0], -r1	; <UNPREDICTABLE>
    63bc:			; <UNDEFINED> instruction: 0x36086873
    63c0:	strtmi	r6, [ip], -r3, ror #2
    63c4:			; <UNDEFINED> instruction: 0xf9b4e713
    63c8:	blcs	523d0 <cos@plt+0x505f0>
    63cc:	strtmi	sp, [r0], -r2
    63d0:			; <UNDEFINED> instruction: 0xf83ef004
    63d4:	bleq	c1a2c <cos@plt+0xbfc4c>
    63d8:	stc2	0, cr15, [r6], {4}
    63dc:	bcc	644760 <cos@plt+0x642980>
    63e0:	bcs	644764 <cos@plt+0x642984>
    63e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    63e8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    63ec:	addsmi	r3, ip, #16, 22	; 0x4000
    63f0:	tstle	r4, r0, lsl r0
    63f4:	beq	244778 <cos@plt+0x242998>
    63f8:			; <UNDEFINED> instruction: 0xf0034478
    63fc:			; <UNDEFINED> instruction: 0xf8dff8e1
    6400:			; <UNDEFINED> instruction: 0xf85b3a04
    6404:	stmdavs	lr!, {r0, r1, ip, lr}
    6408:			; <UNDEFINED> instruction: 0xf0012e00
    640c:			; <UNDEFINED> instruction: 0xf8df864f
    6410:	strcs	r3, [r0], #-2552	; 0xfffff608
    6414:			; <UNDEFINED> instruction: 0xf85b602c
    6418:	stmdavs	r8!, {r0, r1, ip, lr}
    641c:			; <UNDEFINED> instruction: 0xf8dfb140
    6420:			; <UNDEFINED> instruction: 0xf85b39ec
    6424:	ldmdavs	r9!, {r0, r1, ip, sp, lr}
    6428:	stc2l	0, cr15, [r2], #44	; 0x2c
    642c:	eorvs	r6, ip, ip, lsr r0
    6430:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6434:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6438:	cmplt	r8, r0, lsr #16
    643c:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6440:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6444:			; <UNDEFINED> instruction: 0xf00b6829
    6448:	movwcs	pc, #3283	; 0xcd3	; <UNPREDICTABLE>
    644c:	eorvs	r6, r3, fp, lsr #32
    6450:	svceq	0x0000f1ba
    6454:	mvnhi	pc, #1
    6458:			; <UNDEFINED> instruction: 0xf04f4650
    645c:			; <UNDEFINED> instruction: 0xf7ff0a00
    6460:			; <UNDEFINED> instruction: 0xf8dffd57
    6464:			; <UNDEFINED> instruction: 0xf85b39b4
    6468:	ldccc	0, cr4, [r0], {3}
    646c:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    6470:	ldrmi	r4, [r8, r0, lsr #12]
    6474:	strmi	r3, [r4], -r8, lsl #12
    6478:			; <UNDEFINED> instruction: 0x4620e6b9
    647c:	blx	7c2496 <cos@plt+0x7c06b6>
    6480:			; <UNDEFINED> instruction: 0x3000f9b4
    6484:	vqdmulh.s<illegal width 8>	d2, d2, d4
    6488:	andge	r8, r2, #1073741825	; 0x40000001
    648c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    6490:			; <UNDEFINED> instruction: 0x4710441a
    6494:	andeq	r1, r0, pc, ror #22
    6498:	andeq	r1, r0, r1, lsl #23
    649c:	andeq	r1, r0, r1, lsr #21
    64a0:	andeq	r1, r0, sp, asr sl
    64a4:			; <UNDEFINED> instruction: 0xffffffe7
    64a8:			; <UNDEFINED> instruction: 0xf0044620
    64ac:			; <UNDEFINED> instruction: 0xf9b4fb07
    64b0:	blcs	1124b8 <cos@plt+0x1106d8>
    64b4:	rscshi	pc, r2, r2, lsl #4
    64b8:			; <UNDEFINED> instruction: 0xf852a202
    64bc:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    64c0:	svclt	0x00004710
    64c4:	andeq	r1, r0, pc, lsl sl
    64c8:	andeq	r1, r0, r3, ror #21
    64cc:	andeq	r1, r0, r7, lsr #21
    64d0:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    64d4:			; <UNDEFINED> instruction: 0xffffffe5
    64d8:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    64dc:	ldreq	pc, [r0, -r4, lsr #3]
    64e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    64e4:	addsmi	r3, ip, #16, 22	; 0x4000
    64e8:	strbhi	pc, [r7, -r1]	; <UNPREDICTABLE>
    64ec:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    64f0:			; <UNDEFINED> instruction: 0x0c10f934
    64f4:			; <UNDEFINED> instruction: 0x1000f9b4
    64f8:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    64fc:	eorcc	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    6500:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    6504:	blcs	117558 <cos@plt+0x115778>
    6508:	ldrhi	pc, [sl], #65	; 0x41
    650c:	blne	c1b64 <cos@plt+0xbfd84>
    6510:	ldc	6, cr4, [r4, #-184]	; 0xffffff48
    6514:			; <UNDEFINED> instruction: 0xf7fb0b02
    6518:	vstr	s28, [r4, #-920]	; 0xfffffc68
    651c:	ldrtmi	r0, [ip], -r2, lsl #22
    6520:			; <UNDEFINED> instruction: 0xf9b4e665
    6524:	blcs	11252c <cos@plt+0x11074c>
    6528:	strbhi	pc, [r7], r1	; <UNPREDICTABLE>
    652c:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6530:	ldmdaeq	r0, {r2, r5, r7, r8, ip, sp, lr, pc}
    6534:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6538:	addsmi	r3, ip, #16, 22	; 0x4000
    653c:	ldrhi	pc, [r7, -r1]
    6540:	stceq	8, cr15, [ip], {84}	; 0x54
    6544:			; <UNDEFINED> instruction: 0xf0084621
    6548:	stmdahi	r3!, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    654c:	addslt	r3, fp, #2048	; 0x800
    6550:	ldmdale	r0, {r1, r8, r9, fp, sp}
    6554:			; <UNDEFINED> instruction: 0xf8df6860
    6558:	stmdavs	r3, {r3, r7, fp, sp}^
    655c:	subvs	r3, r3, r1, lsl #22
    6560:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    6564:	svclt	0x00181bc7
    6568:	blcs	10174 <cos@plt+0xe394>
    656c:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    6570:			; <UNDEFINED> instruction: 0xf0412f00
    6574:			; <UNDEFINED> instruction: 0xf85487d8
    6578:	strbmi	r1, [r0], -ip, lsl #24
    657c:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
    6580:	strbmi	r4, [r4], -lr, lsr #12
    6584:			; <UNDEFINED> instruction: 0xf9b4e633
    6588:	blcs	52590 <cos@plt+0x507b0>
    658c:			; <UNDEFINED> instruction: 0x83a9f041
    6590:	stcvs	8, cr15, [ip], {84}	; 0x54
    6594:			; <UNDEFINED> instruction: 0x3000f9b6
    6598:			; <UNDEFINED> instruction: 0xf0412b01
    659c:	cfldrs	mvf8, [r6, #344]	; 0x158
    65a0:			; <UNDEFINED> instruction: 0xf1a47b02
    65a4:			; <UNDEFINED> instruction: 0xf8df0710
    65a8:	ldc	8, cr3, [r4, #512]	; 0x200
    65ac:	ldrbtmi	r6, [fp], #-2818	; 0xfffff4fe
    65b0:	mcr	8, 1, r6, cr7, cr11, {2}
    65b4:	blcc	4251d4 <cos@plt+0x4233f4>
    65b8:	sfm	f4, 4, [r6, #624]	; 0x270
    65bc:			; <UNDEFINED> instruction: 0xf0017b02
    65c0:	movwcs	r8, #5766	; 0x1686
    65c4:			; <UNDEFINED> instruction: 0xf824462e
    65c8:	stc	12, cr3, [r4, #-64]	; 0xffffffc0
    65cc:	ldrtmi	r7, [ip], -r2, lsl #22
    65d0:			; <UNDEFINED> instruction: 0xf9b4e60d
    65d4:	blcs	525dc <cos@plt+0x507fc>
    65d8:	cmnhi	r8, #65	; 0x41	; <UNPREDICTABLE>
    65dc:	stcvs	8, cr15, [ip], {84}	; 0x54
    65e0:			; <UNDEFINED> instruction: 0x3000f9b6
    65e4:			; <UNDEFINED> instruction: 0xf0412b01
    65e8:	cfldrs	mvf8, [r4, #112]	; 0x70
    65ec:			; <UNDEFINED> instruction: 0xf1a41b02
    65f0:	ldc	7, cr0, [r6, #64]	; 0x40
    65f4:			; <UNDEFINED> instruction: 0xf7fb0b02
    65f8:			; <UNDEFINED> instruction: 0xf8dfebb8
    65fc:	ldrbtmi	r3, [fp], #-2096	; 0xfffff7d0
    6600:	blcc	420774 <cos@plt+0x41e994>
    6604:	sfm	f4, 4, [r6, #624]	; 0x270
    6608:			; <UNDEFINED> instruction: 0xf0010b02
    660c:	movwcs	r8, #5858	; 0x16e2
    6610:			; <UNDEFINED> instruction: 0xf824462e
    6614:	stc	12, cr3, [r4, #-64]	; 0xffffffc0
    6618:	ldrtmi	r0, [ip], -r2, lsl #22
    661c:			; <UNDEFINED> instruction: 0xf9b4e5e7
    6620:	blcs	52628 <cos@plt+0x50848>
    6624:	movthi	pc, #28737	; 0x7041	; <UNPREDICTABLE>
    6628:	stcvs	8, cr15, [ip], {84}	; 0x54
    662c:			; <UNDEFINED> instruction: 0x3000f9b6
    6630:			; <UNDEFINED> instruction: 0xf0412b01
    6634:	cfldrs	mvf8, [r6, #60]	; 0x3c
    6638:			; <UNDEFINED> instruction: 0xf1a47b02
    663c:			; <UNDEFINED> instruction: 0xf8df0710
    6640:	ldc	7, cr3, [r4, #960]	; 0x3c0
    6644:	ldrbtmi	r6, [fp], #-2818	; 0xfffff4fe
    6648:	mrc	8, 1, r6, cr7, cr11, {2}
    664c:	blcc	42526c <cos@plt+0x42348c>
    6650:	sfm	f4, 4, [r6, #624]	; 0x270
    6654:			; <UNDEFINED> instruction: 0xf0017b02
    6658:	movwcs	r8, #5698	; 0x1642
    665c:			; <UNDEFINED> instruction: 0xf824462e
    6660:	stc	12, cr3, [r4, #-64]	; 0xffffffc0
    6664:	ldrtmi	r7, [ip], -r2, lsl #22
    6668:			; <UNDEFINED> instruction: 0xf9b4e5c1
    666c:	blcs	52674 <cos@plt+0x50894>
    6670:	orrhi	pc, r8, #65	; 0x41
    6674:	stcvs	8, cr15, [ip], {84}	; 0x54
    6678:			; <UNDEFINED> instruction: 0x3000f9b6
    667c:			; <UNDEFINED> instruction: 0xf0412b01
    6680:	ldc	3, cr8, [r4, #852]	; 0x354
    6684:			; <UNDEFINED> instruction: 0xf1a41b02
    6688:	ldc	7, cr0, [r6, #64]	; 0x40
    668c:			; <UNDEFINED> instruction: 0xf7fb0b02
    6690:			; <UNDEFINED> instruction: 0xf8dfea2a
    6694:	ldrbtmi	r3, [fp], #-1952	; 0xfffff860
    6698:	blcc	42080c <cos@plt+0x41ea2c>
    669c:	sfm	f4, 4, [r6, #624]	; 0x270
    66a0:			; <UNDEFINED> instruction: 0xf0010b02
    66a4:	movwcs	r8, #5758	; 0x167e
    66a8:			; <UNDEFINED> instruction: 0xf824462e
    66ac:	stc	12, cr3, [r4, #-64]	; 0xffffffc0
    66b0:	ldrtmi	r0, [ip], -r2, lsl #22
    66b4:			; <UNDEFINED> instruction: 0xf9b4e59b
    66b8:	blcs	526c0 <cos@plt+0x508e0>
    66bc:	cmphi	r7, #65	; 0x41	; <UNPREDICTABLE>
    66c0:	stcvs	8, cr15, [ip], {84}	; 0x54
    66c4:			; <UNDEFINED> instruction: 0x3000f9b6
    66c8:			; <UNDEFINED> instruction: 0xf0412b01
    66cc:	ldc	3, cr8, [r6, #720]	; 0x2d0
    66d0:			; <UNDEFINED> instruction: 0xf1a47b02
    66d4:			; <UNDEFINED> instruction: 0xf8df0710
    66d8:	ldc	7, cr3, [r4, #384]	; 0x180
    66dc:	ldrbtmi	r6, [fp], #-2818	; 0xfffff4fe
    66e0:	mrc	8, 1, r6, cr7, cr11, {2}
    66e4:	blcc	425404 <cos@plt+0x423624>
    66e8:	sfm	f4, 4, [r6, #624]	; 0x270
    66ec:			; <UNDEFINED> instruction: 0xf0017b02
    66f0:	movwcs	r8, #5728	; 0x1660
    66f4:			; <UNDEFINED> instruction: 0xf824462e
    66f8:	stc	12, cr3, [r4, #-64]	; 0xffffffc0
    66fc:	ldrtmi	r7, [ip], -r2, lsl #22
    6700:			; <UNDEFINED> instruction: 0xf9b4e575
    6704:	blcs	5270c <cos@plt+0x5092c>
    6708:	msrhi	CPSR_sx, #65	; 0x41
    670c:	stcvs	8, cr15, [ip], {84}	; 0x54
    6710:			; <UNDEFINED> instruction: 0x3000f9b6
    6714:			; <UNDEFINED> instruction: 0xf0412b01
    6718:	ldc	3, cr8, [r6, #508]	; 0x1fc
    671c:			; <UNDEFINED> instruction: 0xf1a45b02
    6720:			; <UNDEFINED> instruction: 0xf8df0710
    6724:	ldc	7, cr3, [r4, #96]	; 0x60
    6728:	ldrbtmi	r6, [fp], #-2818	; 0xfffff4fe
    672c:	mcr	8, 4, r6, cr5, cr11, {2}
    6730:	blcc	425350 <cos@plt+0x423570>
    6734:	sfm	f4, 4, [r6, #624]	; 0x270
    6738:			; <UNDEFINED> instruction: 0xf0017b02
    673c:	movwcs	r8, #5698	; 0x1642
    6740:			; <UNDEFINED> instruction: 0xf824462e
    6744:	stc	12, cr3, [r4, #-64]	; 0xffffffc0
    6748:	ldrtmi	r7, [ip], -r2, lsl #22
    674c:			; <UNDEFINED> instruction: 0xf9b4e54f
    6750:	blcs	112758 <cos@plt+0x110978>
    6754:	strhi	pc, [ip, #1]!
    6758:	usatcc	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    675c:	ldreq	pc, [r0], -r4, lsr #3
    6760:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6764:	addsmi	r3, ip, #16, 22	; 0x4000
    6768:	ldrbhi	pc, [r9, #1]	; <UNPREDICTABLE>
    676c:	stceq	8, cr15, [ip], {84}	; 0x54
    6770:	blcc	a8784 <cos@plt+0xa69a4>
    6774:	blcs	b31e8 <cos@plt+0xb1408>
    6778:	stmdavs	r2, {r0, r4, fp, ip, lr, pc}^
    677c:			; <UNDEFINED> instruction: 0x1660f8df
    6780:	blcc	608d4 <cos@plt+0x5eaf4>
    6784:			; <UNDEFINED> instruction: 0xf85b6053
    6788:	blne	ff5e2794 <cos@plt+0xff5e09b4>
    678c:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    6790:	svclt	0x000c2b00
    6794:	movwcs	r4, #1595	; 0x63b
    6798:			; <UNDEFINED> instruction: 0xf0412b00
    679c:	strtmi	r8, [r1], -r8, ror #13
    67a0:	stc2l	7, cr15, [r6], {255}	; 0xff
    67a4:	ldrtmi	r4, [r0], -r1, lsl #12
    67a8:	stc2l	7, cr15, [r2], {255}	; 0xff
    67ac:	blcc	a8840 <cos@plt+0xa6a60>
    67b0:	blcs	b3224 <cos@plt+0xb1444>
    67b4:	ldrtmi	fp, [r4], -r4, lsl #31
    67b8:			; <UNDEFINED> instruction: 0xf63f462e
    67bc:	stmdavs	r0!, {r3, r4, r8, sl, fp, sp, pc}^
    67c0:			; <UNDEFINED> instruction: 0x261cf8df
    67c4:	blcc	608d8 <cos@plt+0x5eaf8>
    67c8:			; <UNDEFINED> instruction: 0xf85b6043
    67cc:	blne	ff1e27dc <cos@plt+0xff1e09fc>
    67d0:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    67d4:	svclt	0x000c2b00
    67d8:	movwcs	r4, #1595	; 0x63b
    67dc:			; <UNDEFINED> instruction: 0xf0412b00
    67e0:	ldrtmi	r8, [r4], -sl, lsl #14
    67e4:	str	r4, [r2, #-1582]	; 0xfffff9d2
    67e8:			; <UNDEFINED> instruction: 0x3658f8df
    67ec:	ldreq	pc, [r0, -r4, lsr #3]
    67f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    67f4:	addsmi	r3, ip, #16, 22	; 0x4000
    67f8:	ldrhi	pc, [r7, #1]
    67fc:			; <UNDEFINED> instruction: 0x3620f8df
    6800:			; <UNDEFINED> instruction: 0x0c10f934
    6804:			; <UNDEFINED> instruction: 0x1000f9b4
    6808:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    680c:	eorcc	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    6810:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    6814:	blcs	117868 <cos@plt+0x115a88>
    6818:	sbchi	pc, r4, #65	; 0x41
    681c:	blne	c1e74 <cos@plt+0xc0094>
    6820:	ldc	6, cr4, [r4, #-184]	; 0xffffff48
    6824:			; <UNDEFINED> instruction: 0xf7fb0b02
    6828:	vstr	s28, [r4, #-640]	; 0xfffffd80
    682c:	ldrtmi	r0, [ip], -r2, lsl #22
    6830:			; <UNDEFINED> instruction: 0xf9b4e4dd
    6834:	blcs	5283c <cos@plt+0x50a5c>
    6838:	strtmi	fp, [lr], -r8, lsl #30
    683c:	cfldrdge	mvd15, [r7], {63}	; 0x3f
    6840:	strtmi	r4, [lr], -r0, lsr #12
    6844:	cdp2	0, 0, cr15, cr4, cr3, {0}
    6848:			; <UNDEFINED> instruction: 0xf8dfe4d1
    684c:			; <UNDEFINED> instruction: 0xf1a435fc
    6850:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    6854:	blcc	4209c8 <cos@plt+0x41ebe8>
    6858:			; <UNDEFINED> instruction: 0xf001429c
    685c:			; <UNDEFINED> instruction: 0xf8df8642
    6860:			; <UNDEFINED> instruction: 0xf93435c0
    6864:			; <UNDEFINED> instruction: 0xf9b40c10
    6868:			; <UNDEFINED> instruction: 0xf85b1000
    686c:			; <UNDEFINED> instruction: 0xf8522003
    6870:			; <UNDEFINED> instruction: 0xf8523020
    6874:	ldrmi	r2, [r3], #-33	; 0xffffffdf
    6878:			; <UNDEFINED> instruction: 0xf0412b04
    687c:	lfm	f0, 1, [r4, #-608]	; 0xfffffda0
    6880:	strtmi	r7, [lr], -r2, lsl #22
    6884:	blvs	c1edc <cos@plt+0xc00fc>
    6888:	blvc	1c212c <cos@plt+0x1c034c>
    688c:	blvc	c1ca4 <cos@plt+0xbfec4>
    6890:	strt	r4, [ip], #1596	; 0x63c
    6894:	ldrcc	pc, [r4, #2271]!	; 0x8df
    6898:	ldreq	pc, [r0, -r4, lsr #3]
    689c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    68a0:	addsmi	r3, ip, #16, 22	; 0x4000
    68a4:	strbhi	pc, [r7, #-1]	; <UNPREDICTABLE>
    68a8:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    68ac:			; <UNDEFINED> instruction: 0x0c10f934
    68b0:			; <UNDEFINED> instruction: 0x1000f9b4
    68b4:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    68b8:	eorcc	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    68bc:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    68c0:	blcs	117914 <cos@plt+0x115b34>
    68c4:	eorhi	pc, r4, #65	; 0x41
    68c8:	blvc	c1d20 <cos@plt+0xbff40>
    68cc:	ldc	6, cr4, [r4, #184]	; 0xb8
    68d0:	vadd.f64	d6, d7, d2
    68d4:	vstr	d7, [r4, #-280]	; 0xfffffee8
    68d8:	ldrtmi	r7, [ip], -r2, lsl #22
    68dc:			; <UNDEFINED> instruction: 0xf8dfe487
    68e0:			; <UNDEFINED> instruction: 0xf1a43570
    68e4:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    68e8:	blcc	420a5c <cos@plt+0x41ec7c>
    68ec:			; <UNDEFINED> instruction: 0xf001429c
    68f0:			; <UNDEFINED> instruction: 0xf8df84fe
    68f4:			; <UNDEFINED> instruction: 0xf934352c
    68f8:			; <UNDEFINED> instruction: 0xf9b40c10
    68fc:			; <UNDEFINED> instruction: 0xf85b1000
    6900:			; <UNDEFINED> instruction: 0xf8522003
    6904:			; <UNDEFINED> instruction: 0xf8523020
    6908:	ldrmi	r2, [r3], #-33	; 0xffffffdf
    690c:			; <UNDEFINED> instruction: 0xf0412b04
    6910:	lfm	f0, 1, [r4, #-272]	; 0xfffffef0
    6914:	strtmi	r7, [lr], -r2, lsl #22
    6918:	blvs	c1f70 <cos@plt+0xc0190>
    691c:	blvc	1c2200 <cos@plt+0x1c0420>
    6920:	blvc	c1d38 <cos@plt+0xbff58>
    6924:	strbt	r4, [r2], #-1596	; 0xfffff9c4
    6928:	blcc	a89bc <cos@plt+0xa6bdc>
    692c:	blcs	b33a0 <cos@plt+0xb15c0>
    6930:	stmdavs	r0!, {r4, fp, ip, lr, pc}^
    6934:	strtcs	pc, [r8], #2271	; 0x8df
    6938:	blcc	60a4c <cos@plt+0x5ec6c>
    693c:			; <UNDEFINED> instruction: 0xf85b6043
    6940:	blne	ff1e2950 <cos@plt+0xff1e0b70>
    6944:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    6948:	svclt	0x00182b00
    694c:	svccs	0x00002700
    6950:	strbhi	pc, [pc, #65]!	; 6999 <cos@plt+0x4bb9>	; <UNPREDICTABLE>
    6954:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6958:	andseq	pc, r0, #164, 2	; 0x29
    695c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6960:	addsmi	r3, ip, #16, 22	; 0x4000
    6964:	sadd16mi	fp, r4, ip
    6968:			; <UNDEFINED> instruction: 0xf47f462e
    696c:			; <UNDEFINED> instruction: 0xf8dfac40
    6970:	ldrmi	r0, [r4], -r8, ror #9
    6974:	ldrbtmi	r4, [r8], #-1582	; 0xfffff9d2
    6978:	cdp2	0, 2, cr15, cr2, cr2, {0}
    697c:			; <UNDEFINED> instruction: 0xf8dfe437
    6980:			; <UNDEFINED> instruction: 0xf1a434dc
    6984:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    6988:	blcc	420afc <cos@plt+0x41ed1c>
    698c:			; <UNDEFINED> instruction: 0xf001429c
    6990:			; <UNDEFINED> instruction: 0xf8df84b4
    6994:			; <UNDEFINED> instruction: 0xf934348c
    6998:			; <UNDEFINED> instruction: 0xf9b40c10
    699c:			; <UNDEFINED> instruction: 0xf85b1000
    69a0:			; <UNDEFINED> instruction: 0xf8522003
    69a4:			; <UNDEFINED> instruction: 0xf8523020
    69a8:	ldrmi	r2, [r3], #-33	; 0xffffffdf
    69ac:			; <UNDEFINED> instruction: 0xf0412b04
    69b0:	ldfd	f0, [r4, #-720]	; 0xfffffd30
    69b4:	strtmi	r5, [lr], -r2, lsl #22
    69b8:	blvs	c2010 <cos@plt+0xc0230>
    69bc:	blvc	1c23d8 <cos@plt+0x1c05f8>
    69c0:	blvc	c1dd8 <cos@plt+0xbfff8>
    69c4:	ldr	r4, [r2], #-1596	; 0xfffff9c4
    69c8:			; <UNDEFINED> instruction: 0xf1a46860
    69cc:			; <UNDEFINED> instruction: 0xf0070110
    69d0:			; <UNDEFINED> instruction: 0xf834f891
    69d4:	blcc	95a1c <cos@plt+0x93c3c>
    69d8:	blcs	b344c <cos@plt+0xb166c>
    69dc:			; <UNDEFINED> instruction: 0xf854d811
    69e0:	bmi	fffc9a18 <cos@plt+0xfffc7c38>
    69e4:	blcc	60af8 <cos@plt+0x5ed18>
    69e8:			; <UNDEFINED> instruction: 0xf85b6043
    69ec:	blne	ff1e29fc <cos@plt+0xff1e0c1c>
    69f0:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    69f4:	svclt	0x000c2b00
    69f8:	movwcs	r4, #1595	; 0x63b
    69fc:			; <UNDEFINED> instruction: 0xf0412b00
    6a00:	cfstr32cc	mvfx8, [r0], #-632	; 0xfffffd88
    6a04:			; <UNDEFINED> instruction: 0xf7ff462e
    6a08:	ldmdavs	r1!, {r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    6a0c:			; <UNDEFINED> instruction: 0xf0074620
    6a10:	strcc	pc, [r8], -r7, lsr #20
    6a14:			; <UNDEFINED> instruction: 0xf7ff4604
    6a18:			; <UNDEFINED> instruction: 0xf8dfbbea
    6a1c:			; <UNDEFINED> instruction: 0xf1a43444
    6a20:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    6a24:	blcc	420b98 <cos@plt+0x41edb8>
    6a28:			; <UNDEFINED> instruction: 0xf001429c
    6a2c:			; <UNDEFINED> instruction: 0xf8548472
    6a30:	andcs	r3, r1, #12, 24	; 0xc00
    6a34:			; <UNDEFINED> instruction: 0xf824462e
    6a38:	ldc	12, cr2, [r3, #64]	; 0x40
    6a3c:	vmov.f32	s14, #129	; 0xc0080000 -2.125
    6a40:	vstr	d7, [r4, #-284]	; 0xfffffee4
    6a44:	ldrtmi	r7, [ip], -r2, lsl #22
    6a48:	bllt	ff484a4c <cos@plt+0xff482c6c>
    6a4c:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    6a50:	ldmdaeq	r0, {r2, r5, r7, r8, ip, sp, lr, pc}
    6a54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6a58:	addsmi	r3, ip, #16, 22	; 0x4000
    6a5c:	ldrbhi	pc, [r3], #-1	; <UNPREDICTABLE>
    6a60:	andcs	r6, r0, #96, 16	; 0x600000
    6a64:			; <UNDEFINED> instruction: 0xf0064641
    6a68:			; <UNDEFINED> instruction: 0xf834febb
    6a6c:	blcc	95ab4 <cos@plt+0x93cd4>
    6a70:	blcs	b34e4 <cos@plt+0xb1704>
    6a74:	ldmdale	r0, {r1, r2, r9, sl, lr}
    6a78:	stceq	8, cr15, [ip], {84}	; 0x54
    6a7c:	stmdavs	r3, {r3, r4, r6, r7, r9, fp, lr}^
    6a80:	subvs	r3, r3, r1, lsl #22
    6a84:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    6a88:	svclt	0x00181bc7
    6a8c:	blcs	10698 <cos@plt+0xe8b8>
    6a90:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    6a94:			; <UNDEFINED> instruction: 0xf0412f00
    6a98:	cfldr32	mvfx8, [pc, #352]	; 6c00 <cos@plt+0x4e20>
    6a9c:	vmlscs.f64	d7, d16, d7
    6aa0:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    6aa4:			; <UNDEFINED> instruction: 0xf824462e
    6aa8:	svclt	0x00183c10
    6aac:	blvc	1242574 <cos@plt+0x1240794>
    6ab0:	blvc	c1ec8 <cos@plt+0xc00e8>
    6ab4:			; <UNDEFINED> instruction: 0xf7ff4644
    6ab8:			; <UNDEFINED> instruction: 0xf9b4bb9a
    6abc:	blcs	52ac4 <cos@plt+0x50ce4>
    6ac0:	tsthi	sl, r1, asr #32	; <UNPREDICTABLE>
    6ac4:	blvc	c211c <cos@plt+0xc033c>
    6ac8:	cdp	6, 11, cr4, cr1, cr14, {1}
    6acc:	vstr	d7, [r4, #284]	; 0x11c
    6ad0:			; <UNDEFINED> instruction: 0xf7ff7b02
    6ad4:			; <UNDEFINED> instruction: 0xf1babb8c
    6ad8:			; <UNDEFINED> instruction: 0xf0010f00
    6adc:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, pc}^
    6ae0:	addsmi	r3, r3, #805306368	; 0x30000000
    6ae4:	mvnshi	pc, r1, lsl #1
    6ae8:	ldrdne	pc, [r4], -sl
    6aec:	bcc	a8b1c <cos@plt+0xa6d3c>
    6af0:	bcs	b3540 <cos@plt+0xb1760>
    6af4:	stmdavs	r8, {r4, fp, ip, lr, pc}^
    6af8:	stmdavs	r2, {r0, r3, r4, r5, r7, r8, r9, sl, fp, lr}^
    6afc:	subvs	r3, r2, r1, lsl #20
    6b00:	andvc	pc, r7, fp, asr r8	; <UNPREDICTABLE>
    6b04:	svclt	0x00181bc7
    6b08:	bcs	10714 <cos@plt+0xe934>
    6b0c:	ldrtmi	fp, [sl], -ip, lsl #30
    6b10:	bcs	f318 <cos@plt+0xd538>
    6b14:	ldrbhi	pc, [r4, #-65]	; 0xffffffbf	; <UNPREDICTABLE>
    6b18:	movwcc	r6, #18550	; 0x4876
    6b1c:	stccs	8, cr15, [r4], {83}	; 0x53
    6b20:	andhi	r2, r8, r2
    6b24:	streq	lr, [r6], r5, lsl #22
    6b28:	andcc	pc, ip, sl, asr #17
    6b2c:			; <UNDEFINED> instruction: 0xf7ff604a
    6b30:			; <UNDEFINED> instruction: 0xf9b4bb5e
    6b34:	blcs	52b3c <cos@plt+0x50d5c>
    6b38:	tsthi	r9, r1, asr #32	; <UNPREDICTABLE>
    6b3c:			; <UNDEFINED> instruction: 0xf1a44eca
    6b40:			; <UNDEFINED> instruction: 0xf8540710
    6b44:	ldrbtmi	r8, [lr], #-3084	; 0xfffff3f4
    6b48:	ldrtmi	r4, [r0], -r1, asr #12
    6b4c:	blx	ffc44b50 <cos@plt+0xffc42d70>
    6b50:	ldc2l	0, cr15, [lr], #-12
    6b54:	blpl	c21b4 <cos@plt+0xc03d4>
    6b58:	vldr	d4, [r4, #784]	; 0x310
    6b5c:	ldrbtmi	r6, [fp], #-2818	; 0xfffff4fe
    6b60:	mcr	8, 4, r6, cr5, cr11, {2}
    6b64:	blcc	425784 <cos@plt+0x4239a4>
    6b68:	sfm	f4, 4, [r6, #624]	; 0x270
    6b6c:			; <UNDEFINED> instruction: 0xf0017b02
    6b70:	ldmibmi	pc!, {r3, r6, sl, pc}	; <UNPREDICTABLE>
    6b74:	strbmi	r2, [r0], -r1, lsl #6
    6b78:	ldccc	8, cr15, [r0], {36}	; 0x24
    6b7c:	blvc	c1f94 <cos@plt+0xc01b4>
    6b80:			; <UNDEFINED> instruction: 0x462e4479
    6b84:			; <UNDEFINED> instruction: 0xf007463c
    6b88:			; <UNDEFINED> instruction: 0xf7fffe0f
    6b8c:			; <UNDEFINED> instruction: 0xf9b4bb30
    6b90:	blcs	52b98 <cos@plt+0x50db8>
    6b94:	sbcshi	pc, r6, r1, asr #32
    6b98:			; <UNDEFINED> instruction: 0xf1a44eb6
    6b9c:			; <UNDEFINED> instruction: 0xf8540710
    6ba0:	ldrbtmi	r8, [lr], #-3084	; 0xfffff3f4
    6ba4:	ldrtmi	r4, [r0], -r1, asr #12
    6ba8:	blx	ff0c4bac <cos@plt+0xff0c2dcc>
    6bac:	mrrc2	0, 0, pc, r0, cr3	; <UNPREDICTABLE>
    6bb0:	blvc	c2210 <cos@plt+0xc0430>
    6bb4:	vldr	d4, [r4, #704]	; 0x2c0
    6bb8:	ldrbtmi	r6, [fp], #-2818	; 0xfffff4fe
    6bbc:	mcr	8, 1, r6, cr7, cr11, {2}
    6bc0:	blcc	4257e0 <cos@plt+0x423a00>
    6bc4:	sfm	f4, 4, [r6, #624]	; 0x270
    6bc8:			; <UNDEFINED> instruction: 0xf0017b02
    6bcc:	stmibmi	fp!, {r1, r4, r5, r6, sl, pc}
    6bd0:	strbmi	r2, [r0], -r1, lsl #6
    6bd4:	ldccc	8, cr15, [r0], {36}	; 0x24
    6bd8:	blvc	c1ff0 <cos@plt+0xc0210>
    6bdc:			; <UNDEFINED> instruction: 0x462e4479
    6be0:			; <UNDEFINED> instruction: 0xf007463c
    6be4:			; <UNDEFINED> instruction: 0xf7fffde1
    6be8:	blmi	fe9757f8 <cos@plt+0xfe973a18>
    6bec:			; <UNDEFINED> instruction: 0xf85ba90c
    6bf0:	ldmdavs	r8, {r0, r1, ip, sp}
    6bf4:	ldc2	0, cr15, [lr], #44	; 0x2c
    6bf8:			; <UNDEFINED> instruction: 0xf0012800
    6bfc:	stmdbls	ip, {r2, r3, r6, r8, pc}
    6c00:	blx	feb42c24 <cos@plt+0xfeb40e44>
    6c04:	blmi	fe819288 <cos@plt+0xfe8174a8>
    6c08:			; <UNDEFINED> instruction: 0xf85b4a85
    6c0c:	ldrbtmi	r5, [fp], #-1
    6c10:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    6c14:			; <UNDEFINED> instruction: 0xf9b5691e
    6c18:			; <UNDEFINED> instruction: 0xf9b51010
    6c1c:			; <UNDEFINED> instruction: 0xf8523000
    6c20:			; <UNDEFINED> instruction: 0xf8523023
    6c24:	ldrmi	r2, [r3], #-33	; 0xffffffdf
    6c28:	andle	r2, r2, r4, lsl #22
    6c2c:			; <UNDEFINED> instruction: 0xf0034628
    6c30:	ldc	12, cr15, [r5, #380]	; 0x17c
    6c34:	bmi	fe561844 <cos@plt+0xfe55fa64>
    6c38:	vldr	d4, [r5, #596]	; 0x254
    6c3c:	vadd.f64	d7, d6, d6
    6c40:	vadd.f64	d6, d7, d8
    6c44:	vstr	d7, [r5, #32]
    6c48:			; <UNDEFINED> instruction: 0xf85b6b02
    6c4c:	stmdavs	sl, {r1, ip}
    6c50:	blvc	1c226c <cos@plt+0x1c048c>
    6c54:	andvs	r3, sl, r1, lsl #4
    6c58:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6c5c:	movwcc	r6, #6163	; 0x1813
    6c60:			; <UNDEFINED> instruction: 0xf7ff6013
    6c64:	blls	7577c <cos@plt+0x7399c>
    6c68:			; <UNDEFINED> instruction: 0xf0012b00
    6c6c:	blmi	fe267554 <cos@plt+0xfe265774>
    6c70:	ldreq	pc, [r0, #-260]	; 0xfffffefc
    6c74:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6c78:			; <UNDEFINED> instruction: 0xf00142ab
    6c7c:	ldmdavs	r3!, {r0, r7, sl, pc}^
    6c80:	bls	544a8 <cos@plt+0x526c8>
    6c84:	movwne	lr, #15106	; 0x3b02
    6c88:	cmnvs	r3, fp, asr r8
    6c8c:			; <UNDEFINED> instruction: 0xf7ff462c
    6c90:	stmdals	r1, {r1, r2, r3, r5, r7, r9, fp, ip, sp, pc}
    6c94:			; <UNDEFINED> instruction: 0xf0012800
    6c98:	ldmdavs	r3!, {r1, r5, r6, r7, pc}^
    6c9c:	strtmi	r2, [r1], -r1, lsl #4
    6ca0:	bl	144c8 <cos@plt+0x126e8>
    6ca4:	ldmdavs	r8, {r0, r1, r8, r9, ip}^
    6ca8:	ldc2	0, cr15, [sl, #24]
    6cac:	blcc	a8d40 <cos@plt+0xa6f60>
    6cb0:	blcs	b3724 <cos@plt+0xb1944>
    6cb4:	ldmdale	r0, {r0, r2, r9, sl, lr}
    6cb8:	bmi	1260e40 <cos@plt+0x125f060>
    6cbc:	blcc	60dd0 <cos@plt+0x5eff0>
    6cc0:			; <UNDEFINED> instruction: 0xf85b6043
    6cc4:	blne	ff1e2cd4 <cos@plt+0xff1e0ef4>
    6cc8:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    6ccc:	svclt	0x000c2b00
    6cd0:	movwcs	r4, #1595	; 0x63b
    6cd4:			; <UNDEFINED> instruction: 0xf0412b00
    6cd8:			; <UNDEFINED> instruction: 0x462984b0
    6cdc:			; <UNDEFINED> instruction: 0xf7ff4620
    6ce0:			; <UNDEFINED> instruction: 0xf7fffa27
    6ce4:	stmdals	r1, {r2, r7, r9, fp, ip, sp, pc}
    6ce8:			; <UNDEFINED> instruction: 0xf0012800
    6cec:	ldmdavs	r3!, {r0, r1, r3, r4, r5, r7, pc}^
    6cf0:	strtmi	r2, [r1], -r1, lsl #4
    6cf4:	bl	1451c <cos@plt+0x1273c>
    6cf8:	ldmdavs	r8, {r0, r1, r8, r9, ip}^
    6cfc:	ldc2l	0, cr15, [r0, #-24]!	; 0xffffffe8
    6d00:	blcc	a8d94 <cos@plt+0xa6fb4>
    6d04:	blcs	b3778 <cos@plt+0xb1998>
    6d08:	stmdale	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
    6d0c:	bmi	d20e94 <cos@plt+0xd1f0b4>
    6d10:	blcc	60e24 <cos@plt+0x5f044>
    6d14:			; <UNDEFINED> instruction: 0xf85b6043
    6d18:	blne	ff1e2d28 <cos@plt+0xff1e0f48>
    6d1c:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    6d20:	svclt	0x00182b00
    6d24:	svccs	0x00002700
    6d28:	strhi	pc, [sp], #65	; 0x41
    6d2c:			; <UNDEFINED> instruction: 0xf7ff6065
    6d30:	ldmdavs	r0!, {r1, r2, r3, r4, r6, r9, fp, ip, sp, pc}^
    6d34:	strtmi	r2, [r1], -r1, lsl #4
    6d38:			; <UNDEFINED> instruction: 0xf0063608
    6d3c:	stmdahi	r3!, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    6d40:	addslt	r3, fp, #2048	; 0x800
    6d44:	strmi	r2, [r5], -r2, lsl #22
    6d48:	stmdavs	r0!, {r0, r1, r2, r3, fp, ip, lr, pc}^
    6d4c:	stmdavs	r3, {r2, r5, r9, fp, lr}^
    6d50:	subvs	r3, r3, r1, lsl #22
    6d54:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    6d58:	svclt	0x00181bc7
    6d5c:	blcs	10968 <cos@plt+0xeb88>
    6d60:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    6d64:			; <UNDEFINED> instruction: 0xf0412f00
    6d68:			; <UNDEFINED> instruction: 0x462983f6
    6d6c:			; <UNDEFINED> instruction: 0xf7ff4620
    6d70:			; <UNDEFINED> instruction: 0xf7fff9df
    6d74:	ldmdavs	r0!, {r2, r3, r4, r5, r9, fp, ip, sp, pc}^
    6d78:	strtmi	r2, [r1], -r1, lsl #4
    6d7c:			; <UNDEFINED> instruction: 0xf0063608
    6d80:	stmdahi	r3!, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    6d84:	addslt	r3, fp, #2048	; 0x800
    6d88:	strmi	r2, [r5], -r2, lsl #22
    6d8c:	stmdavs	r0!, {r0, r1, r2, r3, fp, ip, lr, pc}^
    6d90:	stmdavs	r3, {r0, r1, r4, r9, fp, lr}^
    6d94:	subvs	r3, r3, r1, lsl #22
    6d98:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    6d9c:	svclt	0x00181bc7
    6da0:	blcs	109ac <cos@plt+0xebcc>
    6da4:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    6da8:			; <UNDEFINED> instruction: 0xf0412f00
    6dac:	ldrdvs	r8, [r5], #-58	; 0xffffffc6	; <UNPREDICTABLE>
    6db0:	blt	784db4 <cos@plt+0x782fd4>
    6db4:	andhi	pc, r0, pc, lsr #7
	...
    6dc0:	andeq	r1, r2, r8, asr #23
    6dc4:	andeq	r0, r0, r0, lsl #3
    6dc8:			; <UNDEFINED> instruction: 0x00021bbe
    6dcc:	andeq	r1, r2, ip, ror #28
    6dd0:	andeq	pc, r0, sl, lsl r1	; <UNPREDICTABLE>
    6dd4:	strdeq	pc, [r0], -sl
    6dd8:	andeq	pc, r0, r6, lsl r1	; <UNPREDICTABLE>
    6ddc:	andeq	r1, r2, ip, ror #26
    6de0:	strdeq	r0, [r0], -r8
    6de4:	andeq	r1, r2, r6, lsl sp
    6de8:	andeq	r1, r2, ip, lsr #20
    6dec:	andeq	r0, r0, r4, asr r1
    6df0:	andeq	r0, r0, r8, ror #2
    6df4:	andeq	r1, r2, r6, ror ip
    6df8:	andeq	r1, r2, r4, asr #24
    6dfc:	andeq	r0, r0, ip, asr #3
    6e00:	andeq	lr, r0, r4, ror #29
    6e04:	ldrdeq	r0, [r0], -r8
    6e08:	andeq	r0, r0, r8, lsl #5
    6e0c:	andeq	r0, r0, r4, lsr #4
    6e10:	andeq	r0, r0, r4, ror #3
    6e14:			; <UNDEFINED> instruction: 0x000001b8
    6e18:	andeq	r0, r0, r8, ror r2
    6e1c:	andeq	r1, r2, r8, asr #22
    6e20:	andeq	r0, r0, r4, ror r1
    6e24:	strdeq	r1, [r2], -r4
    6e28:	andeq	r1, r2, sl, ror sl
    6e2c:	andeq	r1, r2, sl, lsr #20
    6e30:	andeq	r1, r2, r2, ror #19
    6e34:	muleq	r2, r2, r9
    6e38:	andeq	r1, r2, sl, asr #18
    6e3c:	strdeq	r1, [r2], -lr
    6e40:	andeq	r1, r2, r8, asr #17
    6e44:	andeq	r1, r2, r8, lsr r8
    6e48:	ldrdeq	r1, [r2], -r6
    6e4c:	andeq	r1, r2, ip, lsl #15
    6e50:	andeq	r1, r2, r2, asr #14
    6e54:	andeq	r1, r2, ip, asr #13
    6e58:	andeq	lr, r0, r6, ror #18
    6e5c:	andeq	r1, r2, r2, lsr #13
    6e60:	andeq	r1, r2, r6, lsl #12
    6e64:	ldrdeq	r1, [r2], -r4
    6e68:	andeq	r1, r2, lr, lsl #15
    6e6c:	andeq	r1, r2, sl, asr #9
    6e70:	andeq	r1, r2, r4, asr r7
    6e74:	andeq	r1, r2, r2, lsr r7
    6e78:	andeq	r1, r2, lr, ror #8
    6e7c:	strdeq	r1, [r2], -r8
    6e80:	andeq	r0, r0, ip, lsr #4
    6e84:	andeq	r0, r0, r8, lsl #3
    6e88:	andeq	r1, r2, r6, asr #13
    6e8c:			; <UNDEFINED> instruction: 0x000001b0
    6e90:	andeq	r0, r0, r8, lsr #3
    6e94:			; <UNDEFINED> instruction: 0x000213b4
    6e98:			; <UNDEFINED> instruction: 0xf1a44bd5
    6e9c:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    6ea0:	blcc	421014 <cos@plt+0x41f234>
    6ea4:			; <UNDEFINED> instruction: 0xf001429c
    6ea8:			; <UNDEFINED> instruction: 0x463882f0
    6eac:			; <UNDEFINED> instruction: 0xf7ff462e
    6eb0:	ldc	8, cr15, [pc, #444]	; 7074 <cos@plt+0x5294>
    6eb4:	movwcs	r7, #7117	; 0x1bcd
    6eb8:	ldccc	8, cr15, [r0], {36}	; 0x24
    6ebc:	svclt	0x00b82800
    6ec0:	blvc	1242988 <cos@plt+0x1240ba8>
    6ec4:	blvc	c22dc <cos@plt+0xc04fc>
    6ec8:			; <UNDEFINED> instruction: 0xf7ff463c
    6ecc:			; <UNDEFINED> instruction: 0xf9b4b990
    6ed0:	blcs	52ed8 <cos@plt+0x510f8>
    6ed4:	ldrhi	pc, [fp, r0, asr #32]
    6ed8:			; <UNDEFINED> instruction: 0xf1a44ec6
    6edc:			; <UNDEFINED> instruction: 0xf8540710
    6ee0:	ldrbtmi	r8, [lr], #-3084	; 0xfffff3f4
    6ee4:	ldrtmi	r4, [r0], -r1, asr #12
    6ee8:			; <UNDEFINED> instruction: 0xf922f7ff
    6eec:	blx	fec42f00 <cos@plt+0xfec41120>
    6ef0:	bleq	c2550 <cos@plt+0xc0770>
    6ef4:	blne	c254c <cos@plt+0xc076c>
    6ef8:	ldcl	7, cr15, [r4, #1000]!	; 0x3e8
    6efc:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    6f00:	blcc	421074 <cos@plt+0x41f294>
    6f04:	sfm	f4, 4, [r6, #624]	; 0x270
    6f08:			; <UNDEFINED> instruction: 0xf0010b02
    6f0c:	ldmibmi	fp!, {r1, r3, r5, r6, r9, pc}
    6f10:	strbmi	r2, [r0], -r1, lsl #6
    6f14:	ldccc	8, cr15, [r0], {36}	; 0x24
    6f18:	bleq	c2330 <cos@plt+0xc0550>
    6f1c:			; <UNDEFINED> instruction: 0x462e4479
    6f20:			; <UNDEFINED> instruction: 0xf007463c
    6f24:			; <UNDEFINED> instruction: 0xf7fffc41
    6f28:			; <UNDEFINED> instruction: 0xf9b4b962
    6f2c:	blcs	52f34 <cos@plt+0x51154>
    6f30:	strbhi	pc, [r8, -r0, asr #32]!	; <UNPREDICTABLE>
    6f34:			; <UNDEFINED> instruction: 0xf1a44eb2
    6f38:			; <UNDEFINED> instruction: 0xf8540710
    6f3c:	ldrbtmi	r8, [lr], #-3084	; 0xfffff3f4
    6f40:	ldrtmi	r4, [r0], -r1, asr #12
    6f44:			; <UNDEFINED> instruction: 0xf8f4f7ff
    6f48:	blx	fe0c2f5c <cos@plt+0xfe0c117c>
    6f4c:	bleq	c25ac <cos@plt+0xc07cc>
    6f50:	blne	c25a8 <cos@plt+0xc07c8>
    6f54:	svc	0x0008f7fa
    6f58:	ldrbtmi	r4, [fp], #-2986	; 0xfffff456
    6f5c:	blcc	4210d0 <cos@plt+0x41f2f0>
    6f60:	sfm	f4, 4, [r6, #624]	; 0x270
    6f64:			; <UNDEFINED> instruction: 0xf0010b02
    6f68:	stmibmi	r7!, {r2, r4, r6, r9, pc}
    6f6c:	strbmi	r2, [r0], -r1, lsl #6
    6f70:	ldccc	8, cr15, [r0], {36}	; 0x24
    6f74:	bleq	c238c <cos@plt+0xc05ac>
    6f78:			; <UNDEFINED> instruction: 0x462e4479
    6f7c:			; <UNDEFINED> instruction: 0xf007463c
    6f80:			; <UNDEFINED> instruction: 0xf7fffc13
    6f84:			; <UNDEFINED> instruction: 0xf1bab934
    6f88:	andle	r0, r2, r0, lsl #30
    6f8c:			; <UNDEFINED> instruction: 0xf7fe4650
    6f90:	blmi	fe7c6e94 <cos@plt+0xfe7c50b4>
    6f94:	beq	430d8 <cos@plt+0x412f8>
    6f98:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6f9c:			; <UNDEFINED> instruction: 0xf7ff681e
    6fa0:	blmi	fe6f5440 <cos@plt+0xfe6f3660>
    6fa4:	ldreq	pc, [r0, #-260]	; 0xfffffefc
    6fa8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6fac:			; <UNDEFINED> instruction: 0xf00142ab
    6fb0:	ldmdavs	r3!, {r2, r5, r6, r9, pc}^
    6fb4:	eorhi	r3, r3, #8, 12	; 0x800000
    6fb8:			; <UNDEFINED> instruction: 0xf7ff462c
    6fbc:	stmdavs	r7!, {r3, r4, r8, fp, ip, sp, pc}^
    6fc0:	strtmi	r4, [lr], -r0, lsr #12
    6fc4:			; <UNDEFINED> instruction: 0xf7ff4639
    6fc8:			; <UNDEFINED> instruction: 0xf003f8b3
    6fcc:	vldr	s30, [r4, #260]	; 0x104
    6fd0:	ldrtmi	r7, [r8], -r2, lsl #22
    6fd4:	cfmsuba32	mvax1, mvax4, mvfx7, mvfx1
    6fd8:	vstr	d7, [r4, #288]	; 0x120
    6fdc:			; <UNDEFINED> instruction: 0xf0077b02
    6fe0:			; <UNDEFINED> instruction: 0xf7fffbe3
    6fe4:	stmdavs	r7!, {r2, r8, fp, ip, sp, pc}^
    6fe8:	strtmi	r4, [lr], -r0, lsr #12
    6fec:			; <UNDEFINED> instruction: 0xf7ff4639
    6ff0:			; <UNDEFINED> instruction: 0xf003f89f
    6ff4:	vldr	s30, [r4, #180]	; 0xb4
    6ff8:	ldrtmi	r7, [r8], -r2, lsl #22
    6ffc:	cfmsuba32	mvax1, mvax4, mvfx7, mvfx1
    7000:	vstr	d7, [r4, #32]
    7004:			; <UNDEFINED> instruction: 0xf0077b02
    7008:			; <UNDEFINED> instruction: 0xf7fffbcf
    700c:			; <UNDEFINED> instruction: 0x462eb8f0
    7010:	stmdavs	r7!, {r7, r8, sl, fp, lr}^
    7014:			; <UNDEFINED> instruction: 0x4639447d
    7018:			; <UNDEFINED> instruction: 0xf7ff4628
    701c:	strtmi	pc, [r8], -r9, lsl #17
    7020:	blx	5c3034 <cos@plt+0x5c1254>
    7024:	movwcs	lr, #10709	; 0x29d5
    7028:	ldrtmi	r2, [r8], -r1, lsl #2
    702c:	strtmi	r8, [r9], -r1, lsr #32
    7030:	movwcs	lr, #10692	; 0x29c4
    7034:	blvc	c2690 <cos@plt+0xc08b0>
    7038:	blvc	124291c <cos@plt+0x1240b3c>
    703c:	blvc	c2658 <cos@plt+0xc0878>
    7040:	blx	fecc3066 <cos@plt+0xfecc1286>
    7044:	ldmlt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7048:	ldclmi	6, cr4, [r3, #-184]!	; 0xffffff48
    704c:	ldrbtmi	r6, [sp], #-2151	; 0xfffff799
    7050:			; <UNDEFINED> instruction: 0x46284639
    7054:			; <UNDEFINED> instruction: 0xf86cf7ff
    7058:			; <UNDEFINED> instruction: 0xf0034628
    705c:	ldmib	r5, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    7060:	tstcs	r1, r2, lsl #6
    7064:	eorhi	r4, r1, r8, lsr r6
    7068:	stmib	r4, {r0, r3, r5, r9, sl, lr}^
    706c:	ldc	3, cr2, [r5, #8]
    7070:	vadd.f64	d7, d7, d2
    7074:	vstr	d7, [r5, #32]
    7078:			; <UNDEFINED> instruction: 0xf0077b02
    707c:			; <UNDEFINED> instruction: 0xf7fffb95
    7080:	stmdavs	r7!, {r1, r2, r4, r5, r7, fp, ip, sp, pc}^
    7084:			; <UNDEFINED> instruction: 0x3000f9b7
    7088:			; <UNDEFINED> instruction: 0xf0402b01
    708c:	ldc	6, cr8, [r7, #712]	; 0x2c8
    7090:	movwcs	r7, #6914	; 0x1b02
    7094:	cfmsuba32	mvax1, mvax4, mvfx7, mvfx14
    7098:	vstr	d7, [r7, #288]	; 0x120
    709c:	eorhi	r7, r3, r2, lsl #22
    70a0:	blvc	c26b8 <cos@plt+0xc08d8>
    70a4:	stmialt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70a8:			; <UNDEFINED> instruction: 0xf9b76867
    70ac:	blcs	530b4 <cos@plt+0x512d4>
    70b0:	ldrhi	pc, [sl], r0, asr #32
    70b4:	blvc	c2718 <cos@plt+0xc0938>
    70b8:	strtmi	r2, [lr], -r1, lsl #6
    70bc:	blvc	2429a0 <cos@plt+0x240bc0>
    70c0:	blvc	c26e4 <cos@plt+0xc0904>
    70c4:	stc	0, cr8, [r4, #140]	; 0x8c
    70c8:			; <UNDEFINED> instruction: 0xf7ff7b02
    70cc:	stmdavs	r7!, {r4, r7, fp, ip, sp, pc}^
    70d0:			; <UNDEFINED> instruction: 0x3000f9b7
    70d4:			; <UNDEFINED> instruction: 0xf0402b01
    70d8:	ldmib	r7, {r0, r3, r5, r6, r7, r8, sl, pc}^
    70dc:	tstcs	r1, r2, lsl #6
    70e0:	eorhi	r4, r1, lr, lsr #12
    70e4:	movwcs	lr, #10692	; 0x29c4
    70e8:	blvc	c274c <cos@plt+0xc096c>
    70ec:	blvc	12429d0 <cos@plt+0x1240bf0>
    70f0:	blvc	c2714 <cos@plt+0xc0934>
    70f4:	ldmdalt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70f8:			; <UNDEFINED> instruction: 0xf9b76867
    70fc:	blcs	53104 <cos@plt+0x51324>
    7100:	strbhi	pc, [pc, #64]	; 7148 <cos@plt+0x5368>	; <UNPREDICTABLE>
    7104:	movwcs	lr, #10711	; 0x29d7
    7108:	strtmi	r2, [lr], -r1, lsl #2
    710c:	stmib	r4, {r0, r5, pc}^
    7110:	ldc	3, cr2, [r7, #8]
    7114:	vadd.f64	d7, d7, d2
    7118:	vstr	d7, [r7, #32]
    711c:			; <UNDEFINED> instruction: 0xf7ff7b02
    7120:	ldc	8, cr11, [r4, #408]	; 0x198
    7124:	vmov.f64	d7, #82	; 0x3e900000  0.2812500
    7128:	vneg.f64	d23, d0
    712c:			; <UNDEFINED> instruction: 0xf000fa10
    7130:	blmi	ea87ac <cos@plt+0xea69cc>
    7134:	ldreq	pc, [r0, #-420]	; 0xfffffe5c
    7138:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    713c:	addsmi	r3, ip, #16, 22	; 0x4000
    7140:	rsbhi	pc, r3, #1
    7144:	strtmi	r3, [ip], -r8, lsl #12
    7148:	ldmdalt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    714c:			; <UNDEFINED> instruction: 0xf1a44b34
    7150:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    7154:	blcc	4212c8 <cos@plt+0x41f4e8>
    7158:			; <UNDEFINED> instruction: 0xf001429c
    715c:			; <UNDEFINED> instruction: 0x463880f2
    7160:			; <UNDEFINED> instruction: 0xf7fe462e
    7164:	ldc	15, cr15, [pc, #84]	; 71c0 <cos@plt+0x53e0>
    7168:	movwcs	r7, #6944	; 0x1b20
    716c:	ldccc	8, cr15, [r0], {36}	; 0x24
    7170:	svclt	0x00082800
    7174:	blvc	1242c3c <cos@plt+0x1240e5c>
    7178:	blvc	c2590 <cos@plt+0xc07b0>
    717c:			; <UNDEFINED> instruction: 0xf7ff463c
    7180:	ldc	8, cr11, [r4, #216]	; 0xd8
    7184:	vmov.f64	d7, #82	; 0x3e900000  0.2812500
    7188:	vneg.f64	d23, d0
    718c:			; <UNDEFINED> instruction: 0xf040fa10
    7190:	blmi	928738 <cos@plt+0x926958>
    7194:	ldreq	pc, [r0, #-420]	; 0xfffffe5c
    7198:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    719c:	addsmi	r3, ip, #16, 22	; 0x4000
    71a0:	eorshi	pc, r9, #1
    71a4:	strtmi	r3, [ip], -r8, lsl #12
    71a8:	stmdalt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    71ac:			; <UNDEFINED> instruction: 0xf1a44b1e
    71b0:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    71b4:	blcc	421328 <cos@plt+0x41f548>
    71b8:			; <UNDEFINED> instruction: 0xf001429c
    71bc:	ldrtmi	r8, [r8], -ip, asr #2
    71c0:			; <UNDEFINED> instruction: 0xf7fe462e
    71c4:	ldc	14, cr15, [pc, #916]	; 7560 <cos@plt+0x5780>
    71c8:	movwcs	r7, #6920	; 0x1b08
    71cc:	ldccc	8, cr15, [r0], {36}	; 0x24
    71d0:	svclt	0x00182800
    71d4:	blvc	1242c9c <cos@plt+0x1240ebc>
    71d8:	blvc	c25f0 <cos@plt+0xc0810>
    71dc:			; <UNDEFINED> instruction: 0xf7ff463c
    71e0:	svclt	0x0000b806
    71e4:	andhi	pc, r0, pc, lsr #7
	...
    71f0:	andeq	r1, r2, sl, lsl #3
    71f4:	strdeq	r1, [r2], -r2
    71f8:	andeq	r1, r2, sl, lsr #2
    71fc:			; <UNDEFINED> instruction: 0x000213b8
    7200:	muleq	r2, r6, r3
    7204:	andeq	r1, r2, lr, asr #1
    7208:	andeq	r1, r2, ip, asr r3
    720c:	andeq	r0, r0, r4, lsl #3
    7210:	andeq	r1, r2, r0, lsl #1
    7214:	andeq	r1, r2, r0, asr #5
    7218:	andeq	r1, r2, r6, lsl #5
    721c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    7220:	ldrdeq	r0, [r2], -r6
    7224:	muleq	r2, r0, lr
    7228:	andeq	r0, r2, r6, ror lr
    722c:			; <UNDEFINED> instruction: 0xf7fe4620
    7230:	stmdacs	r0, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    7234:	strhi	pc, [r4, #-64]!	; 0xffffffc0
    7238:	stmdahi	r3!, {r3, r9, sl, ip, sp}
    723c:	addslt	r3, fp, #2048	; 0x800
    7240:	ldmdale	r0, {r1, r8, r9, fp, sp}
    7244:			; <UNDEFINED> instruction: 0xf8df6860
    7248:	stmdavs	r3, {r3, r4, r5, r6, r8, r9, sl, sp}^
    724c:	subvs	r3, r3, r1, lsl #22
    7250:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7254:	svclt	0x00181bc7
    7258:	blcs	10e64 <cos@plt+0xf084>
    725c:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    7260:			; <UNDEFINED> instruction: 0xf0412f00
    7264:			; <UNDEFINED> instruction: 0xf8df81bc
    7268:			; <UNDEFINED> instruction: 0xf1a4375c
    726c:	ldrbtmi	r0, [fp], #-528	; 0xfffffdf0
    7270:	blcc	4213e4 <cos@plt+0x41f604>
    7274:	svclt	0x0018429c
    7278:			; <UNDEFINED> instruction: 0xf47e4614
    727c:			; <UNDEFINED> instruction: 0xf8dfafb8
    7280:	ldrmi	r0, [r4], -r8, asr #14
    7284:			; <UNDEFINED> instruction: 0xf0024478
    7288:			; <UNDEFINED> instruction: 0xf7fef99b
    728c:	ldmdavs	r6!, {r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    7290:	streq	lr, [r6], r5, lsl #22
    7294:	svclt	0x00abf7fe
    7298:			; <UNDEFINED> instruction: 0xf7fe4620
    729c:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    72a0:	strbthi	pc, [r9], #0	; <UNPREDICTABLE>
    72a4:	stmdahi	r3!, {r3, r9, sl, ip, sp}
    72a8:	addslt	r3, fp, #2048	; 0x800
    72ac:	ldmdale	r1, {r1, r8, r9, fp, sp}
    72b0:			; <UNDEFINED> instruction: 0xf8df6860
    72b4:	stmdavs	r3, {r2, r3, r8, r9, sl, sp}^
    72b8:	subvs	r3, r3, r1, lsl #22
    72bc:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    72c0:	svclt	0x00181bc7
    72c4:	blcs	10ed0 <cos@plt+0xf0f0>
    72c8:	ldrtmi	fp, [fp], -ip, lsl #30
    72cc:	blcs	fed4 <cos@plt+0xe0f4>
    72d0:	orrhi	pc, fp, r1, asr #32
    72d4:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    72d8:	andseq	pc, r0, #164, 2	; 0x29
    72dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    72e0:	addsmi	r3, ip, #16, 22	; 0x4000
    72e4:	sadd16mi	fp, r4, r8
    72e8:	svcge	0x0081f47e
    72ec:	usateq	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    72f0:	ldrbtmi	r4, [r8], #-1556	; 0xfffff9ec
    72f4:			; <UNDEFINED> instruction: 0xf964f002
    72f8:	svclt	0x0079f7fe
    72fc:			; <UNDEFINED> instruction: 0xf1066873
    7300:	andls	r0, r9, #12, 4	; 0xc0000000
    7304:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
    7308:	ldmibhi	pc, {r1, r4, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
    730c:	stmdaeq	r1, {r1, r6, r7, r8, ip, sp, lr, pc}
    7310:	bl	fe9ebf34 <cos@plt+0xfe9ea154>
    7314:	tstls	r8, r2, lsl #18
    7318:	stmdane	r8, {r2, r8, r9, fp, sp, lr, pc}
    731c:			; <UNDEFINED> instruction: 0xf0402f00
    7320:			; <UNDEFINED> instruction: 0xf1b984b4
    7324:	vpmax.f32	d16, d1, d0
    7328:			; <UNDEFINED> instruction: 0xf8df8194
    732c:	strtmi	r2, [r5], -r8, lsr #13
    7330:	strhi	lr, [sl], #-2509	; 0xfffff633
    7334:	ldrbtmi	r4, [sl], #-1598	; 0xfffff9c2
    7338:	ldrmi	r4, [r0], ip, asr #12
    733c:	blne	fe87f350 <cos@plt+0xfe87d570>
    7340:	stmdbcs	r0, {r0, r3, r4, r5, sl, lr}
    7344:			; <UNDEFINED> instruction: 0xf8d8dd1f
    7348:	ldrcc	r1, [r0, #-0]
    734c:			; <UNDEFINED> instruction: 0xf00042a9
    7350:			; <UNDEFINED> instruction: 0xf04f8698
    7354:			; <UNDEFINED> instruction: 0xf8a50900
    7358:			; <UNDEFINED> instruction: 0xf8169000
    735c:	stmdacs	ip, {r0, r8, r9, sl, fp}
    7360:	andscs	sp, r4, sp, ror #3
    7364:	ldc2l	0, cr15, [sl], #40	; 0x28
    7368:	ldrtmi	r1, [r9], #-2977	; 0xfffff45f
    736c:			; <UNDEFINED> instruction: 0xf8c02900
    7370:			; <UNDEFINED> instruction: 0xf8c09000
    7374:			; <UNDEFINED> instruction: 0xf8c09004
    7378:			; <UNDEFINED> instruction: 0xf8c09008
    737c:			; <UNDEFINED> instruction: 0xf8c0900c
    7380:	rsbvs	r9, r8, r0, lsl r0
    7384:	ssatmi	sp, #2, pc, asr #25	; <UNPREDICTABLE>
    7388:			; <UNDEFINED> instruction: 0xf1b99c0b
    738c:	b	13caf94 <cos@plt+0x13c91b4>
    7390:			; <UNDEFINED> instruction: 0xf8dd1509
    7394:	svclt	0x00d88028
    7398:	strtmi	r2, [r5], #-1296	; 0xfffffaf0
    739c:	strbmi	fp, [fp], -ip, asr #31
    73a0:			; <UNDEFINED> instruction: 0xf1052301
    73a4:	ldrmi	r0, [pc], #-1040	; 73ac <cos@plt+0x55cc>
    73a8:	strbmi	r9, [r2], -r7, lsl #22
    73ac:	ldmdavs	r8, {r0, r3, r5, r9, sl, lr}^
    73b0:	mcr2	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    73b4:	svclt	0x008c45a8
    73b8:	movwcs	r2, #4864	; 0x1300
    73bc:	svclt	0x00082f00
    73c0:	blcs	ffc8 <cos@plt+0xe1e8>
    73c4:	ldrhi	pc, [sl], r0, asr #32
    73c8:			; <UNDEFINED> instruction: 0x360cf8df
    73cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    73d0:	svclt	0x001842a3
    73d4:			; <UNDEFINED> instruction: 0xf47e9e09
    73d8:			; <UNDEFINED> instruction: 0xf8dfaf0a
    73dc:	vst1.8	{d16-d18}, [pc], r0
    73e0:	adfls<illegal precision>	f6, f1, f0
    73e4:			; <UNDEFINED> instruction: 0xf0024478
    73e8:			; <UNDEFINED> instruction: 0xf7fef8f9
    73ec:	ldmdavs	r3!, {r8, r9, sl, fp, ip, sp, pc}^
    73f0:	ldmdaeq	r0, {r2, r8, ip, sp, lr, pc}
    73f4:	bls	740a8 <cos@plt+0x722c8>
    73f8:	andseq	pc, r4, r6, lsl #2
    73fc:			; <UNDEFINED> instruction: 0xf7fe4621
    7400:	strbmi	pc, [r0], -r3, asr #29	; <UNPREDICTABLE>
    7404:	mcr2	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    7408:	blcc	a9c9c <cos@plt+0xa7ebc>
    740c:	blcs	b3e80 <cos@plt+0xb20a0>
    7410:	ldmdale	r0, {r0, r7, r9, sl, lr}
    7414:			; <UNDEFINED> instruction: 0xf8df6960
    7418:	stmdavs	r3, {r3, r5, r7, r8, sl, sp}^
    741c:	subvs	r3, r3, r1, lsl #22
    7420:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7424:	svclt	0x00181bc7
    7428:	blcs	11034 <cos@plt+0xf254>
    742c:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    7430:			; <UNDEFINED> instruction: 0xf0412f00
    7434:			; <UNDEFINED> instruction: 0xf1b980b3
    7438:			; <UNDEFINED> instruction: 0xf0000f00
    743c:	movwcs	r8, #1759	; 0x6df
    7440:	ldmvs	r0!, {r0, r1, r4, r5, r6, sp, lr}
    7444:	bls	58cd0 <cos@plt+0x56ef0>
    7448:	addeq	lr, r0, r5, lsl #22
    744c:	mrc2	7, 4, pc, cr12, cr14, {7}
    7450:			; <UNDEFINED> instruction: 0xf7fe4640
    7454:	bhi	906d68 <cos@plt+0x904f88>
    7458:	addslt	r3, fp, #2048	; 0x800
    745c:	rsbsvs	r2, r0, r2, lsl #22
    7460:	stmdbvs	r0!, {r0, r4, fp, ip, lr, pc}^
    7464:	ldrbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7468:	blcc	6157c <cos@plt+0x5f79c>
    746c:			; <UNDEFINED> instruction: 0xf85b6043
    7470:	blne	ff1e3480 <cos@plt+0xff1e16a0>
    7474:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    7478:	svclt	0x000c2b00
    747c:	movwcs	r4, #1595	; 0x63b
    7480:			; <UNDEFINED> instruction: 0xf0412b00
    7484:	ldmvs	r6!, {r0, r2, r7, pc}^
    7488:	streq	lr, [r6], r5, lsl #22
    748c:	mcrlt	7, 5, pc, cr15, cr14, {7}	; <UNPREDICTABLE>
    7490:	svceq	0x0000f1ba
    7494:	ldrbmi	sp, [r0], -r2
    7498:	ldc2	7, cr15, [sl, #-1016]!	; 0xfffffc08
    749c:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    74a0:	beq	435e4 <cos@plt+0x41804>
    74a4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    74a8:			; <UNDEFINED> instruction: 0xf00a6818
    74ac:			; <UNDEFINED> instruction: 0xf8dffea7
    74b0:			; <UNDEFINED> instruction: 0xf85b3534
    74b4:	ldmdavs	lr, {r0, r1, ip, sp}
    74b8:	mrclt	7, 4, APSR_nzcv, cr9, cr14, {7}
    74bc:			; <UNDEFINED> instruction: 0xf1ba462e
    74c0:			; <UNDEFINED> instruction: 0xf43e0f00
    74c4:	ldmib	sl, {r2, r4, r7, r9, sl, fp, sp, pc}^
    74c8:			; <UNDEFINED> instruction: 0xf8da3103
    74cc:	addmi	r6, fp, #0
    74d0:			; <UNDEFINED> instruction: 0xf8dfd223
    74d4:			; <UNDEFINED> instruction: 0xf85b24ec
    74d8:	and	r7, r4, r2
    74dc:			; <UNDEFINED> instruction: 0xf8ca3304
    74e0:	addmi	r3, fp, #12
    74e4:	ldmdavs	r8, {r0, r3, r4, r9, ip, lr, pc}
    74e8:			; <UNDEFINED> instruction: 0x0c07ebb0
    74ec:	svclt	0x00186842
    74f0:	stceq	0, cr15, [r1], {79}	; 0x4f
    74f4:	subvs	r3, r2, r1, lsl #20
    74f8:	svclt	0x000c2a00
    74fc:	andcs	r4, r0, #102760448	; 0x6200000
    7500:	rscle	r2, fp, r0, lsl #20
    7504:	tstcc	fp, r1, lsl #16
    7508:	ldc2l	0, cr15, [r2], #-40	; 0xffffffd8
    750c:	ldrdcc	lr, [r3, -sl]
    7510:			; <UNDEFINED> instruction: 0xf8ca3304
    7514:	addmi	r3, fp, #12
    7518:			; <UNDEFINED> instruction: 0xf8dad3e5
    751c:	addmi	r0, r8, #8
    7520:	subshi	pc, r8, r1, asr #1
    7524:	tstcs	r4, r0, asr r6
    7528:			; <UNDEFINED> instruction: 0x462e46b2
    752c:	stc2l	0, cr15, [r0], #-40	; 0xffffffd8
    7530:	mrclt	7, 2, APSR_nzcv, cr13, cr14, {7}
    7534:			; <UNDEFINED> instruction: 0xf1a46860
    7538:			; <UNDEFINED> instruction: 0xf0060610
    753c:			; <UNDEFINED> instruction: 0xf8dffa0d
    7540:	ldrbtmi	r3, [fp], #-1192	; 0xfffffb58
    7544:	blcc	4216b8 <cos@plt+0x41f8d8>
    7548:	svclt	0x001c429c
    754c:			; <UNDEFINED> instruction: 0x462e4634
    7550:	mcrge	4, 2, pc, cr13, cr14, {3}	; <UNPREDICTABLE>
    7554:	ldreq	pc, [r4], #2271	; 0x8df
    7558:			; <UNDEFINED> instruction: 0x462e4634
    755c:			; <UNDEFINED> instruction: 0xf0024478
    7560:			; <UNDEFINED> instruction: 0xf7fef82f
    7564:			; <UNDEFINED> instruction: 0xf8dfbe44
    7568:			; <UNDEFINED> instruction: 0xf8df2488
    756c:			; <UNDEFINED> instruction: 0xf85b3488
    7570:			; <UNDEFINED> instruction: 0xf85b5002
    7574:	stmdavs	r9!, {r0, r1, sp, lr}
    7578:			; <UNDEFINED> instruction: 0xf00a6830
    757c:			; <UNDEFINED> instruction: 0xf8dffc39
    7580:	andcs	r3, r0, #120, 8	; 0x78000000
    7584:	eorvs	r6, sl, r2, lsr r0
    7588:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    758c:			; <UNDEFINED> instruction: 0xf7fe681e
    7590:			; <UNDEFINED> instruction: 0xf8dfbe2e
    7594:			; <UNDEFINED> instruction: 0xf85b344c
    7598:	ldmdavs	fp, {r0, r1, ip, sp}
    759c:			; <UNDEFINED> instruction: 0xf0002b00
    75a0:			; <UNDEFINED> instruction: 0xf8df8760
    75a4:			; <UNDEFINED> instruction: 0xf8df2458
    75a8:	ldrbtmi	r3, [sl], #-1084	; 0xfffffbc4
    75ac:			; <UNDEFINED> instruction: 0xf85b6115
    75b0:	ldmdavs	lr, {r0, r1, ip, sp}
    75b4:	mrclt	7, 0, APSR_nzcv, cr11, cr14, {7}
    75b8:			; <UNDEFINED> instruction: 0x3000f9b4
    75bc:			; <UNDEFINED> instruction: 0xf0402b01
    75c0:			; <UNDEFINED> instruction: 0xf8df83bd
    75c4:			; <UNDEFINED> instruction: 0xf1a4643c
    75c8:			; <UNDEFINED> instruction: 0xf8540710
    75cc:	ldrbtmi	r8, [lr], #-3084	; 0xfffff3f4
    75d0:	ldrtmi	r4, [r0], -r1, asr #12
    75d4:	stc2	7, cr15, [ip, #1016]!	; 0x3f8
    75d8:			; <UNDEFINED> instruction: 0xff3af002
    75dc:	blvc	c2c3c <cos@plt+0xc0e5c>
    75e0:	strtcc	pc, [r0], #-2271	; 0xfffff721
    75e4:	blvs	c2c3c <cos@plt+0xc0e5c>
    75e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    75ec:	blvc	11c2ed0 <cos@plt+0x11c10f0>
    75f0:	addsmi	r3, ip, #16, 22	; 0x4000
    75f4:	blvc	c2c14 <cos@plt+0xc0e34>
    75f8:	ldrbthi	pc, [fp], r0	; <UNPREDICTABLE>
    75fc:	strne	pc, [r8], #-2271	; 0xfffff721
    7600:	strbmi	r2, [r0], -r1, lsl #6
    7604:	ldccc	8, cr15, [r0], {36}	; 0x24
    7608:	blvc	c2a20 <cos@plt+0xc0c40>
    760c:			; <UNDEFINED> instruction: 0x462e4479
    7610:			; <UNDEFINED> instruction: 0xf007463c
    7614:			; <UNDEFINED> instruction: 0xf7fef8c9
    7618:			; <UNDEFINED> instruction: 0xf9b4bdea
    761c:	blcs	53624 <cos@plt+0x51844>
    7620:	orrhi	pc, r8, #64	; 0x40
    7624:			; <UNDEFINED> instruction: 0xf1a44ef9
    7628:			; <UNDEFINED> instruction: 0xf8540710
    762c:	ldrbtmi	r8, [lr], #-3084	; 0xfffff3f4
    7630:	ldrtmi	r4, [r0], -r1, asr #12
    7634:	ldc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    7638:			; <UNDEFINED> instruction: 0xff0af002
    763c:	blvc	c2c9c <cos@plt+0xc0ebc>
    7640:	vldr	d4, [r4, #972]	; 0x3cc
    7644:	ldrbtmi	r6, [fp], #-2818	; 0xfffff4fe
    7648:	mrc	8, 1, r6, cr7, cr11, {2}
    764c:	blcc	42626c <cos@plt+0x42448c>
    7650:	sfm	f4, 4, [r6, #624]	; 0x270
    7654:			; <UNDEFINED> instruction: 0xf0007b02
    7658:	stmibmi	lr!, {r3, r8, r9, sl, pc}^
    765c:	strbmi	r2, [r0], -r1, lsl #6
    7660:	ldccc	8, cr15, [r0], {36}	; 0x24
    7664:	blvc	c2a7c <cos@plt+0xc0c9c>
    7668:			; <UNDEFINED> instruction: 0x462e4479
    766c:			; <UNDEFINED> instruction: 0xf007463c
    7670:			; <UNDEFINED> instruction: 0xf7fef89b
    7674:			; <UNDEFINED> instruction: 0xf9b4bdbc
    7678:	blcs	53680 <cos@plt+0x518a0>
    767c:	cmphi	r6, #64	; 0x40	; <UNPREDICTABLE>
    7680:	blvc	c2cd8 <cos@plt+0xc0ef8>
    7684:	blvs	ff2c2d08 <cos@plt+0xff2c0f28>
    7688:	blvc	ff1c3160 <cos@plt+0xff1c1380>
    768c:	blx	443258 <cos@plt+0x441478>
    7690:	ldrbhi	pc, [r0, #640]!	; 0x280	; <UNPREDICTABLE>
    7694:	blvc	ff043170 <cos@plt+0xff041390>
    7698:	blx	443264 <cos@plt+0x441484>
    769c:	strbthi	pc, [r2], #704	; 0x2c0	; <UNPREDICTABLE>
    76a0:	blvc	ff20329c <cos@plt+0xff2014bc>
    76a4:			; <UNDEFINED> instruction: 0xf85b4bdc
    76a8:			; <UNDEFINED> instruction: 0xf8d99003
    76ac:	cdp	0, 1, cr2, cr7, cr0, {0}
    76b0:	vmovcs	s1, r6
    76b4:	strbthi	pc, [r0], #0	; <UNPREDICTABLE>
    76b8:	vmlsl.s8	q9, d0, d0
    76bc:			; <UNDEFINED> instruction: 0xf5b687ba
    76c0:			; <UNDEFINED> instruction: 0xf2806f80
    76c4:	blmi	ff56954c <cos@plt+0xff56776c>
    76c8:			; <UNDEFINED> instruction: 0xf8d94637
    76cc:			; <UNDEFINED> instruction: 0xf85b2000
    76d0:	bl	d36e4 <cos@plt+0xd1904>
    76d4:	adcsmi	r1, sl, #402653184	; 0x18000000
    76d8:	svclt	0x00a86063
    76dc:			; <UNDEFINED> instruction: 0xf6be462e
    76e0:	ldmdahi	sl, {r1, r2, r7, r8, sl, fp, sp, pc}
    76e4:	addslt	r3, r2, #8192	; 0x2000
    76e8:	vpmax.s8	d18, d0, d2
    76ec:	bmi	fed28d98 <cos@plt+0xfed26fb8>
    76f0:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    76f4:	tstcs	r2, sl, ror r8
    76f8:			; <UNDEFINED> instruction: 0x462e605f
    76fc:	andshi	r3, r9, r1, lsl #4
    7700:			; <UNDEFINED> instruction: 0xf7fe607a
    7704:	blmi	ff1b6cdc <cos@plt+0xff1b4efc>
    7708:	andseq	pc, r0, #164, 2	; 0x29
    770c:	ldrbtmi	r9, [fp], #-519	; 0xfffffdf9
    7710:	blcc	421884 <cos@plt+0x41faa4>
    7714:			; <UNDEFINED> instruction: 0xf000429c
    7718:	blmi	ff0a9238 <cos@plt+0xff0a7458>
    771c:			; <UNDEFINED> instruction: 0x0c10f934
    7720:			; <UNDEFINED> instruction: 0x1000f9b4
    7724:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7728:	eorcc	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    772c:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    7730:	blcs	218784 <cos@plt+0x2169a4>
    7734:	rscshi	pc, r6, #64	; 0x40
    7738:	stcne	8, cr15, [ip], {84}	; 0x54
    773c:	ldrdhi	pc, [r4], -r4
    7740:	blvc	24588c <cos@plt+0x243aac>
    7744:	blls	2458ac <cos@plt+0x243acc>
    7748:	andeq	lr, r9, r7, lsl #22
    774c:	smlabtne	r8, sp, r9, lr
    7750:			; <UNDEFINED> instruction: 0xf9f6f7fe
    7754:	stmdbls	r8, {r1, r3, r4, r5, r9, sl, lr}
    7758:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    775c:	ldrmi	r4, [r8], -r6, lsl #12
    7760:	ldmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7764:	strbmi	r4, [r1], -sl, asr #12
    7768:			; <UNDEFINED> instruction: 0xf7fa4438
    776c:			; <UNDEFINED> instruction: 0xf854e9b0
    7770:	bmi	fe4ca7a8 <cos@plt+0xfe4c89c8>
    7774:	blcc	61888 <cos@plt+0x5faa8>
    7778:			; <UNDEFINED> instruction: 0xf85b6043
    777c:	blne	ff0a378c <cos@plt+0xff0a19ac>
    7780:	andcs	fp, r1, #24, 30	; 0x60
    7784:	svclt	0x00182b00
    7788:	bcs	ff90 <cos@plt+0xe1b0>
    778c:	ldrthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    7790:	blne	ff1e1918 <cos@plt+0xff1dfb38>
    7794:	svclt	0x00186843
    7798:	blcc	513a4 <cos@plt+0x4f5c4>
    779c:	blcs	1f8b0 <cos@plt+0x1dad0>
    77a0:	ldrtmi	fp, [fp], -ip, lsl #30
    77a4:	blcs	103ac <cos@plt+0xe5cc>
    77a8:	ldrhi	pc, [ip], #64	; 0x40
    77ac:	stcvs	8, cr15, [ip], {68}	; 0x44
    77b0:	stcls	6, cr4, [r7], {46}	; 0x2e
    77b4:	ldclt	7, cr15, [fp, #-1016]	; 0xfffffc08
    77b8:			; <UNDEFINED> instruction: 0xf1044b9b
    77bc:	ldrbtmi	r0, [fp], #-1296	; 0xfffffaf0
    77c0:	adcmi	r6, fp, #1769472	; 0x1b0000
    77c4:	strbthi	pc, [r7], -r0	; <UNPREDICTABLE>
    77c8:			; <UNDEFINED> instruction: 0x36086873
    77cc:	bl	adfd8 <cos@plt+0xac1f8>
    77d0:	cmnvs	r3, r3, lsl #6
    77d4:			; <UNDEFINED> instruction: 0xf7fe462c
    77d8:	blmi	fe536c08 <cos@plt+0xfe534e28>
    77dc:	ldrbtmi	r3, [fp], #-1040	; 0xfffffbf0
    77e0:	adcmi	r6, r3, #1769472	; 0x1b0000
    77e4:	strbhi	pc, [pc]	; 77ec <cos@plt+0x5a0c>	; <UNPREDICTABLE>
    77e8:			; <UNDEFINED> instruction: 0xf85b4b8b
    77ec:	ldmdavs	fp, {r0, r1, ip, sp}
    77f0:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    77f4:	blmi	fe268be8 <cos@plt+0xfe266e08>
    77f8:	strtmi	r4, [lr], -r0, lsr #12
    77fc:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7800:	orrmi	pc, r0, r1, lsl #10
    7804:	ldc2	7, cr15, [r4], {254}	; 0xfe
    7808:	ldcllt	7, cr15, [r1], #1016	; 0x3f8
    780c:			; <UNDEFINED> instruction: 0xf1044b88
    7810:	ldrbtmi	r0, [fp], #-2064	; 0xfffff7f0
    7814:	strbmi	r6, [r3, #-2075]	; 0xfffff7e5
    7818:	strhi	pc, [r1, #0]!
    781c:			; <UNDEFINED> instruction: 0xf85b4b7e
    7820:	stmdavs	fp!, {r0, r1, ip, lr}
    7824:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    7828:	ldmvs	r2!, {r2, r3, r4, r6, r7, sl, pc}
    782c:	streq	pc, [ip, #-262]	; 0xfffffefa
    7830:	vqsub.u8	d20, d16, d10
    7834:	blmi	18a894c <cos@plt+0x18a6b6c>
    7838:	eorhi	r2, r2, #536870912	; 0x20000000
    783c:			; <UNDEFINED> instruction: 0xf85b462e
    7840:	ldmdavs	fp!, {r0, r1, ip, sp, lr}^
    7844:	strbmi	r6, [r4], -r7, ror #2
    7848:	rsbsvs	r3, fp, r1, lsl #6
    784c:	stcllt	7, cr15, [pc], {254}	; 0xfe
    7850:			; <UNDEFINED> instruction: 0x3000f9b4
    7854:			; <UNDEFINED> instruction: 0xf0402b01
    7858:	lfm	f0, 1, [r4, #836]	; 0x344
    785c:	vldr	d7, [pc, #8]	; 786c <cos@plt+0x5a8c>
    7860:			; <UNDEFINED> instruction: 0xeeb46b54
    7864:	vsqrt.f64	d23, d6
    7868:	vmov.i16	d15, #0	; 0x0000
    786c:	mrc	5, 5, r8, cr5, cr12, {0}
    7870:	vsqrt.f64	d23, d0
    7874:	vmov.i16	d31, #0	; 0x0000
    7878:	mrc	3, 7, r8, cr13, cr11, {6}
    787c:	vnmla.f64	d7, d23, d7
    7880:	vmov	r6, s15
    7884:	blmi	192a2cc <cos@plt+0x19284ec>
    7888:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    788c:	blcs	21980 <cos@plt+0x1fba0>
    7890:	ldrhi	pc, [r8, #-704]	; 0xfffffd40
    7894:	vqsub.u8	d20, d16, d14
    7898:	blmi	1268908 <cos@plt+0x1266b28>
    789c:	eorhi	r2, r2, r2, lsl #4
    78a0:			; <UNDEFINED> instruction: 0xf85b462e
    78a4:	ldmdavs	fp!, {r0, r1, ip, sp, lr}^
    78a8:	movwcc	r6, #4199	; 0x1067
    78ac:			; <UNDEFINED> instruction: 0xf7fe607b
    78b0:	blmi	1836b30 <cos@plt+0x1834d50>
    78b4:	ldreq	pc, [r0, #-260]	; 0xfffffefc
    78b8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    78bc:			; <UNDEFINED> instruction: 0xf00042ab
    78c0:	ldmdavs	r3!, {r1, r2, r4, r9, sl, pc}^
    78c4:	eorhi	r2, r2, #268435456	; 0x10000000
    78c8:	ldmib	r3, {r3, r9, sl, ip, sp}^
    78cc:	stmib	r4, {r8, r9, sp}^
    78d0:	strtmi	r2, [ip], -r6, lsl #6
    78d4:	stclt	7, cr15, [fp], {254}	; 0xfe
    78d8:	ldrcc	r4, [r0], #-2903	; 0xfffff4a9
    78dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    78e0:			; <UNDEFINED> instruction: 0xf00042a3
    78e4:	ldmdavs	r1!, {r2, r4, r9, sl, pc}^
    78e8:	blls	59170 <cos@plt+0x57390>
    78ec:	bl	d5114 <cos@plt+0xd3334>
    78f0:			; <UNDEFINED> instruction: 0xf7fe1101
    78f4:			; <UNDEFINED> instruction: 0xf7fefc1d
    78f8:	blmi	1436ae8 <cos@plt+0x1434d08>
    78fc:	ldrbtmi	r3, [fp], #-1040	; 0xfffffbf0
    7900:	adcmi	r6, r3, #1769472	; 0x1b0000
    7904:	ldrbhi	pc, [fp, #0]!	; <UNPREDICTABLE>
    7908:	movweq	pc, #33030	; 0x8106	; <UNPREDICTABLE>
    790c:			; <UNDEFINED> instruction: 0x46206871
    7910:			; <UNDEFINED> instruction: 0xf7fe461e
    7914:			; <UNDEFINED> instruction: 0xf7fefc0d
    7918:	blmi	1276ac8 <cos@plt+0x1274ce8>
    791c:	ldreq	pc, [r0, #-260]	; 0xfffffefc
    7920:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7924:			; <UNDEFINED> instruction: 0xf00042ab
    7928:	ldmdavs	r3!, {r2, r4, r6, r7, r8, sl, pc}^
    792c:	eorhi	r2, r2, #536870912	; 0x20000000
    7930:	ldmdavs	sl, {r3, r9, sl, ip, sp}^
    7934:	strtmi	r6, [ip], -r3, ror #2
    7938:	subsvs	r3, sl, r1, lsl #4
    793c:	mrrclt	7, 15, pc, r7, cr14	; <UNPREDICTABLE>
    7940:	ldrcc	r4, [r0], #-2880	; 0xfffff4c0
    7944:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7948:			; <UNDEFINED> instruction: 0xf00042a3
    794c:			; <UNDEFINED> instruction: 0xf10685ba
    7950:	ldmdavs	r1!, {r3, r8, r9}^
    7954:	ldrmi	r4, [lr], -r0, lsr #12
    7958:	blx	ffac595a <cos@plt+0xffac3b7a>
    795c:	mcrrlt	7, 15, pc, r7, cr14	; <UNPREDICTABLE>
    7960:			; <UNDEFINED> instruction: 0xf1044b39
    7964:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    7968:	adcsmi	r6, fp, #1769472	; 0x1b0000
    796c:	strbhi	pc, [fp, #-0]!	; <UNPREDICTABLE>
    7970:			; <UNDEFINED> instruction: 0xf1064b2a
    7974:			; <UNDEFINED> instruction: 0xf85b0508
    7978:			; <UNDEFINED> instruction: 0xf9b11003
    797c:	blcs	53984 <cos@plt+0x51ba4>
    7980:	addshi	pc, pc, #64, 6
    7984:	andcs	r6, r1, #7536640	; 0x730000
    7988:	strtmi	r6, [lr], -r8, asr #16
    798c:	ldmvs	sl, {r1, r5, r9, pc}
    7990:	blne	245ad8 <cos@plt+0x243cf8>
    7994:	blx	ffec39c0 <cos@plt+0xffec1be0>
    7998:	blvc	20301c <cos@plt+0x20123c>
    799c:	svclt	0x00182800
    79a0:	blvc	1243468 <cos@plt+0x1241688>
    79a4:	blvc	1c2fbc <cos@plt+0x1c11dc>
    79a8:			; <UNDEFINED> instruction: 0xf7fe463c
    79ac:	svclt	0x0000bc20
    79b0:			; <UNDEFINED> instruction: 0xffc00000
    79b4:	ldrshmi	pc, [pc, #255]	; 7abb <cos@plt+0x5cdb>	; <UNPREDICTABLE>
	...
    79c0:	strdeq	r0, [r0], -r8
    79c4:			; <UNDEFINED> instruction: 0x00020dba
    79c8:	andeq	lr, r0, r8, asr r0
    79cc:	andeq	r0, r2, ip, asr #26
    79d0:	andeq	sp, r0, sl, ror #31
    79d4:	strdeq	r0, [r2], -r2
    79d8:	andeq	r0, r2, ip, asr ip
    79dc:	andeq	sp, r0, ip, lsl pc
    79e0:	andeq	r0, r0, ip, lsr #4
    79e4:	andeq	r0, r0, r4, lsl #3
    79e8:	andeq	r0, r2, r6, ror #21
    79ec:	andeq	sp, r0, r0, lsl #27
    79f0:	andeq	r0, r0, r4, lsr #4
    79f4:	andeq	r0, r0, r8, lsl #5
    79f8:	andeq	r0, r0, r4, ror #3
    79fc:	andeq	r0, r2, sl, lsr #26
    7a00:	andeq	r0, r2, r6, lsl #26
    7a04:	andeq	r0, r2, r0, asr #20
    7a08:	andeq	r0, r2, r8, asr #25
    7a0c:	andeq	r0, r2, r6, lsr #25
    7a10:	andeq	r0, r2, r2, ror #19
    7a14:	andeq	r0, r2, ip, ror #24
    7a18:	andeq	r0, r0, r8, ror #2
    7a1c:	andeq	r0, r0, r4, asr r1
    7a20:	andeq	r0, r2, sl, lsl r9
    7a24:	andeq	r0, r0, r4, ror r1
    7a28:	andeq	r0, r2, sl, ror #16
    7a2c:	andeq	r0, r2, sl, asr #16
    7a30:	andeq	r0, r2, r6, lsl r8
    7a34:	andeq	r0, r2, r0, ror r7
    7a38:	andeq	r0, r2, ip, asr #14
    7a3c:	andeq	r0, r2, sl, lsr #14
    7a40:	andeq	r0, r2, r8, lsl #14
    7a44:	andeq	r0, r2, r4, ror #13
    7a48:	andeq	r0, r2, r2, asr #13
    7a4c:			; <UNDEFINED> instruction: 0xf1a44bdc
    7a50:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    7a54:	blcc	421bc8 <cos@plt+0x41fde8>
    7a58:			; <UNDEFINED> instruction: 0xf000429c
    7a5c:	ldrtmi	r8, [r8], -lr, ror #9
    7a60:			; <UNDEFINED> instruction: 0xf7fe462e
    7a64:	vldr	s30, [pc, #596]	; 7cc0 <cos@plt+0x5ee0>
    7a68:	movwcs	r7, #7124	; 0x1bd4
    7a6c:	ldccc	8, cr15, [r0], {36}	; 0x24
    7a70:	svclt	0x00a82800
    7a74:	blvc	124353c <cos@plt+0x124175c>
    7a78:	blvc	c2e90 <cos@plt+0xc10b0>
    7a7c:			; <UNDEFINED> instruction: 0xf7fe463c
    7a80:	blmi	ff436960 <cos@plt+0xff434b80>
    7a84:	ldreq	pc, [r0, -r4, lsr #3]
    7a88:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7a8c:	addsmi	r3, ip, #16, 22	; 0x4000
    7a90:	strbhi	pc, [sp], #0	; <UNPREDICTABLE>
    7a94:			; <UNDEFINED> instruction: 0x462e4638
    7a98:	blx	1ec5a98 <cos@plt+0x1ec3cb8>
    7a9c:	blvc	ff1c3120 <cos@plt+0xff1c1340>
    7aa0:			; <UNDEFINED> instruction: 0xf8242301
    7aa4:	stmdacs	r0, {r4, sl, fp, ip, sp}
    7aa8:	cdp	15, 11, cr11, cr0, cr8, {6}
    7aac:	vstr	d7, [r4, #-288]	; 0xfffffee0
    7ab0:	ldrtmi	r7, [ip], -r2, lsl #22
    7ab4:	bllt	fe705ab4 <cos@plt+0xfe703cd4>
    7ab8:			; <UNDEFINED> instruction: 0xf1a44bc3
    7abc:	ldrbtmi	r0, [fp], #-1808	; 0xfffff8f0
    7ac0:	blcc	421c34 <cos@plt+0x41fe54>
    7ac4:			; <UNDEFINED> instruction: 0xf000429c
    7ac8:	ldrtmi	r8, [r8], -ip, lsr #9
    7acc:			; <UNDEFINED> instruction: 0xf7fe462e
    7ad0:	vldr	s30, [pc, #380]	; 7c54 <cos@plt+0x5e74>
    7ad4:	movwcs	r7, #7097	; 0x1bb9
    7ad8:	ldccc	8, cr15, [r0], {36}	; 0x24
    7adc:	svclt	0x00d82800
    7ae0:	blvc	12435a8 <cos@plt+0x12417c8>
    7ae4:	blvc	c2efc <cos@plt+0xc111c>
    7ae8:			; <UNDEFINED> instruction: 0xf7fe463c
    7aec:	strtmi	fp, [r0], -r0, lsl #23
    7af0:	ldmdaeq	r0, {r2, r5, r7, r8, ip, sp, lr, pc}
    7af4:			; <UNDEFINED> instruction: 0xff14f002
    7af8:	ldrbtmi	r4, [fp], #-2996	; 0xfffff44c
    7afc:	blcc	421c70 <cos@plt+0x41fe90>
    7b00:			; <UNDEFINED> instruction: 0xf000429c
    7b04:			; <UNDEFINED> instruction: 0xf9348448
    7b08:	blcs	56b50 <cos@plt+0x54d70>
    7b0c:	cmnhi	r2, #64, 6	; <UNPREDICTABLE>
    7b10:			; <UNDEFINED> instruction: 0xf8546863
    7b14:	ldmvs	sl, {r2, r3, sl, fp}
    7b18:	blne	245c60 <cos@plt+0x243e80>
    7b1c:	blx	dc3b48 <cos@plt+0xdc1d68>
    7b20:	stccs	8, cr15, [ip], {84}	; 0x54
    7b24:	ldmdavs	r3, {r1, r3, r5, r7, r8, fp, lr}^
    7b28:	subsvs	r3, r3, r1, lsl #22
    7b2c:	andvc	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    7b30:	svclt	0x00181bd7
    7b34:	blcs	11740 <cos@plt+0xf960>
    7b38:	ldrtmi	fp, [fp], -ip, lsl #30
    7b3c:	strmi	r2, [r6], -r0, lsl #6
    7b40:			; <UNDEFINED> instruction: 0xf0402b00
    7b44:	ldc	3, cr8, [pc, #288]	; 7c6c <cos@plt+0x5e8c>
    7b48:	vmovcs.32	d16[0], r7
    7b4c:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    7b50:			; <UNDEFINED> instruction: 0xf824462e
    7b54:	svclt	0x00183c10
    7b58:	blvc	1243620 <cos@plt+0x1241840>
    7b5c:	blvc	c2f74 <cos@plt+0xc1194>
    7b60:			; <UNDEFINED> instruction: 0xf7fe4644
    7b64:			; <UNDEFINED> instruction: 0xf9b4bb44
    7b68:			; <UNDEFINED> instruction: 0xf1063000
    7b6c:	blcs	48f94 <cos@plt+0x471b4>
    7b70:	asrshi	pc, r0, #6	; <UNPREDICTABLE>
    7b74:	stmdavs	r0!, {r0, r1, r4, r5, r6, fp, sp, lr}^
    7b78:			; <UNDEFINED> instruction: 0xf850689a
    7b7c:			; <UNDEFINED> instruction: 0xf0091b08
    7b80:	stmdavs	r2!, {r0, r2, r9, fp, ip, sp, lr, pc}^
    7b84:	ldmdavs	r3, {r1, r4, r7, r8, fp, lr}^
    7b88:	subsvs	r3, r3, r1, lsl #22
    7b8c:	andvc	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    7b90:	svclt	0x00181bd7
    7b94:	blcs	117a0 <cos@plt+0xf9c0>
    7b98:	ldrtmi	fp, [fp], -ip, lsl #30
    7b9c:	strmi	r2, [r6], -r0, lsl #6
    7ba0:			; <UNDEFINED> instruction: 0xf0402b00
    7ba4:	lfm	f0, 1, [pc, #468]	; 7d80 <cos@plt+0x5fa0>
    7ba8:	vmlacs.f64	d7, d16, d4
    7bac:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    7bb0:	eorhi	r4, r3, lr, lsr #12
    7bb4:	mrc	15, 5, fp, cr0, cr8, {0}
    7bb8:	vstr	d7, [r4, #288]	; 0x120
    7bbc:			; <UNDEFINED> instruction: 0xf7fe7b02
    7bc0:	blmi	fe136820 <cos@plt+0xfe134a40>
    7bc4:			; <UNDEFINED> instruction: 0xf85ba90c
    7bc8:	ldmdavs	r8, {r0, r1, ip, sp}
    7bcc:	ldc2l	0, cr15, [r2], {10}
    7bd0:			; <UNDEFINED> instruction: 0xf0002800
    7bd4:	stmdbls	ip, {r1, r3, r6, r8, pc}
    7bd8:	blx	ff043bf8 <cos@plt+0xff041e18>
    7bdc:	blmi	1fda5dc <cos@plt+0x1fd87fc>
    7be0:			; <UNDEFINED> instruction: 0xf85b497f
    7be4:	ldrbtmi	r0, [r9], #-2
    7be8:	stmdbvs	lr, {r1, fp, sp, lr}
    7bec:	andvs	r3, r2, r1, lsl #4
    7bf0:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7bf4:	movwcc	r6, #6163	; 0x1813
    7bf8:			; <UNDEFINED> instruction: 0xf7fe6013
    7bfc:			; <UNDEFINED> instruction: 0x2014baf8
    7c00:			; <UNDEFINED> instruction: 0xf00a3c20
    7c04:	stmdbvs	r3!, {r0, r1, r3, r5, r7, fp, ip, sp, lr, pc}^
    7c08:	strmi	sl, [r7], -ip, lsl #18
    7c0c:	rsbsvs	r6, fp, r0, ror #20
    7c10:			; <UNDEFINED> instruction: 0xf8e6f006
    7c14:	blls	321df4 <cos@plt+0x320014>
    7c18:	andge	pc, r0, r7, asr #17
    7c1c:	bl	15970c <cos@plt+0x15792c>
    7c20:	stmib	r7, {r1, r2, r7, r9, sl}^
    7c24:	bl	7c34 <cos@plt+0x5e54>
    7c28:	teqvs	r8, r3, lsl #1
    7c2c:	blt	ff805c2c <cos@plt+0xff803e4c>
    7c30:			; <UNDEFINED> instruction: 0xf85b4b6c
    7c34:	ldccc	0, cr4, [r0], {3}
    7c38:	blt	ff685c38 <cos@plt+0xff683e58>
    7c3c:	vst2.16	{d22-d23}, [pc :128], fp
    7c40:	movwls	r4, #8320	; 0x2080
    7c44:			; <UNDEFINED> instruction: 0xf88af00a
    7c48:			; <UNDEFINED> instruction: 0xf5009404
    7c4c:			; <UNDEFINED> instruction: 0x4604537c
    7c50:	eorvs	r6, fp, r8, rrx
    7c54:	blt	fef05c54 <cos@plt+0xfef03e74>
    7c58:	movwls	r9, #19201	; 0x4b01
    7c5c:			; <UNDEFINED> instruction: 0xf7fe9302
    7c60:	ldmdavs	r6!, {r1, r2, r4, r5, r7, r9, fp, ip, sp, pc}^
    7c64:	streq	lr, [r6], r5, lsl #22
    7c68:	blt	ff085c68 <cos@plt+0xff083e88>
    7c6c:	bl	161e4c <cos@plt+0x16006c>
    7c70:			; <UNDEFINED> instruction: 0xf7fe0686
    7c74:	ldmdavs	r6!, {r2, r3, r4, r5, r7, r9, fp, ip, sp, pc}^
    7c78:	streq	lr, [r6], r5, lsl #22
    7c7c:	bllt	505c80 <cos@plt+0x503ea0>
    7c80:	bl	161e60 <cos@plt+0x160080>
    7c84:			; <UNDEFINED> instruction: 0xf7ff0686
    7c88:	ldmdbvs	pc, {r3, r4, r6, r7, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7c8c:	svceq	0x0000f1b9
    7c90:	rscscc	pc, pc, #-2147483648	; 0x80000000
    7c94:			; <UNDEFINED> instruction: 0xf73f4417
    7c98:	strtmi	sl, [r5], -r8, asr #22
    7c9c:			; <UNDEFINED> instruction: 0xf7ff9c08
    7ca0:	ldrtmi	fp, [r8], -r3, lsl #23
    7ca4:	blx	ff543cb6 <cos@plt+0xff541ed6>
    7ca8:	blt	b45cac <cos@plt+0xb43ecc>
    7cac:			; <UNDEFINED> instruction: 0xf0024638
    7cb0:			; <UNDEFINED> instruction: 0xf7fffbcf
    7cb4:			; <UNDEFINED> instruction: 0x4620ba12
    7cb8:	blx	ff2c3cca <cos@plt+0xff2c1eea>
    7cbc:	stcvs	8, cr15, [ip], {84}	; 0x54
    7cc0:			; <UNDEFINED> instruction: 0x3000f9b6
    7cc4:			; <UNDEFINED> instruction: 0xf43e2b01
    7cc8:	strh	sl, [r3], #198	; 0xc6
    7ccc:			; <UNDEFINED> instruction: 0xf0024620
    7cd0:			; <UNDEFINED> instruction: 0xf854fbbf
    7cd4:			; <UNDEFINED> instruction: 0xf9b66c0c
    7cd8:	blcs	53ce0 <cos@plt+0x51f00>
    7cdc:	cfstrsge	mvf15, [r5], {62}	; 0x3e
    7ce0:			; <UNDEFINED> instruction: 0x4620e09f
    7ce4:	blx	fed43cf6 <cos@plt+0xfed41f16>
    7ce8:	stcvs	8, cr15, [ip], {84}	; 0x54
    7cec:			; <UNDEFINED> instruction: 0x3000f9b6
    7cf0:			; <UNDEFINED> instruction: 0xf43e2b01
    7cf4:	adc	sl, r8, r4, asr ip
    7cf8:	strtmi	r4, [lr], -r0, lsr #12
    7cfc:	blx	fea43d0e <cos@plt+0xfea41f2e>
    7d00:	blvc	c3358 <cos@plt+0xc1578>
    7d04:	blvc	12037d0 <cos@plt+0x12019f0>
    7d08:	blvc	c3320 <cos@plt+0xc1540>
    7d0c:	blt	1c05d0c <cos@plt+0x1c03f2c>
    7d10:			; <UNDEFINED> instruction: 0xf0024638
    7d14:			; <UNDEFINED> instruction: 0xf7fefbed
    7d18:			; <UNDEFINED> instruction: 0x4638bdd7
    7d1c:	blx	ffa43d2e <cos@plt+0xffa41f4e>
    7d20:	mcrlt	7, 2, pc, cr7, cr14, {7}	; <UNPREDICTABLE>
    7d24:			; <UNDEFINED> instruction: 0xf0029807
    7d28:	str	pc, [r5, #-3339]	; 0xfffff2f5
    7d2c:			; <UNDEFINED> instruction: 0xf0024620
    7d30:	strt	pc, [r5], #2959	; 0xb8f
    7d34:			; <UNDEFINED> instruction: 0xf0024620
    7d38:	ldrbt	pc, [r3], #-2955	; 0xfffff475	; <UNPREDICTABLE>
    7d3c:			; <UNDEFINED> instruction: 0xf0024620
    7d40:	ldrt	pc, [lr], #-2951	; 0xfffff479	; <UNPREDICTABLE>
    7d44:			; <UNDEFINED> instruction: 0xf0024620
    7d48:			; <UNDEFINED> instruction: 0xf7fefb83
    7d4c:	strtmi	fp, [r0], -r5, lsr #30
    7d50:	blx	1fc3d62 <cos@plt+0x1fc1f82>
    7d54:	mrclt	7, 7, APSR_nzcv, cr2, cr14, {7}
    7d58:			; <UNDEFINED> instruction: 0xf0024620
    7d5c:			; <UNDEFINED> instruction: 0xf854fb79
    7d60:			; <UNDEFINED> instruction: 0xf9b66c0c
    7d64:	blcs	53d6c <cos@plt+0x51f8c>
    7d68:	cfldrdge	mvd15, [r7], {62}	; 0x3e
    7d6c:			; <UNDEFINED> instruction: 0x4620e054
    7d70:	blx	1bc3d82 <cos@plt+0x1bc1fa2>
    7d74:	stcvs	8, cr15, [ip], {84}	; 0x54
    7d78:			; <UNDEFINED> instruction: 0x3000f9b6
    7d7c:			; <UNDEFINED> instruction: 0xf43e2b01
    7d80:	subs	sl, r8, r6, lsr #25
    7d84:			; <UNDEFINED> instruction: 0xf0024620
    7d88:			; <UNDEFINED> instruction: 0xf854fb63
    7d8c:			; <UNDEFINED> instruction: 0xf9b66c0c
    7d90:	blcs	53d98 <cos@plt+0x51fb8>
    7d94:	cfldrdge	mvd15, [r5], #-248	; 0xffffff08
    7d98:	ldrtmi	lr, [r8], -r8, asr #32
    7d9c:	blx	fea43dae <cos@plt+0xfea41fce>
    7da0:	ldclt	7, cr15, [r7, #1016]!	; 0x3f8
    7da4:			; <UNDEFINED> instruction: 0xf0024638
    7da8:			; <UNDEFINED> instruction: 0xf7fefba3
    7dac:			; <UNDEFINED> instruction: 0x4638bd37
    7db0:	blx	fe7c3dc2 <cos@plt+0xfe7c1fe2>
    7db4:	stcllt	7, cr15, [r3, #-1016]!	; 0xfffffc08
	...
    7dc0:	ldrdeq	r0, [r2], -r6
    7dc4:	andeq	r0, r2, r0, lsr #11
    7dc8:	andeq	r0, r2, sl, ror #10
    7dcc:	andeq	r0, r2, lr, lsr #10
    7dd0:	strdeq	r0, [r0], -r8
    7dd4:	andeq	r0, r0, ip, lsr #4
    7dd8:			; <UNDEFINED> instruction: 0x000001b0
    7ddc:	andeq	r0, r0, r8, lsr #3
    7de0:	andeq	r0, r2, lr, ror #13
    7de4:	andeq	r0, r0, r8, ror r2
    7de8:			; <UNDEFINED> instruction: 0xf0024638
    7dec:			; <UNDEFINED> instruction: 0xf7fffb31
    7df0:	ldrtmi	fp, [r8], -r1, ror #18
    7df4:	blx	b43e06 <cos@plt+0xb42026>
    7df8:	stmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7dfc:			; <UNDEFINED> instruction: 0xf0024620
    7e00:	str	pc, [sl, #-2855]!	; 0xfffff4d9
    7e04:			; <UNDEFINED> instruction: 0xf0024620
    7e08:			; <UNDEFINED> instruction: 0xf7fffb23
    7e0c:			; <UNDEFINED> instruction: 0x4620b893
    7e10:	blx	7c3e22 <cos@plt+0x7c2042>
    7e14:	stmdalt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e18:			; <UNDEFINED> instruction: 0xf0024630
    7e1c:			; <UNDEFINED> instruction: 0xf7fefb19
    7e20:			; <UNDEFINED> instruction: 0x4630bc7c
    7e24:	blx	543e36 <cos@plt+0x542056>
    7e28:	bllt	ff805e28 <cos@plt+0xff804048>
    7e2c:			; <UNDEFINED> instruction: 0xf0024630
    7e30:			; <UNDEFINED> instruction: 0xf7fefb0f
    7e34:	ldrtmi	fp, [r0], -r6, lsr #24
    7e38:	blx	2c3e4a <cos@plt+0x2c206a>
    7e3c:	mcrrlt	7, 15, pc, r7, cr14	; <UNPREDICTABLE>
    7e40:			; <UNDEFINED> instruction: 0xf0024638
    7e44:			; <UNDEFINED> instruction: 0xf7fefb55
    7e48:	ldrtmi	fp, [r0], -r1, ror #22
    7e4c:	blx	43e5e <cos@plt+0x4207e>
    7e50:	bllt	fe985e50 <cos@plt+0xfe984070>
    7e54:			; <UNDEFINED> instruction: 0xf0024630
    7e58:			; <UNDEFINED> instruction: 0xf7fefafb
    7e5c:	strtmi	fp, [lr], -ip, ror #23
    7e60:	stmiblt	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e64:			; <UNDEFINED> instruction: 0xf7fe462e
    7e68:	blmi	ffa76578 <cos@plt+0xffa74798>
    7e6c:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7e70:	cdpcs	8, 0, cr6, cr0, cr14, {1}
    7e74:	bicshi	pc, r9, #0
    7e78:	bmi	ff9dae18 <cos@plt+0xff9d9038>
    7e7c:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7e80:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7e84:	ldmdavs	r1, {r3, r4, r5, fp, sp, lr}
    7e88:			; <UNDEFINED> instruction: 0xffb2f009
    7e8c:	eorsvs	r2, fp, r0, lsl #6
    7e90:			; <UNDEFINED> instruction: 0xf7fe602b
    7e94:	blmi	ff7b654c <cos@plt+0xff7b476c>
    7e98:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7e9c:	cdpcs	8, 0, cr6, cr0, cr14, {1}
    7ea0:			; <UNDEFINED> instruction: 0x83bff000
    7ea4:	bmi	ff71ae18 <cos@plt+0xff719038>
    7ea8:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7eac:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7eb0:	ldmdavs	r1, {r3, r4, r5, fp, sp, lr}
    7eb4:			; <UNDEFINED> instruction: 0xff9cf009
    7eb8:	eorsvs	r2, fp, r0, lsl #6
    7ebc:			; <UNDEFINED> instruction: 0xf7fe602b
    7ec0:			; <UNDEFINED> instruction: 0x4638b996
    7ec4:			; <UNDEFINED> instruction: 0xf7fe463c
    7ec8:			; <UNDEFINED> instruction: 0xf9b4f933
    7ecc:	blcs	53ed4 <cos@plt+0x520f4>
    7ed0:	mrcge	7, 2, APSR_nzcv, cr0, cr15, {1}
    7ed4:			; <UNDEFINED> instruction: 0xf0024620
    7ed8:	strb	pc, [fp], -r3, lsr #23	; <UNPREDICTABLE>
    7edc:			; <UNDEFINED> instruction: 0xf7fe3608
    7ee0:	vstr.16	s22, [r4, #268]	; 0x10c
    7ee4:	movwcs	r8, #6914	; 0x1b02
    7ee8:	eorhi	r4, r3, lr, lsr #12
    7eec:	ldmdblt	pc!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7ef0:	blvs	c3548 <cos@plt+0xc1768>
    7ef4:	bmi	ff26207c <cos@plt+0xff26029c>
    7ef8:	blvc	ff10357c <cos@plt+0xff10179c>
    7efc:	blcc	62010 <cos@plt+0x60230>
    7f00:	blvs	12039d8 <cos@plt+0x1201bf8>
    7f04:	blx	443ad0 <cos@plt+0x441cf0>
    7f08:	mrc	15, 5, fp, cr0, cr8, {0}
    7f0c:	vstr	d7, [r4, #288]	; 0x120
    7f10:	subvs	r7, r3, r2, lsl #22
    7f14:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7f18:	svclt	0x00181bc7
    7f1c:	blcs	11b28 <cos@plt+0xfd48>
    7f20:	ldrtmi	fp, [fp], -ip, lsl #30
    7f24:	blcs	10b2c <cos@plt+0xed4c>
    7f28:	stmdavs	r1, {r0, r1, r2, r3, r5, r6, ip, lr, pc}
    7f2c:			; <UNDEFINED> instruction: 0xf009310b
    7f30:	rsb	pc, sl, pc, asr pc	; <UNPREDICTABLE>
    7f34:	ldc	8, cr6, [pc, #384]	; 80bc <cos@plt+0x62dc>
    7f38:	bmi	fee26e10 <cos@plt+0xfee25030>
    7f3c:	movwne	lr, #2512	; 0x9d0
    7f40:			; <UNDEFINED> instruction: 0xf1032900
    7f44:	svclt	0x001833ff
    7f48:	blvc	1243a10 <cos@plt+0x1241c30>
    7f4c:	blvc	c3564 <cos@plt+0xc1784>
    7f50:			; <UNDEFINED> instruction: 0xf85b6043
    7f54:	blne	ff1e3f64 <cos@plt+0xff1e2184>
    7f58:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    7f5c:	svclt	0x000c2b00
    7f60:	movwcs	r4, #1595	; 0x63b
    7f64:	subsle	r2, r0, r0, lsl #22
    7f68:	stmdavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    7f6c:	blvc	fe9c35f0 <cos@plt+0xfe9c1810>
    7f70:	ldmib	r0, {r1, r3, r5, r7, r9, fp, lr}^
    7f74:	stmdbcs	r0, {r8, r9, ip}
    7f78:	mvnscc	pc, #-1073741824	; 0xc0000000
    7f7c:	cdp	15, 11, cr11, cr0, cr8, {0}
    7f80:	vstr	d7, [r4, #288]	; 0x120
    7f84:	subvs	r7, r3, r2, lsl #22
    7f88:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7f8c:	svclt	0x00181bc7
    7f90:	blcs	11b9c <cos@plt+0xfdbc>
    7f94:	ldrtmi	fp, [fp], -ip, lsl #30
    7f98:	blcs	10ba0 <cos@plt+0xedc0>
    7f9c:	smlatbcc	fp, r3, r0, sp
    7fa0:			; <UNDEFINED> instruction: 0xff26f009
    7fa4:	ldc	7, cr14, [r4, #636]	; 0x27c
    7fa8:	vldr	d6, [pc, #8]	; 7fb8 <cos@plt+0x61d8>
    7fac:	vmov.32	r7, d20[1]
    7fb0:	vneg.f64	d22, d7
    7fb4:	svclt	0x0008fa10
    7fb8:	blvc	1243a80 <cos@plt+0x1241ca0>
    7fbc:	blvc	c35d4 <cos@plt+0xc17f4>
    7fc0:	ldc	7, cr14, [r4, #580]	; 0x244
    7fc4:	stmdavs	r0!, {r1, r8, r9, fp, sp, lr}^
    7fc8:	vldr	s8, [pc, #592]	; 8220 <cos@plt+0x6440>
    7fcc:	stmdavs	r3, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr}^
    7fd0:	vmov.f64	d3, #65	; 0x3e080000  0.1328125
    7fd4:	vneg.f64	d22, d7
    7fd8:	svclt	0x0008fa10
    7fdc:	blvc	1243aa4 <cos@plt+0x1241cc4>
    7fe0:	blvc	c35f8 <cos@plt+0xc1818>
    7fe4:			; <UNDEFINED> instruction: 0xf85b6043
    7fe8:	blne	ff1e3ff8 <cos@plt+0xff1e2218>
    7fec:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    7ff0:	svclt	0x000c2b00
    7ff4:	movwcs	r4, #1595	; 0x63b
    7ff8:			; <UNDEFINED> instruction: 0xf43f2b00
    7ffc:	stmdavs	r1, {r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    8000:	andcs	lr, r0, #53739520	; 0x3340000
    8004:	stmib	r4, {r8, r9, sp}^
    8008:	movwcs	r2, #4866	; 0x1302
    800c:	eorhi	r4, r3, lr, lsr #12
    8010:	stmialt	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8014:	blvs	c366c <cos@plt+0xc188c>
    8018:	blvc	1f0369c <cos@plt+0x1f018bc>
    801c:	blvs	1203af4 <cos@plt+0x1201d14>
    8020:	blx	443bec <cos@plt+0x441e0c>
    8024:	mrc	15, 5, fp, cr0, cr8, {0}
    8028:	vstr	d7, [r4, #288]	; 0x120
    802c:	strb	r7, [ip, r2, lsl #22]!
    8030:	mrrc	8, 7, r4, r3, cr11
    8034:	ldrbtmi	r2, [r8], #-2839	; 0xfffff4e9
    8038:	blx	ff844044 <cos@plt+0xff842264>
    803c:			; <UNDEFINED> instruction: 0xf85b4b79
    8040:	ldmdavs	r3!, {r0, r1, sp, lr}
    8044:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    8048:			; <UNDEFINED> instruction: 0xf04f82b4
    804c:	blmi	1d8a054 <cos@plt+0x1d88274>
    8050:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8054:	tstne	r8, r1, lsl #22
    8058:	strtmi	r4, [lr], -r0, lsr #12
    805c:			; <UNDEFINED> instruction: 0xf868f7fe
    8060:	stmialt	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8064:	mrrc	8, 7, r4, r3, cr1
    8068:	ldrbtmi	r2, [r8], #-2839	; 0xfffff4e9
    806c:	blx	ff1c4078 <cos@plt+0xff1c2298>
    8070:			; <UNDEFINED> instruction: 0xf85b4b6c
    8074:	ldmdavs	sl, {r0, r1, ip, sp}
    8078:			; <UNDEFINED> instruction: 0xf85b4b6b
    807c:			; <UNDEFINED> instruction: 0xf7ff3003
    8080:	stmdals	r3, {r1, r3, r5, r8, r9, fp, ip, sp, pc}
    8084:	orrvs	pc, r0, pc, asr #8
    8088:	blx	fea44094 <cos@plt+0xfea422b4>
    808c:	stmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8090:			; <UNDEFINED> instruction: 0x46106811
    8094:			; <UNDEFINED> instruction: 0xf009310b
    8098:	str	pc, [r4, #3755]	; 0xeab
    809c:	vst2.16	{d20-d21}, [pc :128], r4
    80a0:	ldrbtmi	r6, [r8], #-384	; 0xfffffe80
    80a4:	blx	fe6c40b0 <cos@plt+0xfe6c22d0>
    80a8:	stmiblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80ac:			; <UNDEFINED> instruction: 0xf85b4b61
    80b0:	ldmdavs	r8, {r0, r1, ip, sp}
    80b4:	ldc2	7, cr15, [r8, #1012]	; 0x3f4
    80b8:			; <UNDEFINED> instruction: 0xf7fe682e
    80bc:	ldmdavs	r1!, {r3, r5, r7, r8, fp, ip, sp, pc}^
    80c0:			; <UNDEFINED> instruction: 0xf7fe4640
    80c4:			; <UNDEFINED> instruction: 0x462ef835
    80c8:			; <UNDEFINED> instruction: 0xf7fe4644
    80cc:			; <UNDEFINED> instruction: 0xf5b6b890
    80d0:	blle	fef23ed8 <cos@plt+0xfef220f8>
    80d4:			; <UNDEFINED> instruction: 0xf0064630
    80d8:	strmi	pc, [r1], -r1, lsr #17
    80dc:			; <UNDEFINED> instruction: 0x462ee7bc
    80e0:	stmlt	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80e4:	tstcc	fp, r1, lsl #16
    80e8:	cdp2	0, 8, cr15, cr2, cr9, {0}
    80ec:	bllt	17c60f0 <cos@plt+0x17c4310>
    80f0:	tstcc	fp, r1, lsl #16
    80f4:	cdp2	0, 7, cr15, cr12, cr9, {0}
    80f8:	bllt	12c60fc <cos@plt+0x12c431c>
    80fc:	teqls	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    8100:	strcc	r4, [r1, -r3, lsr #12]
    8104:	ldrbtmi	r4, [r9], #1604	; 0x644
    8108:	ldrmi	r4, [r8], lr, lsr #12
    810c:	ldmdahi	r1!, {r0, r2, r3, r4, sp, lr, pc}
    8110:	addlt	r3, r9, #32768	; 0x8000
    8114:	ldmdale	r0, {r1, r8, fp, sp}
    8118:			; <UNDEFINED> instruction: 0xf8df6870
    811c:	stmdavs	r1, {r8, lr, pc}^
    8120:	subvs	r3, r1, r1, lsl #18
    8124:	andcc	pc, ip, fp, asr r8	; <UNPREDICTABLE>
    8128:	svclt	0x00181ac3
    812c:	stmdbcs	r0, {r0, r8, r9, sp}
    8130:	movwcs	fp, #3864	; 0xf18
    8134:			; <UNDEFINED> instruction: 0xf0402b00
    8138:			; <UNDEFINED> instruction: 0xf8d980b1
    813c:	ldmdbcc	r0, {r2, ip}
    8140:			; <UNDEFINED> instruction: 0xd01142b1
    8144:	adcsmi	r3, r4, #16, 28	; 0x100
    8148:			; <UNDEFINED> instruction: 0xf817d812
    814c:	stmdbcs	ip, {r0, r8, sl, fp, ip}
    8150:	blls	23c8cc <cos@plt+0x23aaec>
    8154:	ldmle	r0!, {r0, r1, r4, r5, r7, r9, lr}^
    8158:			; <UNDEFINED> instruction: 0xf0056870
    815c:	ldmdavs	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    8160:			; <UNDEFINED> instruction: 0xf0092114
    8164:	strb	pc, [r8, r5, asr #28]!	; <UNPREDICTABLE>
    8168:			; <UNDEFINED> instruction: 0xf0019805
    816c:	strb	pc, [r9, r9, lsr #20]!	; <UNPREDICTABLE>
    8170:	strtmi	r4, [r0], r3, asr #12
    8174:	blmi	c599ec <cos@plt+0xc57c0c>
    8178:	streq	lr, [r8], -r5, lsr #23
    817c:	ldrbtmi	r1, [fp], #-3690	; 0xfffff196
    8180:	streq	pc, [pc], -r6, lsr #32
    8184:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8188:	strbmi	r4, [r2, #-630]	; 0xfffffd8a
    818c:			; <UNDEFINED> instruction: 0x2600bf38
    8190:	strtmi	r6, [lr], #-2075	; 0xfffff7e5
    8194:			; <UNDEFINED> instruction: 0xf00042b3
    8198:	strtmi	r8, [r1], -r5, ror #4
    819c:			; <UNDEFINED> instruction: 0xf7fd4630
    81a0:	bhi	b080c4 <cos@plt+0xb062e4>
    81a4:	addslt	r3, fp, #2048	; 0x800
    81a8:	vqdmulh.s<illegal width 8>	d2, d0, d2
    81ac:	stmdbvs	r8!, {r3, r4, r5, r7, r8, pc}^
    81b0:	stmdavs	r3, {r1, r3, r4, r8, fp, lr}^
    81b4:	subvs	r1, r2, sl, asr lr
    81b8:	andvc	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    81bc:	svclt	0x00181bc3
    81c0:	bcs	10dcc <cos@plt+0xefec>
    81c4:	movwcs	fp, #3864	; 0xf18
    81c8:			; <UNDEFINED> instruction: 0xf0402b00
    81cc:			; <UNDEFINED> instruction: 0x46348252
    81d0:			; <UNDEFINED> instruction: 0xf7fe9e09
    81d4:	ldmdavs	r1, {r2, r3, fp, ip, sp, pc}
    81d8:	tstcc	fp, r0, lsl r6
    81dc:	cdp2	0, 0, cr15, cr8, cr9, {0}
    81e0:			; <UNDEFINED> instruction: 0xf006e4b1
    81e4:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    81e8:	bllt	8061ec <cos@plt+0x80440c>
    81ec:			; <UNDEFINED> instruction: 0xf898f006
    81f0:	bllt	861f4 <cos@plt+0x84414>
    81f4:			; <UNDEFINED> instruction: 0xf0024640
    81f8:	str	pc, [r9], #2579	; 0xa13
    81fc:	bl	1626dc <cos@plt+0x1608fc>
    8200:			; <UNDEFINED> instruction: 0xf7fd0686
    8204:	svclt	0x0000bff4
	...
    8210:	ldrdeq	r0, [r0], -r8
    8214:	andeq	r0, r0, r4, ror #3
    8218:			; <UNDEFINED> instruction: 0x000001b8
    821c:	strdeq	r0, [r0], -r8
    8220:	andeq	sp, r0, sl, lsl #5
    8224:	andeq	r0, r0, r8, ror #2
    8228:	andeq	r0, r0, r4, asr r1
    822c:	andeq	sp, r0, r6, asr r2
    8230:	andeq	sp, r0, lr, asr r2
    8234:	andeq	r0, r0, ip, asr #3
    8238:	andeq	pc, r1, r2, lsr #30
    823c:	andeq	pc, r1, sl, lsr #29
    8240:			; <UNDEFINED> instruction: 0xf8df6858
    8244:	stmdavs	r2, {r2, r5, r6, sl, ip}^
    8248:	subvs	r3, r2, r1, lsl #20
    824c:	andvc	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    8250:	svclt	0x00181bc1
    8254:	bcs	10660 <cos@plt+0xe880>
    8258:	strmi	fp, [sl], -ip, lsl #30
    825c:	bcs	10a64 <cos@plt+0xec84>
    8260:	bge	1245364 <cos@plt+0x1243584>
    8264:	movwls	r6, #30721	; 0x7801
    8268:			; <UNDEFINED> instruction: 0xf009310b
    826c:	blls	207978 <cos@plt+0x205b98>
    8270:	blt	1046274 <cos@plt+0x1044494>
    8274:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8278:	andls	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    827c:	ldrdcc	pc, [r0], -r9
    8280:	svclt	0x00a82b00
    8284:	strmi	pc, [r0, -pc, rrx]
    8288:	orrhi	pc, lr, r0, asr #5
    828c:			; <UNDEFINED> instruction: 0xf0054638
    8290:			; <UNDEFINED> instruction: 0xf8d9ffc5
    8294:	strmi	r2, [r3], -r0
    8298:	blt	78629c <cos@plt+0x7844bc>
    829c:	tstcc	fp, r1, lsl #16
    82a0:	stc2	0, cr15, [r6, #36]!	; 0x24
    82a4:			; <UNDEFINED> instruction: 0xf06fe749
    82a8:	ldrtmi	r4, [r0], r0, lsl #12
    82ac:	blt	ffb062b0 <cos@plt+0xffb044d0>
    82b0:			; <UNDEFINED> instruction: 0xf0024620
    82b4:			; <UNDEFINED> instruction: 0xf7fefc03
    82b8:	strtmi	fp, [r0], -pc, asr #20
    82bc:	blx	fffc42ce <cos@plt+0xfffc24ee>
    82c0:	ldmdblt	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    82c4:			; <UNDEFINED> instruction: 0xf82cf006
    82c8:			; <UNDEFINED> instruction: 0xf7ff683b
    82cc:	ldmmi	r8!, {r0, r1, r5, r6, r7, r9, fp, ip, sp, pc}^
    82d0:			; <UNDEFINED> instruction: 0xf0014478
    82d4:	vldr.16	s30, [r6, #234]	; 0xea
    82d8:			; <UNDEFINED> instruction: 0xf7fe7b02
    82dc:	ldmmi	r5!, {r1, r4, r5, r6, r8, fp, ip, sp, pc}^
    82e0:			; <UNDEFINED> instruction: 0xf0014478
    82e4:	vldr.16	s30, [r6, #218]	; 0xda
    82e8:			; <UNDEFINED> instruction: 0xf7fe7b02
    82ec:	ldmmi	r2!, {r1, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
    82f0:			; <UNDEFINED> instruction: 0xf0014478
    82f4:			; <UNDEFINED> instruction: 0xf7fef965
    82f8:	ldmmi	r0!, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, pc}^
    82fc:			; <UNDEFINED> instruction: 0xf0014478
    8300:			; <UNDEFINED> instruction: 0xf7fef95f
    8304:	stmiami	lr!, {r1, r2, r6, r8, r9, fp, ip, sp, pc}^
    8308:			; <UNDEFINED> instruction: 0xf0014478
    830c:			; <UNDEFINED> instruction: 0xf7fef959
    8310:	stmiami	ip!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, pc}^
    8314:			; <UNDEFINED> instruction: 0xf0014478
    8318:			; <UNDEFINED> instruction: 0xf7fef953
    831c:	stmiami	sl!, {r3, r7, r8, r9, fp, ip, sp, pc}^
    8320:			; <UNDEFINED> instruction: 0xf0014478
    8324:			; <UNDEFINED> instruction: 0xf7fef94d
    8328:	stmiami	r8!, {r0, r5, r9, fp, ip, sp, pc}^
    832c:			; <UNDEFINED> instruction: 0xf0014478
    8330:			; <UNDEFINED> instruction: 0xf7fef947
    8334:	stmiami	r6!, {r0, r1, r5, r6, r9, fp, ip, sp, pc}^
    8338:			; <UNDEFINED> instruction: 0xf0014478
    833c:			; <UNDEFINED> instruction: 0xf7fef941
    8340:	stmiami	r4!, {r0, r1, r4, r5, r7, r9, fp, ip, sp, pc}^
    8344:			; <UNDEFINED> instruction: 0xf0014478
    8348:			; <UNDEFINED> instruction: 0xf7fef93b
    834c:	stmiami	r2!, {r3, r8, r9, sl, fp, ip, sp, pc}^
    8350:	orrvs	pc, r0, pc, asr #8
    8354:			; <UNDEFINED> instruction: 0xf0014478
    8358:			; <UNDEFINED> instruction: 0xf7fdf941
    835c:	ldmmi	pc, {r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    8360:	orrvs	pc, r0, pc, asr #8
    8364:			; <UNDEFINED> instruction: 0xf0014478
    8368:			; <UNDEFINED> instruction: 0xf7fff939
    836c:	ldmmi	ip, {r0, r1, r2, r4, r6, r9, fp, ip, sp, pc}^
    8370:			; <UNDEFINED> instruction: 0xf0014478
    8374:			; <UNDEFINED> instruction: 0xf7fef925
    8378:	ldmmi	sl, {r0, r1, r5, r6, r7, fp, ip, sp, pc}^
    837c:			; <UNDEFINED> instruction: 0xf0014478
    8380:			; <UNDEFINED> instruction: 0xf7fef91f
    8384:	ldmmi	r8, {r0, r1, r4, r5, r7, fp, ip, sp, pc}^
    8388:	orrvs	pc, r0, pc, asr #8
    838c:			; <UNDEFINED> instruction: 0xf0014478
    8390:			; <UNDEFINED> instruction: 0xf7fff925
    8394:	ldmmi	r5, {r0, r3, r5, r9, fp, ip, sp, pc}^
    8398:			; <UNDEFINED> instruction: 0xf0014478
    839c:			; <UNDEFINED> instruction: 0xf7fff911
    83a0:	ldmmi	r3, {r1, r4, r5, r7, r8, r9, fp, ip, sp, pc}^
    83a4:			; <UNDEFINED> instruction: 0xf0014478
    83a8:	vldr.16	s30, [r6, #22]
    83ac:			; <UNDEFINED> instruction: 0xf7fe0b02
    83b0:	ldmmi	r0, {r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    83b4:			; <UNDEFINED> instruction: 0xf0014478
    83b8:	vldr.16	s30, [r6, #6]
    83bc:			; <UNDEFINED> instruction: 0xf7fe7b02
    83c0:	stmiami	sp, {r3, r4, r7, r8, fp, ip, sp, pc}^
    83c4:			; <UNDEFINED> instruction: 0xf0014478
    83c8:	ldc	8, cr15, [r6, #1004]	; 0x3ec
    83cc:			; <UNDEFINED> instruction: 0xf7fe7b02
    83d0:	stmiami	sl, {r1, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
    83d4:			; <UNDEFINED> instruction: 0xf0014478
    83d8:	ldc	8, cr15, [r6, #972]	; 0x3cc
    83dc:			; <UNDEFINED> instruction: 0xf7fe0b02
    83e0:	stmiami	r7, {r1, r2, r4, r8, fp, ip, sp, pc}^
    83e4:			; <UNDEFINED> instruction: 0xf0014478
    83e8:	ldc	8, cr15, [r6, #940]	; 0x3ac
    83ec:			; <UNDEFINED> instruction: 0xf7fe0b02
    83f0:	stmiami	r4, {r1, r2, r3, r7, r8, sl, fp, ip, sp, pc}^
    83f4:			; <UNDEFINED> instruction: 0xf0014478
    83f8:	ldc	8, cr15, [r6, #908]	; 0x38c
    83fc:			; <UNDEFINED> instruction: 0xf7ff7b02
    8400:	stmiami	r1, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, pc}^
    8404:			; <UNDEFINED> instruction: 0xf0014478
    8408:	ldc	8, cr15, [r6, #876]	; 0x36c
    840c:			; <UNDEFINED> instruction: 0xf7fe7b02
    8410:	ldmmi	lr!, {r4, r5, r7, r8, r9, fp, ip, sp, pc}
    8414:			; <UNDEFINED> instruction: 0xf0014478
    8418:	ldc	8, cr15, [r6, #844]	; 0x34c
    841c:			; <UNDEFINED> instruction: 0xf7fe0b02
    8420:	ldmmi	fp!, {r2, r5, r7, r8, sl, fp, ip, sp, pc}
    8424:			; <UNDEFINED> instruction: 0xf0014478
    8428:			; <UNDEFINED> instruction: 0xf7fff8cb
    842c:	ldmmi	r9!, {r1, r2, r3, r6, r8, r9, fp, ip, sp, pc}
    8430:			; <UNDEFINED> instruction: 0xf0014478
    8434:			; <UNDEFINED> instruction: 0xf7fff8c5
    8438:	ldmmi	r7!, {r0, r2, r3, r5, r8, r9, fp, ip, sp, pc}
    843c:			; <UNDEFINED> instruction: 0xf0014478
    8440:			; <UNDEFINED> instruction: 0xf7fff8bf
    8444:	ldmmi	r5!, {r2, r3, r8, r9, fp, ip, sp, pc}
    8448:	orrvs	pc, r0, pc, asr #8
    844c:			; <UNDEFINED> instruction: 0xf0014478
    8450:			; <UNDEFINED> instruction: 0xf7fff8c5
    8454:	ldmmi	r2!, {r0, r2, r3, r7, r9, fp, ip, sp, pc}
    8458:			; <UNDEFINED> instruction: 0xf0014478
    845c:			; <UNDEFINED> instruction: 0xf7fef8b1
    8460:			; <UNDEFINED> instruction: 0xf00abeae
    8464:			; <UNDEFINED> instruction: 0xf7fffa29
    8468:	stmiami	lr!, {r2, r3, r4, r7, fp, ip, sp, pc}
    846c:			; <UNDEFINED> instruction: 0xf0014478
    8470:	ldc	8, cr15, [r6, #668]	; 0x29c
    8474:			; <UNDEFINED> instruction: 0xf7ff7b02
    8478:	stmiami	fp!, {r4, r5, r6, r7, fp, ip, sp, pc}
    847c:	orrvs	pc, r0, pc, asr #8
    8480:			; <UNDEFINED> instruction: 0xf0014478
    8484:			; <UNDEFINED> instruction: 0xf7fef8ab
    8488:	stmiami	r8!, {r2, r4, r7, r8, sl, fp, ip, sp, pc}
    848c:			; <UNDEFINED> instruction: 0xf0014478
    8490:			; <UNDEFINED> instruction: 0xf7fef897
    8494:	stmiami	r6!, {r1, r3, r8, sl, fp, ip, sp, pc}
    8498:	orrvs	pc, r0, pc, asr #8
    849c:			; <UNDEFINED> instruction: 0xf0014478
    84a0:			; <UNDEFINED> instruction: 0xf7fff89d
    84a4:	stmiami	r3!, {r0, r4, r7, r8, fp, ip, sp, pc}
    84a8:			; <UNDEFINED> instruction: 0xf0014478
    84ac:			; <UNDEFINED> instruction: 0xf7fff889
    84b0:	stmiami	r1!, {r2, r4, r5, r8, fp, ip, sp, pc}
    84b4:			; <UNDEFINED> instruction: 0xf0014478
    84b8:	ldc	8, cr15, [r6, #524]	; 0x20c
    84bc:			; <UNDEFINED> instruction: 0xf7fe7b02
    84c0:	ldmmi	lr, {r1, r2, r7, r8, r9, fp, ip, sp, pc}
    84c4:	orrvs	pc, r0, pc, asr #8
    84c8:			; <UNDEFINED> instruction: 0xf0014478
    84cc:			; <UNDEFINED> instruction: 0xf7fff887
    84d0:	ldmmi	fp, {r1, r2, r3, r4, r5, r9, fp, ip, sp, pc}
    84d4:	orrvs	pc, r0, pc, asr #8
    84d8:			; <UNDEFINED> instruction: 0xf0014478
    84dc:			; <UNDEFINED> instruction: 0xf7fff87f
    84e0:	ldmmi	r8, {r2, r5, r9, fp, ip, sp, pc}
    84e4:			; <UNDEFINED> instruction: 0xf0014478
    84e8:			; <UNDEFINED> instruction: 0xf7fef86b
    84ec:	ldmmi	r6, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    84f0:	orrvs	pc, r0, pc, asr #8
    84f4:			; <UNDEFINED> instruction: 0xf0014478
    84f8:			; <UNDEFINED> instruction: 0xf7fff871
    84fc:	ldmmi	r3, {r1, r5, r6, r7, r8, fp, ip, sp, pc}
    8500:	orrvs	pc, r0, pc, asr #8
    8504:			; <UNDEFINED> instruction: 0xf0014478
    8508:			; <UNDEFINED> instruction: 0xf7fff869
    850c:	ldmmi	r0, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    8510:	orrvs	pc, r0, pc, asr #8
    8514:			; <UNDEFINED> instruction: 0xf0014478
    8518:			; <UNDEFINED> instruction: 0xf7fff861
    851c:	ldrtmi	fp, [r4], -r4, ror #19
    8520:			; <UNDEFINED> instruction: 0xf7fd9e09
    8524:	stmdavs	r1, {r2, r5, r6, r9, sl, fp, ip, sp, pc}
    8528:			; <UNDEFINED> instruction: 0xf009310b
    852c:			; <UNDEFINED> instruction: 0xf7fefc61
    8530:	stmdavs	r1, {r1, r5, fp, ip, sp, pc}
    8534:			; <UNDEFINED> instruction: 0xf009310b
    8538:			; <UNDEFINED> instruction: 0xf7fefc5b
    853c:	stmdavs	r1, {r0, r1, r3, r9, fp, ip, sp, pc}
    8540:			; <UNDEFINED> instruction: 0xf009310b
    8544:			; <UNDEFINED> instruction: 0xf7fefc55
    8548:	stmdavs	r1, {r2, r3, r4, r6, r9, fp, ip, sp, pc}
    854c:			; <UNDEFINED> instruction: 0xf009310b
    8550:			; <UNDEFINED> instruction: 0xf7fefc4f
    8554:	stmdavs	r1, {r1, r5, r7, r9, fp, ip, sp, pc}
    8558:			; <UNDEFINED> instruction: 0xf009310b
    855c:			; <UNDEFINED> instruction: 0xf7fefc49
    8560:	stmdavs	r1, {r2, sl, fp, ip, sp, pc}
    8564:			; <UNDEFINED> instruction: 0xf009310b
    8568:			; <UNDEFINED> instruction: 0xf7fefc43
    856c:	ldmdavs	r1, {r5, sl, fp, ip, sp, pc}
    8570:	tstcc	fp, r0, lsl r6
    8574:	ldc2	0, cr15, [ip], #-36	; 0xffffffdc
    8578:	stceq	8, cr15, [ip], {84}	; 0x54
    857c:	stmdblt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    8580:	vst2.16	{d20-d21}, [pc :256], r4
    8584:	ldrbtmi	r6, [r8], #-384	; 0xfffffe80
    8588:			; <UNDEFINED> instruction: 0xf828f001
    858c:	bllt	1e0658c <cos@plt+0x1e047ac>
    8590:	tstcc	fp, r1, lsl #16
    8594:	stc2	0, cr15, [ip], #-36	; 0xffffffdc
    8598:	svclt	0x0075f7fe
    859c:	tstcc	fp, r1, lsl #16
    85a0:	stc2	0, cr15, [r6], #-36	; 0xffffffdc
    85a4:	svclt	0x0047f7fe
    85a8:	cdp2	0, 11, cr15, cr10, cr5, {0}
    85ac:	strmi	pc, [r0, -pc, rrx]
    85b0:			; <UNDEFINED> instruction: 0xf005e66c
    85b4:	ldmdavs	r3!, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    85b8:			; <UNDEFINED> instruction: 0xf6ff2b00
    85bc:	strb	sl, [r4, #-2414]	; 0xfffff692
    85c0:	tstcc	fp, r1, lsl #16
    85c4:	ldc2	0, cr15, [r4], {9}
    85c8:	ldrdne	pc, [r4], -sl
    85cc:	ldrdcc	pc, [ip], -sl
    85d0:	blt	fe8c65d0 <cos@plt+0xfe8c47f0>
    85d4:			; <UNDEFINED> instruction: 0xf0091a09
    85d8:			; <UNDEFINED> instruction: 0xf7fefc0b
    85dc:	stmdavs	r1, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    85e0:			; <UNDEFINED> instruction: 0xf009310b
    85e4:			; <UNDEFINED> instruction: 0xf7fefc05
    85e8:	stmdavs	r1, {r1, r2, r3, r4, r5, r9, sl, fp, ip, sp, pc}
    85ec:			; <UNDEFINED> instruction: 0xf009310b
    85f0:			; <UNDEFINED> instruction: 0xf7fefbff
    85f4:	stmdavs	r1, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, pc}
    85f8:			; <UNDEFINED> instruction: 0x462e4634
    85fc:			; <UNDEFINED> instruction: 0xf009310b
    8600:			; <UNDEFINED> instruction: 0xf7fdfbf7
    8604:			; <UNDEFINED> instruction: 0x4637bdf4
    8608:	ldmdami	r3, {r6, r9, sl, sp, lr, pc}^
    860c:			; <UNDEFINED> instruction: 0xf0004478
    8610:			; <UNDEFINED> instruction: 0xf7feffd7
    8614:	ldmdami	r1, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, pc}^
    8618:			; <UNDEFINED> instruction: 0xf0004478
    861c:			; <UNDEFINED> instruction: 0xf7feffd1
    8620:			; <UNDEFINED> instruction: 0xf7fdbdc1
    8624:	stmdavs	lr!, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    8628:			; <UNDEFINED> instruction: 0xf7fde43c
    862c:	stmdavs	lr!, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    8630:			; <UNDEFINED> instruction: 0xf005e422
    8634:			; <UNDEFINED> instruction: 0xf7fffe75
    8638:	stmdavs	r1, {r1, r6, fp, ip, sp, pc}
    863c:			; <UNDEFINED> instruction: 0xf009310b
    8640:			; <UNDEFINED> instruction: 0xf7fefbd7
    8644:	stmdavs	r1, {r1, r3, r6, r8, r9, fp, ip, sp, pc}
    8648:			; <UNDEFINED> instruction: 0xf009310b
    864c:			; <UNDEFINED> instruction: 0xf7fefbd1
    8650:	blls	1f740c <cos@plt+0x1f562c>
    8654:	strbmi	r4, [r2], -r1, lsr #12
    8658:	ldmdavs	r8, {r3, sl, fp, ip, pc}^
    865c:	ldc2	7, cr15, [r4, #1012]	; 0x3f4
    8660:	mrclt	7, 5, APSR_nzcv, cr2, cr14, {7}
    8664:	vst2.8	{d20-d21}, [pc :256], lr
    8668:	ldrbtmi	r6, [r8], #-384	; 0xfffffe80
    866c:			; <UNDEFINED> instruction: 0xffb6f000
    8670:	stmdavs	r1, {r0, r1, r4, r7, r8, sl, sp, lr, pc}
    8674:	mcrls	6, 0, r4, cr9, cr4, {1}
    8678:			; <UNDEFINED> instruction: 0xf009310b
    867c:			; <UNDEFINED> instruction: 0xf7fdfbb9
    8680:			; <UNDEFINED> instruction: 0xf7f9bdb6
    8684:	ldmdami	r7!, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    8688:	ldrbtmi	r4, [r8], #-1582	; 0xfffff9d2
    868c:			; <UNDEFINED> instruction: 0xff98f000
    8690:	stclt	7, cr15, [sp, #1012]!	; 0x3f4
    8694:			; <UNDEFINED> instruction: 0xf0009806
    8698:	ldrt	pc, [r6], #3987	; 0xf93	; <UNPREDICTABLE>
    869c:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    86a0:			; <UNDEFINED> instruction: 0xff8ef000
    86a4:	svclt	0x0000e41f
    86a8:	strdeq	r0, [r0], -r8
    86ac:	andeq	r0, r0, r8, ror #2
    86b0:	andeq	sp, r0, ip
    86b4:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    86b8:	andeq	ip, r0, ip, ror #31
    86bc:	andeq	ip, r0, r0, ror #31
    86c0:	ldrdeq	ip, [r0], -r4
    86c4:	andeq	ip, r0, r8, asr #31
    86c8:			; <UNDEFINED> instruction: 0x0000cfbc
    86cc:			; <UNDEFINED> instruction: 0x0000cfb0
    86d0:	andeq	ip, r0, r4, lsr #31
    86d4:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    86d8:	andeq	ip, r0, ip, lsr #31
    86dc:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    86e0:	andeq	ip, r0, ip, ror #30
    86e4:	andeq	ip, r0, r0, ror #30
    86e8:	andeq	ip, r0, r4, ror pc
    86ec:	andeq	ip, r0, r4, asr #30
    86f0:	andeq	ip, r0, r8, lsr pc
    86f4:	andeq	ip, r0, r8, lsr #30
    86f8:	andeq	ip, r0, r8, lsl pc
    86fc:	andeq	ip, r0, r8, lsl #30
    8700:	strdeq	ip, [r0], -r8
    8704:	andeq	ip, r0, r8, ror #29
    8708:	ldrdeq	ip, [r0], -r8
    870c:	andeq	ip, r0, r8, asr #29
    8710:			; <UNDEFINED> instruction: 0x0000ceb8
    8714:	andeq	ip, r0, ip, lsr #29
    8718:	andeq	ip, r0, r0, lsr #29
    871c:			; <UNDEFINED> instruction: 0x0000ceb4
    8720:	andeq	ip, r0, r4, lsl #29
    8724:	andeq	ip, r0, r0, ror lr
    8728:	andeq	ip, r0, r0, lsl #29
    872c:	andeq	ip, r0, r0, asr lr
    8730:	andeq	ip, r0, r4, ror #28
    8734:	andeq	ip, r0, r4, lsr lr
    8738:	andeq	ip, r0, r8, lsr #28
    873c:	andeq	ip, r0, r8, lsr lr
    8740:	andeq	ip, r0, r8, lsr #28
    8744:	strdeq	ip, [r0], -r8
    8748:	andeq	ip, r0, ip, lsl #28
    874c:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    8750:	andeq	ip, r0, ip, ror #27
    8754:	andeq	ip, r0, sl, ror sp
    8758:	ldrdeq	ip, [r0], -r0
    875c:	andeq	ip, r0, r4, asr #25
    8760:	muleq	r0, r6, ip
    8764:	andeq	ip, r0, r2, lsl #25
    8768:	andeq	ip, r0, r6, asr ip
    876c:	andscs	fp, r0, r0, lsl r5
    8770:	blx	ffd4479c <cos@plt+0xffd429bc>
    8774:	vst1.8	{d20-d22}, [pc], r4
    8778:			; <UNDEFINED> instruction: 0xf0096000
    877c:	strmi	pc, [r3], -pc, ror #21
    8780:			; <UNDEFINED> instruction: 0xf5034620
    8784:	eorvs	r6, r3, r0, lsl #4
    8788:			; <UNDEFINED> instruction: 0xf50360e3
    878c:	stmib	r4, {r3, r4, r5, r6, r7, r8, r9, sp, lr}^
    8790:	ldclt	3, cr2, [r0, #-4]
    8794:	blmi	435f7c <cos@plt+0x43419c>
    8798:	ldrbtmi	r4, [fp], #-2576	; 0xfffff5f0
    879c:	ldmib	r4, {r2, r3, r4, r7, fp, ip, lr}^
    87a0:	stmiavs	r3!, {r9}^
    87a4:	addsmi	r1, sl, #94208	; 0x17000
    87a8:	streq	lr, [r0], -r3, lsr #23
    87ac:			; <UNDEFINED> instruction: 0xf507d30e
    87b0:	ldrtmi	r6, [r9], -r0, lsl #10
    87b4:			; <UNDEFINED> instruction: 0xf009462a
    87b8:	strmi	pc, [r5], #-2863	; 0xfffff4d1
    87bc:			; <UNDEFINED> instruction: 0xf1a54406
    87c0:	eorvs	r0, r0, r0, asr #6
    87c4:	movwpl	lr, #6596	; 0x19c4
    87c8:	ldcllt	0, cr6, [r8, #920]!	; 0x398
    87cc:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    87d0:	cdp2	0, 15, cr15, cr6, cr0, {0}
    87d4:	strb	r6, [sl, r0, lsr #16]!
    87d8:	andeq	pc, r1, sl, asr #11
    87dc:	muleq	r0, r4, r1
    87e0:	andeq	ip, r0, sl, asr #22
    87e4:			; <UNDEFINED> instruction: 0x4604b538
    87e8:	stmdavs	r0, {r0, r1, r5, r6, fp, sp, lr}
    87ec:	bne	4a2b7c <cos@plt+0x4a0d9c>
    87f0:	bne	660820 <cos@plt+0x65ea40>
    87f4:	blx	444822 <cos@plt+0x442a42>
    87f8:			; <UNDEFINED> instruction: 0x46052110
    87fc:			; <UNDEFINED> instruction: 0xf0094620
    8800:			; <UNDEFINED> instruction: 0x4628faf7
    8804:	svclt	0x0000bd38
    8808:	bmi	31b43c <cos@plt+0x31965c>
    880c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    8810:	ldmpl	ip, {r1, r2, r9, sl, lr}
    8814:	ldmib	r4, {r0, r2, r3, r9, sl, lr}^
    8818:	movwcc	r2, #33538	; 0x8302
    881c:	stmdble	r3, {r1, r3, r4, r7, r9, lr}
    8820:	strvs	lr, [r2, #-2371]	; 0xfffff6bd
    8824:	ldcllt	0, cr6, [r0, #-908]!	; 0xfffffc74
    8828:			; <UNDEFINED> instruction: 0xffb4f7ff
    882c:	movwcc	r6, #35043	; 0x88e3
    8830:	strvs	lr, [r2, #-2371]	; 0xfffff6bd
    8834:	ldcllt	0, cr6, [r0, #-908]!	; 0xfffffc74
    8838:	andeq	pc, r1, r8, asr r5	; <UNPREDICTABLE>
    883c:	muleq	r0, r4, r1
    8840:	bmi	31b474 <cos@plt+0x319694>
    8844:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    8848:	ldmpl	ip, {r1, r2, r9, sl, lr}
    884c:	ldmib	r4, {r0, r2, r3, r9, sl, lr}^
    8850:	movwcc	r2, #33538	; 0x8302
    8854:	stmdble	r3, {r1, r3, r4, r7, r9, lr}
    8858:	strvs	lr, [r2, #-2371]	; 0xfffff6bd
    885c:	ldcllt	0, cr6, [r0, #-908]!	; 0xfffffc74
    8860:			; <UNDEFINED> instruction: 0xff98f7ff
    8864:	movwcc	r6, #35043	; 0x88e3
    8868:	strvs	lr, [r2, #-2371]	; 0xfffff6bd
    886c:	ldcllt	0, cr6, [r0, #-908]!	; 0xfffffc74
    8870:	andeq	pc, r1, r0, lsr #10
    8874:	muleq	r0, r4, r1
    8878:			; <UNDEFINED> instruction: 0xf7ffb5f8
    887c:			; <UNDEFINED> instruction: 0xf04fff77
    8880:	stcmi	12, cr0, [r9, #-352]	; 0xfffffea0
    8884:	ldrbtmi	r4, [sp], #-2825	; 0xfffff4f7
    8888:	stmiapl	fp!, {r0, r3, r9, sl, fp, lr}^
    888c:			; <UNDEFINED> instruction: 0x4604461f
    8890:	eorsvs	ip, ip, pc, lsl #16
    8894:	ldrmi	r5, [sp], -ip, lsr #19
    8898:	andeq	lr, pc, r4, lsl #17
    889c:	rscvs	r3, r3, r4, lsl #6
    88a0:	andgt	pc, r0, r5, asr #17
    88a4:	svclt	0x0000bdf8
    88a8:	ldrdeq	pc, [r1], -lr
    88ac:	andeq	r0, r0, r0, ror r1
    88b0:	muleq	r0, r4, r1
    88b4:	mvnsmi	lr, sp, lsr #18
    88b8:	bmi	12dbde8 <cos@plt+0x12da008>
    88bc:	blmi	12d9ab8 <cos@plt+0x12d7cd8>
    88c0:	andhi	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    88c4:			; <UNDEFINED> instruction: 0xf8d858ec
    88c8:	stmdavs	r0!, {ip, sp, lr}
    88cc:	bne	da2c6c <cos@plt+0xda0e8c>
    88d0:	rsble	r2, r0, r0, lsl #30
    88d4:	tstcs	r5, r6, asr #22
    88d8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    88dc:	cmple	r6, r0, lsl #22
    88e0:			; <UNDEFINED> instruction: 0xf7ff2056
    88e4:	svcmi	0x0043ffad
    88e8:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    88ec:			; <UNDEFINED> instruction: 0xf8df59ef
    88f0:	ldmdavs	pc!, {r3, r8, lr, pc}	; <UNPREDICTABLE>
    88f4:	andeq	lr, pc, r7, lsl #17
    88f8:			; <UNDEFINED> instruction: 0xf8554638
    88fc:			; <UNDEFINED> instruction: 0xf7ff100c
    8900:	ldmdbmi	lr!, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8904:	blmi	fdb204 <cos@plt+0xfd9424>
    8908:	ldrbtmi	r5, [fp], #-2153	; 0xfffff797
    890c:	strmi	r6, [r6], #-8
    8910:	andsvs	r5, r8, sl, lsr #17
    8914:			; <UNDEFINED> instruction: 0xf8d86016
    8918:			; <UNDEFINED> instruction: 0xb1a33000
    891c:	svcmi	0x003acb0f
    8920:	andeq	lr, pc, r4, lsl #17
    8924:	subcs	r2, sp, r5, lsl #2
    8928:			; <UNDEFINED> instruction: 0xff8af7ff
    892c:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    8930:	ldrdvs	pc, [r0], -r8
    8934:	andeq	lr, pc, r6, lsl #17
    8938:	stmibpl	r9!, {r4, r5, r9, sl, lr}^
    893c:			; <UNDEFINED> instruction: 0xff52f7ff
    8940:	stmiapl	fp!, {r1, r4, r5, r8, r9, fp, lr}^
    8944:	blmi	ca09ac <cos@plt+0xc9ebcc>
    8948:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
    894c:	eorsle	r2, r0, r0, lsl #22
    8950:	vmulmi.f64	d12, d10, d15
    8954:	andeq	lr, pc, r4, lsl #17
    8958:	stmibpl	fp!, {r0, r2, r8, sp}
    895c:	blcs	229d0 <cos@plt+0x20bf0>
    8960:	subscs	sp, r9, fp, lsr r0
    8964:			; <UNDEFINED> instruction: 0xff6cf7ff
    8968:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    896c:	ldmdavs	ip!, {r0, r3, r5, r9, sl, fp, lr}
    8970:	andeq	lr, pc, r4, lsl #17
    8974:	stmibpl	r9!, {r5, r9, sl, lr}
    8978:			; <UNDEFINED> instruction: 0xff34f7ff
    897c:	blmi	9db21c <cos@plt+0x9d943c>
    8980:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
    8984:	andsvs	r6, r8, r0, lsl r0
    8988:	pop	{r6, r7, r8, ip, sp, pc}
    898c:	ldrshcs	r8, [r7], #-16
    8990:			; <UNDEFINED> instruction: 0xff56f7ff
    8994:	cdpcs	7, 0, cr14, cr4, cr7, {5}
    8998:			; <UNDEFINED> instruction: 0xf44fdc9c
    899c:			; <UNDEFINED> instruction: 0xf0096100
    89a0:	blmi	547244 <cos@plt+0x545464>
    89a4:	tstcs	r0, r7, lsr #32
    89a8:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    89ac:	blx	8449d8 <cos@plt+0x842bf8>
    89b0:	blmi	70287c <cos@plt+0x700a9c>
    89b4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    89b8:	mvnle	r2, r0, lsl #16
    89bc:	strcs	r2, [r5], #-8
    89c0:			; <UNDEFINED> instruction: 0xf9ccf009
    89c4:	blmi	5db21c <cos@plt+0x5d943c>
    89c8:	stmiapl	sl!, {r0, r2, r3, r6, r8, sp}
    89cc:	andsvs	r4, r0, fp, ror r4
    89d0:	subvs	r6, r4, r8, lsl r0
    89d4:	pop	{r0, sp, lr}
    89d8:	strdcs	r8, [sp], #-16
    89dc:			; <UNDEFINED> instruction: 0xff30f7ff
    89e0:	svclt	0x0000e7c2
    89e4:	andeq	pc, r1, r8, lsr #9
    89e8:	strdeq	r0, [r0], -r4
    89ec:	muleq	r0, r4, r1
    89f0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    89f4:	andeq	r0, r0, r0, ror r1
    89f8:			; <UNDEFINED> instruction: 0x000001b8
    89fc:	andeq	r0, r0, r4, ror #3
    8a00:	andeq	r0, r0, r4, lsl #3
    8a04:	ldrdeq	pc, [r1], -lr
    8a08:	andeq	r0, r0, ip, asr r2
    8a0c:	ldrdeq	r0, [r0], -r8
    8a10:	andeq	r0, r0, r8, ror r1
    8a14:	andeq	r0, r0, r4, lsr #4
    8a18:	andeq	r0, r0, r8, lsl #5
    8a1c:	andeq	pc, r1, r6, ror #18
    8a20:	andeq	pc, r1, r4, lsr r9	; <UNPREDICTABLE>
    8a24:	andeq	pc, r1, ip, lsl r9	; <UNPREDICTABLE>
    8a28:			; <UNDEFINED> instruction: 0xf000b570
    8a2c:	ldcmi	12, cr15, [ip], {139}	; 0x8b
    8a30:	ldrbtmi	r4, [ip], #-2844	; 0xfffff4e4
    8a34:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    8a38:	blmi	6f4fcc <cos@plt+0x6f31ec>
    8a3c:	ldmdami	fp, {r0, r8, sp}
    8a40:	stmiapl	r6!, {r1, r2, r9, sp}^
    8a44:	ldmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    8a48:	ldmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a4c:	stmdavs	r8!, {r0, r4, r5, fp, sp, lr}
    8a50:	mrrc2	0, 0, pc, r8, cr0	; <UNPREDICTABLE>
    8a54:	stmiapl	r5!, {r1, r2, r4, r8, r9, fp, lr}^
    8a58:	cmnlt	r3, fp, lsr #16
    8a5c:	tstcs	r1, r2, lsl fp
    8a60:	andcs	r4, r4, #20, 16	; 0x140000
    8a64:	ldrbtmi	r5, [r8], #-2278	; 0xfffff71a
    8a68:			; <UNDEFINED> instruction: 0xf7f96833
    8a6c:	ldmdavs	r1!, {r1, r5, r6, fp, sp, lr, pc}
    8a70:			; <UNDEFINED> instruction: 0xf0006828
    8a74:	blmi	447b98 <cos@plt+0x445db8>
    8a78:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    8a7c:	blmi	2b5010 <cos@plt+0x2b3230>
    8a80:	stmdami	lr, {r0, r8, sp}
    8a84:	stmiapl	r4!, {r0, r2, r9, sp}^
    8a88:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    8a8c:	ldmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a90:	stmdavs	r8!, {r0, r5, fp, sp, lr}
    8a94:	ldc2	0, cr15, [r6], #-0
    8a98:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8a9c:	ldcllt	0, cr15, [sl], #-0
    8aa0:	andeq	pc, r1, r2, lsr r3	; <UNPREDICTABLE>
    8aa4:	andeq	r0, r0, r8, lsl #5
    8aa8:	andeq	r0, r0, r8, lsr #4
    8aac:	andeq	ip, r0, ip, ror #17
    8ab0:	ldrdeq	r0, [r0], -r8
    8ab4:	ldrdeq	ip, [r0], -r2
    8ab8:	andeq	r0, r0, r4, ror #3
    8abc:			; <UNDEFINED> instruction: 0x0000c8b8
    8ac0:			; <UNDEFINED> instruction: 0x4607b5f8
    8ac4:	svccs	0x00014d10
    8ac8:	ldrbtmi	r4, [sp], #-2576	; 0xfffff5f0
    8acc:	stmiapl	ip!, {r4, r8, r9, fp, lr}
    8ad0:	ldm	r4, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    8ad4:	ldmdavs	r6!, {r0, r1, r2, r3}
    8ad8:	andeq	lr, pc, r6, lsl #17
    8adc:	blmi	37cb00 <cos@plt+0x37ad20>
    8ae0:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    8ae4:	stmdagt	pc, {r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
    8ae8:	andeq	lr, pc, r4, lsl #17
    8aec:	blmi	2b82d4 <cos@plt+0x2b64f4>
    8af0:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    8af4:	mvnsle	r2, r0, lsl #16
    8af8:	mrc2	7, 1, pc, cr8, cr15, {7}
    8afc:	stmdagt	pc, {r3, r5, sp, lr}	; <UNPREDICTABLE>
    8b00:	andeq	lr, pc, r4, lsl #17
    8b04:	svclt	0x0000bdf8
    8b08:	muleq	r1, sl, r2
    8b0c:	muleq	r0, r4, r1
    8b10:	andeq	r0, r0, r0, ror r1
    8b14:	strdeq	r0, [r0], -r4
    8b18:	andeq	r0, r0, r8, ror r1
    8b1c:	mvnsmi	lr, #737280	; 0xb4000
    8b20:	ldrmi	r4, [r7], -r6, lsl #12
    8b24:	eorcs	r4, r2, sp, lsl #12
    8b28:			; <UNDEFINED> instruction: 0xf7f94631
    8b2c:	movtlt	lr, #63742	; 0xf8fe
    8b30:	ldrdls	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8b34:			; <UNDEFINED> instruction: 0xf8df442f
    8b38:	svccc	0x0001806c
    8b3c:	cfstrscc	mvf4, [r1, #-996]	; 0xfffffc1c
    8b40:	strd	r4, [r3], -r8
    8b44:	svc	0x00f4f7f8
    8b48:			; <UNDEFINED> instruction: 0xd01b42bd
    8b4c:	svcmi	0x0001f815
    8b50:	andsle	r2, sp, r2, lsr #24
    8b54:			; <UNDEFINED> instruction: 0xf1a42c5c
    8b58:	ldrtmi	r0, [r3], -r0, lsr #24
    8b5c:	andeq	pc, r2, #79	; 0x4f
    8b60:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    8b64:	rscle	r4, sp, r0, asr #12
    8b68:	svceq	0x005ef1bc
    8b6c:	strbmi	r4, [sl], -r3, lsr #12
    8b70:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    8b74:	ldmdale	r0, {r4, r5, r9, sl, lr}
    8b78:			; <UNDEFINED> instruction: 0x46204631
    8b7c:	ldm	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b80:	strhle	r4, [r3, #45]!	; 0x2d
    8b84:	eorcs	r4, r2, r1, lsr r6
    8b88:	mvnsmi	lr, #12386304	; 0xbd0000
    8b8c:	stmialt	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b90:	ldrtmi	r4, [r1], -r0, lsr #12
    8b94:	stmia	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b98:			; <UNDEFINED> instruction: 0xf7f9e7d6
    8b9c:	ldrb	lr, [r3, r0, lsl #17]
    8ba0:	andeq	ip, r0, r0, lsl r8
    8ba4:	andeq	ip, r0, r8, lsl #16
    8ba8:			; <UNDEFINED> instruction: 0xc648f8df
    8bac:	push	{r0, r1, r6, r9, fp, ip}
    8bb0:	ldrbtmi	r4, [ip], #496	; 0x1f0
    8bb4:			; <UNDEFINED> instruction: 0x7640f8df
    8bb8:			; <UNDEFINED> instruction: 0xf8df4615
    8bbc:	addlt	r2, r6, r0, asr #12
    8bc0:	addsne	r4, fp, r4, lsl #12
    8bc4:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
    8bc8:			; <UNDEFINED> instruction: 0x460e447a
    8bcc:	tstcs	r1, r8, lsr #12
    8bd0:	smladxls	r5, pc, r8, r6	; <UNPREDICTABLE>
    8bd4:	streq	pc, [r0, -pc, asr #32]
    8bd8:	stmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8bdc:			; <UNDEFINED> instruction: 0x0620f8df
    8be0:	andcs	r4, r2, #45088768	; 0x2b00000
    8be4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8be8:	svc	0x00a2f7f8
    8bec:			; <UNDEFINED> instruction: 0xf8df6822
    8bf0:	stcne	6, cr12, [r1, #-80]!	; 0xffffffb0
    8bf4:	ldrbtmi	r1, [ip], #3731	; 0xe93
    8bf8:	ldmdale	r4, {r1, r4, r6, r8, r9, fp, sp}^
    8bfc:			; <UNDEFINED> instruction: 0xf013e8df
    8c00:	adcseq	r0, r3, r6, lsr #3
    8c04:	subseq	r0, r3, r3, asr r0
    8c08:	rsbeq	r0, r5, #83	; 0x53
    8c0c:	subeq	r0, r2, #1879048197	; 0x70000005
    8c10:	eoreq	r0, fp, #56, 4	; 0x80000003
    8c14:	mvnseq	r0, r1, lsl #4
    8c18:	mvneq	r0, sp, ror #3
    8c1c:	ldrdeq	r0, [r6, #19]
    8c20:	tsteq	r1, ip, lsl r1
    8c24:	subseq	r0, r3, r6, lsl #2
    8c28:	subseq	r0, r3, r3, asr r0
    8c2c:	subseq	r0, r3, r3, asr r0
    8c30:	subseq	r0, r3, r3, asr r0
    8c34:	subseq	r0, r3, r3, asr r0
    8c38:	subseq	r0, r3, r3, asr r0
    8c3c:	rscseq	r0, r8, r3, asr r0
    8c40:	subseq	r0, r3, sp, ror #1
    8c44:	subseq	r0, r3, r3, asr r0
    8c48:	subseq	r0, r3, r3, asr r0
    8c4c:	subseq	r0, r3, r3, asr r0
    8c50:	subseq	r0, r3, r3, asr r0
    8c54:	subseq	r0, r3, r3, asr r0
    8c58:	subseq	r0, r3, r3, asr r0
    8c5c:	subseq	r0, r3, r3, asr r0
    8c60:	subseq	r0, r3, r3, asr r0
    8c64:	ldrsbteq	r0, [lr], r3
    8c68:	subseq	r0, r3, r3, asr r0
    8c6c:	subseq	r0, r3, r3, asr r0
    8c70:	subseq	r0, r3, r3, asr r0
    8c74:	subseq	r0, r3, r3, asr r0
    8c78:			; <UNDEFINED> instruction: 0x0162009d
    8c7c:	teqeq	sl, lr, asr #2
    8c80:	subseq	r0, r3, r6, ror r1
    8c84:	subseq	r0, r3, r3, asr r0
    8c88:	subseq	r0, r3, r3, asr r0
    8c8c:	rsbeq	r0, r9, r3, asr r0
    8c90:	subseq	r0, r3, r9, rrx
    8c94:	subseq	r0, r3, r3, asr r0
    8c98:	subseq	r0, r3, r3, asr r0
    8c9c:	orreq	r0, fp, r7, lsr #2
    8ca0:	subseq	r0, r3, r3, asr r0
    8ca4:			; <UNDEFINED> instruction: 0x460f0198
    8ca8:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    8cac:	ldrbtmi	r2, [r9], #-774	; 0xfffffcfa
    8cb0:			; <UNDEFINED> instruction: 0xf811e004
    8cb4:	blcs	1588dc <cos@plt+0x156afc>
    8cb8:	rsbhi	pc, r7, #0
    8cbc:			; <UNDEFINED> instruction: 0xd1f8429a
    8cc0:			; <UNDEFINED> instruction: 0xf8df684b
    8cc4:	strtmi	r2, [r8], -r8, asr #10
    8cc8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8ccc:	svc	0x00e6f7f8
    8cd0:	andcs	lr, r8, r4, lsr #32
    8cd4:	ldrdhi	pc, [r4], -r4
    8cd8:			; <UNDEFINED> instruction: 0xf840f009
    8cdc:	ldrne	pc, [r0, #-2271]!	; 0xfffff721
    8ce0:			; <UNDEFINED> instruction: 0x3600e9d4
    8ce4:	streq	pc, [r8, -r4, lsl #2]
    8ce8:			; <UNDEFINED> instruction: 0xf1a34479
    8cec:	stmdavs	ip, {r1, r3, r6, r8, r9}
    8cf0:			; <UNDEFINED> instruction: 0xf383fab3
    8cf4:	movwls	r0, #14683	; 0x395b
    8cf8:			; <UNDEFINED> instruction: 0xf8c04602
    8cfc:	andvs	r8, r8, r4
    8d00:	andsvs	r4, r4, r0, lsr r6
    8d04:	ldc2	0, cr15, [r4], {6}
    8d08:	strcs	pc, [r8, #-2271]	; 0xfffff721
    8d0c:	tstcs	r1, r3, lsl #22
    8d10:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8d14:	strtmi	r6, [r8], -r0
    8d18:	svc	0x00c0f7f8
    8d1c:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    8d20:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    8d24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d28:	blls	162d98 <cos@plt+0x160fb8>
    8d2c:			; <UNDEFINED> instruction: 0xf040405a
    8d30:			; <UNDEFINED> instruction: 0x46388257
    8d34:	pop	{r1, r2, ip, sp, pc}
    8d38:	stmdavs	r2!, {r4, r5, r6, r7, r8, pc}^
    8d3c:			; <UNDEFINED> instruction: 0xf8df1b8e
    8d40:			; <UNDEFINED> instruction: 0x4628c4dc
    8d44:	strteq	lr, [r6], r2, lsl #22
    8d48:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    8d4c:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    8d50:	ldrbtmi	r4, [fp], #-1276	; 0xfffffb04
    8d54:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8d58:	strgt	lr, [r0], -sp, asr #19
    8d5c:	streq	pc, [r8, -r4, lsl #2]
    8d60:	svc	0x009cf7f8
    8d64:			; <UNDEFINED> instruction: 0xf8dfe7da
    8d68:	strtmi	r2, [r8], -r0, asr #9
    8d6c:	smlatbcs	r1, r3, r8, r6
    8d70:			; <UNDEFINED> instruction: 0xf104447a
    8d74:			; <UNDEFINED> instruction: 0xf7f8070c
    8d78:	bfi	lr, r2, (invalid: 31:15)
    8d7c:	strtcc	pc, [ip], #2271	; 0x8df
    8d80:	streq	pc, [r8, -r4, lsl #2]
    8d84:			; <UNDEFINED> instruction: 0xf85c6862
    8d88:	addsmi	r3, sl, #3
    8d8c:	andhi	pc, r0, #0
    8d90:	ldrcc	pc, [ip], #2271	; 0x8df
    8d94:			; <UNDEFINED> instruction: 0xf8df447b
    8d98:			; <UNDEFINED> instruction: 0x4628249c
    8d9c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8da0:	svc	0x007cf7f8
    8da4:			; <UNDEFINED> instruction: 0xf8dfe7ba
    8da8:			; <UNDEFINED> instruction: 0xf1043490
    8dac:	stmdavs	r0!, {r3, r8, r9, sl}^
    8db0:	andcs	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8db4:	stmdblt	fp!, {r0, r1, r4, fp, sp, lr}
    8db8:			; <UNDEFINED> instruction: 0xf852e1d5
    8dbc:	blcs	189f4 <cos@plt+0x16c14>
    8dc0:	bicshi	pc, r1, r0
    8dc4:	addmi	r6, r8, #5308416	; 0x510000
    8dc8:			; <UNDEFINED> instruction: 0xf8dfd1f7
    8dcc:			; <UNDEFINED> instruction: 0x46282470
    8dd0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8dd4:	svc	0x0062f7f8
    8dd8:			; <UNDEFINED> instruction: 0xf8dfe7a0
    8ddc:	strtmi	r2, [r8], -r4, ror #8
    8de0:	tstcs	r1, r3, ror #16
    8de4:			; <UNDEFINED> instruction: 0xf104447a
    8de8:			; <UNDEFINED> instruction: 0xf7f80708
    8dec:			; <UNDEFINED> instruction: 0xe795ef58
    8df0:	stmdavs	r3!, {r1, r2, r3, r7, r8, r9, fp, ip}^
    8df4:	strbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8df8:	bl	da6a0 <cos@plt+0xd88c0>
    8dfc:	smlatbcs	r1, r6, r3, r0
    8e00:			; <UNDEFINED> instruction: 0xf104447a
    8e04:			; <UNDEFINED> instruction: 0xf7f80708
    8e08:	str	lr, [r7, sl, asr #30]
    8e0c:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8e10:	stmdavs	r3!, {r3, r5, r9, sl, lr}^
    8e14:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8e18:	streq	pc, [r8, -r4, lsl #2]
    8e1c:	svc	0x003ef7f8
    8e20:			; <UNDEFINED> instruction: 0xf8dfe77c
    8e24:	strtmi	r2, [r8], -r8, lsr #8
    8e28:	tstcs	r1, r3, ror #16
    8e2c:			; <UNDEFINED> instruction: 0xf104447a
    8e30:			; <UNDEFINED> instruction: 0xf7f80708
    8e34:			; <UNDEFINED> instruction: 0xe771ef34
    8e38:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    8e3c:	stmdavs	r3!, {r3, r5, r9, sl, lr}^
    8e40:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8e44:	streq	pc, [r8, -r4, lsl #2]
    8e48:	svc	0x0028f7f8
    8e4c:	blne	fe3c2bec <cos@plt+0xfe3c0e0c>
    8e50:			; <UNDEFINED> instruction: 0x2703e9d4
    8e54:	strtmi	r6, [r8], -r3, lsr #17
    8e58:	strhcs	r1, [r1, -r6]
    8e5c:	andls	r4, r0, #838860800	; 0x32000000
    8e60:	ldrtmi	r4, [r7], #-2812	; 0xfffff504
    8e64:	smladxls	r1, r3, r4, r4
    8e68:			; <UNDEFINED> instruction: 0xf104447a
    8e6c:			; <UNDEFINED> instruction: 0xf7f80714
    8e70:	smmla	r3, r6, pc, lr	; <UNPREDICTABLE>
    8e74:	blne	fe3a3004 <cos@plt+0xfe3a1224>
    8e78:	bicsgt	pc, ip, #14614528	; 0xdf0000
    8e7c:	bl	9a724 <cos@plt+0x98944>
    8e80:	blmi	ffd8a920 <cos@plt+0xffd88b40>
    8e84:	ldrbtmi	r4, [ip], #2806	; 0xaf6
    8e88:	tstcs	r1, fp, ror r4
    8e8c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8e90:			; <UNDEFINED> instruction: 0xf104c600
    8e94:			; <UNDEFINED> instruction: 0xf7f80708
    8e98:	ldr	lr, [pc, -r2, lsl #30]!
    8e9c:	blne	fe3a302c <cos@plt+0xfe3a124c>
    8ea0:	bicgt	pc, r0, #14614528	; 0xdf0000
    8ea4:	bl	9a74c <cos@plt+0x9896c>
    8ea8:	blmi	ffbca948 <cos@plt+0xffbc8b68>
    8eac:	ldrbtmi	r4, [ip], #2799	; 0xaef
    8eb0:	tstcs	r1, fp, ror r4
    8eb4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8eb8:			; <UNDEFINED> instruction: 0xf104c600
    8ebc:			; <UNDEFINED> instruction: 0xf7f80708
    8ec0:	str	lr, [fp, -lr, ror #29]!
    8ec4:	blne	fe3a3054 <cos@plt+0xfe3a1274>
    8ec8:			; <UNDEFINED> instruction: 0xc3a4f8df
    8ecc:	bl	9a774 <cos@plt+0x98994>
    8ed0:	blmi	ffa0a970 <cos@plt+0xffa08b90>
    8ed4:	ldrbtmi	r4, [ip], #2792	; 0xae8
    8ed8:	tstcs	r1, fp, ror r4
    8edc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8ee0:			; <UNDEFINED> instruction: 0xf104c600
    8ee4:			; <UNDEFINED> instruction: 0xf7f80708
    8ee8:			; <UNDEFINED> instruction: 0xe717eeda
    8eec:	blne	fe39ba80 <cos@plt+0xfe399ca0>
    8ef0:	strtmi	r6, [r8], -r7, ror #16
    8ef4:	blmi	ff89a0e4 <cos@plt+0xff898304>
    8ef8:	streq	lr, [r6, r7, lsl #22]!
    8efc:	ldrmi	r2, [r5], -r1, lsl #2
    8f00:	strcc	r4, [r1, #-2784]	; 0xfffff520
    8f04:	ldrbtmi	r9, [fp], #-1793	; 0xfffff8ff
    8f08:	strls	r4, [r0, #-1146]	; 0xfffffb86
    8f0c:	streq	pc, [r8, -r4, lsl #2]
    8f10:	mcr	7, 6, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    8f14:	stmdavs	r3!, {r1, r8, r9, sl, sp, lr, pc}^
    8f18:	stmiavs	r5!, {r3, r5, r9, sl, lr}
    8f1c:	bmi	ff691328 <cos@plt+0xff68f548>
    8f20:	streq	pc, [ip, -r4, lsl #2]
    8f24:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    8f28:			; <UNDEFINED> instruction: 0xf7f89500
    8f2c:			; <UNDEFINED> instruction: 0xe6f5eeb8
    8f30:	strtmi	r6, [r8], -r3, ror #16
    8f34:			; <UNDEFINED> instruction: 0xf1044ad5
    8f38:	bl	4ab60 <cos@plt+0x48d80>
    8f3c:	ldrbtmi	r0, [sl], #-899	; 0xfffffc7d
    8f40:			; <UNDEFINED> instruction: 0x21011b9b
    8f44:			; <UNDEFINED> instruction: 0xf7f8109b
    8f48:	strbt	lr, [r7], sl, lsr #29
    8f4c:			; <UNDEFINED> instruction: 0xf1046860
    8f50:	blmi	ff3cab78 <cos@plt+0xff3c8d98>
    8f54:			; <UNDEFINED> instruction: 0xf85c9004
    8f58:			; <UNDEFINED> instruction: 0xf5033003
    8f5c:	ldrmi	r4, [r3], -r0, lsl #5
    8f60:			; <UNDEFINED> instruction: 0xf1024298
    8f64:	svclt	0x00340240
    8f68:	movwcs	r2, #4864	; 0x1300
    8f6c:	svclt	0x00884290
    8f70:	blcs	11b78 <cos@plt+0xfd98>
    8f74:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    8f78:			; <UNDEFINED> instruction: 0xf934f005
    8f7c:	smlabtcs	r1, r5, sl, r4
    8f80:			; <UNDEFINED> instruction: 0x4603447a
    8f84:			; <UNDEFINED> instruction: 0xf7f84628
    8f88:	strb	lr, [r7], sl, lsl #29
    8f8c:			; <UNDEFINED> instruction: 0xf1042004
    8f90:			; <UNDEFINED> instruction: 0xf7fc0708
    8f94:	bmi	ff048da0 <cos@plt+0xff046fc0>
    8f98:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8f9c:	strtmi	r4, [r8], -r3, lsl #12
    8fa0:	mrc	7, 3, APSR_nzcv, cr12, cr8, {7}
    8fa4:			; <UNDEFINED> instruction: 0x2004e6ba
    8fa8:	streq	pc, [r8, -r4, lsl #2]
    8fac:			; <UNDEFINED> instruction: 0xff74f7fc
    8fb0:			; <UNDEFINED> instruction: 0x21014aba
    8fb4:			; <UNDEFINED> instruction: 0x4603447a
    8fb8:			; <UNDEFINED> instruction: 0xf7f84628
    8fbc:			; <UNDEFINED> instruction: 0xe6adee70
    8fc0:			; <UNDEFINED> instruction: 0xf1042004
    8fc4:			; <UNDEFINED> instruction: 0xf7fc0708
    8fc8:	bmi	fed88d6c <cos@plt+0xfed86f8c>
    8fcc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8fd0:	strtmi	r4, [r8], -r3, lsl #12
    8fd4:	mcr	7, 3, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    8fd8:	bmi	fecc2a60 <cos@plt+0xfecc0c80>
    8fdc:	stmdavs	r3!, {r3, r5, r9, sl, lr}^
    8fe0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8fe4:	streq	pc, [r8, -r4, lsl #2]
    8fe8:	mrc	7, 2, APSR_nzcv, cr8, cr8, {7}
    8fec:	bmi	febc2a4c <cos@plt+0xfebc0c6c>
    8ff0:	stmdavs	r3!, {r3, r5, r9, sl, lr}^
    8ff4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8ff8:	streq	pc, [r8, -r4, lsl #2]
    8ffc:	mcr	7, 2, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    9000:	stmdavs	r3!, {r2, r3, r7, r9, sl, sp, lr, pc}^
    9004:	streq	pc, [r8, -r4, lsl #2]
    9008:	movwls	r4, #19105	; 0x4aa1
    900c:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    9010:			; <UNDEFINED> instruction: 0xf0004293
    9014:	stmibmi	r5!, {r0, r1, r2, r3, r6, r7, pc}
    9018:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
    901c:			; <UNDEFINED> instruction: 0xf000428b
    9020:			; <UNDEFINED> instruction: 0xf50280d7
    9024:	strmi	r4, [sl], -r0, lsl #3
    9028:	addmi	r3, fp, #64, 2
    902c:			; <UNDEFINED> instruction: 0x2101bf94
    9030:	addsmi	r2, r3, #0, 2
    9034:			; <UNDEFINED> instruction: 0x2100bf98
    9038:			; <UNDEFINED> instruction: 0xf0402900
    903c:	stmdbge	r4, {r0, r1, r6, r7, pc}
    9040:			; <UNDEFINED> instruction: 0xf7fc2001
    9044:	strmi	pc, [r3], -r9, lsr #30
    9048:			; <UNDEFINED> instruction: 0x46284a99
    904c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    9050:	mcr	7, 1, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    9054:	andcs	lr, r1, r2, ror #12
    9058:	streq	pc, [r8, -r4, lsl #2]
    905c:			; <UNDEFINED> instruction: 0xff1cf7fc
    9060:			; <UNDEFINED> instruction: 0x21014a94
    9064:			; <UNDEFINED> instruction: 0x4603447a
    9068:			; <UNDEFINED> instruction: 0xf7f84628
    906c:			; <UNDEFINED> instruction: 0xe655ee18
    9070:			; <UNDEFINED> instruction: 0x46284a91
    9074:	tstcs	r1, r3, ror #16
    9078:			; <UNDEFINED> instruction: 0xf104447a
    907c:			; <UNDEFINED> instruction: 0xf7f80708
    9080:	strb	lr, [fp], -lr, lsl #28
    9084:	strtmi	r6, [fp], -r6, ror #16
    9088:	andcs	r4, r6, #140, 16	; 0x8c0000
    908c:			; <UNDEFINED> instruction: 0xf1042101
    9090:	ldrbtmi	r0, [r8], #-1800	; 0xfffff8f8
    9094:	stcl	7, cr15, [ip, #-992]	; 0xfffffc20
    9098:			; <UNDEFINED> instruction: 0xf8514631
    909c:	strtmi	r2, [r8], -r8, lsl #22
    90a0:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    90a4:	andcs	r4, sl, r9, lsr #12
    90a8:	mrc	7, 1, APSR_nzcv, cr14, cr8, {7}
    90ac:	stmdavs	r3!, {r1, r2, r4, r5, r9, sl, sp, lr, pc}^
    90b0:	streq	pc, [r8, -r4, lsl #2]
    90b4:	bmi	fe09a95c <cos@plt+0xfe098b7c>
    90b8:	ldmib	r3, {r0, r8, sp}^
    90bc:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
    90c0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    90c4:	stcl	7, cr15, [sl, #992]!	; 0x3e0
    90c8:	stmdavs	r2!, {r3, r5, r9, sl, sp, lr, pc}^
    90cc:	streq	pc, [r8, -r4, lsl #2]
    90d0:			; <UNDEFINED> instruction: 0x3000f9b2
    90d4:	blcc	16d8ec <cos@plt+0x16bb0c>
    90d8:	vqdmulh.s<illegal width 8>	d2, d0, d4
    90dc:	ldm	pc, {r0, r1, r7, pc}^	; <UNPREDICTABLE>
    90e0:	msrcs	CPSR_fc, r3
    90e4:	andeq	r0, r3, r9, lsl lr
    90e8:			; <UNDEFINED> instruction: 0xf0064610
    90ec:	bmi	1d880e0 <cos@plt+0x1d86300>
    90f0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    90f4:	strtmi	r4, [r8], -r3, lsl #12
    90f8:	ldcl	7, cr15, [r0, #992]	; 0x3e0
    90fc:	ldrmi	lr, [r0], -lr, lsl #12
    9100:	blx	ffc45122 <cos@plt+0xffc43342>
    9104:	tstcs	r1, r0, ror sl
    9108:			; <UNDEFINED> instruction: 0x4603447a
    910c:			; <UNDEFINED> instruction: 0xf7f84628
    9110:	str	lr, [r3], -r6, asr #27
    9114:	strtmi	r4, [fp], -sp, ror #16
    9118:	tstcs	r1, r1, lsl r2
    911c:			; <UNDEFINED> instruction: 0xf7f84478
    9120:	ldrb	lr, [fp, #3336]!	; 0xd08
    9124:	strtmi	r4, [fp], -sl, ror #16
    9128:	tstcs	r1, r2, lsl r2
    912c:			; <UNDEFINED> instruction: 0xf7f84478
    9130:	ldrb	lr, [r3, #3328]!	; 0xd00
    9134:	ldmdavs	r4, {r3, sp}^
    9138:	cdp2	0, 1, cr15, cr0, cr8, {0}
    913c:	blls	11bad8 <cos@plt+0x119cf8>
    9140:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}^
    9144:	movwls	r6, #14353	; 0x3811
    9148:	andsvs	r6, r0, r4, asr #32
    914c:	ldrmi	r6, [r8], -r1
    9150:	blx	1bc5170 <cos@plt+0x1bc3390>
    9154:	blls	dbadc <cos@plt+0xd9cfc>
    9158:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    915c:	strtmi	r9, [r8], -r0
    9160:	ldc	7, cr15, [ip, #992]	; 0x3e0
    9164:	bmi	17828d4 <cos@plt+0x1780af4>
    9168:			; <UNDEFINED> instruction: 0xf85c495d
    916c:	ldrbtmi	r2, [r9], #-2
    9170:	movwcc	lr, #4099	; 0x1003
    9174:	eorscs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    9178:	addsmi	fp, r0, #-2147483622	; 0x8000001a
    917c:	bmi	167d968 <cos@plt+0x167bb88>
    9180:	bl	9a370 <cos@plt+0x98590>
    9184:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    9188:	blmi	1602a0c <cos@plt+0x1600c2c>
    918c:	ldr	r4, [r8, #1147]	; 0x47b
    9190:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
    9194:	blmi	15c2998 <cos@plt+0x15c0bb8>
    9198:			; <UNDEFINED> instruction: 0xe616447b
    919c:	andcs	sl, r5, r4, lsl #18
    91a0:	mrc2	7, 3, pc, cr10, cr12, {7}
    91a4:	tstcs	r1, r3, asr sl
    91a8:			; <UNDEFINED> instruction: 0x4603447a
    91ac:			; <UNDEFINED> instruction: 0xf7f84628
    91b0:	ldr	lr, [r3, #3446]!	; 0xd76
    91b4:			; <UNDEFINED> instruction: 0x462b4850
    91b8:	tstcs	r1, r9, lsl #4
    91bc:			; <UNDEFINED> instruction: 0xf7f84478
    91c0:	str	lr, [fp, #3256]!	; 0xcb8
    91c4:	andcs	sl, r5, r4, lsl #18
    91c8:	mcr2	7, 3, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    91cc:	ldr	r4, [fp, -r3, lsl #12]!
    91d0:	strtmi	r4, [fp], -sl, asr #16
    91d4:	tstcs	r1, r1, lsl r2
    91d8:			; <UNDEFINED> instruction: 0xf7f84478
    91dc:	ldr	lr, [sp, #3242]	; 0xcaa
    91e0:	stc	7, cr15, [ip], {248}	; 0xf8
    91e4:	strtmi	r4, [fp], -r6, asr #16
    91e8:	tstcs	r1, ip, lsl #4
    91ec:			; <UNDEFINED> instruction: 0xf7f84478
    91f0:	ldr	lr, [r3, #3232]	; 0xca0
    91f4:			; <UNDEFINED> instruction: 0x0001f1b2
    91f8:	andeq	r0, r0, r0, lsl #3
    91fc:			; <UNDEFINED> instruction: 0x0000c7b4
    9200:	muleq	r0, lr, r7
    9204:	andeq	pc, r1, lr, ror #2
    9208:	muleq	r1, lr, r8
    920c:	andeq	ip, r0, r2, lsr r8
    9210:	andeq	pc, r1, r4, lsl #12
    9214:	strdeq	ip, [r0], -r4
    9218:	andeq	pc, r1, r0, asr #32
    921c:	andeq	ip, r0, ip, asr #15
    9220:			; <UNDEFINED> instruction: 0x0000c7ba
    9224:			; <UNDEFINED> instruction: 0x0000c7ba
    9228:	andeq	ip, r0, r4, asr r7
    922c:	andeq	r0, r0, r4, lsl #5
    9230:	ldrdeq	ip, [r0], -r0
    9234:	andeq	ip, r0, lr, asr r7
    9238:	andeq	r0, r0, ip, lsl r2
    923c:	andeq	ip, r0, sl, lsr #14
    9240:	andeq	ip, r0, r0, ror r7
    9244:	andeq	ip, r0, r4, asr #14
    9248:	andeq	ip, r0, r2, lsl #13
    924c:	andeq	ip, r0, ip, asr #12
    9250:	andeq	ip, r0, r6, asr #12
    9254:	andeq	ip, r0, r4, lsl #14
    9258:	muleq	r0, r6, r6
    925c:	andeq	ip, r0, r0, lsr #13
    9260:	andeq	ip, r0, r4, lsl #13
    9264:	andeq	ip, r0, lr, ror #12
    9268:	andeq	ip, r0, r4, ror r6
    926c:	andeq	ip, r0, ip, asr r6
    9270:	andeq	ip, r0, r6, asr #12
    9274:	andeq	ip, r0, r8, asr #12
    9278:	andeq	ip, r0, r4, lsr r6
    927c:	andeq	ip, r0, r8, lsr #12
    9280:	andeq	ip, r0, r6, lsr #12
    9284:	andeq	ip, r0, r8, lsl #12
    9288:	andeq	ip, r0, sl, lsr r6
    928c:	strdeq	ip, [r0], -r6
    9290:	andeq	r0, r0, r4, asr r1
    9294:	andeq	ip, r0, r4, lsr r5
    9298:	andeq	ip, r0, sl, asr r5
    929c:	andeq	ip, r0, r0, lsr r5
    92a0:	andeq	ip, r0, r6, lsl #10
    92a4:	andeq	ip, r0, sl, ror r4
    92a8:	andeq	ip, r0, sl, asr r4
    92ac:	andeq	r0, r0, r4, lsr r2
    92b0:	strdeq	ip, [r0], -r6
    92b4:			; <UNDEFINED> instruction: 0x0000c3b4
    92b8:	andeq	ip, r0, r8, lsl #9
    92bc:	andeq	ip, r0, sl, ror #6
    92c0:	andeq	ip, r0, r2, lsr r3
    92c4:	ldrdeq	ip, [r0], -lr
    92c8:			; <UNDEFINED> instruction: 0x0000c2b8
    92cc:	muleq	r0, r0, r2
    92d0:	andeq	ip, r0, ip, ror #4
    92d4:	andeq	pc, r1, ip, lsr #3
    92d8:	andeq	ip, r0, lr, lsr #4
    92dc:	andeq	r0, r0, r8, lsl r2
    92e0:	andeq	lr, r1, r6, lsr r8
    92e4:	andeq	lr, r1, r4, lsr #16
    92e8:	andeq	ip, r0, r0, ror #3
    92ec:	andeq	sl, r0, lr, lsr #9
    92f0:			; <UNDEFINED> instruction: 0x0000c1bc
    92f4:	andeq	ip, r0, r0, lsl #6
    92f8:	andeq	ip, r0, r8, ror #4
    92fc:	andeq	ip, r0, r8, asr r2
    9300:	strdeq	ip, [r0], -r4
    9304:			; <UNDEFINED> instruction: 0x460db538
    9308:	blcs	16331c <cos@plt+0x16153c>
    930c:	strmi	sp, [r4], -r7
    9310:	strtmi	r4, [r1], -sl, lsr #12
    9314:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    9318:	blcs	16332c <cos@plt+0x16154c>
    931c:			; <UNDEFINED> instruction: 0x4628d1f8
    9320:	ldrhtmi	lr, [r8], -sp
    9324:	bllt	fe8c730c <cos@plt+0xfe8c552c>
    9328:			; <UNDEFINED> instruction: 0x4604b510
    932c:			; <UNDEFINED> instruction: 0xf0082008
    9330:	blmi	10878c <cos@plt+0x1069ac>
    9334:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9338:	subsvs	r6, r8, r4, asr #32
    933c:	ldclt	0, cr6, [r0, #-8]
    9340:			; <UNDEFINED> instruction: 0x0001efb8
    9344:	blmi	3f6b2c <cos@plt+0x3f4d4c>
    9348:	ldrbtmi	r4, [fp], #-2575	; 0xfffff5f1
    934c:	ldmdavs	ip, {r1, r3, r4, r5, r6, sl, lr}^
    9350:	blmi	3b5a48 <cos@plt+0x3b3c68>
    9354:	ldmpl	r6, {r1, r2, r3, r8, r9, sl, fp, lr}^
    9358:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    935c:	ldrtmi	r4, [sl], -r5, lsr #12
    9360:	ldmdavs	r0!, {r0, r8, sp}
    9364:	stmdavs	r4!, {r0, r1, r3, r4, fp, sp, lr}
    9368:	ldc	7, cr15, [r8], {248}	; 0xf8
    936c:	ldmdavs	r1!, {r0, r1, r3, r5, r6, fp, sp, lr}
    9370:			; <UNDEFINED> instruction: 0xf7ff6858
    9374:	strtmi	pc, [r8], -r7, asr #31
    9378:			; <UNDEFINED> instruction: 0xf0082108
    937c:	stccs	13, cr15, [r0], {57}	; 0x39
    9380:	ldfltp	f5, [r8, #940]!	; 0x3ac
    9384:	andeq	lr, r1, r2, lsr #31
    9388:	andeq	lr, r1, r8, lsl sl
    938c:	andeq	r0, r0, r8, lsr #4
    9390:	andeq	ip, r0, r0, lsr r2
    9394:	blmi	3f6b7c <cos@plt+0x3f4d9c>
    9398:	ldrbtmi	r4, [fp], #-2575	; 0xfffff5f1
    939c:	ldmdavs	ip, {r1, r3, r4, r5, r6, sl, lr}
    93a0:	blmi	3b5a78 <cos@plt+0x3b3c98>
    93a4:	ldmpl	r6, {r1, r2, r3, r8, r9, sl, fp, lr}^
    93a8:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    93ac:	ldrtmi	r4, [sl], -r5, lsr #12
    93b0:	ldmdavs	r0!, {r0, r8, sp}
    93b4:			; <UNDEFINED> instruction: 0xf7f86824
    93b8:	stmdavs	fp!, {r1, r4, r5, r6, sl, fp, sp, lr, pc}^
    93bc:	ldmvs	r8, {r0, r4, r5, fp, sp, lr}
    93c0:	blx	feb453ea <cos@plt+0xfeb4360a>
    93c4:	tstcs	r8, r8, lsr #12
    93c8:	ldc2	0, cr15, [r2, #-32]	; 0xffffffe0
    93cc:	mvnle	r2, r0, lsl #24
    93d0:	svclt	0x0000bdf8
    93d4:	andeq	lr, r1, r2, asr pc
    93d8:	andeq	lr, r1, r8, asr #19
    93dc:	andeq	r0, r0, r8, lsr #4
    93e0:	strdeq	ip, [r0], -r0
    93e4:	addlt	fp, r3, r0, lsr r5
    93e8:	blmi	41c42c <cos@plt+0x41a64c>
    93ec:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    93f0:	ldrhtcc	pc, [r0], -r5	; <UNPREDICTABLE>
    93f4:	andle	r2, r3, r2, lsl #22
    93f8:	eorseq	pc, r0, r5, lsl #2
    93fc:			; <UNDEFINED> instruction: 0xf910f001
    9400:	tstcs	r1, fp, lsl #20
    9404:	stmdami	fp, {r0, r1, r3, r5, r6, r8, r9, fp, sp, lr}
    9408:	movwcc	r5, #34981	; 0x88a5
    940c:	stmdapl	r0!, {r1, r3, r9, fp, lr}
    9410:	stmdavs	r0, {r0, r2, r3, r5, fp, sp, lr}
    9414:	stmiapl	r4!, {r0, r8, sl, ip, pc}
    9418:	stmdavs	r4!, {r3, r9, fp, lr}
    941c:	strls	r4, [r0], #-1146	; 0xfffffb86
    9420:	ldc	7, cr15, [ip], #-992	; 0xfffffc20
    9424:	ldclt	0, cr11, [r0, #-12]!
    9428:	andeq	lr, r1, r8, ror r9
    942c:	andeq	r0, r0, r8, lsl #3
    9430:			; <UNDEFINED> instruction: 0x000001b0
    9434:			; <UNDEFINED> instruction: 0x000001b4
    9438:	andeq	r0, r0, r8, lsr #3
    943c:	andeq	ip, r0, r0, lsl #7
    9440:	stmdbmi	r2!, {r1, r2, r3, sl, ip, sp, pc}
    9444:	ldrbtmi	r4, [r9], #-2594	; 0xfffff5de
    9448:	ldrblt	r4, [r0, #2850]!	; 0xb22
    944c:	stmpl	sl, {r2, r7, ip, sp, pc}
    9450:	cfstrsmi	mvf4, [r1, #-492]!	; 0xfffffe14
    9454:	ldmdavs	r2, {r0, r3, sl, fp, sp, pc}
    9458:			; <UNDEFINED> instruction: 0xf04f9203
    945c:	bmi	7c9c64 <cos@plt+0x7c7e84>
    9460:	blvc	1475b8 <cos@plt+0x1457d8>
    9464:	ldmdbpl	sp, {r0, r8, sp}^
    9468:	strls	r4, [r1, #-1542]	; 0xfffff9fa
    946c:	blls	5f6e8 <cos@plt+0x5d908>
    9470:	stmdavs	r8!, {r0, r1, r3, r4, r9, fp, lr}
    9474:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    9478:	ldc	7, cr15, [r0], {248}	; 0xf8
    947c:	ldrtmi	r6, [sl], -r8, lsr #16
    9480:	tstcs	r1, r3, lsr #12
    9484:			; <UNDEFINED> instruction: 0xf7f89402
    9488:	vmovcs.32	d16[0], lr
    948c:	ldrtmi	sp, [r0], -sl, lsl #26
    9490:			; <UNDEFINED> instruction: 0xf7f8682c
    9494:	bmi	504294 <cos@plt+0x5024b4>
    9498:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    949c:	strtmi	r4, [r0], -r3, lsl #12
    94a0:	bl	fff47488 <cos@plt+0xfff456a8>
    94a4:	andcs	r6, sl, r9, lsr #16
    94a8:	ldc	7, cr15, [lr], #-992	; 0xfffffc20
    94ac:	blmi	21bcec <cos@plt+0x219f0c>
    94b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    94b4:	blls	e3524 <cos@plt+0xe1744>
    94b8:	qaddle	r4, sl, r4
    94bc:	pop	{r2, ip, sp, pc}
    94c0:	strdlt	r4, [r3], -r0
    94c4:			; <UNDEFINED> instruction: 0xf7f84770
    94c8:	svclt	0x0000eb1a
    94cc:	andeq	lr, r1, lr, lsl r9
    94d0:	andeq	r0, r0, r0, lsl #3
    94d4:	andeq	lr, r1, r4, lsl r9
    94d8:	andeq	r0, r0, ip, ror #2
    94dc:			; <UNDEFINED> instruction: 0x000001b4
    94e0:	andeq	ip, r0, r6, asr #6
    94e4:	andeq	ip, r0, sl, lsr #6
    94e8:			; <UNDEFINED> instruction: 0x0001e8b4
    94ec:	bmi	a36530 <cos@plt+0xa34750>
    94f0:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    94f4:	strdlt	fp, [r7], r0
    94f8:	stcmi	8, cr5, [r7], #-844	; 0xfffffcb4
    94fc:	movwls	r6, #22555	; 0x581b
    9500:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9504:	ldrbtmi	r4, [ip], #-2853	; 0xfffff4db
    9508:	stmiapl	r3!, {r2, r3, r9, sl, fp, ip, pc}^
    950c:	svccs	0x0000681f
    9510:			; <UNDEFINED> instruction: 0xf8dfd032
    9514:	ldrbtmi	ip, [ip], #140	; 0x8c
    9518:	tstcs	r1, r2, lsr #20
    951c:	stmdami	r3!, {r1, r5, r8, r9, fp, lr}
    9520:	stmiapl	r2!, {r0, r2, r5, r7, fp, ip, lr}^
    9524:	ldmdavs	r2, {r5, fp, ip, lr}
    9528:	stmdavs	r8!, {r0, r1, fp, sp, lr}
    952c:	bmi	82dd3c <cos@plt+0x82bf5c>
    9530:			; <UNDEFINED> instruction: 0x7c00e9cd
    9534:			; <UNDEFINED> instruction: 0xf7f8447a
    9538:	blge	384408 <cos@plt+0x382628>
    953c:	tstcs	r1, r2, lsr r6
    9540:	movwls	r6, #18472	; 0x4828
    9544:	bl	dc752c <cos@plt+0xdc574c>
    9548:	andcs	r6, sl, r9, lsr #16
    954c:	bl	ffb47534 <cos@plt+0xffb45754>
    9550:	stmiapl	r2!, {r3, r4, r8, r9, fp, lr}^
    9554:	movwcc	r6, #6163	; 0x1813
    9558:	blcs	1615ac <cos@plt+0x15f7cc>
    955c:	bmi	5bd5a8 <cos@plt+0x5bb7c8>
    9560:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    9564:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9568:	subsmi	r9, sl, r5, lsl #22
    956c:	andlt	sp, r7, sp, lsl #2
    9570:	ldrhtmi	lr, [r0], #141	; 0x8d
    9574:	ldrbmi	fp, [r0, -r4]!
    9578:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    957c:			; <UNDEFINED> instruction: 0x466744fc
    9580:	andcs	lr, r2, sl, asr #15
    9584:	blx	c4757e <cos@plt+0xc4579e>
    9588:			; <UNDEFINED> instruction: 0xf7f8e7e9
    958c:	svclt	0x0000eab8
    9590:	andeq	lr, r1, r2, ror r8
    9594:	andeq	r0, r0, r0, lsl #3
    9598:	andeq	lr, r1, lr, asr r8
    959c:	andeq	r0, r0, ip, ror r1
    95a0:			; <UNDEFINED> instruction: 0x0000c2b6
    95a4:			; <UNDEFINED> instruction: 0x000001b4
    95a8:	muleq	r0, r8, r1
    95ac:	andeq	r0, r0, ip, ror #2
    95b0:	muleq	r0, ip, r2
    95b4:	andeq	r0, r0, r4, ror r2
    95b8:	andeq	lr, r1, r2, lsl #16
    95bc:	muleq	r0, r8, lr
    95c0:	strmi	r4, [r2], -r5, lsl #18
    95c4:	andcs	fp, r0, r8, lsl #10
    95c8:			; <UNDEFINED> instruction: 0xf7ff4479
    95cc:	pop	{r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    95d0:	andcs	r4, r3, r8
    95d4:	bllt	2475cc <cos@plt+0x2457ec>
    95d8:	andeq	ip, r0, ip, lsl r2
    95dc:	strmi	fp, [fp], -r8, lsl #10
    95e0:	strmi	r4, [r2], -r5, lsl #18
    95e4:	ldrbtmi	r2, [r9], #-0
    95e8:			; <UNDEFINED> instruction: 0xff2af7ff
    95ec:			; <UNDEFINED> instruction: 0x4008e8bd
    95f0:			; <UNDEFINED> instruction: 0xf7fc2002
    95f4:	svclt	0x0000baf9
    95f8:	andeq	ip, r0, sl, lsl #4
    95fc:	ldmdbmi	ip, {r0, r1, r2, r3, sl, ip, sp, pc}
    9600:	ldrbtmi	r4, [r9], #-2588	; 0xfffff5e4
    9604:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    9608:	stmpl	sl, {r1, r7, ip, sp, pc}
    960c:	ldmdami	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9610:	ldmdavs	r2, {r1, r2, sl, fp, sp, pc}
    9614:			; <UNDEFINED> instruction: 0xf04f9201
    9618:	bmi	649e20 <cos@plt+0x648040>
    961c:	blvs	147774 <cos@plt+0x145994>
    9620:	ldmdapl	r8, {r0, r8, sp}
    9624:	bmi	5df8a0 <cos@plt+0x5ddac0>
    9628:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
    962c:			; <UNDEFINED> instruction: 0xf7f86828
    9630:			; <UNDEFINED> instruction: 0x4632eb36
    9634:	tstcs	r1, r3, lsr #12
    9638:	strls	r6, [r0], #-2088	; 0xfffff7d8
    963c:	b	feec7624 <cos@plt+0xfeec5844>
    9640:	andcs	r6, sl, r9, lsr #16
    9644:	bl	1fc762c <cos@plt+0x1fc584c>
    9648:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    964c:			; <UNDEFINED> instruction: 0xf7fc2002
    9650:	bmi	388184 <cos@plt+0x3863a4>
    9654:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9658:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    965c:	subsmi	r9, sl, r1, lsl #22
    9660:	andlt	sp, r2, r4, lsl #2
    9664:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9668:	ldrbmi	fp, [r0, -r4]!
    966c:	b	11c7654 <cos@plt+0x11c5874>
    9670:	andeq	lr, r1, r2, ror #14
    9674:	andeq	r0, r0, r0, lsl #3
    9678:	andeq	lr, r1, r8, asr r7
    967c:	andeq	r0, r0, ip, ror #2
    9680:			; <UNDEFINED> instruction: 0x000001b4
    9684:	andeq	ip, r0, sl, ror #3
    9688:	andeq	lr, r1, lr, lsl #14
    968c:	strmi	fp, [fp], -r8, lsl #10
    9690:	strmi	r4, [r2], -r6, lsl #18
    9694:	ldrbtmi	r2, [r9], #-0
    9698:	mrc2	7, 6, pc, cr2, cr15, {7}
    969c:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    96a0:			; <UNDEFINED> instruction: 0x4008e8bd
    96a4:			; <UNDEFINED> instruction: 0xf7fc2002
    96a8:	svclt	0x0000ba9f
    96ac:	andeq	ip, r0, sl, asr r1
    96b0:	tstcs	r1, r5, lsl fp
    96b4:	ldrblt	r4, [r0, #-2069]!	; 0xfffff7eb
    96b8:	cfldrsmi	mvf4, [r5, #-492]	; 0xfffffe14
    96bc:	bmi	5758cc <cos@plt+0x573aec>
    96c0:	ldcmi	8, cr5, [r5], {30}
    96c4:	ldmdbpl	sp, {r1, r3, r4, r7, fp, ip, lr}^
    96c8:	ldmdavs	r6!, {r2, r3, r4, r8, fp, ip, lr}
    96cc:	ldmdavs	r5, {r0, r1, r3, r5, fp, sp, lr}
    96d0:	stmdavs	r0!, {r1, r4, r9, fp, lr}
    96d4:			; <UNDEFINED> instruction: 0x9600447a
    96d8:	b	ff8476c0 <cos@plt+0xff8458e0>
    96dc:	msreq	CPSR_c, #1073741865	; 0x40000029
    96e0:	stmdavs	r0!, {r0, r2, r3, r4, r6, r8, r9, fp, sp}
    96e4:	stmdale	r7, {r0, r1, r3, r5, r9, sl, lr}
    96e8:	tstcs	r1, sp, lsl #20
    96ec:	andlt	r4, r2, sl, ror r4
    96f0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    96f4:	blt	ff4476dc <cos@plt+0xff4458fc>
    96f8:	tstcs	r1, sl, lsl #20
    96fc:	andlt	r4, r2, sl, ror r4
    9700:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9704:	blt	ff2476ec <cos@plt+0xff24590c>
    9708:	andeq	lr, r1, ip, lsr #13
    970c:	muleq	r0, r8, r1
    9710:	andeq	r0, r0, ip, ror #2
    9714:	andeq	r0, r0, r0, ror #4
    9718:			; <UNDEFINED> instruction: 0x000001b4
    971c:	andeq	ip, r0, r8, asr r1
    9720:	andeq	ip, r0, ip, asr #2
    9724:	andeq	ip, r0, r8, asr r1
    9728:			; <UNDEFINED> instruction: 0xf04fb570
    972c:	mcrrmi	3, 15, r3, sp, cr15
    9730:	stmdbmi	sp, {r2, r7, ip, sp, pc}^
    9734:	bmi	135a92c <cos@plt+0x1358b4c>
    9738:	ldrbtmi	r5, [sl], #-2150	; 0xfffff79a
    973c:	and	r6, r3, r0, lsr r8
    9740:	svccc	0x0008f932
    9744:	subsle	r2, r8, r0, lsl #22
    9748:	mvnsle	r4, r3, lsl #5
    974c:	stmdbcs	r0, {r0, r4, r6, fp, sp, lr}
    9750:	blmi	11fd8a4 <cos@plt+0x11fbac4>
    9754:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    9758:	bmi	11b5eac <cos@plt+0x11b40cc>
    975c:	mvnscc	pc, #79	; 0x4f
    9760:	ldrbtmi	r6, [sl], #-2096	; 0xfffff7d0
    9764:			; <UNDEFINED> instruction: 0xf852e002
    9768:	orrlt	r3, fp, r4, lsl #30
    976c:			; <UNDEFINED> instruction: 0xd1fa4298
    9770:	blmi	109c07c <cos@plt+0x109a29c>
    9774:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    9778:	ldmdavs	r8, {r1, r4, fp, sp, lr}
    977c:	rsble	r2, sp, r0, lsl #20
    9780:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    9784:	ldmdbmi	pc!, {r1, r8, ip, pc}	; <UNPREDICTABLE>
    9788:	eorcs	r9, r9, r0
    978c:	ands	r4, lr, r9, ror r4
    9790:	stmiapl	r5!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
    9794:	movtlt	r6, #47147	; 0xb82b
    9798:			; <UNDEFINED> instruction: 0xf04f4a3c
    979c:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    97a0:	andscc	r4, r8, #2046820352	; 0x7a000000
    97a4:			; <UNDEFINED> instruction: 0xf852e002
    97a8:	mvnslt	r3, r4, lsl #30
    97ac:			; <UNDEFINED> instruction: 0xd1fa4298
    97b0:	blmi	c9c07c <cos@plt+0xc9a29c>
    97b4:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    97b8:	ldmdavs	r8, {r1, r4, fp, sp, lr}
    97bc:	suble	r2, r9, r0, lsl #20
    97c0:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    97c4:	ldmdbmi	r3!, {r1, r8, ip, pc}
    97c8:	rsbscs	r9, sp, r0
    97cc:	andls	r4, r1, r9, ror r4
    97d0:			; <UNDEFINED> instruction: 0xf7ff2000
    97d4:	movwcs	pc, #3637	; 0xe35	; <UNPREDICTABLE>
    97d8:	blmi	be188c <cos@plt+0xbdfaac>
    97dc:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    97e0:	andsvs	r3, r3, r1, lsl #6
    97e4:	andsle	r2, pc, r5, lsl #22
    97e8:	ldcllt	0, cr11, [r0, #-16]!
    97ec:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    97f0:	pop	{r2, ip, sp, pc}
    97f4:			; <UNDEFINED> instruction: 0xf7ff4070
    97f8:			; <UNDEFINED> instruction: 0xf003be79
    97fc:			; <UNDEFINED> instruction: 0x4601fbb3
    9800:			; <UNDEFINED> instruction: 0xd1a62800
    9804:	vtst.8	d22, d0, d19
    9808:	addsmi	r1, r3, #805306368	; 0x30000000
    980c:			; <UNDEFINED> instruction: 0xf5b3d012
    9810:	mulsle	fp, r9, pc	; <UNPREDICTABLE>
    9814:	svcvc	0x0081f5b3
    9818:	stmdami	r1!, {r0, r2, r4, ip, lr, pc}
    981c:	andlt	r4, r4, r8, ror r4
    9820:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9824:	mcrlt	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    9828:	andlt	r2, r4, r2
    982c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9830:	ldmiblt	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9834:	blmi	71b8a8 <cos@plt+0x719ac8>
    9838:	stmiapl	r1!, {r3, r4, r5, r6, sl, lr}^
    983c:	pop	{r2, ip, sp, pc}
    9840:			; <UNDEFINED> instruction: 0xf7ff4070
    9844:			; <UNDEFINED> instruction: 0xf7ffbe53
    9848:			; <UNDEFINED> instruction: 0xe7c6ff33
    984c:	blmi	59b8b0 <cos@plt+0x599ad0>
    9850:			; <UNDEFINED> instruction: 0xe7f24478
    9854:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    9858:			; <UNDEFINED> instruction: 0xe7b3461a
    985c:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    9860:	usada8	pc, sl, r6, r4	; <UNPREDICTABLE>
    9864:	andeq	lr, r1, r0, lsr r6
    9868:	andeq	r0, r0, r0, lsl #4
    986c:	muleq	r1, sl, r2
    9870:	andeq	r0, r0, ip, lsl #4
    9874:	andeq	ip, r0, r2, asr #5
    9878:	andeq	r0, r0, ip, ror r1
    987c:	muleq	r0, r8, r1
    9880:	andeq	ip, r0, sl, asr #32
    9884:	andeq	ip, r0, r8, ror #1
    9888:	andeq	r0, r0, r4, asr r2
    988c:	andeq	ip, r0, r4, lsl #5
    9890:	andeq	ip, r0, sl
    9894:	andeq	ip, r0, r8, lsr #1
    9898:	andeq	r0, r0, r4, ror r2
    989c:	andeq	ip, r0, r6, lsr #1
    98a0:	andeq	r9, r0, r4, ror #28
    98a4:	andeq	ip, r0, r8, ror r0
    98a8:	muleq	r0, r0, r2
    98ac:	andeq	ip, r0, r4, lsl #1
    98b0:			; <UNDEFINED> instruction: 0x0000bbbe
    98b4:			; <UNDEFINED> instruction: 0x0000bbb6
    98b8:	stmdacs	ip, {r3, r8, sl, ip, sp, pc}
    98bc:	ldm	pc, {r0, r1, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    98c0:	streq	pc, [sl, -r0]
    98c4:	ldrne	r1, [r3], -sp
    98c8:	blcs	a12d58 <cos@plt+0xa10f78>
    98cc:	andseq	r1, r9, ip, lsl pc
    98d0:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    98d4:	ldmdami	r9, {r3, r8, sl, fp, ip, sp, pc}
    98d8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    98dc:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    98e0:	ldmdami	r8, {r3, r8, sl, fp, ip, sp, pc}
    98e4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    98e8:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    98ec:	ldmdami	r7, {r3, r8, sl, fp, ip, sp, pc}
    98f0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    98f4:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    98f8:	ldmdami	r6, {r3, r8, sl, fp, ip, sp, pc}
    98fc:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    9900:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    9904:	ldmdami	r5, {r3, r8, sl, fp, ip, sp, pc}
    9908:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    990c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    9910:	ldmdami	r4, {r3, r8, sl, fp, ip, sp, pc}
    9914:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    9918:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    991c:	bmi	4f8d44 <cos@plt+0x4f6f64>
    9920:	ldmdbmi	r3, {sp}
    9924:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    9928:	stc2	7, cr15, [sl, #1020]	; 0x3fc
    992c:			; <UNDEFINED> instruction: 0xf7fc2003
    9930:	andcs	pc, r0, fp, asr r9	; <UNPREDICTABLE>
    9934:	svclt	0x0000bd08
    9938:	andeq	ip, r0, sl, lsr #32
    993c:	andeq	ip, r0, ip, lsl r0
    9940:	andeq	sp, r0, r6, lsr #32
    9944:	andeq	fp, r0, r8, ror sl
    9948:	andeq	ip, r0, lr, lsl r0
    994c:	andeq	ip, r0, r0, lsr #32
    9950:	andeq	ip, r0, sl, rrx
    9954:	andeq	ip, r0, ip, asr #32
    9958:	andeq	ip, r0, r6, lsr r0
    995c:	andeq	ip, r0, ip, lsl r0
    9960:	andeq	ip, r0, sl
    9964:	andeq	ip, r0, r8
    9968:	andeq	ip, r0, r6, lsl r0
    996c:	andeq	ip, r0, r8, asr #32
    9970:			; <UNDEFINED> instruction: 0x0000bebe
    9974:			; <UNDEFINED> instruction: 0x4604b510
    9978:			; <UNDEFINED> instruction: 0xf7ff7900
    997c:	stmdavs	r2!, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9980:			; <UNDEFINED> instruction: 0x4010e8bd
    9984:	stmdami	r2, {r0, r9, sl, lr}
    9988:			; <UNDEFINED> instruction: 0xf7ff4478
    998c:	svclt	0x0000bdaf
    9990:	strdeq	fp, [r0], -r0
    9994:	andeq	r0, r0, r0
    9998:	ldrblt	r4, [r8, #2317]!	; 0x90d
    999c:	bmi	35ab88 <cos@plt+0x358da8>
    99a0:	blmi	39c9dc <cos@plt+0x39abfc>
    99a4:	ldrbtmi	r4, [ip], #-3342	; 0xfffff2f2
    99a8:	ldrbtmi	r5, [fp], #-2191	; 0xfffff771
    99ac:	strbteq	pc, [r4], -r4, lsl #2	; <UNPREDICTABLE>
    99b0:	and	r4, r1, sp, ror r4
    99b4:	svccc	0x0004f854
    99b8:			; <UNDEFINED> instruction: 0x462a6838
    99bc:			; <UNDEFINED> instruction: 0xf7f82101
    99c0:	adcsmi	lr, r4, #1802240	; 0x1b8000
    99c4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    99c8:	strdcs	r4, [r0], -r8
    99cc:	stmdblt	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99d0:	andeq	lr, r1, r8, asr #7
    99d4:			; <UNDEFINED> instruction: 0x000001b4
    99d8:	andeq	sp, r1, lr, lsl #27
    99dc:	andeq	ip, r0, r2, lsr #1
    99e0:	andeq	fp, r0, ip, asr #22
    99e4:	svcmi	0x00f0e92d
    99e8:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    99ec:	strmi	r8, [r3], r2, lsl #22
    99f0:			; <UNDEFINED> instruction: 0x460e4a3b
    99f4:			; <UNDEFINED> instruction: 0xf04f4b3b
    99f8:	ldrbtmi	r0, [sl], #-2052	; 0xfffff7fc
    99fc:	addlt	r4, r7, sl, lsr r8
    9a00:	ldrdls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    9a04:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    9a08:			; <UNDEFINED> instruction: 0x46ea44f9
    9a0c:	movwls	r6, #22555	; 0x581b
    9a10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9a14:			; <UNDEFINED> instruction: 0xf96cf7fc
    9a18:	blhi	454fc <cos@plt+0x4371c>
    9a1c:	andscs	r4, r4, r7, lsl #12
    9a20:	andhi	pc, r4, r7, lsl #17
    9a24:			; <UNDEFINED> instruction: 0xf99af008
    9a28:	vldr.16	s8, [pc, #98]	; 9a92 <cos@plt+0x7cb2>
    9a2c:	andcs	r7, r0, #44032	; 0xac00
    9a30:	subvs	r6, r2, r2
    9a34:	sbcvs	r6, r2, r2, lsl #1
    9a38:	andcs	r6, r1, #-2147483648	; 0x80000000
    9a3c:			; <UNDEFINED> instruction: 0xf85960b8
    9a40:	ldrbmi	r4, [r1], -r1
    9a44:	blvc	c5080 <cos@plt+0xc32a0>
    9a48:	andcs	pc, r0, sp, lsr #17
    9a4c:			; <UNDEFINED> instruction: 0xf0036020
    9a50:	blmi	a49574 <cos@plt+0xa47794>
    9a54:	andhi	r2, r2, r2, lsl #4
    9a58:			; <UNDEFINED> instruction: 0xf8594604
    9a5c:	ldmdavs	r8, {r0, r1, ip, sp}
    9a60:			; <UNDEFINED> instruction: 0xf8a4f7fc
    9a64:	rsbvs	r4, r0, sp, asr r5
    9a68:	blhi	c50a4 <cos@plt+0xc32c4>
    9a6c:	bl	1c0324 <cos@plt+0x1be544>
    9a70:	bl	18b08c <cos@plt+0x1892ac>
    9a74:	andcs	r0, r1, #145752064	; 0x8b00000
    9a78:	ldmvs	r8!, {r0, r4, r6, r9, sl, lr}
    9a7c:	cdp2	0, 11, cr15, cr0, cr3, {0}
    9a80:			; <UNDEFINED> instruction: 0xf8554604
    9a84:			; <UNDEFINED> instruction: 0xf8a40b04
    9a88:			; <UNDEFINED> instruction: 0xf7fc8000
    9a8c:	ldc	8, cr15, [sp, #572]	; 0x23c
    9a90:	adcsmi	r7, r5, #2048	; 0x800
    9a94:	blvc	245378 <cos@plt+0x243598>
    9a98:	stc	0, cr6, [sp, #384]	; 0x180
    9a9c:	mvnle	r7, r2, lsl #22
    9aa0:	andcs	r4, r1, #21504	; 0x5400
    9aa4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9aa8:	cfstrs	mvf8, [r3, #104]	; 0x68
    9aac:	bmi	4e86dc <cos@plt+0x4e68fc>
    9ab0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    9ab4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9ab8:	subsmi	r9, sl, r5, lsl #22
    9abc:	andlt	sp, r7, r7, lsl #2
    9ac0:	blhi	c4dbc <cos@plt+0xc2fdc>
    9ac4:	svchi	0x00f0e8bd
    9ac8:	blvc	1245590 <cos@plt+0x12437b0>
    9acc:			; <UNDEFINED> instruction: 0xf7f8e7e8
    9ad0:	svclt	0x0000e816
    9ad4:	andhi	pc, r0, pc, lsr #7
	...
    9ae0:	andeq	lr, r1, sl, ror #6
    9ae4:	andeq	r0, r0, r0, lsl #3
    9ae8:	andeq	ip, r0, r2, ror r0
    9aec:	andeq	lr, r1, ip, asr r3
    9af0:	andeq	r0, r0, r0, asr #3
    9af4:	andeq	r0, r0, ip, ror #2
    9af8:	andeq	r0, r0, r8, lsl #3
    9afc:			; <UNDEFINED> instruction: 0x0001e2b2
    9b00:	cmplt	r1, r1, asr #16
    9b04:	strlt	r4, [r8, #-2053]	; 0xfffff7fb
    9b08:			; <UNDEFINED> instruction: 0xf7f84478
    9b0c:	blx	fec43d3c <cos@plt+0xfec41f5c>
    9b10:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    9b14:	strmi	fp, [r8], -r8, lsl #26
    9b18:	svclt	0x00004770
    9b1c:	andeq	fp, r0, r8, ror pc
    9b20:	ldrlt	r4, [r0, #-2325]	; 0xfffff6eb
    9b24:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    9b28:	strtmi	r2, [r2], -r0
    9b2c:	stc2	7, cr15, [r8], {255}	; 0xff
    9b30:			; <UNDEFINED> instruction: 0x46204912
    9b34:			; <UNDEFINED> instruction: 0xf7f74479
    9b38:			; <UNDEFINED> instruction: 0xb1b8ef76
    9b3c:			; <UNDEFINED> instruction: 0x46204910
    9b40:			; <UNDEFINED> instruction: 0xf7f74479
    9b44:	orrlt	lr, r8, r0, ror pc
    9b48:	strtmi	r4, [r0], -lr, lsl #18
    9b4c:			; <UNDEFINED> instruction: 0xf7f74479
    9b50:	cmplt	r8, sl, ror #30
    9b54:	strtmi	r4, [r0], -ip, lsl #18
    9b58:			; <UNDEFINED> instruction: 0xf7f74479
    9b5c:			; <UNDEFINED> instruction: 0xb128ef64
    9b60:	strtmi	r4, [r0], -sl, lsl #18
    9b64:			; <UNDEFINED> instruction: 0xf7f74479
    9b68:	stmdblt	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    9b6c:	pop	{r4, r8, sl, fp, ip, sp, pc}
    9b70:	andcs	r4, r2, r0, lsl r0
    9b74:	ldmdalt	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9b78:	andeq	fp, r0, lr, asr pc
    9b7c:	andeq	fp, r0, r4, ror #30
    9b80:	andeq	fp, r0, r0, ror #30
    9b84:	andeq	fp, r0, r0, ror #30
    9b88:	andeq	fp, r0, ip, asr pc
    9b8c:	andeq	fp, r0, r0, ror #30
    9b90:			; <UNDEFINED> instruction: 0x269cf8df
    9b94:	svcmi	0x00f0e92d
    9b98:			; <UNDEFINED> instruction: 0xf8df4689
    9b9c:	ldrbtmi	r3, [sl], #-1688	; 0xfffff968
    9ba0:	ldrdmi	pc, [r0], -r9
    9ba4:			; <UNDEFINED> instruction: 0xf8dfb09d
    9ba8:	pkhbtmi	fp, r2, r0, lsl #13
    9bac:	ldrdcs	r5, [pc, -r3]!
    9bb0:	ldrbtmi	r4, [fp], #1568	; 0x620
    9bb4:	tstls	fp, #1769472	; 0x1b0000
    9bb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9bbc:	stmia	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bc0:	stfnep	f3, [r4], {-0}
    9bc4:			; <UNDEFINED> instruction: 0x3674f8df
    9bc8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    9bcc:			; <UNDEFINED> instruction: 0xf000601c
    9bd0:			; <UNDEFINED> instruction: 0xf002fbdf
    9bd4:			; <UNDEFINED> instruction: 0xf003fbad
    9bd8:			; <UNDEFINED> instruction: 0xf004f9af
    9bdc:			; <UNDEFINED> instruction: 0xf1bafa3d
    9be0:	vpmax.f32	d16, d0, d1
    9be4:			; <UNDEFINED> instruction: 0xf8df824a
    9be8:	blge	413550 <cos@plt+0x411770>
    9bec:			; <UNDEFINED> instruction: 0x1654f8df
    9bf0:	movwls	r2, #18177	; 0x4701
    9bf4:			; <UNDEFINED> instruction: 0xf8df4479
    9bf8:	tstls	fp, r0, asr r6
    9bfc:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    9c00:	cmncc	r8, #2063597568	; 0x7b000000
    9c04:	andge	pc, r4, sp, asr #17
    9c08:	andls	r9, r5, #12, 6	; 0x30000000
    9c0c:	andls	pc, ip, sp, asr #17
    9c10:	bl	f0824 <cos@plt+0xeea44>
    9c14:			; <UNDEFINED> instruction: 0xf8530487
    9c18:	strtmi	r5, [r6], -r7, lsr #32
    9c1c:	blcs	b67cd0 <cos@plt+0xb65ef0>
    9c20:	sbchi	pc, r6, #64	; 0x40
    9c24:	stccs	8, cr7, [r0], {108}	; 0x6c
    9c28:	sbcshi	pc, r4, #0
    9c2c:			; <UNDEFINED> instruction: 0xf7f74628
    9c30:	stmdacs	r2, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    9c34:			; <UNDEFINED> instruction: 0xf1b4d90e
    9c38:	tstle	fp, sp, lsr #16
    9c3c:			; <UNDEFINED> instruction: 0x460cf8df
    9c40:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    9c44:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    9c48:	blcs	2a4fc <cos@plt+0x2871c>
    9c4c:	eorshi	pc, pc, #0
    9c50:	stmdavc	ip!, {r0, r2, r4, r5, fp, sp, lr}^
    9c54:	mulhi	r2, r5, r8
    9c58:	svceq	0x0000f1b8
    9c5c:	blls	7e1a4 <cos@plt+0x7c3c4>
    9c60:	adcsmi	r3, fp, #1024	; 0x400
    9c64:	adchi	pc, sl, r0
    9c68:			; <UNDEFINED> instruction: 0xf1072c57
    9c6c:			; <UNDEFINED> instruction: 0xf8d60302
    9c70:	movwls	sl, #4
    9c74:	vhadd.s8	<illegal reg q6.5>, q0, <illegal reg q5.5>
    9c78:	stccs	0, cr8, [sp], #-568	; 0xfffffdc8
    9c7c:	sbchi	pc, fp, r0
    9c80:			; <UNDEFINED> instruction: 0xf0402c46
    9c84:	stmdbge	pc, {r1, r2, r4, r5, r7, pc}	; <UNPREDICTABLE>
    9c88:			; <UNDEFINED> instruction: 0xf7fa4650
    9c8c:			; <UNDEFINED> instruction: 0xf8dffe63
    9c90:			; <UNDEFINED> instruction: 0xf85b35c0
    9c94:			; <UNDEFINED> instruction: 0xf5044003
    9c98:			; <UNDEFINED> instruction: 0x33204380
    9c9c:	blcc	abd10 <cos@plt+0xa9f30>
    9ca0:	blcs	b6714 <cos@plt+0xb4934>
    9ca4:			; <UNDEFINED> instruction: 0xf504d812
    9ca8:			; <UNDEFINED> instruction: 0xf8df4380
    9cac:	bvs	160f354 <cos@plt+0x160d574>
    9cb0:	cdpne	8, 5, cr6, cr10, cr3, {2}
    9cb4:			; <UNDEFINED> instruction: 0xf85b6042
    9cb8:	bne	ff0d5cc4 <cos@plt+0xff0d3ee4>
    9cbc:	movwcs	fp, #7960	; 0x1f18
    9cc0:	svclt	0x00182a00
    9cc4:	blcs	128cc <cos@plt+0x10aec>
    9cc8:	andhi	pc, r4, #64	; 0x40
    9ccc:	strmi	pc, [r0], #1284	; 0x504
    9cd0:	stmdbls	pc, {r1, r8, r9, sp}	; <UNPREDICTABLE>
    9cd4:	strthi	r4, [r3], #-1616	; 0xfffff9b0
    9cd8:			; <UNDEFINED> instruction: 0xf7fb3420
    9cdc:			; <UNDEFINED> instruction: 0xf8dfff47
    9ce0:			; <UNDEFINED> instruction: 0x46213578
    9ce4:			; <UNDEFINED> instruction: 0xf85b6060
    9ce8:			; <UNDEFINED> instruction: 0xf7fc0003
    9cec:			; <UNDEFINED> instruction: 0xf000fa21
    9cf0:	ldmib	sp, {r0, r2, r6, r9, sl, fp, ip, sp, lr, pc}^
    9cf4:	addsmi	r2, r3, #0, 6
    9cf8:	addshi	pc, r2, #64, 6
    9cfc:	str	r9, [r7, r0, lsl #30]
    9d00:			; <UNDEFINED> instruction: 0xf1072c57
    9d04:			; <UNDEFINED> instruction: 0xf1050301
    9d08:	movwls	r0, #2562	; 0xa02
    9d0c:			; <UNDEFINED> instruction: 0xf8cdd1b3
    9d10:	ldrbmi	fp, [r3], r8, lsr #32
    9d14:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    9d18:	strcs	r4, [r0, #-1624]	; 0xfffff9a8
    9d1c:	movwls	r4, #54395	; 0xd47b
    9d20:	svc	0x0078f7f7
    9d24:	addmi	r4, r6, #48234496	; 0x2e00000
    9d28:			; <UNDEFINED> instruction: 0xf81bda32
    9d2c:	bl	2d5d4c <cos@plt+0x2d3f6c>
    9d30:	blcs	b0c550 <cos@plt+0xb0a770>
    9d34:	tstle	r3, r4, asr r6
    9d38:	svccc	0x0001f814
    9d3c:	rscsle	r2, fp, ip, lsr #22
    9d40:			; <UNDEFINED> instruction: 0xf0402b00
    9d44:	stmdbls	sp, {r3, r4, r5, r7, pc}
    9d48:	andcs	r4, r0, r2, asr r6
    9d4c:			; <UNDEFINED> instruction: 0xf7ff4626
    9d50:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    9d54:	tstle	r4, sp, lsr fp
    9d58:	strmi	pc, [r4, #-2271]	; 0xfffff721
    9d5c:			; <UNDEFINED> instruction: 0x4652447c
    9d60:	andcs	r4, r0, r1, lsr #12
    9d64:	blx	1b47d6a <cos@plt+0x1b45f8a>
    9d68:	blcs	b27e3c <cos@plt+0xb2605c>
    9d6c:	blcs	399d4 <cos@plt+0x37bf4>
    9d70:			; <UNDEFINED> instruction: 0xf816d005
    9d74:	blcs	19980 <cos@plt+0x17ba0>
    9d78:	blcs	b399e0 <cos@plt+0xb37c00>
    9d7c:	blcs	f7e568 <cos@plt+0xf7c788>
    9d80:	ldrbmi	sp, [r8], -sp, ror #1
    9d84:	streq	lr, [fp], -r6, lsr #23
    9d88:	svc	0x0044f7f7
    9d8c:	blle	ff31a7ac <cos@plt+0xff3189cc>
    9d90:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    9d94:	stclcs	7, cr14, [r6], #-692	; 0xfffffd4c
    9d98:	ldclcs	0, cr13, [r6], #-188	; 0xffffff44
    9d9c:	ldrbmi	sp, [r0], -r9, lsr #2
    9da0:	stc2l	0, cr15, [sl, #32]
    9da4:			; <UNDEFINED> instruction: 0xd1a42800
    9da8:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    9dac:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
    9db0:	blx	11c7db6 <cos@plt+0x11c5fd6>
    9db4:			; <UNDEFINED> instruction: 0xf7fb2002
    9db8:			; <UNDEFINED> instruction: 0xe79aff17
    9dbc:			; <UNDEFINED> instruction: 0xf43f2c2d
    9dc0:			; <UNDEFINED> instruction: 0xf8dfaf53
    9dc4:	strtmi	r0, [r1], -r4, lsr #9
    9dc8:			; <UNDEFINED> instruction: 0xf7f74478
    9dcc:	cmplt	r0, sl, lsr #30
    9dd0:	ldrne	pc, [r8], #2271	; 0x8df
    9dd4:	strbmi	r4, [r0], -sl, lsr #12
    9dd8:			; <UNDEFINED> instruction: 0xf7ff4479
    9ddc:	andcs	pc, r2, r1, lsr fp	; <UNPREDICTABLE>
    9de0:			; <UNDEFINED> instruction: 0xff02f7fb
    9de4:			; <UNDEFINED> instruction: 0x46286835
    9de8:	mrc2	7, 4, pc, cr10, cr15, {7}
    9dec:	stmdavc	ip!, {r0, r2, r4, r5, fp, sp, lr}^
    9df0:			; <UNDEFINED> instruction: 0x4628e73a
    9df4:	mrc2	7, 4, pc, cr4, cr15, {7}
    9df8:	bls	183bec <cos@plt+0x181e0c>
    9dfc:	blcs	23e50 <cos@plt+0x22070>
    9e00:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    9e04:			; <UNDEFINED> instruction: 0xf0072008
    9e08:	blls	149cb4 <cos@plt+0x147ed4>
    9e0c:	andsvs	r9, r8, r4
    9e10:	andge	pc, r4, r0, asr #17
    9e14:	stmiavc	fp!, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    9e18:	ldrdge	pc, [r4], -sp
    9e1c:	ldrdls	pc, [ip], -sp
    9e20:			; <UNDEFINED> instruction: 0xf0402b00
    9e24:	blls	16a3a8 <cos@plt+0x1685c8>
    9e28:	ldmdavs	r8, {r0, r8, r9, sl, ip, sp}
    9e2c:	andcs	r9, r0, #4, 18	; 0x10000
    9e30:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9e34:	bls	421e64 <cos@plt+0x420084>
    9e38:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    9e3c:	bllt	fe221eac <cos@plt+0xfe2200cc>
    9e40:	bl	25b530 <cos@plt+0x259750>
    9e44:			; <UNDEFINED> instruction: 0xf0000487
    9e48:			; <UNDEFINED> instruction: 0x465081b0
    9e4c:			; <UNDEFINED> instruction: 0x46491c7a
    9e50:	stc2l	7, cr15, [r8, #1020]	; 0x3fc
    9e54:			; <UNDEFINED> instruction: 0xf7fa6820
    9e58:			; <UNDEFINED> instruction: 0xf7fefd37
    9e5c:			; <UNDEFINED> instruction: 0xf009fd0d
    9e60:			; <UNDEFINED> instruction: 0xf009f8c9
    9e64:			; <UNDEFINED> instruction: 0xf8dff87b
    9e68:	blmi	ffc92ea0 <cos@plt+0xffc910c0>
    9e6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9e70:	blls	6e3ee0 <cos@plt+0x6e2100>
    9e74:			; <UNDEFINED> instruction: 0xf040405a
    9e78:			; <UNDEFINED> instruction: 0xb01d81d1
    9e7c:	svchi	0x00f0e8bd
    9e80:			; <UNDEFINED> instruction: 0xf7ff4638
    9e84:	stmdacs	r0, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    9e88:	rschi	pc, r3, r0
    9e8c:	blls	151088 <cos@plt+0x14f2a8>
    9e90:	andsvs	r9, sp, r0, lsl #30
    9e94:	andcs	r9, r0, #4, 18	; 0x10000
    9e98:	strdvs	r4, [sl], -r5
    9e9c:			; <UNDEFINED> instruction: 0xf85b9a10
    9ea0:	andsvs	r3, sl, r3
    9ea4:			; <UNDEFINED> instruction: 0x463a4650
    9ea8:			; <UNDEFINED> instruction: 0xf7ff4649
    9eac:	mulcs	r0, fp, sp
    9eb0:	stc2	7, cr15, [sl, #-1000]	; 0xfffffc18
    9eb4:	stmdavc	r3!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9eb8:	svclt	0x00182b2c
    9ebc:	svclt	0x00142b00
    9ec0:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    9ec4:	svclt	0x000c2b3d
    9ec8:			; <UNDEFINED> instruction: 0xf0052500
    9ecc:	cfstr32cs	mvfx0, [r0, #-4]
    9ed0:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    9ed4:			; <UNDEFINED> instruction: 0xf8164626
    9ed8:			; <UNDEFINED> instruction: 0xf1b22f01
    9edc:	svclt	0x0018032c
    9ee0:	bcs	12aec <cos@plt+0x10d0c>
    9ee4:	movwcs	fp, #3848	; 0xf08
    9ee8:	svclt	0x000c2a3d
    9eec:			; <UNDEFINED> instruction: 0xf0032300
    9ef0:	blcs	aafc <cos@plt+0x8d1c>
    9ef4:	blne	cfe6b8 <cos@plt+0xcfc8d8>
    9ef8:	ldclmi	3, cr9, [pc, #8]	; 9f08 <cos@plt+0x8128>
    9efc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    9f00:			; <UNDEFINED> instruction: 0xf04f9606
    9f04:	ldrbtmi	r0, [sp], #-2048	; 0xfffff800
    9f08:	blls	9b7a8 <cos@plt+0x999c8>
    9f0c:	vldmdble	r9!, {d2-d1}
    9f10:	mcr	7, 3, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    9f14:	vaddne.f64	d25, d4, d2
    9f18:	ldmibcc	pc!, {r0, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9f1c:	strbmi	r1, [r3], -r2, ror #17
    9f20:	strls	r4, [r7, #-1712]	; 0xfffff950
    9f24:	stmdavs	r1, {r0, r2, r3, r6, r9, sl, lr}
    9f28:	ldrmi	r4, [r1], -lr, lsl #12
    9f2c:			; <UNDEFINED> instruction: 0x460f463a
    9f30:	adcmi	lr, r7, #1
    9f34:			; <UNDEFINED> instruction: 0xf814d022
    9f38:	blx	3cdb44 <cos@plt+0x3cbd64>
    9f3c:			; <UNDEFINED> instruction: 0xf836f980
    9f40:			; <UNDEFINED> instruction: 0xf41cc019
    9f44:	andle	r6, r8, r0, lsl #31
    9f48:	andcc	lr, r8, #3358720	; 0x334000
    9f4c:	mcr	7, 2, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    9f50:	andcc	lr, r8, #3620864	; 0x374000
    9f54:			; <UNDEFINED> instruction: 0xf8106800
    9f58:			; <UNDEFINED> instruction: 0xf8150029
    9f5c:	strmi	ip, [r4, #3841]	; 0xf01
    9f60:	strbmi	sp, [r6], -r7, ror #1
    9f64:			; <UNDEFINED> instruction: 0x46984617
    9f68:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9f6c:	svceq	0x0009f1b8
    9f70:	blls	33dfe4 <cos@plt+0x33c204>
    9f74:	biceq	lr, r8, #3072	; 0xc00
    9f78:			; <UNDEFINED> instruction: 0xe7c6685d
    9f7c:	strbmi	r9, [r6], -r7, lsl #26
    9f80:			; <UNDEFINED> instruction: 0x46984617
    9f84:	svclt	0x00081c7b
    9f88:	rscle	r4, sp, r7, asr #12
    9f8c:			; <UNDEFINED> instruction: 0xf1089b0b
    9f90:	ldmibmi	sl!, {r0, fp}
    9f94:	bl	d1f9c <cos@plt+0xd01bc>
    9f98:	strtmi	r0, [fp], -r7, asr #5
    9f9c:	mrcvs	4, 6, r4, cr2, cr9, {3}
    9fa0:	blx	13c7fa4 <cos@plt+0x13c61c4>
    9fa4:	svceq	0x0009f1b8
    9fa8:	ldfnep	f5, [sl], #-908	; 0xfffffc74
    9fac:	andsle	r9, r2, r6, lsl #28
    9fb0:	ldrbtmi	r4, [fp], #-2995	; 0xfffff44d
    9fb4:	strbeq	lr, [r7, r3, lsl #22]
    9fb8:	blcs	265aac <cos@plt+0x263ccc>
    9fbc:	sbchi	pc, r1, r0, lsl #4
    9fc0:			; <UNDEFINED> instruction: 0xf003e8df
    9fc4:	streq	r1, [fp, #-521]	; 0xfffffdf7
    9fc8:	stfnes	f3, [fp, #-312]!	; 0xfffffec8
    9fcc:			; <UNDEFINED> instruction: 0xf7ff0516
    9fd0:	ldmdavc	r3!, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    9fd4:			; <UNDEFINED> instruction: 0x4634e6be
    9fd8:	blmi	feac3ab4 <cos@plt+0xfeac1cd4>
    9fdc:	stmdbls	sl, {r0, r9, sp}
    9fe0:	andsvs	r5, sl, fp, asr #17
    9fe4:			; <UNDEFINED> instruction: 0xe6b57833
    9fe8:	blx	dc6014 <cos@plt+0xdc4234>
    9fec:			; <UNDEFINED> instruction: 0xe6b17833
    9ff0:	andcs	r4, r1, #168960	; 0x29400
    9ff4:	stmiapl	fp, {r1, r3, r8, fp, ip, pc}^
    9ff8:	ldmdavc	r3!, {r1, r3, r4, pc}
    9ffc:	ldmdavc	r3!, {r1, r3, r5, r7, r9, sl, sp, lr, pc}
    a000:			; <UNDEFINED> instruction: 0xf0002b3d
    a004:	stmibmi	r1!, {r5, r7, pc}
    a008:	andcs	r4, r0, r9, ror r4
    a00c:	blx	648010 <cos@plt+0x646230>
    a010:			; <UNDEFINED> instruction: 0xf7fb2002
    a014:	ldmdavc	r3!, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    a018:	ldmdavc	r3!, {r2, r3, r4, r7, r9, sl, sp, lr, pc}
    a01c:	rsble	r2, r5, sp, lsr fp
    a020:	ldrbtmi	r4, [r9], #-2459	; 0xfffff665
    a024:	blls	183ff0 <cos@plt+0x182210>
    a028:			; <UNDEFINED> instruction: 0xf8dd4637
    a02c:			; <UNDEFINED> instruction: 0xf8dda004
    a030:	ldmdavs	r8, {r2, r3, ip, pc}
    a034:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    a038:	ldmibmi	r6, {r5, r6, r8, r9, ip, sp, pc}
    a03c:	ldrbtmi	r2, [r9], #-0
    a040:			; <UNDEFINED> instruction: 0xf9fef7ff
    a044:			; <UNDEFINED> instruction: 0xf7fb2002
    a048:	ldmdavc	fp!, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    a04c:			; <UNDEFINED> instruction: 0xf43f2b3d
    a050:	blls	35cb4 <cos@plt+0x33ed4>
    a054:			; <UNDEFINED> instruction: 0xf8591c5f
    a058:	blls	14a0ec <cos@plt+0x14830c>
    a05c:	usat	r6, #5, r8
    a060:	andcs	r4, r1, sp, lsl #21
    a064:	smlabbcs	r0, sp, fp, r4
    a068:	andshi	r4, r0, sl, ror r4
    a06c:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
    a070:			; <UNDEFINED> instruction: 0xf7f76818
    a074:	ldmdavc	r3!, {r4, r6, r7, sl, fp, sp, lr, pc}
    a078:			; <UNDEFINED> instruction: 0xf7ffe66c
    a07c:	blmi	1c492b8 <cos@plt+0x1c474d8>
    a080:	andls	sl, r4, #16, 20	; 0x10000
    a084:			; <UNDEFINED> instruction: 0xf85b2701
    a088:	ldmdavs	r8, {r0, r1, ip, sp}
    a08c:			; <UNDEFINED> instruction: 0xf8c2e6ce
    a090:	strt	sl, [lr], -r0
    a094:	ldrmi	r9, [sl, #2816]	; 0xb00
    a098:			; <UNDEFINED> instruction: 0xf7fbd1d7
    a09c:	ldrb	pc, [r4, r5, lsr #27]	; <UNPREDICTABLE>
    a0a0:	ldrbtmi	r4, [r8], #-2175	; 0xfffff781
    a0a4:	stcl	7, cr15, [r2, #-988]!	; 0xfffffc24
    a0a8:	andhi	pc, r0, r4, asr #17
    a0ac:	stmdavc	r3, {r6, r8, ip, sp, pc}
    a0b0:	andle	r2, ip, r9, ror #22
    a0b4:			; <UNDEFINED> instruction: 0xf0002b77
    a0b8:	blcs	186a340 <cos@plt+0x1868560>
    a0bc:	addshi	pc, r8, r0
    a0c0:			; <UNDEFINED> instruction: 0xf7ff4628
    a0c4:	stmdavs	r3!, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    a0c8:			; <UNDEFINED> instruction: 0xf47f2b00
    a0cc:	ldclne	13, cr10, [fp], #-772	; 0xfffffcfc
    a0d0:	str	r9, [lr], -r0, lsl #6
    a0d4:	tstcc	fp, r1, lsl #16
    a0d8:	cdp2	0, 8, cr15, cr10, cr7, {0}
    a0dc:			; <UNDEFINED> instruction: 0x4626e5f6
    a0e0:	str	r9, [sl, -r2, lsl #10]
    a0e4:			; <UNDEFINED> instruction: 0xf7ff4628
    a0e8:			; <UNDEFINED> instruction: 0xe69cfd1b
    a0ec:			; <UNDEFINED> instruction: 0xf7ff4630
    a0f0:	stmdacs	r0, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
    a0f4:	ldclne	0, cr13, [r4], #-592	; 0xfffffdb0
    a0f8:	tstcs	r0, sl, lsl #4
    a0fc:			; <UNDEFINED> instruction: 0xf7f74620
    a100:	andcs	lr, r0, #40448	; 0x9e00
    a104:	andsls	r2, r6, #1073741824	; 0x40000000
    a108:	andscs	lr, r2, #3358720	; 0x334000
    a10c:	andscs	lr, r4, #3358720	; 0x334000
    a110:			; <UNDEFINED> instruction: 0xf8ad9217
    a114:	mcr	0, 0, r1, cr7, cr8, {2}
    a118:	ldmdage	r6, {r4, r7, r9, fp}
    a11c:	blvc	ffa05c04 <cos@plt+0xffa03e24>
    a120:	blvc	64575c <cos@plt+0x64397c>
    a124:			; <UNDEFINED> instruction: 0xff4cf001
    a128:	blcs	b281fc <cos@plt+0xb2641c>
    a12c:	blcs	39d94 <cos@plt+0x37fb4>
    a130:	and	sp, r6, r1, lsl #2
    a134:	stmdavc	r3!, {r0, sl, ip, sp}
    a138:	blcs	1b9d8 <cos@plt+0x19bf8>
    a13c:	blcs	b39da4 <cos@plt+0xb37fc4>
    a140:	ldmdavc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    a144:	ldrtmi	lr, [r0], -r6, lsl #12
    a148:	ldc2l	7, cr15, [sl], {255}	; 0xff
    a14c:			; <UNDEFINED> instruction: 0xf43f2800
    a150:	ldclne	15, cr10, [r4], #-360	; 0xfffffe98
    a154:	tstcs	r0, sl, lsl #4
    a158:			; <UNDEFINED> instruction: 0xf7f74620
    a15c:			; <UNDEFINED> instruction: 0xf5b0ec70
    a160:	strmi	r5, [r7], -r0, lsl #30
    a164:	stmdbls	sl, {r0, r1, r4, r8, sl, fp, ip, lr, pc}
    a168:	blmi	13dcaa8 <cos@plt+0x13dacc8>
    a16c:	stmiapl	fp, {r0, r2, r3, r7, fp, ip, lr}^
    a170:	stmdacs	r0, {r3, r5, fp, sp, lr}
    a174:	addsmi	fp, r8, #24, 30	; 0x60
    a178:	cmple	r6, ip, asr #22
    a17c:	andhi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    a180:			; <UNDEFINED> instruction: 0xf0074638
    a184:	strmi	pc, [r7], #-3563	; 0xfffff215
    a188:			; <UNDEFINED> instruction: 0xf8c86028
    a18c:	ldmdavc	r3!, {ip, sp, lr}
    a190:	svclt	0x00182b2c
    a194:	tstle	r1, r0, lsl #22
    a198:	strcc	lr, [r1], #-1500	; 0xfffffa24
    a19c:	strtmi	r7, [r6], -r3, lsr #16
    a1a0:	svclt	0x00182b00
    a1a4:	mvnsle	r2, ip, lsr #22
    a1a8:			; <UNDEFINED> instruction: 0xf7fbe5d4
    a1ac:			; <UNDEFINED> instruction: 0xe64cfd1d
    a1b0:	andcs	r9, r0, #4, 18	; 0x10000
    a1b4:			; <UNDEFINED> instruction: 0xf8dd4b2e
    a1b8:	andvs	sl, sl, r4
    a1bc:			; <UNDEFINED> instruction: 0xf85b9a05
    a1c0:	ldmdbls	r0, {r0, r1, ip, sp}
    a1c4:			; <UNDEFINED> instruction: 0xf8dd6812
    a1c8:	andsvs	r9, r9, ip
    a1cc:			; <UNDEFINED> instruction: 0xf47f2a00
    a1d0:	ldrt	sl, [sl], -r9, ror #28
    a1d4:			; <UNDEFINED> instruction: 0xf8dd9b05
    a1d8:			; <UNDEFINED> instruction: 0xf8dda004
    a1dc:	ldmdavs	r8, {r2, r3, ip, pc}
    a1e0:			; <UNDEFINED> instruction: 0xf47f2800
    a1e4:			; <UNDEFINED> instruction: 0xf7fbae57
    a1e8:	blls	1895ec <cos@plt+0x18780c>
    a1ec:			; <UNDEFINED> instruction: 0xe61d6818
    a1f0:	movwcs	r6, #6197	; 0x1835
    a1f4:	stmdavc	ip!, {r0, r1, r5, sp, lr}^
    a1f8:	pushmi	{r2, r3, r5, r8, sl, sp, lr, pc}
    a1fc:	strbmi	r4, [r0], -sl, lsr #12
    a200:			; <UNDEFINED> instruction: 0xf7ff4479
    a204:	stmdavs	r3!, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    a208:	bls	2c368c <cos@plt+0x2c18ac>
    a20c:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    a210:	ldrdne	pc, [r0], -r8
    a214:			; <UNDEFINED> instruction: 0xf0071a09
    a218:	ldr	pc, [r1, fp, ror #27]!
    a21c:	stcl	7, cr15, [lr], #-988	; 0xfffffc24
    a220:	blls	15bc90 <cos@plt+0x159eb0>
    a224:	ldrdls	pc, [ip], -sp
    a228:	ldmdavs	r8, {r0, r1, r2, r4, r9, sl, lr}
    a22c:	svclt	0x0000e5fe
    a230:	andeq	lr, r1, r6, asr #3
    a234:	andeq	r0, r0, r0, lsl #3
    a238:			; <UNDEFINED> instruction: 0x0001e1b2
    a23c:	andeq	r0, r0, ip, ror #2
    a240:	andeq	r0, r0, ip, ror r1
    a244:	andeq	sp, r1, r0, asr #22
    a248:	andeq	sp, r1, r4, lsr fp
    a24c:	strdeq	lr, [r1], -r0
    a250:	andeq	r0, r0, r4, asr r1
    a254:	strdeq	r0, [r0], -r8
    a258:	andeq	r0, r0, r4, lsr r2
    a25c:	andeq	fp, r0, r8, lsl #29
    a260:	andeq	fp, r0, r0, ror #28
    a264:	andeq	fp, r0, sl, lsr #28
    a268:	andeq	fp, r0, ip, lsr sp
    a26c:	andeq	fp, r0, r4, lsr sp
    a270:	muleq	r0, ip, r1
    a274:	strdeq	sp, [r1], -r8
    a278:	andeq	fp, r0, lr, asr #23
    a27c:	andeq	fp, r0, ip, lsl #23
    a280:	andeq	sp, r1, r2, lsl #15
    a284:	andeq	r0, r0, ip, lsl #3
    a288:	andeq	r0, r0, r4, lsr #3
    a28c:	andeq	fp, r0, ip, ror fp
    a290:	andeq	fp, r0, r6, asr #22
    a294:	andeq	fp, r0, sl, lsl #22
    a298:	andeq	lr, r1, ip, lsl #5
    a29c:	andeq	r0, r0, r8, lsr #4
    a2a0:	andeq	fp, r0, sl, lsr sl
    a2a4:	andeq	r0, r0, r4, asr #3
    a2a8:	muleq	r0, r0, r2
    a2ac:	andeq	r0, r0, r8, lsl #4
    a2b0:	strdeq	fp, [r0], -r0
    a2b4:	blmi	c5cb7c <cos@plt+0xc5ad9c>
    a2b8:	push	{r1, r3, r4, r5, r6, sl, lr}
    a2bc:	strdlt	r4, [r9], r0
    a2c0:	andcs	r5, r2, #13828096	; 0xd30000
    a2c4:	ldrsbthi	pc, [r8], pc	; <UNPREDICTABLE>
    a2c8:	movwls	r6, #30747	; 0x781b
    a2cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a2d0:	ldrbtmi	r4, [r8], #2860	; 0xb2c
    a2d4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a2d8:	andcs	pc, r8, sp, lsr #17
    a2dc:	ldmdavs	r4!, {r1, r2, r3, r4, fp, sp, lr}
    a2e0:	eorsle	r2, ip, r0, lsl #24
    a2e4:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    a2e8:	and	r4, r3, r7, lsl #12
    a2ec:	svcmi	0x0004f856
    a2f0:	eorsle	r2, r4, r0, lsl #24
    a2f4:			; <UNDEFINED> instruction: 0x4620213d
    a2f8:	ldc	7, cr15, [r2], {247}	; 0xf7
    a2fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    a300:	blne	be6d8 <cos@plt+0xbc8f8>
    a304:	ldrmi	r9, [r0], -r1, lsl #4
    a308:	ldc2	7, cr15, [sl], {251}	; 0xfb
    a30c:	andls	r9, r3, r1, lsl #20
    a310:	ldmdavs	r1!, {r3, ip, sp}
    a314:	bl	ff6c82f8 <cos@plt+0xff6c6518>
    a318:	strbmi	r2, [r9], -r1, lsl #4
    a31c:			; <UNDEFINED> instruction: 0xf0034638
    a320:	movwcs	pc, #19039	; 0x4a5f	; <UNPREDICTABLE>
    a324:	stclne	6, cr4, [r8], #-16
    a328:			; <UNDEFINED> instruction: 0xf7fb8023
    a32c:	bmi	5c9430 <cos@plt+0x5c7650>
    a330:	stmdals	r3, {r5, r6, sp, lr}
    a334:	blcc	64448 <cos@plt+0x62668>
    a338:			; <UNDEFINED> instruction: 0xf8586043
    a33c:	bne	fe09234c <cos@plt+0xfe09056c>
    a340:	andcs	fp, r1, #24, 30	; 0x60
    a344:	svclt	0x00182b00
    a348:	bcs	12b50 <cos@plt+0x10d70>
    a34c:	stmdavs	r1, {r1, r2, r3, r6, r7, ip, lr, pc}
    a350:			; <UNDEFINED> instruction: 0xf007310b
    a354:			; <UNDEFINED> instruction: 0xf856fd4d
    a358:	stccs	15, cr4, [r0], {4}
    a35c:	bmi	2fea8c <cos@plt+0x2fccac>
    a360:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    a364:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a368:	subsmi	r9, sl, r7, lsl #22
    a36c:	andlt	sp, r9, r2, lsl #2
    a370:	mvnshi	lr, #12386304	; 0xbd0000
    a374:	bl	ff0c8358 <cos@plt+0xff0c6578>
    a378:	andeq	sp, r1, ip, lsr #21
    a37c:	andeq	r0, r0, r0, lsl #3
    a380:	muleq	r1, r2, sl
    a384:	andeq	r0, r0, r0, lsl #5
    a388:	strdeq	r0, [r0], -r8
    a38c:	andeq	sp, r1, r2, lsl #20
    a390:	mvnsmi	lr, #737280	; 0xb4000
    a394:	blmi	95339c <cos@plt+0x9515bc>
    a398:	stmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a39c:			; <UNDEFINED> instruction: 0xf04f4a24
    a3a0:	ldrbtmi	r0, [fp], #-2049	; 0xfffff7ff
    a3a4:	stmdami	r4!, {r0, r1, r5, r9, sl, fp, lr}
    a3a8:	ldrbtmi	r5, [lr], #-2207	; 0xfffff761
    a3ac:			; <UNDEFINED> instruction: 0x36044478
    a3b0:	and	r4, r8, sp, lsr r6
    a3b4:			; <UNDEFINED> instruction: 0xf8802c08
    a3b8:	addvs	r8, r5, r4
    a3bc:			; <UNDEFINED> instruction: 0xf856d00b
    a3c0:	strcc	r0, [r1], #-2820	; 0xfffff4fc
    a3c4:			; <UNDEFINED> instruction: 0xf7fb3510
    a3c8:	stccs	12, cr15, [r1], {147}	; 0x93
    a3cc:			; <UNDEFINED> instruction: 0xf880d8f2
    a3d0:	addvs	r9, r5, r4
    a3d4:	ldmdami	r9, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a3d8:	ldrbtmi	r2, [r8], #-1282	; 0xfffffafe
    a3dc:	stc2	7, cr15, [r8], {251}	; 0xfb
    a3e0:	ldmdami	r7, {r2, r8, ip, sp, lr}
    a3e4:	ldrbtmi	r8, [r8], #-1597	; 0xfffff9c3
    a3e8:	blx	ff8483de <cos@plt+0xff8465fe>
    a3ec:	subpl	pc, r0, r7, lsr #17
    a3f0:	ldmdami	r4, {r0, r1, r9, sl, lr}
    a3f4:	ldrbtmi	r6, [r8], #-891	; 0xfffffc85
    a3f8:	blx	ff6483ee <cos@plt+0xff64660e>
    a3fc:	subspl	pc, r0, r7, lsr #17
    a400:	ldmdami	r1, {r0, r1, r9, sl, lr}
    a404:	ldrbtmi	r6, [r8], #-1147	; 0xfffffb85
    a408:	blx	ff4483fe <cos@plt+0xff44661e>
    a40c:	addpl	pc, r0, r7, lsr #17
    a410:	stmdami	lr, {r0, r1, r9, sl, lr}
    a414:	ldrbtmi	r6, [r8], #-1403	; 0xfffffa85
    a418:	blx	ff24840e <cos@plt+0xff24662e>
    a41c:	andshi	pc, r0, r7, lsr #17
    a420:	andhi	pc, r0, r7, lsr #17
    a424:	addeq	pc, r4, r7, asr #17
    a428:	mvnshi	lr, #12386304	; 0xbd0000
    a42c:	andeq	sp, r1, r2, asr #19
    a430:	andeq	r0, r0, r8, lsl #3
    a434:	andeq	sp, r1, sl, lsr r4
    a438:	andeq	fp, r0, ip, ror #10
    a43c:	andeq	fp, r0, r2, asr #10
    a440:	andeq	fp, r0, lr, lsr #32
    a444:	andeq	fp, r0, sl, ror #7
    a448:	andeq	ip, r0, r2, lsr #13
    a44c:	andeq	fp, r0, sl, lsr #25
    a450:			; <UNDEFINED> instruction: 0x4604b570
    a454:			; <UNDEFINED> instruction: 0xf9b04d23
    a458:	ldrbtmi	r3, [sp], #-0
    a45c:	ldmdale	ip!, {r2, r8, r9, fp, sp}
    a460:			; <UNDEFINED> instruction: 0xf003e8df
    a464:	stmdacs	sl, {r0, r1, r8, fp}
    a468:	andcs	r0, r0, #10
    a46c:	stmib	r0, {r8, r9, sp}^
    a470:	movwcs	r2, #4866	; 0x1302
    a474:	ldcllt	0, cr8, [r0, #-140]!	; 0xffffff74
    a478:	bl	ff7c845c <cos@plt+0xff7c667c>
    a47c:	tstcs	r0, r6, ror #16
    a480:			; <UNDEFINED> instruction: 0xf1066001
    a484:			; <UNDEFINED> instruction: 0xf7f70008
    a488:	ldmdavs	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    a48c:	blcc	5ccec <cos@plt+0x5af0c>
    a490:	bleq	c5aa8 <cos@plt+0xc3cc8>
    a494:	stmiapl	sl!, {r0, r1, r4, r5, r6, sp, lr}
    a498:	svclt	0x00181ab2
    a49c:	blcs	12ca8 <cos@plt+0x10ec8>
    a4a0:	andcs	fp, r0, #24, 30	; 0x60
    a4a4:	rscle	r2, r4, r0, lsl #20
    a4a8:			; <UNDEFINED> instruction: 0x46306831
    a4ac:			; <UNDEFINED> instruction: 0xf007310b
    a4b0:	bfc	pc, #25, #6	; <UNPREDICTABLE>
    a4b4:	bmi	3245bc <cos@plt+0x3227dc>
    a4b8:	blcc	645cc <cos@plt+0x627ec>
    a4bc:	stmiapl	sl!, {r0, r1, r6, sp, lr}
    a4c0:	svclt	0x00181a82
    a4c4:	blcs	12cd0 <cos@plt+0x10ef0>
    a4c8:	andcs	fp, r0, #24, 30	; 0x60
    a4cc:	sbcsle	r2, r0, r0, lsl #20
    a4d0:	tstcc	fp, r1, lsl #16
    a4d4:	stc2	0, cr15, [ip], {7}
    a4d8:	stmdami	r4, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    a4dc:			; <UNDEFINED> instruction: 0xf7ff4478
    a4e0:	strb	pc, [r6, pc, ror #16]	; <UNPREDICTABLE>
    a4e4:	andeq	sp, r1, sl, lsl #18
    a4e8:	strdeq	r0, [r0], -r8
    a4ec:	andeq	fp, r0, r0, lsr #24
    a4f0:			; <UNDEFINED> instruction: 0x4604b570
    a4f4:			; <UNDEFINED> instruction: 0xf9b04d46
    a4f8:	ldrbtmi	r3, [sp], #-0
    a4fc:	vqdmulh.s<illegal width 8>	d2, d0, d4
    a500:	ldm	pc, {r1, r7, pc}^	; <UNPREDICTABLE>
    a504:	stmdbeq	r3, {r0, r1, ip, sp, lr, pc}
    a508:	eorseq	r5, r7, r7, lsr r5
    a50c:	movwcs	r2, #512	; 0x200
    a510:	movwcs	lr, #10688	; 0x29c0
    a514:	eorhi	r2, r3, r1, lsl #6
    a518:			; <UNDEFINED> instruction: 0x3010f9b4
    a51c:	stmdale	sp!, {r2, r8, r9, fp, sp}^
    a520:			; <UNDEFINED> instruction: 0xf003e8df
    a524:	stmdbpl	sl, {r0, r1, r8, fp}
    a528:	andcs	r0, r0, #10
    a52c:	stmib	r4, {r8, r9, sp}^
    a530:	movwcs	r2, #4870	; 0x1306
    a534:	lfmlt	f0, 3, [r0, #-140]!	; 0xffffff74
    a538:	bl	1fc851c <cos@plt+0x1fc673c>
    a53c:	tstcs	r0, r6, ror #18
    a540:			; <UNDEFINED> instruction: 0xf1066001
    a544:			; <UNDEFINED> instruction: 0xf7f70008
    a548:	ldmdavs	r3!, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
    a54c:			; <UNDEFINED> instruction: 0x1e5a4931
    a550:	bleq	1c5b68 <cos@plt+0x1c3d88>
    a554:	stmdapl	fp!, {r1, r4, r5, r6, sp, lr}^
    a558:	svclt	0x00181af3
    a55c:	bcs	13168 <cos@plt+0x11388>
    a560:	movwcs	fp, #3864	; 0xf18
    a564:	rscle	r2, r4, r0, lsl #22
    a568:			; <UNDEFINED> instruction: 0x46306831
    a56c:			; <UNDEFINED> instruction: 0xf007310b
    a570:			; <UNDEFINED> instruction: 0xe7defc3f
    a574:	bl	1848558 <cos@plt+0x1846778>
    a578:	tstcs	r0, r6, ror #16
    a57c:			; <UNDEFINED> instruction: 0xf1066001
    a580:			; <UNDEFINED> instruction: 0xf7f70008
    a584:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    a588:	blcc	5ce18 <cos@plt+0x5b038>
    a58c:	bleq	c5ba4 <cos@plt+0xc3dc4>
    a590:	stmiapl	sl!, {r0, r1, r4, r5, r6, sp, lr}
    a594:	svclt	0x00181ab2
    a598:	blcs	12da4 <cos@plt+0x10fc4>
    a59c:	andcs	fp, r0, #24, 30	; 0x60
    a5a0:	adcsle	r2, r7, r0, lsl #20
    a5a4:			; <UNDEFINED> instruction: 0x46306831
    a5a8:			; <UNDEFINED> instruction: 0xf007310b
    a5ac:	ldr	pc, [r1, r1, lsr #24]!
    a5b0:	bmi	6246b8 <cos@plt+0x6228d8>
    a5b4:	blcc	646c8 <cos@plt+0x628e8>
    a5b8:	stmiapl	sl!, {r0, r1, r6, sp, lr}
    a5bc:	svclt	0x00181a82
    a5c0:	blcs	12dcc <cos@plt+0x10fec>
    a5c4:	andcs	fp, r0, #24, 30	; 0x60
    a5c8:	adcle	r2, r3, r0, lsl #20
    a5cc:	tstcc	fp, r1, lsl #16
    a5d0:	stc2	0, cr15, [lr], {7}
    a5d4:	stmdbvs	r0!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    a5d8:	stmdavs	r3, {r1, r2, r3, r9, fp, lr}^
    a5dc:	subvs	r3, r3, r1, lsl #22
    a5e0:	bne	fe0a0890 <cos@plt+0xfe09eab0>
    a5e4:	andcs	fp, r1, #24, 30	; 0x60
    a5e8:	svclt	0x00182b00
    a5ec:	bcs	12df4 <cos@plt+0x11014>
    a5f0:	stmdavs	r1, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
    a5f4:			; <UNDEFINED> instruction: 0xf007310b
    a5f8:			; <UNDEFINED> instruction: 0xe79afbfb
    a5fc:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    a600:			; <UNDEFINED> instruction: 0xffdef7fe
    a604:	stmdami	r5, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    a608:			; <UNDEFINED> instruction: 0xf7fe4478
    a60c:			; <UNDEFINED> instruction: 0xe781ffd9
    a610:	andeq	sp, r1, sl, ror #16
    a614:	strdeq	r0, [r0], -r8
    a618:	strdeq	fp, [r0], -lr
    a61c:	strdeq	fp, [r0], -r4
    a620:	blmi	101cf24 <cos@plt+0x101b144>
    a624:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    a628:	ldmpl	r3, {r2, r9, sl, lr}^
    a62c:	ldmdami	lr!, {r2, r6, r7, ip, sp, pc}
    a630:	movtls	r6, #14363	; 0x381b
    a634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a638:			; <UNDEFINED> instruction: 0x3000f9b4
    a63c:	blcs	11b824 <cos@plt+0x119a44>
    a640:	ldm	pc, {r0, r2, r3, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a644:	movteq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    a648:	eorseq	r3, r7, r9, lsr r7
    a64c:	blvs	c5ca4 <cos@plt+0xc3ec4>
    a650:	blvc	b85cd4 <cos@plt+0xb83ef4>
    a654:	blvs	ff20612c <cos@plt+0xff20434c>
    a658:	blx	446224 <cos@plt+0x444444>
    a65c:	ldcl	15, cr11, [pc, #672]	; a904 <cos@plt+0x8b24>
    a660:	ble	4e0f20 <cos@plt+0x4df140>
    a664:	blvc	ac5ce8 <cos@plt+0xac3f08>
    a668:	blvs	ff206140 <cos@plt+0xff204360>
    a66c:	blx	446238 <cos@plt+0x444458>
    a670:	ldcl	15, cr11, [pc, #852]	; a9cc <cos@plt+0x8bec>
    a674:			; <UNDEFINED> instruction: 0xeefd5a2a
    a678:	vnmla.f64	d5, d21, d6
    a67c:			; <UNDEFINED> instruction: 0xeeb83a90
    a680:	svclt	0x00dc7be5
    a684:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    a688:	bcc	fe445ea4 <cos@plt+0xfe4440c4>
    a68c:	blvs	1206164 <cos@plt+0x1204384>
    a690:	blx	44625c <cos@plt+0x44447c>
    a694:	blmi	97eb20 <cos@plt+0x97cd40>
    a698:	stcl	13, cr10, [sp, #8]
    a69c:	vst1.8	{d21-d22}, [pc], r0
    a6a0:	ldrbtmi	r7, [fp], #-642	; 0xfffffd7e
    a6a4:	tstcs	r1, r8, lsr #12
    a6a8:	b	ff34868c <cos@plt+0xff3468ac>
    a6ac:			; <UNDEFINED> instruction: 0xf7fb4628
    a6b0:	rsbvs	pc, r0, sp, ror sl	; <UNPREDICTABLE>
    a6b4:	eorhi	r2, r3, r2, lsl #6
    a6b8:	blmi	69cf34 <cos@plt+0x69b154>
    a6bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a6c0:	blls	10e4730 <cos@plt+0x10e2950>
    a6c4:	tstle	r8, sl, asr r0
    a6c8:	ldcllt	0, cr11, [r0, #-272]!	; 0xfffffef0
    a6cc:	stmiapl	r3, {r0, r3, r4, r8, r9, fp, lr}^
    a6d0:	andcc	r6, r1, #5898240	; 0x5a0000
    a6d4:	rsbvs	r6, r3, sl, asr r0
    a6d8:	blmi	604690 <cos@plt+0x6028b0>
    a6dc:	ldrteq	pc, [r4], -r4, asr #4	; <UNPREDICTABLE>
    a6e0:			; <UNDEFINED> instruction: 0xf44fad02
    a6e4:	smlabbcs	r1, r2, r2, r7
    a6e8:	strtmi	r5, [r8], -r3, asr #17
    a6ec:	blvs	45d28 <cos@plt+0x43f48>
    a6f0:	movwcc	r5, #35227	; 0x899b
    a6f4:	b	fe9c86d8 <cos@plt+0xfe9c68f8>
    a6f8:			; <UNDEFINED> instruction: 0xf7f7e7d8
    a6fc:	stmdami	pc, {r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    a700:			; <UNDEFINED> instruction: 0xf7fe4478
    a704:			; <UNDEFINED> instruction: 0xe7d5ff5d
    a708:			; <UNDEFINED> instruction: 0xffc00000
    a70c:	ldrshmi	pc, [pc, #255]	; a813 <cos@plt+0x8a33>	; <UNPREDICTABLE>
    a710:			; <UNDEFINED> instruction: 0xffc00000
    a714:	ldrshgt	pc, [pc, #255]	; a81b <cos@plt+0x8a3b>	; <UNPREDICTABLE>
    a718:	svcvc	0x00ffffff
    a71c:	andeq	r0, r0, r1
    a720:	andeq	sp, r1, r0, asr #14
    a724:	andeq	r0, r0, r0, lsl #3
    a728:	andeq	sp, r1, r8, lsr #14
    a72c:	andeq	fp, r0, lr, ror #20
    a730:	andeq	sp, r1, r8, lsr #13
    a734:	strdeq	r0, [r0], -r8
    a738:	andeq	r0, r0, r4, asr r1
    a73c:	andeq	fp, r0, r4, lsl sl
    a740:	blmi	1b9d0fc <cos@plt+0x1b9b31c>
    a744:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a748:	ldmpl	r3, {r0, r2, r6, r7, ip, sp, pc}^
    a74c:	stclmi	6, cr4, [ip, #-16]!
    a750:	movtls	r6, #14363	; 0x381b
    a754:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a758:			; <UNDEFINED> instruction: 0x3000f9b0
    a75c:	blcs	11b958 <cos@plt+0x119b78>
    a760:	adcshi	pc, r9, r0, lsl #4
    a764:			; <UNDEFINED> instruction: 0xf003e8df
    a768:	ldrcc	r0, [r9, -sp, lsl #7]!
    a76c:	ldc	0, cr0, [r0, #220]	; 0xdc
    a770:	vldr	d6, [pc, #8]	; a780 <cos@plt+0x89a0>
    a774:			; <UNDEFINED> instruction: 0xeeb47b5b
    a778:	vsqrt.f64	d22, d7
    a77c:	svclt	0x00a8fa10
    a780:	bpl	1705f04 <cos@plt+0x1704124>
    a784:	vldr	s26, [pc, #76]	; a7d8 <cos@plt+0x89f8>
    a788:			; <UNDEFINED> instruction: 0xeeb47b58
    a78c:	vsqrt.f64	d22, d7
    a790:	svclt	0x00d5fa10
    a794:	bpl	1605f18 <cos@plt+0x1604138>
    a798:	blpl	ff1c6394 <cos@plt+0xff1c45b4>
    a79c:	bcc	fe445ff8 <cos@plt+0xfe444218>
    a7a0:	blvc	ff986288 <cos@plt+0xff9844a8>
    a7a4:			; <UNDEFINED> instruction: 0xf2c8bfdc
    a7a8:	cdp	3, 0, cr0, cr5, cr0, {0}
    a7ac:			; <UNDEFINED> instruction: 0xeeb43a90
    a7b0:	vneg.f64	d22, d7
    a7b4:	cmnle	r7, r0, lsl sl	; <UNPREDICTABLE>
    a7b8:			; <UNDEFINED> instruction: 0xae024b52
    a7bc:	bpl	45ef8 <cos@plt+0x44118>
    a7c0:	addvc	pc, r2, #1325400064	; 0x4f000000
    a7c4:			; <UNDEFINED> instruction: 0x4630447b
    a7c8:			; <UNDEFINED> instruction: 0xf7f72101
    a7cc:			; <UNDEFINED> instruction: 0x4630ea3c
    a7d0:			; <UNDEFINED> instruction: 0xf9ecf7fb
    a7d4:	movwcs	r6, #8288	; 0x2060
    a7d8:			; <UNDEFINED> instruction: 0xf9b48023
    a7dc:	blcs	116824 <cos@plt+0x114a44>
    a7e0:	ldm	pc, {r2, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a7e4:	movteq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    a7e8:	eorseq	r3, fp, sp, lsr fp
    a7ec:	blvs	1c5e44 <cos@plt+0x1c4064>
    a7f0:	blvc	f05e74 <cos@plt+0xf04094>
    a7f4:	blvs	ff2062cc <cos@plt+0xff2044ec>
    a7f8:	blx	4463c4 <cos@plt+0x4445e4>
    a7fc:	ldcl	15, cr11, [pc, #672]	; aaa4 <cos@plt+0x8cc4>
    a800:	ble	4e10f8 <cos@plt+0x4df318>
    a804:	blvc	e45e88 <cos@plt+0xe440a8>
    a808:	blvs	ff2062e0 <cos@plt+0xff204500>
    a80c:	blx	4463d8 <cos@plt+0x4445f8>
    a810:	ldcl	15, cr11, [pc, #852]	; ab6c <cos@plt+0x8d8c>
    a814:			; <UNDEFINED> instruction: 0xeefd5a38
    a818:	vnmla.f64	d5, d21, d6
    a81c:			; <UNDEFINED> instruction: 0xeeb83a90
    a820:	svclt	0x00dc7be5
    a824:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    a828:	bcc	fe446044 <cos@plt+0xfe444264>
    a82c:	blvs	1206304 <cos@plt+0x1204524>
    a830:	blx	4463fc <cos@plt+0x44461c>
    a834:	blmi	d3e8ec <cos@plt+0xd3cb0c>
    a838:	ldreq	pc, [r4, -r4, asr #4]!
    a83c:			; <UNDEFINED> instruction: 0xf44fae02
    a840:	smlabbcs	r1, r2, r2, r7
    a844:	ldrtmi	r5, [r0], -fp, ror #17
    a848:	blvs	45e84 <cos@plt+0x440a4>
    a84c:	movwcc	r5, #35291	; 0x89db
    a850:	ldmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a854:			; <UNDEFINED> instruction: 0xf7fb4630
    a858:	msrvs	SPSR_, r9, lsr #19
    a85c:	eorhi	r2, r3, #134217728	; 0x8000000
    a860:	blmi	99d110 <cos@plt+0x99b330>
    a864:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a868:	blls	10e48d8 <cos@plt+0x10e2af8>
    a86c:	qsuble	r4, sl, fp
    a870:	ldcllt	0, cr11, [r0, #276]!	; 0x114
    a874:	stmiapl	fp!, {r1, r2, r5, r8, r9, fp, lr}^
    a878:	cmnvs	r3, sl, asr r8
    a87c:	subsvs	r3, sl, r1, lsl #4
    a880:	blmi	904838 <cos@plt+0x902a58>
    a884:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
    a888:	subsvs	r3, sl, r1, lsl #4
    a88c:	str	r6, [r2, r3, asr #32]!
    a890:	blmi	8360a0 <cos@plt+0x8342c0>
    a894:	bpl	45fd0 <cos@plt+0x441f0>
    a898:	addvc	pc, r2, #1325400064	; 0x4f000000
    a89c:			; <UNDEFINED> instruction: 0x4630447b
    a8a0:			; <UNDEFINED> instruction: 0xf7f72101
    a8a4:			; <UNDEFINED> instruction: 0xe7d5e9d0
    a8a8:	vpadd.i8	d20, d4, d7
    a8ac:	mcrge	7, 0, r0, cr2, cr4, {1}
    a8b0:	addvc	pc, r2, #1325400064	; 0x4f000000
    a8b4:	stmiapl	fp!, {r0, r8, sp}^
    a8b8:	stc	6, cr4, [sp, #192]	; 0xc0
    a8bc:	ldmibpl	fp, {r8, r9, fp, sp, lr}^
    a8c0:			; <UNDEFINED> instruction: 0xf7f73308
    a8c4:	str	lr, [r2, r0, asr #19]
    a8c8:	ldmdb	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a8cc:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    a8d0:	mrc2	7, 3, pc, cr6, cr14, {7}
    a8d4:	ldmdami	r1, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    a8d8:			; <UNDEFINED> instruction: 0xf7fe4478
    a8dc:			; <UNDEFINED> instruction: 0xe77afe71
    a8e0:			; <UNDEFINED> instruction: 0xffc00000
    a8e4:	ldrshmi	pc, [pc, #255]	; a9eb <cos@plt+0x8c0b>	; <UNPREDICTABLE>
    a8e8:			; <UNDEFINED> instruction: 0xffc00000
    a8ec:	ldrshgt	pc, [pc, #255]	; a9f3 <cos@plt+0x8c13>	; <UNPREDICTABLE>
    a8f0:	svcvc	0x00ffffff
    a8f4:	andeq	r0, r0, r1
    a8f8:	andeq	sp, r1, r0, lsr #12
    a8fc:	andeq	r0, r0, r0, lsl #3
    a900:	andeq	sp, r1, r8, lsl #12
    a904:	andeq	fp, r0, ip, asr #18
    a908:	andeq	r0, r0, r4, asr r1
    a90c:	andeq	sp, r1, r0, lsl #10
    a910:	strdeq	r0, [r0], -r8
    a914:	andeq	fp, r0, r4, ror r8
    a918:	andeq	fp, r0, r6, asr #16
    a91c:	andeq	fp, r0, ip, lsr r8
    a920:			; <UNDEFINED> instruction: 0x3000f9b0
    a924:	blcs	77eec <cos@plt+0x7610c>
    a928:			; <UNDEFINED> instruction: 0x46044e12
    a92c:	cfldrsle	mvf4, [sp, #-504]	; 0xfffffe08
    a930:			; <UNDEFINED> instruction: 0xf0046860
    a934:	stmdavs	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    a938:	ldmdavs	r3, {r0, r1, r2, r3, r8, fp, lr}^
    a93c:	subsvs	r3, r3, r1, lsl #22
    a940:	bne	1460b0c <cos@plt+0x145ed2c>
    a944:	tstcs	r1, r8, lsl pc
    a948:	svclt	0x00182b00
    a94c:	strmi	r2, [r5], -r0, lsl #2
    a950:	movwcs	fp, #22809	; 0x5919
    a954:	eorhi	r6, r3, r5, rrx
    a958:	ldmdavs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    a95c:	tstcc	fp, r0, lsl r6
    a960:	blx	11c6984 <cos@plt+0x11c4ba4>
    a964:	rsbvs	r2, r5, r5, lsl #6
    a968:	ldcllt	0, cr8, [r0, #-140]!	; 0xffffff74
    a96c:	mrc2	7, 2, pc, cr8, cr15, {7}
    a970:	svclt	0x0000e7de
    a974:	andeq	sp, r1, r8, lsr r4
    a978:	strdeq	r0, [r0], -r8
    a97c:	blmi	121d2a0 <cos@plt+0x121b4c0>
    a980:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a984:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    a988:	cdpmi	6, 4, cr4, cr6, cr4, {0}
    a98c:	movwls	r6, #6171	; 0x181b
    a990:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a994:			; <UNDEFINED> instruction: 0x3000f9b0
    a998:	blcs	5bb98 <cos@plt+0x59db8>
    a99c:	stmdavs	r5!, {r1, r6, r8, sl, fp, ip, lr, pc}^
    a9a0:	blcs	64a54 <cos@plt+0x62c74>
    a9a4:	cmnlt	r3, sp, lsl r0
    a9a8:			; <UNDEFINED> instruction: 0xf7ff4620
    a9ac:	bmi	fca898 <cos@plt+0xfc8ab8>
    a9b0:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    a9b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a9b8:	subsmi	r9, sl, r1, lsl #22
    a9bc:	andlt	sp, r3, ip, ror #2
    a9c0:	bmi	eba188 <cos@plt+0xeb83a8>
    a9c4:	blcc	64b78 <cos@plt+0x62d98>
    a9c8:	ldmpl	r2!, {r0, r1, r3, r5, r6, sp, lr}
    a9cc:	svclt	0x00181aaa
    a9d0:	blcs	131dc <cos@plt+0x113fc>
    a9d4:	andcs	fp, r0, #24, 30	; 0x60
    a9d8:	teqle	sl, r0, lsl #20
    a9dc:	eorhi	r2, r3, r7, lsl #6
    a9e0:	bvc	c0497c <cos@plt+0xc02b9c>
    a9e4:	eorsle	r2, r9, r0, lsr #30
    a9e8:	ldmdami	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    a9ec:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    a9f0:	ldmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9f4:	sbcsle	r2, r7, r0, lsl #16
    a9f8:	stmdbmi	ip!, {r1, r2, r3, r5, r9, fp, lr}
    a9fc:	ldrbtmi	r6, [sl], #-2155	; 0xfffff795
    aa00:	mrcne	0, 2, r7, cr10, cr7, {2}
    aa04:	ldmdapl	r3!, {r1, r3, r5, r6, sp, lr}^
    aa08:	svclt	0x00181aeb
    aa0c:	bcs	13618 <cos@plt+0x11838>
    aa10:	movwcs	fp, #3864	; 0xf18
    aa14:	teqle	r5, r0, lsl #22
    aa18:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    aa1c:			; <UNDEFINED> instruction: 0xf8c6f7fb
    aa20:	strb	r6, [r1, r0, rrx]
    aa24:	ldc2l	7, cr15, [ip, #1020]!	; 0x3fc
    aa28:	stmdbmi	r0!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    aa2c:			; <UNDEFINED> instruction: 0xf88d686b
    aa30:	cdpne	0, 5, cr7, cr10, cr0, {0}
    aa34:	ldmdapl	r3!, {r1, r3, r5, r6, sp, lr}^
    aa38:	svclt	0x00181aeb
    aa3c:	bcs	13648 <cos@plt+0x11868>
    aa40:	movwcs	fp, #3864	; 0xf18
    aa44:	smlabtcs	r1, fp, r9, fp
    aa48:			; <UNDEFINED> instruction: 0xf7fb4668
    aa4c:	rsbvs	pc, r0, pc, lsl #17
    aa50:	strtmi	lr, [r8], -sl, lsr #15
    aa54:			; <UNDEFINED> instruction: 0xf007210b
    aa58:	ldr	pc, [pc, fp, asr #19]!
    aa5c:	stmdavs	fp!, {r0, r1, r4, r9, fp, lr}^
    aa60:	rsbvs	r3, fp, r1, lsl #22
    aa64:	bne	feaa0d34 <cos@plt+0xfea9ef54>
    aa68:	andcs	fp, r1, #24, 30	; 0x60
    aa6c:	svclt	0x00182b00
    aa70:	stmdblt	r2!, {r9, sp}^
    aa74:	eorhi	r2, r3, r6, lsl #6
    aa78:			; <UNDEFINED> instruction: 0x4628e799
    aa7c:			; <UNDEFINED> instruction: 0xf007210c
    aa80:			; <UNDEFINED> instruction: 0xe7e0f9b7
    aa84:	tstcs	ip, r8, lsr #12
    aa88:			; <UNDEFINED> instruction: 0xf9b2f007
    aa8c:	strtmi	lr, [r8], -r4, asr #15
    aa90:			; <UNDEFINED> instruction: 0xf007210c
    aa94:	strb	pc, [sp, sp, lsr #19]!	; <UNPREDICTABLE>
    aa98:	ldmda	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa9c:	andeq	sp, r1, r4, ror #7
    aaa0:	andeq	r0, r0, r0, lsl #3
    aaa4:	andeq	sp, r1, ip, asr #7
    aaa8:			; <UNDEFINED> instruction: 0x0001d3b2
    aaac:	strdeq	r0, [r0], -r8
    aab0:	andeq	fp, r0, sl, lsr r7
    aab4:	andeq	sp, r1, r6, lsr r6
    aab8:	andeq	sp, r1, sl, lsl r6
    aabc:	mvnsmi	lr, sp, lsr #18
    aac0:	stmdavs	r4, {r0, r1, r2, r9, sl, lr}^
    aac4:	stmdami	sp!, {r1, r7, ip, sp, pc}
    aac8:	ldrbtmi	r4, [r8], #-2349	; 0xfffff6d3
    aacc:	bmi	b9d788 <cos@plt+0xb9b9a8>
    aad0:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
    aad4:	tstls	r1, r9, lsl #16
    aad8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    aadc:	eorshi	r2, r9, r2, lsl #2
    aae0:	bvc	8e0d50 <cos@plt+0x8def70>
    aae4:	blvs	248c3c <cos@plt+0x246e5c>
    aae8:	strtmi	r5, [r6], #-3281	; 0xfffff32f
    aaec:	tstle	r4, r1, lsl #18
    aaf0:	svccc	0x0001f814
    aaf4:	stmdbcs	r1, {r0, r4, r6, r7, sl, fp, ip, lr}
    aaf8:	adcmi	sp, r6, #250	; 0xfa
    aafc:			; <UNDEFINED> instruction: 0xf816d01c
    ab00:	ldcpl	12, cr0, [r5], {1}
    ab04:	tstle	r6, r1, lsl #26
    ab08:			; <UNDEFINED> instruction: 0x461e1e73
    ab0c:	stceq	8, cr15, [r1, #-76]	; 0xffffffb4
    ab10:	stccs	12, cr5, [r1, #-84]	; 0xffffffac
    ab14:	ldccs	0, cr13, [r6, #-996]	; 0xfffffc1c
    ab18:	stmdacs	lr!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    ab1c:	strcs	fp, [r1, #-3860]	; 0xfffff0ec
    ab20:	tstle	r9, r0, lsl #10
    ab24:	stmdale	r7, {r0, r1, r2, r3, r4, r8, fp, sp}
    ab28:	vst1.8	{d18-d21}, [pc], r1
    ab2c:	addmi	r5, sl, r0, asr #7
    ab30:	movteq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    ab34:	ldmdblt	r3, {r0, r1, r4, lr}^
    ab38:	blmi	45d390 <cos@plt+0x45b5b0>
    ab3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ab40:	blls	64bb0 <cos@plt+0x62dd0>
    ab44:	tstle	r7, sl, asr r0
    ab48:	pop	{r1, ip, sp, pc}
    ab4c:			; <UNDEFINED> instruction: 0xf7f781f0
    ab50:			; <UNDEFINED> instruction: 0x4669e874
    ab54:	strtmi	r4, [r0], -r0, lsl #13
    ab58:	andpl	pc, r0, r8, asr #17
    ab5c:	ldm	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab60:	ldrdcc	pc, [r0], -r8
    ab64:	vstr	d2, [r7, #136]	; 0x88
    ab68:	rscle	r0, r5, r2, lsl #22
    ab6c:	adcsmi	r9, r3, #0, 22
    ab70:	movwcs	fp, #16164	; 0x3f24
    ab74:			; <UNDEFINED> instruction: 0xe7df803b
    ab78:	svc	0x00c0f7f6
    ab7c:	muleq	r1, sl, r2
    ab80:	andeq	r0, r0, r0, lsl #3
    ab84:	muleq	r1, r2, r2
    ab88:	andeq	r0, r0, ip, lsl #5
    ab8c:	andeq	sp, r1, r8, lsr #4
    ab90:			; <UNDEFINED> instruction: 0x3000f9b0
    ab94:	blcs	7815c <cos@plt+0x7637c>
    ab98:			; <UNDEFINED> instruction: 0x46044e11
    ab9c:	cfldrsle	mvf4, [fp, #-504]	; 0xfffffe08
    aba0:	strtmi	r6, [r8], -r5, ror #16
    aba4:	stc2l	0, cr15, [r0, #16]
    aba8:	strtmi	r4, [r0], -r1, lsl #12
    abac:	blx	ff048ba0 <cos@plt+0xff046dc0>
    abb0:	stmdavs	fp!, {r2, r3, r9, fp, lr}^
    abb4:	rsbvs	r3, fp, r1, lsl #22
    abb8:	bne	feaa0e88 <cos@plt+0xfea9f0a8>
    abbc:	andcs	fp, r1, #24, 30	; 0x60
    abc0:	svclt	0x00182b00
    abc4:	stmdblt	r2, {r9, sp}
    abc8:	stmdavs	r9!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    abcc:	pop	{r3, r5, r9, sl, lr}
    abd0:	tstcc	fp, r0, ror r0
    abd4:	stmdblt	ip, {r0, r1, r2, ip, sp, lr, pc}
    abd8:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    abdc:	svclt	0x0000e7e0
    abe0:	andeq	sp, r1, r8, asr #3
    abe4:	strdeq	r0, [r0], -r8
    abe8:	blvc	38626c <cos@plt+0x38448c>
    abec:	bleq	ff2066c4 <cos@plt+0xff2048e4>
    abf0:	blx	4467bc <cos@plt+0x4449dc>
    abf4:	vldr	s26, [pc, #44]	; ac28 <cos@plt+0x8e48>
    abf8:	vmov.f64	d7, #76	; 0x3e600000  0.2187500
    abfc:	vsqrt.f64	d16, d7
    ac00:	vstrle	s30, [r7, #-64]	; 0xffffffc0
    ac04:	blvc	ff046800 <cos@plt+0xff044a20>
    ac08:	beq	fe44646c <cos@plt+0xfe44468c>
    ac0c:			; <UNDEFINED> instruction: 0xf06f4770
    ac10:	ldrbmi	r4, [r0, -r0]!
    ac14:	vaddl.s8	q9, d8, d1
    ac18:	ldrbmi	r0, [r0, -r0]!
    ac1c:	andhi	pc, r0, pc, lsr #7
    ac20:			; <UNDEFINED> instruction: 0xffc00000
    ac24:	ldrshmi	pc, [pc, #255]	; ad2b <cos@plt+0x8f4b>	; <UNPREDICTABLE>
    ac28:			; <UNDEFINED> instruction: 0xffc00000
    ac2c:	ldrshgt	pc, [pc, #255]	; ad33 <cos@plt+0x8f53>	; <UNPREDICTABLE>
    ac30:	blvc	3062b4 <cos@plt+0x3044d4>
    ac34:	bleq	ff20670c <cos@plt+0xff20492c>
    ac38:	blx	446804 <cos@plt+0x444a24>
    ac3c:	vmov.f32	s26, #91	; 0x3ed80000  0.4218750
    ac40:	vsqrt.f64	d16, d0
    ac44:			; <UNDEFINED> instruction: 0xdc01fa10
    ac48:	ldrbmi	r2, [r0, -r0]!
    ac4c:	blvc	ff046844 <cos@plt+0xff044a64>
    ac50:	beq	fe4464b4 <cos@plt+0xfe4446d4>
    ac54:			; <UNDEFINED> instruction: 0xf04f4770
    ac58:			; <UNDEFINED> instruction: 0x477030ff
    ac5c:	andhi	pc, r0, pc, lsr #7
    ac60:			; <UNDEFINED> instruction: 0xffe00000
    ac64:	strdmi	pc, [pc, #255]	; ad6b <cos@plt+0x8f8b>
    ac68:	mvnsmi	lr, sp, lsr #18
    ac6c:	cfcpysls	mvf2, mvf6
    ac70:	andsvs	r1, r4, r5, asr #24
    ac74:	eorsvs	r6, r4, ip, lsl r0
    ac78:	stmdacs	r0, {r6, fp, ip, sp, lr}
    ac7c:	stmdacc	r0!, {r1, r4, r5, ip, lr, pc}
    ac80:	ldmdacs	r0, {r2, r3, r5, r9, sl, lr}
    ac84:	ldm	pc, {r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    ac88:	ldmdbeq	sl!, {ip, sp, lr, pc}
    ac8c:	stmdbeq	r9, {r0, r3, sl, ip, sp}
    ac90:	stmdbeq	r9, {r0, r3, r8, fp}
    ac94:	movwmi	r3, #37897	; 0x9409
    ac98:	eorseq	r0, r0, r9, lsl #18
    ac9c:	movwlt	r7, #34856	; 0x8828
    aca0:			; <UNDEFINED> instruction: 0xf04f2700
    aca4:	ldrtmi	r0, [lr], sl, lsl #16
    aca8:			; <UNDEFINED> instruction: 0x46bc463d
    acac:			; <UNDEFINED> instruction: 0xf1042839
    acb0:	ldmdale	r6!, {r0, sl}
    acb4:	ldmdale	fp!, {r0, r1, r2, r3, r5, fp, sp}
    acb8:	suble	r2, r1, sl, lsr #16
    acbc:	teqle	r4, lr, lsr #16
    acc0:	svceq	0x0000f1bc
    acc4:	stfcsd	f5, [r0, #-196]	; 0xffffff3c
    acc8:			; <UNDEFINED> instruction: 0xf8c2d05a
    accc:	strbtmi	lr, [r5], -r0
    acd0:			; <UNDEFINED> instruction: 0x46e66830
    acd4:	stceq	0, cr15, [r1], {79}	; 0x4f
    acd8:	andeq	pc, r8, r0, asr #32
    acdc:	stmdavc	r0!, {r4, r5, sp, lr}
    ace0:	mvnle	r2, r0, lsl #16
    ace4:	pop	{r0, sp}
    ace8:	ldmdavs	r0!, {r4, r5, r6, r7, r8, pc}
    acec:	andeq	pc, r4, r0, asr #32
    acf0:			; <UNDEFINED> instruction: 0xf8156030
    acf4:	stmdacs	r0, {r0, r8, r9, sl, fp}
    acf8:	andcs	sp, r1, r1, asr #3
    acfc:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ad00:	andeq	pc, r1, r0, asr #32
    ad04:			; <UNDEFINED> instruction: 0xf8156030
    ad08:	stmdacs	r0, {r0, r8, r9, sl, fp}
    ad0c:			; <UNDEFINED> instruction: 0xe7f4d1b7
    ad10:			; <UNDEFINED> instruction: 0xf0406830
    ad14:	eorsvs	r0, r0, r2
    ad18:	svceq	0x0001f815
    ad1c:			; <UNDEFINED> instruction: 0xd1ae2800
    ad20:			; <UNDEFINED> instruction: 0xf000e7eb
    ad24:	stmdacs	r3!, {r0, r1, r2, r3, r5, r6, r7}^
    ad28:	andcs	sp, r0, r5, lsl r0
    ad2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ad30:	svccc	0x00fff1b5
    ad34:	ldmiblt	r5!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    ad38:	rndeqdp	f7, f0
    ad3c:	and	r2, r6, r1, lsl #10
    ad40:	mvnsle	r2, r0, lsl #26
    ad44:	eor	pc, r7, r1, asr r8	; <UNPREDICTABLE>
    ad48:			; <UNDEFINED> instruction: 0xf04f3701
    ad4c:	stmdavc	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    ad50:			; <UNDEFINED> instruction: 0xd1ab2800
    ad54:	smlalbtlt	lr, r5, r6, r7
    ad58:	svceq	0x0000f1bc
    ad5c:			; <UNDEFINED> instruction: 0xf8c3d013
    ad60:	ldmdavs	r3!, {sp, lr, pc}
    ad64:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    ad68:	stmdavc	r0!, {r0, r1, r4, r5, sp, lr}
    ad6c:			; <UNDEFINED> instruction: 0xf080fab0
    ad70:	pop	{r6, r8, fp}
    ad74:	ldmdacc	r0!, {r4, r5, r6, r7, r8, pc}
    ad78:	blx	218186 <cos@plt+0x2163a6>
    ad7c:	strb	r0, [r6, lr, lsl #28]!
    ad80:	stceq	0, cr15, [r1], {79}	; 0x4f
    ad84:			; <UNDEFINED> instruction: 0xf8c2e7e3
    ad88:	ldmdavs	r3!, {sp, lr, pc}
    ad8c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    ad90:	stmdavc	r0!, {r0, r1, r4, r5, sp, lr}
    ad94:			; <UNDEFINED> instruction: 0xf080fab0
    ad98:	strb	r0, [sl, r0, asr #18]!
    ad9c:			; <UNDEFINED> instruction: 0xf7f6b508
    ada0:	stmdbmi	r5, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    ada4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    ada8:	blx	12c8daa <cos@plt+0x12c6fca>
    adac:			; <UNDEFINED> instruction: 0x4008e8bd
    adb0:			; <UNDEFINED> instruction: 0xf7fa2002
    adb4:	svclt	0x0000bf19
    adb8:			; <UNDEFINED> instruction: 0x0000b3b8
    adbc:			; <UNDEFINED> instruction: 0x4605b5f0
    adc0:			; <UNDEFINED> instruction: 0x4000f9b0
    adc4:	cdpmi	0, 2, cr11, cr7, cr3, {4}
    adc8:	stccs	6, cr4, [r1], {15}
    adcc:	andsle	r4, ip, lr, ror r4
    add0:	ldmiblt	ip, {r1, sl, fp, ip, lr, pc}
    add4:	ldcllt	0, cr11, [r0, #12]!
    add8:	adclt	r3, r4, #512	; 0x200
    addc:	stmdale	sp, {r1, sl, fp, sp}
    ade0:	stmdavs	r2, {r6, fp, sp, lr}
    ade4:	rscsle	r2, r5, r0, lsl #20
    ade8:	eorsle	r2, r5, r1, lsl #20
    adec:	andcc	r4, r8, fp, lsl #12
    adf0:	andlt	r2, r3, r1, lsl #2
    adf4:	ldrhtmi	lr, [r0], #141	; 0x8d
    adf8:	mrclt	7, 4, APSR_nzcv, cr8, cr6, {7}
    adfc:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    ae00:	pop	{r0, r1, ip, sp, pc}
    ae04:			; <UNDEFINED> instruction: 0xf7fe40f0
    ae08:	vldr	d11, [r0, #876]	; 0x36c
    ae0c:			; <UNDEFINED> instruction: 0xf7ff0b02
    ae10:	cdp	14, 0, cr15, cr7, cr11, {7}
    ae14:			; <UNDEFINED> instruction: 0x46030a90
    ae18:	blvs	ffa06900 <cos@plt+0xffa04b20>
    ae1c:	blvc	c6478 <cos@plt+0xc4698>
    ae20:	blvs	12068f8 <cos@plt+0x1204b18>
    ae24:	blx	4469f0 <cos@plt+0x444c10>
    ae28:	bmi	43f250 <cos@plt+0x43d470>
    ae2c:	ldrtmi	r4, [r8], -r1, lsr #12
    ae30:	andlt	r4, r3, sl, ror r4
    ae34:	ldrhtmi	lr, [r0], #141	; 0x8d
    ae38:	svclt	0x002ef7f6
    ae3c:	vqdmulh.s<illegal width 8>	d20, d4, d12
    ae40:	strtmi	r0, [r1], -r4, asr #4
    ae44:	ldmpl	r3!, {r3, r4, r5, r9, sl, lr}^
    ae48:	blvc	46484 <cos@plt+0x446a4>
    ae4c:	andcc	r5, r8, #10092544	; 0x9a0000
    ae50:	svc	0x0024f7f6
    ae54:	ldcllt	0, cr11, [r0, #12]!
    ae58:	andlt	r7, r3, r0, lsl #20
    ae5c:	ldrhtmi	lr, [r0], #141	; 0x8d
    ae60:	svclt	0x006ef7f6
    ae64:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    ae68:	andeq	fp, r0, lr, ror #6
    ae6c:	andeq	fp, r0, r0, ror #5
    ae70:	andeq	r0, r0, r4, asr r1
    ae74:	cfstr64ne	mvdx11, [fp], {112}	; 0x70
    ae78:	strmi	r4, [r3], #-3594	; 0xfffff1f6
    ae7c:	strmi	r4, [r5], -ip, lsl #12
    ae80:	ldmdavs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}
    ae84:	stmdble	r6, {r1, r3, r4, r7, r9, lr}
    ae88:			; <UNDEFINED> instruction: 0x21204622
    ae8c:			; <UNDEFINED> instruction: 0xf7f64628
    ae90:	stmdbne	r8!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    ae94:	ldmdavs	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    ae98:	bne	145ceac <cos@plt+0x145b0cc>
    ae9c:			; <UNDEFINED> instruction: 0xf7fe4478
    aea0:	udf	#8117	; 0x1fb5
    aea4:			; <UNDEFINED> instruction: 0x0001d1b8
    aea8:	strdeq	fp, [r0], -r0
    aeac:	ldrbmi	lr, [r0, sp, lsr #18]!
    aeb0:	ldmib	sp, {r0, r7, r9, sl, lr}^
    aeb4:	strmi	r4, [lr], -r8, lsl #20
    aeb8:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
    aebc:	subsle	r2, sp, r0, lsl #22
    aec0:	streq	pc, [r8, -r3, lsl #2]
    aec4:	movwcs	r2, #1281	; 0x501
    aec8:	svclt	0x00bc2c00
    aecc:	stmdaeq	r2, {r3, r6, ip, sp, lr, pc}
    aed0:	b	21b868 <cos@plt+0x219a88>
    aed4:	orrslt	r0, r6, #201326592	; 0xc000000
    aed8:	cmnle	r2, r0, lsl #22
    aedc:	svceq	0x0010f018
    aee0:	ldrbmi	sp, [r5, #-2]
    aee4:	ldrbmi	fp, [r5], -r8, lsr #31
    aee8:	svceq	0x0008f018
    aeec:	ldrtmi	sp, [r3], -r8, lsl #2
    aef0:	ldrtmi	r4, [r8], -sl, lsr #12
    aef4:			; <UNDEFINED> instruction: 0xf7f62101
    aef8:			; <UNDEFINED> instruction: 0x4648ee1c
    aefc:			; <UNDEFINED> instruction: 0x87f0e8bd
    af00:	svceq	0x0002f018
    af04:	adcmi	sp, r5, #1073741826	; 0x40000002
    af08:			; <UNDEFINED> instruction: 0x3c01daf1
    af0c:	eorcs	r4, r0, r1, lsr r6
    af10:	svc	0x000af7f6
    af14:	mvnsle	r4, ip, lsr #5
    af18:	ldrtmi	lr, [r8], -r9, ror #15
    af1c:			; <UNDEFINED> instruction: 0x462a4633
    af20:			; <UNDEFINED> instruction: 0xf7f62101
    af24:	adcmi	lr, r5, #6, 28	; 0x60
    af28:			; <UNDEFINED> instruction: 0x3c01dae7
    af2c:	eorcs	r4, r0, r1, lsr r6
    af30:	mrc	7, 7, APSR_nzcv, cr10, cr6, {7}
    af34:	mvnsle	r4, r5, lsr #5
    af38:	pop	{r3, r6, r9, sl, lr}
    af3c:	blcs	2cf04 <cos@plt+0x2b124>
    af40:			; <UNDEFINED> instruction: 0xf018d154
    af44:	andle	r0, r2, r0, lsl pc
    af48:	svclt	0x00a84555
    af4c:			; <UNDEFINED> instruction: 0xf0184655
    af50:			; <UNDEFINED> instruction: 0xf1050f08
    af54:	tstle	r8, r1, lsl #12
    af58:	blmi	b5c810 <cos@plt+0xb5aa30>
    af5c:	bl	25c09c <cos@plt+0x25a2bc>
    af60:	ldrbtmi	r0, [fp], #-2053	; 0xfffff7fb
    af64:	adcsmi	r6, r3, #1769472	; 0x1b0000
    af68:	strtmi	sp, [sl], -fp, lsr #18
    af6c:			; <UNDEFINED> instruction: 0x46484639
    af70:			; <UNDEFINED> instruction: 0xf7f646c1
    af74:	strbmi	lr, [r8], -ip, lsr #27
    af78:			; <UNDEFINED> instruction: 0x87f0e8bd
    af7c:			; <UNDEFINED> instruction: 0xf8576817
    af80:	blx	fed61ba8 <cos@plt+0xfed5fdc8>
    af84:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    af88:			; <UNDEFINED> instruction: 0xf018e79e
    af8c:	tstle	sp, r2, lsl #30
    af90:	ble	ff89ba2c <cos@plt+0xff899c4c>
    af94:	strbmi	r1, [r8], -r1, ror #22
    af98:			; <UNDEFINED> instruction: 0xff6cf7ff
    af9c:	strmi	r4, [r1], ip, lsr #12
    afa0:			; <UNDEFINED> instruction: 0x4631e7db
    afa4:			; <UNDEFINED> instruction: 0xf7f62020
    afa8:	ldr	lr, [r7, r0, asr #29]
    afac:	strbmi	r4, [lr], #-2841	; 0xfffff4e7
    afb0:	stmdaeq	r5, {r0, r3, r8, r9, fp, sp, lr, pc}
    afb4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    afb8:	svclt	0x008442b3
    afbc:	strbmi	r4, [r1], r8, asr #12
    afc0:	bmi	580fec <cos@plt+0x57f20c>
    afc4:	ldrbtmi	r4, [sl], #-2069	; 0xfffff7eb
    afc8:	ldmdavs	r1, {r3, r4, r5, r6, sl, lr}^
    afcc:			; <UNDEFINED> instruction: 0xf7fe1a59
    afd0:			; <UNDEFINED> instruction: 0x4648fb5d
    afd4:	ldrtmi	r4, [r9], -r1, asr #13
    afd8:			; <UNDEFINED> instruction: 0xf7f6462a
    afdc:	adcmi	lr, r5, #120, 26	; 0x1e00
    afe0:	blne	1881a14 <cos@plt+0x187fc34>
    afe4:	pop	{r6, r9, sl, lr}
    afe8:			; <UNDEFINED> instruction: 0xe74347f0
    afec:			; <UNDEFINED> instruction: 0xf109490c
    aff0:	ldrbtmi	r0, [r9], #-770	; 0xfffffcfe
    aff4:	addsmi	r6, sl, #655360	; 0xa0000
    aff8:			; <UNDEFINED> instruction: 0x2320d903
    affc:	blcc	89028 <cos@plt+0x87248>
    b000:	stmdavs	r9, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    b004:	bne	145d028 <cos@plt+0x145b248>
    b008:			; <UNDEFINED> instruction: 0xf7fe4478
    b00c:			; <UNDEFINED> instruction: 0xe7f4fb3f
    b010:	ldrdeq	sp, [r1], -r6
    b014:	andeq	sp, r1, r4, lsl #1
    b018:	andeq	sp, r1, r2, ror r0
    b01c:	andeq	fp, r0, r4, asr #3
    b020:	andeq	sp, r1, r6, asr #32
    b024:	andeq	fp, r0, r4, lsl #3
    b028:	svcmi	0x00f0e92d
    b02c:			; <UNDEFINED> instruction: 0xf8df4692
    b030:			; <UNDEFINED> instruction: 0x46992590
    b034:	strcc	pc, [ip, #2271]	; 0x8df
    b038:	ldrbtmi	fp, [sl], #-157	; 0xffffff63
    b03c:	smlabbls	r7, r0, r6, r4
    b040:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b044:			; <UNDEFINED> instruction: 0xf04f931b
    b048:			; <UNDEFINED> instruction: 0xf8df0300
    b04c:	ldrbtmi	r3, [fp], #-1404	; 0xfffffa84
    b050:	stmdacs	r0, {r3, r8, r9, ip, pc}
    b054:	rschi	pc, r9, r0
    b058:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    b05c:			; <UNDEFINED> instruction: 0xf8df4606
    b060:	ldrbtmi	r3, [sl], #-1392	; 0xfffffa90
    b064:	bls	22f89c <cos@plt+0x22dabc>
    b068:	movwls	r5, #55507	; 0xd8d3
    b06c:			; <UNDEFINED> instruction: 0xf8df2300
    b070:	movwls	fp, #38244	; 0x9564
    b074:	streq	pc, [r9, r2, asr #12]
    b078:	vsubw.s8	<illegal reg q12.5>, q0, d11
    b07c:	movwls	r0, #63233	; 0xf701
    b080:			; <UNDEFINED> instruction: 0xf8df44fb
    b084:	andcs	r3, r1, #84, 10	; 0x15000000
    b088:	ldrbtmi	r9, [fp], #-3335	; 0xfffff2f9
    b08c:			; <UNDEFINED> instruction: 0xf8df9310
    b090:	andls	r3, r6, #76, 10	; 0x13000000
    b094:	strls	r4, [r5, #-1147]	; 0xfffffb85
    b098:	blls	16fce4 <cos@plt+0x16df04>
    b09c:			; <UNDEFINED> instruction: 0xf1b87818
    b0a0:			; <UNDEFINED> instruction: 0xf0000f00
    b0a4:	stmdacs	r5!, {r1, r3, r4, r7, pc}
    b0a8:	stcls	0, cr13, [r5, #-40]	; 0xffffffd8
    b0ac:	rsbsle	r2, sp, r0, lsl #16
    b0b0:			; <UNDEFINED> instruction: 0xf7f64641
    b0b4:			; <UNDEFINED> instruction: 0xf815ee48
    b0b8:	stmdacs	r5!, {r0, r8, r9, sl, fp}
    b0bc:	strls	sp, [r5, #-502]	; 0xfffffe0a
    b0c0:	ldmdavc	r8, {r0, r2, r8, r9, fp, ip, pc}^
    b0c4:	svclt	0x00182825
    b0c8:			; <UNDEFINED> instruction: 0xf0009b05
    b0cc:	mrrcne	0, 11, r8, ip, cr9
    b0d0:			; <UNDEFINED> instruction: 0xf1a0930e
    b0d4:	sbcslt	r0, fp, #32, 6	; 0x80000000
    b0d8:	stmdale	fp, {r4, r8, r9, fp, sp}
    b0dc:	vpmax.u8	d15, d3, d23
    b0e0:			; <UNDEFINED> instruction: 0xf14007d9
    b0e4:			; <UNDEFINED> instruction: 0xf8148224
    b0e8:			; <UNDEFINED> instruction: 0xf1a00f01
    b0ec:	sbcslt	r0, fp, #32, 6	; 0x80000000
    b0f0:	ldmible	r3!, {r4, r8, r9, fp, sp}^
    b0f4:	tstls	r6, #0, 6
    b0f8:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    b0fc:	stmdavc	r3!, {r3, r8, fp, ip, pc}
    b100:	stclpl	8, cr5, [sl], {137}	; 0x89
    b104:	tstle	r4, r6, lsl sl
    b108:	svccc	0x0001f814
    b10c:	bcs	5a243c <cos@plt+0x5a065c>
    b110:	andcs	sp, r0, #250	; 0xfa
    b114:	blcs	baf944 <cos@plt+0xbadb64>
    b118:	andeq	pc, r1, #4, 2
    b11c:			; <UNDEFINED> instruction: 0xf0009205
    b120:			; <UNDEFINED> instruction: 0xf1ba80de
    b124:	vpmax.f32	d16, d0, d0
    b128:	stmdavc	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, pc}
    b12c:			; <UNDEFINED> instruction: 0xf0002b6c
    b130:	blcs	1a2b364 <cos@plt+0x1a29584>
    b134:	mvnshi	pc, r0
    b138:	blcs	cd9e54 <cos@plt+0xcd8074>
    b13c:	adchi	pc, fp, r0, lsl #4
    b140:			; <UNDEFINED> instruction: 0xf013e8df
    b144:	adceq	r0, r9, r4, asr r1
    b148:	adceq	r0, r9, r4, asr r1
    b14c:	adceq	r0, r9, r9, lsr #1
    b150:	adceq	r0, r9, r9, lsr #1
    b154:	adceq	r0, r9, r9, lsr #1
    b158:	adceq	r0, r9, r9, lsr #1
    b15c:	adceq	r0, r9, r9, lsr #1
    b160:	adceq	r0, r9, r9, lsr #1
    b164:	adceq	r0, r9, r9, lsr #1
    b168:	teqeq	sp, r9, lsr #1
    b16c:	adceq	r0, r9, r9, lsr #1
    b170:	adceq	r0, r9, r9, lsr #1
    b174:	adceq	r0, r9, r9, lsr #1
    b178:	adceq	r0, r9, r9, lsr #1
    b17c:	adceq	r0, r9, r9, lsr #1
    b180:	tsteq	r7, pc, lsr #2
    b184:	cmpeq	r4, r4, asr r1
    b188:	adceq	r0, r9, r4, asr r1
    b18c:	adceq	r0, r9, r7, lsl r1
    b190:	adceq	r0, r9, r9, lsr #1
    b194:	adceq	r0, r9, r9, lsr #1
    b198:	adceq	r0, r9, sp, lsr r1
    b19c:	adceq	r0, r9, r9, lsr #1
    b1a0:	adceq	r0, r9, r8, lsl #2
    b1a4:	adceq	r0, r9, sp, lsr r1
    b1a8:	teqeq	sp, r9, lsr #1
    b1ac:	strbmi	r9, [r0], -r5
    b1b0:	ldcl	7, cr15, [lr], #-984	; 0xfffffc28
    b1b4:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
    b1b8:	adcshi	pc, sp, r0, asr #32
    b1bc:			; <UNDEFINED> instruction: 0xf8df4618
    b1c0:			; <UNDEFINED> instruction: 0xf8df2424
    b1c4:	ldrbtmi	r3, [sl], #-1024	; 0xfffffc00
    b1c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b1cc:	subsmi	r9, sl, fp, lsl fp
    b1d0:	mvnhi	pc, r0, asr #32
    b1d4:	pop	{r0, r2, r3, r4, ip, sp, pc}
    b1d8:	stmdacs	r5!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b1dc:			; <UNDEFINED> instruction: 0xf8dfd012
    b1e0:	strmi	r4, [r3], -r8, lsl #8
    b1e4:	ldrbtmi	r9, [ip], #-3333	; 0xfffff2fb
    b1e8:	ldmib	fp, {r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, pc}^
    b1ec:	adcsmi	r3, r3, #0, 2
    b1f0:	adchi	pc, r6, r0, lsl #1
    b1f4:			; <UNDEFINED> instruction: 0x46201a59
    b1f8:	blx	12491f8 <cos@plt+0x1247418>
    b1fc:	blcs	9692b0 <cos@plt+0x9674d0>
    b200:	strls	sp, [r5, #-498]	; 0xfffffe0e
    b204:	ldmdavc	r8, {r0, r2, r8, r9, fp, ip, pc}^
    b208:	svclt	0x00082825
    b20c:	bleq	8922c <cos@plt+0x8744c>
    b210:	svcge	0x005df47f
    b214:	movwcc	r9, #11013	; 0x2b05
    b218:	blls	1afe34 <cos@plt+0x1ae054>
    b21c:	movwls	r3, #25345	; 0x6301
    b220:	strcc	lr, [r1, #-1851]	; 0xfffff8c5
    b224:	blcc	89244 <cos@plt+0x87464>
    b228:	bmi	ffc451d0 <cos@plt+0xffc433f0>
    b22c:	ldrbtmi	r4, [sl], #-3056	; 0xfffff410
    b230:	ldmdavs	r6, {r4, r5, r6, r7, r8, fp, lr}^
    b234:	bls	21c420 <cos@plt+0x21a640>
    b238:	ldmpl	r3, {r2, r3, r8, ip, pc}^
    b23c:	ldr	r9, [r5, -sp, lsl #6]
    b240:			; <UNDEFINED> instruction: 0xf7f64641
    b244:	strb	lr, [r5, r0, lsl #27]!
    b248:	mrscs	r2, R9_usr
    b24c:			; <UNDEFINED> instruction: 0xf8109805
    b250:	blcc	1159e5c <cos@plt+0x115807c>
    b254:	blcs	cdca70 <cos@plt+0xcdac90>
    b258:	ldm	pc, {r0, r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b25c:	bne	ff007270 <cos@plt+0xff005490>
    b260:	bne	691d64 <cos@plt+0x68ff84>
    b264:	bne	691ad4 <cos@plt+0x68fcf4>
    b268:	bne	691ad8 <cos@plt+0x68fcf8>
    b26c:	bne	691adc <cos@plt+0x68fcfc>
    b270:	bne	6b6ae0 <cos@plt+0x6b4d00>
    b274:	bne	691ae4 <cos@plt+0x68fd04>
    b278:	bne	691ae8 <cos@plt+0x68fd08>
    b27c:	svclt	0x00bf8899
    b280:	bne	fe211d84 <cos@plt+0xfe20ffa4>
    b284:	bne	691af4 <cos@plt+0x68fd14>
    b288:	bne	691d48 <cos@plt+0x68ff68>
    b28c:	bne	feb91c6c <cos@plt+0xfeb8fe8c>
    b290:	stcls	14, cr10, [r5], {26}
    b294:	ldmmi	r8, {r0, r2, r8, sl, ip, pc}^
    b298:	bls	331ebc <cos@plt+0x3300dc>
    b29c:	stmdbls	r6, {r3, r4, r5, r6, sl, lr}
    b2a0:			; <UNDEFINED> instruction: 0xf9acf7fe
    b2a4:	blls	2a9434 <cos@plt+0x2a7654>
    b2a8:	bls	26fad8 <cos@plt+0x26dcf8>
    b2ac:	orreq	lr, r3, #3072	; 0xc00
    b2b0:	andcs	r4, r0, #318767104	; 0x13000000
    b2b4:	rsbvc	r3, r2, r1, lsl #22
    b2b8:	vqdmulh.s<illegal width 8>	d2, d0, d13
    b2bc:	ldm	pc, {r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    b2c0:	adceq	pc, r3, r3, lsl r0	; <UNPREDICTABLE>
    b2c4:	tsteq	r8, pc, lsl #2
    b2c8:	sbcseq	r0, r6, sp, lsr #2
    b2cc:	smulwbeq	r6, r3, r0
    b2d0:	tsteq	r5, ip, lsl r1
    b2d4:	ldrdeq	r0, [r3], r6	; <UNPREDICTABLE>
    b2d8:	rscseq	r0, fp, r6, lsl #2
    b2dc:	stmdavc	r3!, {r1, r2, r5, r6, r7}^
    b2e0:			; <UNDEFINED> instruction: 0xf0402b2a
    b2e4:			; <UNDEFINED> instruction: 0xf9b980ae
    b2e8:	blcs	572f0 <cos@plt+0x55510>
    b2ec:	strbmi	sp, [r8], -r2
    b2f0:			; <UNDEFINED> instruction: 0xf8aef7ff
    b2f4:	bleq	c6960 <cos@plt+0xc4b80>
    b2f8:	bcc	7728 <cos@plt+0x5948>
    b2fc:	ldc2l	7, cr15, [r4], #-1020	; 0xfffffc04
    b300:	ldmdbge	ip, {r1, r3, r8, r9, fp, ip, pc}
    b304:	svceq	0x0000f1ba
    b308:	ldmdbeq	r0, {r0, r3, r8, ip, sp, lr, pc}
    b30c:	addeq	lr, r3, #1024	; 0x400
    b310:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    b314:			; <UNDEFINED> instruction: 0xf104930a
    b318:			; <UNDEFINED> instruction: 0xf1040303
    b31c:	movwls	r0, #21506	; 0x5402
    b320:	ldceq	8, cr15, [r8], {66}	; 0x42
    b324:	svcge	0x0001f73f
    b328:	bls	1dd600 <cos@plt+0x1db820>
    b32c:	ldrbtmi	r9, [r8], #-2316	; 0xfffff6f4
    b330:			; <UNDEFINED> instruction: 0xf964f7fe
    b334:			; <UNDEFINED> instruction: 0xf7ffe6f9
    b338:	blls	18a804 <cos@plt+0x188a24>
    b33c:			; <UNDEFINED> instruction: 0xe73e4618
    b340:	bne	1c5cb68 <cos@plt+0x1c5ad88>
    b344:	ldc2	7, cr15, [r2], {250}	; 0xfa
    b348:	sbcmi	lr, sl, #14942208	; 0xe40000
    b34c:	msrhi	CPSR_f, r0, asr #32
    b350:	strls	r9, [r5, #-3077]	; 0xfffff3fb
    b354:			; <UNDEFINED> instruction: 0x3000f9b9
    b358:	svclt	0x00c42b01
    b35c:	movwls	r2, #37633	; 0x9301
    b360:	strbmi	sp, [r8], -r0, lsr #25
    b364:	movwls	r2, #37633	; 0x9301
    b368:			; <UNDEFINED> instruction: 0xf95af7ff
    b36c:	stcls	7, cr14, [r5], {154}	; 0x9a
    b370:			; <UNDEFINED> instruction: 0xf9b99505
    b374:	blcs	5737c <cos@plt+0x5559c>
    b378:	strbmi	sp, [r8], -r2
    b37c:			; <UNDEFINED> instruction: 0xf868f7ff
    b380:	bleq	c69ec <cos@plt+0xc4c0c>
    b384:	movwls	r2, #37634	; 0x9302
    b388:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
    b38c:	str	r9, [r9, fp]
    b390:	blls	1dd604 <cos@plt+0x1db824>
    b394:	ldrbtmi	r9, [r8], #-2572	; 0xfffff5f4
    b398:			; <UNDEFINED> instruction: 0xf7fe9906
    b39c:			; <UNDEFINED> instruction: 0x9c05f92f
    b3a0:			; <UNDEFINED> instruction: 0xf9b99505
    b3a4:	blcs	1173ac <cos@plt+0x1155cc>
    b3a8:	mrshi	pc, R11_usr	; <UNPREDICTABLE>
    b3ac:			; <UNDEFINED> instruction: 0xf013e8df
    b3b0:	strdeq	r0, [r3], #5	; <UNPREDICTABLE>
    b3b4:	strdeq	r0, [r3], #0	; <UNPREDICTABLE>
    b3b8:	stcls	0, cr0, [r5], {220}	; 0xdc
    b3bc:			; <UNDEFINED> instruction: 0xf9b99505
    b3c0:	blcs	573c8 <cos@plt+0x555e8>
    b3c4:	strbmi	sp, [r8], -r2
    b3c8:			; <UNDEFINED> instruction: 0xf842f7ff
    b3cc:	bleq	c6a38 <cos@plt+0xc4c58>
    b3d0:	movwls	r2, #37636	; 0x9304
    b3d4:	stc2	7, cr15, [ip], #-1020	; 0xfffffc04
    b3d8:	strb	r9, [r3, -pc]!
    b3dc:	bls	332000 <cos@plt+0x330220>
    b3e0:	ldmdals	r1, {r1, r2, r8, fp, ip, pc}
    b3e4:			; <UNDEFINED> instruction: 0xf7fe9c05
    b3e8:	strls	pc, [r5, #-2313]	; 0xfffff6f7
    b3ec:			; <UNDEFINED> instruction: 0x3000f9b9
    b3f0:	svclt	0x00042b01
    b3f4:	movwls	r2, #37635	; 0x9303
    b3f8:	svcge	0x0054f43f
    b3fc:	movwcs	r4, #13896	; 0x3648
    b400:			; <UNDEFINED> instruction: 0xf7ff9309
    b404:	strb	pc, [sp, -r5, lsr #16]	; <UNPREDICTABLE>
    b408:	bge	576060 <cos@plt+0x574280>
    b40c:	andls	sl, r0, #360448	; 0x58000
    b410:	bge	4f1450 <cos@plt+0x4ef670>
    b414:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    b418:	andsne	lr, r4, #3620864	; 0x374000
    b41c:	mrcls	6, 0, r4, cr3, cr0, {1}
    b420:	andls	r2, r2, #0, 6
    b424:	andeq	pc, r4, #1073741826	; 0x40000002
    b428:	strbmi	r9, [r1], -r1, lsl #2
    b42c:			; <UNDEFINED> instruction: 0xf7ff9600
    b430:			; <UNDEFINED> instruction: 0x4606fd3d
    b434:			; <UNDEFINED> instruction: 0xf10a9b0a
    b438:			; <UNDEFINED> instruction: 0xf1093aff
    b43c:	rsbvc	r0, r3, r0, lsl r9
    b440:	bmi	1a04ff4 <cos@plt+0x1a03214>
    b444:	stmpl	r9, {r3, r8, fp, ip, pc}
    b448:	blcs	5a277c <cos@plt+0x5a099c>
    b44c:	stcne	15, cr11, [r3], #120	; 0x78
    b450:	movwls	r9, #23557	; 0x5c05
    b454:	mcrge	4, 3, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    b458:	strtmi	r9, [sl], -r5, lsl #26
    b45c:	svccc	0x0001f815
    b460:	blcs	5a2794 <cos@plt+0x5a09b4>
    b464:	ldcne	0, cr13, [r3], {249}	; 0xf9
    b468:	movwls	r4, #22060	; 0x562c
    b46c:	blge	544dd8 <cos@plt+0x542ff8>
    b470:	ldmdbge	r6, {r0, r2, r4, r9, fp, sp, pc}
    b474:	stmdals	lr, {r9, ip, pc}
    b478:			; <UNDEFINED> instruction: 0xf7ffaa13
    b47c:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    b480:			; <UNDEFINED> instruction: 0x46301214
    b484:	vmovls.32	sl, d3[0]
    b488:	andcs	r9, r4, #536870912	; 0x20000000
    b48c:	blls	4053c4 <cos@plt+0x4035e4>
    b490:	ldrtmi	r9, [r0], -r0, lsl #6
    b494:	blls	5f18d4 <cos@plt+0x5efaf4>
    b498:	vstrls	s18, [sp, #-88]	; 0xffffffa8
    b49c:			; <UNDEFINED> instruction: 0xf1b847a8
    b4a0:	bicle	r0, r7, r0, lsl #30
    b4a4:	blcs	29578 <cos@plt+0x27798>
    b4a8:	stcls	0, cr13, [r5, #-784]	; 0xfffffcf0
    b4ac:	svccc	0x0001f816
    b4b0:	mvnsle	r2, r0, lsl #22
    b4b4:	ldr	r9, [sp, r5, lsl #10]!
    b4b8:	blvc	c6b24 <cos@plt+0xc4d44>
    b4bc:	stmdbls	lr, {r4, r5, r9, sl, lr}
    b4c0:	bls	5b2124 <cos@plt+0x5b0344>
    b4c4:	blvc	46b00 <cos@plt+0x44d20>
    b4c8:	strmi	r9, [r8, sp, lsl #26]!
    b4cc:	blls	305470 <cos@plt+0x303690>
    b4d0:	stmdbls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b4d4:	ldmib	r9, {r4, r5, r9, sl, lr}^
    b4d8:	stcls	3, cr2, [sp, #-8]
    b4dc:	ldrb	r4, [lr, r8, lsr #15]
    b4e0:	ldrtmi	r9, [r0], -lr, lsl #18
    b4e4:	blls	371d18 <cos@plt+0x36ff38>
    b4e8:	bfi	r4, r8, #15, #10
    b4ec:	movwne	lr, #59869	; 0xe9dd
    b4f0:	bls	59cdb8 <cos@plt+0x59afd8>
    b4f4:	strmi	r9, [r8, sp, lsl #26]!
    b4f8:	ldc	7, cr14, [r9, #836]	; 0x344
    b4fc:	ldrtmi	r7, [r0], -r2, lsl #22
    b500:	bls	5b1940 <cos@plt+0x5afb60>
    b504:	vstr	d9, [sp, #52]	; 0x34
    b508:	ldrmi	r7, [r8, r0, lsl #22]
    b50c:	stmdbls	lr, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    b510:	blls	2dcdd8 <cos@plt+0x2daff8>
    b514:	vstrls	s18, [sp, #-88]	; 0xffffffa8
    b518:	strb	r4, [r0, r8, lsr #15]
    b51c:	andne	lr, lr, #3620864	; 0x374000
    b520:	blls	35cde8 <cos@plt+0x35b008>
    b524:			; <UNDEFINED> instruction: 0xe7ba4798
    b528:	tstcs	r0, r1, lsl #4
    b52c:	stmdacs	sl!, {r1, r2, r3, r7, r9, sl, sp, lr, pc}
    b530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b534:	tstls	r6, #38797312	; 0x2500000
    b538:	cfldrdge	mvd15, [lr, #508]	; 0x1fc
    b53c:			; <UNDEFINED> instruction: 0x3000f9b9
    b540:	andle	r2, r2, r1, lsl #22
    b544:			; <UNDEFINED> instruction: 0xf7fe4648
    b548:			; <UNDEFINED> instruction: 0xf109ff83
    b54c:	ldc	3, cr0, [r9, #64]	; 0x40
    b550:			; <UNDEFINED> instruction: 0xf10a0b02
    b554:	strcc	r3, [r1], #-2815	; 0xfffff501
    b558:			; <UNDEFINED> instruction: 0xf7ff4699
    b55c:	andcs	pc, r1, #70656	; 0x11400
    b560:	andls	r7, sl, #7012352	; 0x6b0000
    b564:	ldrb	r9, [r6, #22]
    b568:			; <UNDEFINED> instruction: 0xf7ff4648
    b56c:			; <UNDEFINED> instruction: 0xf9b9faa7
    b570:	blcs	97578 <cos@plt+0x95798>
    b574:	ldc	0, cr13, [r9, #48]	; 0x30
    b578:			; <UNDEFINED> instruction: 0xf7ff0b02
    b57c:	sbclt	pc, r3, #54272	; 0xd400
    b580:			; <UNDEFINED> instruction: 0xf88d900b
    b584:	movwcs	r3, #4200	; 0x1068
    b588:	movwcs	r9, #792	; 0x318
    b58c:	str	r9, [r9], r9, lsl #6
    b590:	ldrdcc	pc, [r4], -r9
    b594:	movwls	r7, #47643	; 0xba1b
    b598:	movwcs	lr, #2035	; 0x7f3
    b59c:	ldrb	r9, [r0, fp, lsl #6]!
    b5a0:	bls	3321c4 <cos@plt+0x3303e4>
    b5a4:	ldmdals	r0, {r1, r2, r8, fp, ip, pc}
    b5a8:			; <UNDEFINED> instruction: 0xf828f7fe
    b5ac:			; <UNDEFINED> instruction: 0xf7f6e6d0
    b5b0:	ldmdami	r4, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    b5b4:			; <UNDEFINED> instruction: 0xf7fe4478
    b5b8:			; <UNDEFINED> instruction: 0xf89df803
    b5bc:	strb	r3, [r0, ip, lsr #32]!
    b5c0:	andeq	ip, r1, sl, lsr #26
    b5c4:	andeq	r0, r0, r0, lsl #3
    b5c8:	andeq	ip, r1, r6, lsl sp
    b5cc:	ldrdeq	r8, [r0], -lr
    b5d0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b5d4:			; <UNDEFINED> instruction: 0x0001cfb8
    b5d8:	andeq	fp, r0, r2, asr #2
    b5dc:	andeq	fp, r0, r8, lsr r1
    b5e0:	andeq	r0, r0, ip, lsl #5
    b5e4:	muleq	r1, lr, fp
    b5e8:	andeq	sl, r0, r6, lsr #31
    b5ec:	andeq	ip, r1, sl, lsl #28
    b5f0:	andeq	r0, r0, r8, asr r2
    b5f4:	andeq	sl, r0, r8, ror #30
    b5f8:	andeq	sl, r0, r0, lsr pc
    b5fc:	andeq	sl, r0, r6, ror lr
    b600:	andeq	sl, r0, r6, lsr lr
    b604:	andeq	sl, r0, r4, asr #24
    b608:			; <UNDEFINED> instruction: 0x1000f9b0
    b60c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b610:	svcmi	0x00512900
    b614:	strmi	fp, [r6], -r2, lsl #1
    b618:	blle	18dc81c <cos@plt+0x18daa3c>
    b61c:	ldmpl	fp!, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
    b620:	stmdbcs	r0, {r0, r2, r3, r4, fp, sp, lr}
    b624:	blmi	13bf814 <cos@plt+0x13bda34>
    b628:	bl	fe995a34 <cos@plt+0xfe993c54>
    b62c:			; <UNDEFINED> instruction: 0xf1a41401
    b630:	svclt	0x00d80a10
    b634:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    b638:			; <UNDEFINED> instruction: 0xf857dd2a
    b63c:	cdpcc	0, 1, cr9, cr0, cr3, {0}
    b640:	stmdaeq	r0, {r0, r3, r8, ip, sp, lr, pc}^
    b644:	ldrcc	lr, [r0], #-2
    b648:	strhtle	r4, [r1], -r4
    b64c:	strtmi	r4, [r0], -r9, lsr #12
    b650:	blx	fed49656 <cos@plt+0xfed47876>
    b654:	strbmi	r4, [r0], -r9, lsr #12
    b658:	blx	fec4965e <cos@plt+0xfec4787e>
    b65c:	bmi	106d6f0 <cos@plt+0x106b910>
    b660:	addslt	r3, fp, #2048	; 0x800
    b664:	stmiale	lr!, {r1, r8, r9, fp, sp}^
    b668:	stmdavs	r3, {r5, r6, fp, sp, lr}^
    b66c:	subvs	r3, r3, r1, lsl #22
    b670:	bne	fe0a1960 <cos@plt+0xfe09fb80>
    b674:	andcs	fp, r1, #24, 30	; 0x60
    b678:	svclt	0x00182b00
    b67c:	bcs	13e84 <cos@plt+0x120a4>
    b680:	stmdavs	r1, {r0, r5, r6, r7, ip, lr, pc}
    b684:	tstcc	fp, r0, lsl r4
    b688:	blx	fecc76aa <cos@plt+0xfecc58ca>
    b68c:	ldrhle	r4, [sp, #36]	; 0x24
    b690:	strtmi	r4, [r0], -r9, lsr #12
    b694:	blx	fe4c969a <cos@plt+0xfe4c78ba>
    b698:	blcc	ad72c <cos@plt+0xab94c>
    b69c:	blcs	b8110 <cos@plt+0xb6330>
    b6a0:			; <UNDEFINED> instruction: 0xf109d90d
    b6a4:			; <UNDEFINED> instruction: 0x46290050
    b6a8:	blx	fe2496ae <cos@plt+0xfe2478ce>
    b6ac:			; <UNDEFINED> instruction: 0xf7f64628
    b6b0:	stmdacs	r0, {r9, fp, sp, lr, pc}
    b6b4:			; <UNDEFINED> instruction: 0x4650d13d
    b6b8:	pop	{r1, ip, sp, pc}
    b6bc:	stmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, pc}^
    b6c0:	stmdavs	r3, {r3, r5, r9, fp, lr}^
    b6c4:	subvs	r3, r3, r1, lsl #22
    b6c8:	bne	fe0a19b8 <cos@plt+0xfe09fbd8>
    b6cc:	andcs	fp, r1, #24, 30	; 0x60
    b6d0:	svclt	0x00182b00
    b6d4:	bcs	13edc <cos@plt+0x120fc>
    b6d8:	stmdavs	r1, {r0, r1, r5, r6, r7, ip, lr, pc}
    b6dc:			; <UNDEFINED> instruction: 0xf006310b
    b6e0:	ldrb	pc, [lr, r7, lsl #23]	; <UNPREDICTABLE>
    b6e4:			; <UNDEFINED> instruction: 0x3c10f930
    b6e8:	fstmdbxle	lr!, {d2-d1}	;@ Deprecated
    b6ec:	stceq	8, cr15, [ip], {86}	; 0x56
    b6f0:	blx	fe2c7714 <cos@plt+0xfe2c5934>
    b6f4:	stccs	8, cr15, [ip], {86}	; 0x56
    b6f8:	ldmdavs	r3, {r1, r3, r4, r8, fp, lr}^
    b6fc:	subsvs	r3, r3, r1, lsl #22
    b700:	bne	14618ec <cos@plt+0x145fb0c>
    b704:	tstcs	r1, r8, lsl pc
    b708:	svclt	0x00182b00
    b70c:	strmi	r2, [r5], -r0, lsl #2
    b710:			; <UNDEFINED> instruction: 0xf936b9a9
    b714:	cdpcc	12, 2, cr1, cr0, cr0, {1}
    b718:	orrle	r2, r4, r0, lsl #18
    b71c:			; <UNDEFINED> instruction: 0x46294b12
    b720:	beq	447dc0 <cos@plt+0x445fe0>
    b724:			; <UNDEFINED> instruction: 0xf7ff58f8
    b728:	blmi	38a454 <cos@plt+0x388674>
    b72c:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    b730:			; <UNDEFINED> instruction: 0xf7ffe7b7
    b734:			; <UNDEFINED> instruction: 0x4650fb33
    b738:	pop	{r1, ip, sp, pc}
    b73c:	ldmdavs	r1, {r4, r5, r6, r7, r8, r9, sl, pc}
    b740:	tstcc	fp, r0, lsl r6
    b744:	blx	1547766 <cos@plt+0x1545986>
    b748:	ldmdacc	r0, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b74c:			; <UNDEFINED> instruction: 0xf7fe9101
    b750:	stmdbls	r1, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b754:	svclt	0x0000e7ca
    b758:	andeq	ip, r1, ip, asr #14
    b75c:	andeq	r0, r0, r8, lsr #4
    b760:	andeq	r0, r0, r8, lsl #3
    b764:	strdeq	r0, [r0], -r8
    b768:	andeq	r0, r0, r4, asr r1
    b76c:	mvnsmi	lr, sp, lsr #18
    b770:			; <UNDEFINED> instruction: 0xf9b04605
    b774:	cdpmi	0, 3, cr4, cr13, cr0, {0}
    b778:	ldrbtmi	r2, [lr], #-3072	; 0xfffff400
    b77c:	bmi	f424b0 <cos@plt+0xf406d0>
    b780:	ldmpl	r2!, {r2, r3, r4, r5, r8, r9, fp, lr}
    b784:			; <UNDEFINED> instruction: 0xf8d258f6
    b788:			; <UNDEFINED> instruction: 0x01278000
    b78c:	blne	ffb5a798 <cos@plt+0xffb589b8>
    b790:			; <UNDEFINED> instruction: 0x3000f9b5
    b794:	vldrle	d18, [sl, #-4]
    b798:			; <UNDEFINED> instruction: 0xf1056869
    b79c:			; <UNDEFINED> instruction: 0x46220310
    b7a0:	tstcc	r8, r0, asr #12
    b7a4:	mcrr2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    b7a8:	blne	fe0a5950 <cos@plt+0xfe0a3b70>
    b7ac:	svclt	0x00186843
    b7b0:	blcc	53fbc <cos@plt+0x521dc>
    b7b4:	blcs	238c8 <cos@plt+0x21ae8>
    b7b8:	andcs	fp, r0, #24, 30	; 0x60
    b7bc:	movwlt	fp, #52018	; 0xcb32
    b7c0:			; <UNDEFINED> instruction: 0xf1053710
    b7c4:	strtmi	r0, [pc], #-1056	; b7cc <cos@plt+0x99ec>
    b7c8:	ldrcc	lr, [r0], #-2
    b7cc:	andsle	r4, r9, r7, lsr #5
    b7d0:	ldccc	8, cr15, [r0], {52}	; 0x34
    b7d4:	addslt	r3, fp, #2048	; 0x800
    b7d8:	ldmle	r6!, {r1, r8, r9, fp, sp}^
    b7dc:	stceq	8, cr15, [ip], {84}	; 0x54
    b7e0:	stmdavs	r3, {r1, r7, r8, r9, fp, ip}^
    b7e4:	andcs	fp, r1, #24, 30	; 0x60
    b7e8:	subvs	r3, r3, r1, lsl #22
    b7ec:	svclt	0x00182b00
    b7f0:	bcs	13ff8 <cos@plt+0x12218>
    b7f4:	stmdavs	r1, {r0, r3, r5, r6, r7, ip, lr, pc}
    b7f8:	tstcc	fp, r0, lsl r4
    b7fc:	blx	ffe4781c <cos@plt+0xffe45a3c>
    b800:	mvnle	r4, r7, lsr #5
    b804:	andseq	pc, r0, r5, lsr #3
    b808:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b80c:	tstcc	fp, r1, lsl #16
    b810:	blx	ffbc7830 <cos@plt+0xffbc5a50>
    b814:			; <UNDEFINED> instruction: 0xf930e7d3
    b818:	blcs	5a860 <cos@plt+0x58a80>
    b81c:	strtmi	sp, [r1], -r1, lsr #26
    b820:	stceq	8, cr15, [ip], {85}	; 0x55
    b824:			; <UNDEFINED> instruction: 0xf9f0f007
    b828:	stccs	8, cr15, [ip], {85}	; 0x55
    b82c:	ldmdavs	r3, {r0, r4, r8, fp, lr}^
    b830:	subsvs	r3, r3, r1, lsl #22
    b834:	blne	fe461a14 <cos@plt+0xfe45fc34>
    b838:	tstcs	r1, r8, lsl pc
    b83c:	svclt	0x00182b00
    b840:	strmi	r2, [r0], r0, lsl #2
    b844:			; <UNDEFINED> instruction: 0xf935b939
    b848:	stccc	12, cr4, [r0, #-128]!	; 0xffffff80
    b84c:			; <UNDEFINED> instruction: 0x4628e79d
    b850:	mcr2	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    b854:	ldmdavs	r1, {r5, r7, r8, r9, sl, sp, lr, pc}
    b858:	tstcc	fp, r0, lsl r6
    b85c:	blx	ff24787c <cos@plt+0xff245a9c>
    b860:	ldmdacc	r0, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b864:	mrc2	7, 6, pc, cr12, cr14, {7}
    b868:	svclt	0x0000e7d9
    b86c:	andeq	ip, r1, sl, ror #11
    b870:	andeq	r0, r0, r8, lsr #4
    b874:	strdeq	r0, [r0], -r8
    b878:	mvnsmi	lr, sp, lsr #18
    b87c:			; <UNDEFINED> instruction: 0x6000f9b0
    b880:	cdpne	12, 7, cr4, cr5, cr7, {1}
    b884:	strne	lr, [r6], -r0, lsr #23
    b888:			; <UNDEFINED> instruction: 0xf9b6447c
    b88c:	blcs	97894 <cos@plt+0x95ab4>
    b890:	ldrtmi	sp, [r0], -r2
    b894:	mcr2	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    b898:			; <UNDEFINED> instruction: 0xf1066871
    b89c:			; <UNDEFINED> instruction: 0x462a0310
    b8a0:	mrscc	r2, (UNDEF: 8)
    b8a4:	blx	ff0498aa <cos@plt+0xff047aca>
    b8a8:	ldmdbmi	lr, {r1, r4, r5, r6, fp, sp, lr}
    b8ac:	blcc	65a00 <cos@plt+0x63c20>
    b8b0:	stmdapl	r7!, {r0, r1, r4, r6, sp, lr}^
    b8b4:	svclt	0x00181bd1
    b8b8:	blcs	13cc4 <cos@plt+0x11ee4>
    b8bc:	tstcs	r0, r8, lsl pc
    b8c0:	bllt	e5d2c8 <cos@plt+0xe5b4e8>
    b8c4:	andhi	pc, r4, r6, asr #17
    b8c8:			; <UNDEFINED> instruction: 0xf106b30d
    b8cc:	and	r0, r3, r0, lsr #8
    b8d0:			; <UNDEFINED> instruction: 0xf1043d01
    b8d4:	andsle	r0, sl, r0, lsl r4
    b8d8:	ldccc	8, cr15, [r0], {52}	; 0x34
    b8dc:	addslt	r3, fp, #2048	; 0x800
    b8e0:	ldmle	r5!, {r1, r8, r9, fp, sp}^
    b8e4:	stceq	8, cr15, [ip], {84}	; 0x54
    b8e8:	stmdavs	r3, {r1, r6, r7, r8, r9, fp, ip}^
    b8ec:	andcs	fp, r1, #24, 30	; 0x60
    b8f0:	subvs	r3, r3, r1, lsl #22
    b8f4:	svclt	0x000c2b00
    b8f8:	movwcs	r4, #1555	; 0x613
    b8fc:	rscle	r2, r7, r0, lsl #22
    b900:	ldrcc	r6, [r0], #-2049	; 0xfffff7ff
    b904:			; <UNDEFINED> instruction: 0xf006310b
    b908:	vstrcc	s30, [r1, #-460]	; 0xfffffe34
    b90c:	ldrtmi	sp, [r0], -r4, ror #3
    b910:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b914:			; <UNDEFINED> instruction: 0x46106811
    b918:			; <UNDEFINED> instruction: 0xf006310b
    b91c:	ldrb	pc, [r1, r9, ror #20]	; <UNPREDICTABLE>
    b920:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    b924:	strdeq	r0, [r0], -r8
    b928:			; <UNDEFINED> instruction: 0x3000f9b0
    b92c:			; <UNDEFINED> instruction: 0x4604b570
    b930:	ldrbtmi	r4, [lr], #-3608	; 0xfffff1e8
    b934:			; <UNDEFINED> instruction: 0xf930b1eb
    b938:			; <UNDEFINED> instruction: 0xf1a03c10
    b93c:	blcs	4c984 <cos@plt+0x4aba4>
    b940:	stmdavs	r0!, {r0, r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}^
    b944:	ldmib	r0, {r2, r4, r9, fp, lr}^
    b948:	blcc	60550 <cos@plt+0x5e770>
    b94c:	ldmpl	r2!, {r0, r1, r6, sp, lr}
    b950:	svclt	0x00181a82
    b954:	blcs	14160 <cos@plt+0x12380>
    b958:	andcs	fp, r0, #24, 30	; 0x60
    b95c:	vmla.f16	s22, s15, s21
    b960:	movwcs	r5, #6800	; 0x1a90
    b964:	eorhi	r4, r3, r0, lsr #12
    b968:	blvc	1a07450 <cos@plt+0x1a05670>
    b96c:	blvc	c6f84 <cos@plt+0xc51a4>
    b970:	blmi	2baf38 <cos@plt+0x2b9158>
    b974:			; <UNDEFINED> instruction: 0xf7fa58f1
    b978:			; <UNDEFINED> instruction: 0xf9b4fbdb
    b97c:	blcs	57984 <cos@plt+0x55ba4>
    b980:			; <UNDEFINED> instruction: 0x4620dcdf
    b984:	mcr2	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    b988:			; <UNDEFINED> instruction: 0xf105e7db
    b98c:			; <UNDEFINED> instruction: 0xf006010b
    b990:	strb	pc, [r4, pc, lsr #20]!	; <UNPREDICTABLE>
    b994:	andeq	ip, r1, r2, lsr r4
    b998:	strdeq	r0, [r0], -r8
    b99c:	andeq	r0, r0, r4, asr r1
    b9a0:	mvnsmi	lr, #737280	; 0xb4000
    b9a4:			; <UNDEFINED> instruction: 0x6000f9b0
    b9a8:	bl	fe81f710 <cos@plt+0xfe81d930>
    b9ac:	ldrbtmi	r1, [pc], #-1030	; b9b4 <cos@plt+0x9bd4>
    b9b0:			; <UNDEFINED> instruction: 0x3000f9b4
    b9b4:	andle	r2, r2, r2, lsl #22
    b9b8:			; <UNDEFINED> instruction: 0xf7fe4620
    b9bc:	stmdavs	r5!, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
    b9c0:	ldrdhi	pc, [r0], -r5
    b9c4:	svceq	0x0000f1b8
    b9c8:	cdpcs	0, 0, cr13, cr2, cr6, {3}
    b9cc:			; <UNDEFINED> instruction: 0x2010f9b4
    b9d0:	blmi	13ffae0 <cos@plt+0x13fdd00>
    b9d4:	strhteq	pc, [r0], -r4	; <UNPREDICTABLE>
    b9d8:			; <UNDEFINED> instruction: 0xf85158f9
    b9dc:			; <UNDEFINED> instruction: 0xf8512022
    b9e0:	ldrmi	r3, [r3], #-32	; 0xffffffe0
    b9e4:	andle	r2, r3, r4, lsl #22
    b9e8:	andseq	pc, r0, r4, lsl #2
    b9ec:	stc2	7, cr15, [r0, #1016]	; 0x3f8
    b9f0:	bleq	2c7048 <cos@plt+0x2c5268>
    b9f4:			; <UNDEFINED> instruction: 0xf8f8f7ff
    b9f8:	ldc	6, cr4, [r4, #24]
    b9fc:			; <UNDEFINED> instruction: 0xf7ff0b06
    ba00:			; <UNDEFINED> instruction: 0xf100f8f3
    ba04:	strbmi	r3, [r8, #2559]	; 0x9ff
    ba08:			; <UNDEFINED> instruction: 0xf1b9db37
    ba0c:	svclt	0x00a80f00
    ba10:	stmdaeq	r9, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    ba14:	strbmi	sp, [r6, #-2876]	; 0xfffff4c4
    ba18:	strbmi	fp, [r6], -r8, lsr #31
    ba1c:	stcle	14, cr2, [pc, #-0]	; ba24 <cos@plt+0x9c44>
    ba20:			; <UNDEFINED> instruction: 0xf7fa4630
    ba24:			; <UNDEFINED> instruction: 0xf105f88d
    ba28:	strbmi	r0, [r9], #-264	; 0xfffffef8
    ba2c:	rsbvs	r4, r0, r2, lsr r6
    ba30:			; <UNDEFINED> instruction: 0xf7f63008
    ba34:	blmi	e05b6c <cos@plt+0xe03d8c>
    ba38:	stmdavs	sl!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
    ba3c:			; <UNDEFINED> instruction: 0xf1021aeb
    ba40:	svclt	0x001832ff
    ba44:	bcs	14650 <cos@plt+0x12870>
    ba48:	movwcs	fp, #3864	; 0xf18
    ba4c:	blcs	23bfc <cos@plt+0x21e1c>
    ba50:			; <UNDEFINED> instruction: 0x4620d13c
    ba54:	mvnshi	lr, #12386304	; 0xbd0000
    ba58:	svclt	0x00082a01
    ba5c:	sbcle	r4, ip, r6, asr #12
    ba60:	andseq	pc, r0, r4, lsl #2
    ba64:			; <UNDEFINED> instruction: 0xf7fe4646
    ba68:	ldc	12, cr15, [r4, #972]	; 0x3cc
    ba6c:			; <UNDEFINED> instruction: 0xf7ff0b06
    ba70:			; <UNDEFINED> instruction: 0xf100f8bb
    ba74:	strbmi	r3, [r8, #2559]	; 0x9ff
    ba78:			; <UNDEFINED> instruction: 0xf1b9dac7
    ba7c:	blle	18f684 <cos@plt+0x18d8a4>
    ba80:	ldmpl	fp!, {r2, r5, r8, r9, fp, lr}^
    ba84:	rsbvs	r6, r3, sl, asr r8
    ba88:	subsvs	r3, sl, r1, lsl #4
    ba8c:			; <UNDEFINED> instruction: 0x2600e7d5
    ba90:			; <UNDEFINED> instruction: 0xf04f1a36
    ba94:	ldr	r0, [lr, r0, lsl #18]!
    ba98:	andsle	r2, pc, r3, lsl #28
    ba9c:	blcc	ae330 <cos@plt+0xac550>
    baa0:	blcs	b8514 <cos@plt+0xb6734>
    baa4:	stmdbvs	r0!, {r0, r2, r4, r6, r7, fp, ip, lr, pc}^
    baa8:	stmdavs	r3, {r1, r3, r4, r8, fp, lr}^
    baac:	subvs	r1, r2, sl, asr lr
    bab0:	bne	ff0e1ca4 <cos@plt+0xff0dfec4>
    bab4:	movwcs	fp, #7960	; 0x1f18
    bab8:	svclt	0x00182a00
    babc:	blcs	146c4 <cos@plt+0x128e4>
    bac0:	stmdavs	r1, {r0, r1, r2, r6, r7, ip, lr, pc}
    bac4:			; <UNDEFINED> instruction: 0xf006310b
    bac8:	bfi	pc, r3, (invalid: 19:2)	; <UNPREDICTABLE>
    bacc:	strtmi	r6, [r8], -r9, lsr #16
    bad0:			; <UNDEFINED> instruction: 0xf006310b
    bad4:	strtmi	pc, [r0], -sp, lsl #19
    bad8:	mvnshi	lr, #12386304	; 0xbd0000
    badc:	blcc	aeb70 <cos@plt+0xacd90>
    bae0:	blcs	b8554 <cos@plt+0xb6774>
    bae4:	bvs	1841e54 <cos@plt+0x1840074>
    bae8:	stmdavs	r3, {r1, r3, r9, fp, lr}^
    baec:	subvs	r3, r3, r1, lsl #22
    baf0:	bne	fe0a1de0 <cos@plt+0xfe0a0000>
    baf4:	andcs	fp, r1, #24, 30	; 0x60
    baf8:	svclt	0x00182b00
    bafc:	bcs	14304 <cos@plt+0x12524>
    bb00:	stmdavs	r1, {r2, r3, r6, r7, ip, lr, pc}
    bb04:			; <UNDEFINED> instruction: 0xf006310b
    bb08:			; <UNDEFINED> instruction: 0xe7c7f973
    bb0c:			; <UNDEFINED> instruction: 0x0001c3b6
    bb10:	andeq	r0, r0, r4, ror r1
    bb14:	strdeq	r0, [r0], -r8
    bb18:			; <UNDEFINED> instruction: 0x3000f9b0
    bb1c:	mvnsmi	lr, sp, lsr #18
    bb20:	vnmlsmi.f64	d2, d13, d2
    bb24:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
    bb28:			; <UNDEFINED> instruction: 0xf7fed001
    bb2c:			; <UNDEFINED> instruction: 0xf8d7fd79
    bb30:			; <UNDEFINED> instruction: 0xf8d88004
    bb34:			; <UNDEFINED> instruction: 0xf7fa0000
    bb38:	rsbsvs	pc, r8, r3, lsl #16
    bb3c:	streq	pc, [r8, #-256]	; 0xffffff00
    bb40:	mulmi	r8, r8, r8
    bb44:			; <UNDEFINED> instruction: 0xf7f6b16c
    bb48:			; <UNDEFINED> instruction: 0xf108e848
    bb4c:	eorvc	r0, ip, r8, lsl #6
    bb50:			; <UNDEFINED> instruction: 0xf8526802
    bb54:			; <UNDEFINED> instruction: 0xf8052024
    bb58:			; <UNDEFINED> instruction: 0xf8132b01
    bb5c:	stccs	15, cr4, [r0], {1}
    bb60:	bmi	3c033c <cos@plt+0x3be55c>
    bb64:	ldrdcc	pc, [r4], -r8
    bb68:			; <UNDEFINED> instruction: 0xf8c83b01
    bb6c:	ldmpl	r2!, {r2, ip, sp}
    bb70:	andeq	lr, r2, #184, 22	; 0x2e000
    bb74:	andcs	fp, r1, #24, 30	; 0x60
    bb78:	svclt	0x00182b00
    bb7c:	ldmdblt	r2, {r9, sp}
    bb80:	pop	{r3, r4, r5, r9, sl, lr}
    bb84:			; <UNDEFINED> instruction: 0xf8d881f0
    bb88:	strbmi	r1, [r0], -r0
    bb8c:			; <UNDEFINED> instruction: 0xf006310b
    bb90:	ldrtmi	pc, [r8], -pc, lsr #18	; <UNPREDICTABLE>
    bb94:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bb98:	andeq	ip, r1, lr, lsr r2
    bb9c:	strdeq	r0, [r0], -r8
    bba0:			; <UNDEFINED> instruction: 0x3000f9b0
    bba4:	mvnsmi	lr, sp, lsr #18
    bba8:	vnmlsmi.f64	d2, d13, d2
    bbac:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
    bbb0:			; <UNDEFINED> instruction: 0xf7fed001
    bbb4:			; <UNDEFINED> instruction: 0xf8d7fd35
    bbb8:			; <UNDEFINED> instruction: 0xf8d88004
    bbbc:			; <UNDEFINED> instruction: 0xf7f90000
    bbc0:	ldrhtvs	pc, [r8], #-255	; 0xffffff01	; <UNPREDICTABLE>
    bbc4:	streq	pc, [r8, #-256]	; 0xffffff00
    bbc8:	mulmi	r8, r8, r8
    bbcc:			; <UNDEFINED> instruction: 0xf7f5b16c
    bbd0:			; <UNDEFINED> instruction: 0xf108effe
    bbd4:	eorvc	r0, ip, r8, lsl #6
    bbd8:			; <UNDEFINED> instruction: 0xf8526802
    bbdc:			; <UNDEFINED> instruction: 0xf8052024
    bbe0:			; <UNDEFINED> instruction: 0xf8132b01
    bbe4:	stccs	15, cr4, [r0], {1}
    bbe8:	bmi	3c03c4 <cos@plt+0x3be5e4>
    bbec:	ldrdcc	pc, [r4], -r8
    bbf0:			; <UNDEFINED> instruction: 0xf8c83b01
    bbf4:	ldmpl	r2!, {r2, ip, sp}
    bbf8:	andeq	lr, r2, #184, 22	; 0x2e000
    bbfc:	andcs	fp, r1, #24, 30	; 0x60
    bc00:	svclt	0x00182b00
    bc04:	ldmdblt	r2, {r9, sp}
    bc08:	pop	{r3, r4, r5, r9, sl, lr}
    bc0c:			; <UNDEFINED> instruction: 0xf8d881f0
    bc10:	strbmi	r1, [r0], -r0
    bc14:			; <UNDEFINED> instruction: 0xf006310b
    bc18:	ldrtmi	pc, [r8], -fp, ror #17	; <UNPREDICTABLE>
    bc1c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bc20:			; <UNDEFINED> instruction: 0x0001c1b6
    bc24:	strdeq	r0, [r0], -r8
    bc28:	blmi	49e474 <cos@plt+0x49c694>
    bc2c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    bc30:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    bc34:	strbtmi	r4, [r8], -r4, lsl #12
    bc38:	movwls	r6, #6171	; 0x181b
    bc3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bc40:	svc	0x004af7f5
    bc44:	bvc	473c0 <cos@plt+0x455e0>
    bc48:	bmi	2d4854 <cos@plt+0x2d2a74>
    bc4c:	blmi	26c4e0 <cos@plt+0x26a700>
    bc50:	mrc	4, 5, r4, cr8, cr10, {3}
    bc54:	vstr	d7, [r4, #924]	; 0x39c
    bc58:	ldmpl	r3, {r1, r2, r8, r9, fp, ip, sp, lr}^
    bc5c:	blls	65ccc <cos@plt+0x63eec>
    bc60:	qaddle	r4, sl, r3
    bc64:	andseq	pc, r0, r4, lsl #2
    bc68:	ldclt	0, cr11, [r0, #-8]
    bc6c:	svc	0x0046f7f5
    bc70:	andeq	ip, r1, r8, lsr r1
    bc74:	andeq	r0, r0, r0, lsl #3
    bc78:	andeq	ip, r1, r4, lsl r1
    bc7c:	blmi	1e9e668 <cos@plt+0x1e9c888>
    bc80:	svcmi	0x00f0e92d
    bc84:			; <UNDEFINED> instruction: 0xf9b0447a
    bc88:	adclt	r7, r3, r0
    bc8c:			; <UNDEFINED> instruction: 0x460458d3
    bc90:	svccs	0x00004e76
    bc94:			; <UNDEFINED> instruction: 0x9321681b
    bc98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bc9c:	strne	lr, [r7, #-2976]	; 0xfffff460
    bca0:	vqshl.u8	q10, q15, q0
    bca4:			; <UNDEFINED> instruction: 0xf9b580b9
    bca8:	blcs	97cb0 <cos@plt+0x95ed0>
    bcac:	addhi	pc, r6, r0, asr #32
    bcb0:	ldrdls	pc, [r4], -r5
    bcb4:	stmdaeq	r8, {r0, r3, r8, ip, sp, lr, pc}
    bcb8:	ldrdcc	pc, [r0], -r9
    bcbc:	rsbsle	r2, r9, r0, lsl #22
    bcc0:			; <UNDEFINED> instruction: 0xf0002f01
    bcc4:			; <UNDEFINED> instruction: 0xf9b580c4
    bcc8:	blcs	57d10 <cos@plt+0x55f30>
    bccc:	ldfd	f5, [r5, #392]	; 0x188
    bcd0:			; <UNDEFINED> instruction: 0xf7fe0b06
    bcd4:	svccs	0x0002ff89
    bcd8:	andle	r9, r9, r0
    bcdc:	strhtcc	pc, [r0], -r5	; <UNPREDICTABLE>
    bce0:	cmple	ip, r1, lsl #22
    bce4:	bleq	2c7340 <cos@plt+0x2c5560>
    bce8:			; <UNDEFINED> instruction: 0xff7ef7fe
    bcec:	cmnle	r2, r0, lsl #16
    bcf0:	beq	14812c <cos@plt+0x14634c>
    bcf4:			; <UNDEFINED> instruction: 0xf7f54668
    bcf8:	strbmi	lr, [r2], -r4, ror #30
    bcfc:	strmi	r2, [r3], -r0, lsl #3
    bd00:			; <UNDEFINED> instruction: 0xf7f54650
    bd04:	ldmdbmi	sl, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    bd08:	ldrdcc	pc, [r4], -r9
    bd0c:			; <UNDEFINED> instruction: 0xf8c91e5a
    bd10:	ldmdapl	r3!, {r2, sp}^
    bd14:	movweq	lr, #15289	; 0x3bb9
    bd18:	movwcs	fp, #7960	; 0x1f18
    bd1c:	svclt	0x00182a00
    bd20:	strmi	r2, [r0], r0, lsl #6
    bd24:			; <UNDEFINED> instruction: 0xf0402b00
    bd28:	strbmi	r8, [r1], -fp, lsl #1
    bd2c:			; <UNDEFINED> instruction: 0xf7f94650
    bd30:	svccs	0x0001ff1d
    bd34:	stcle	0, cr6, [r1, #-416]!	; 0xfffffe60
    bd38:	ldreq	pc, [r0, -r5, lsl #2]
    bd3c:	ldccc	0, cr14, [r0], {2}
    bd40:	andsle	r4, fp, r7, lsr #5
    bd44:	ldccc	8, cr15, [r0], {52}	; 0x34
    bd48:	addslt	r3, fp, #2048	; 0x800
    bd4c:	ldmle	r6!, {r1, r8, r9, fp, sp}^
    bd50:	stceq	8, cr15, [ip], {84}	; 0x54
    bd54:	stmdavs	r3, {r1, r2, r6, r8, fp, lr}^
    bd58:	subvs	r1, r2, sl, asr lr
    bd5c:	bne	ff0e1f30 <cos@plt+0xff0e0150>
    bd60:	movwcs	fp, #7960	; 0x1f18
    bd64:	svclt	0x00182a00
    bd68:	blcs	14970 <cos@plt+0x12b90>
    bd6c:	stmdavs	r1, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
    bd70:	tstcc	fp, r0, lsl ip
    bd74:			; <UNDEFINED> instruction: 0xf83cf006
    bd78:	mvnle	r4, r7, lsr #5
    bd7c:	blmi	e9e678 <cos@plt+0xe9c898>
    bd80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bd84:	blls	865df4 <cos@plt+0x864014>
    bd88:	qdsuble	r4, sl, r8
    bd8c:	eorlt	r4, r3, r8, lsr #12
    bd90:	svchi	0x00f0e8bd
    bd94:	andseq	pc, r0, r5, lsl #2
    bd98:	blx	16c9d9a <cos@plt+0x16c7fba>
    bd9c:			; <UNDEFINED> instruction: 0xf105e797
    bda0:			; <UNDEFINED> instruction: 0xf7fe0020
    bda4:	vldr	d15, [r5, #340]	; 0x154
    bda8:			; <UNDEFINED> instruction: 0xf7fe0b0a
    bdac:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    bdb0:	muls	r0, lr, r0
    bdb4:	ldrdhi	pc, [r0], #143	; 0x8f
    bdb8:			; <UNDEFINED> instruction: 0xe78144f8
    bdbc:			; <UNDEFINED> instruction: 0xf7fe4628
    bdc0:			; <UNDEFINED> instruction: 0xf8d5fc2f
    bdc4:			; <UNDEFINED> instruction: 0xf1099004
    bdc8:			; <UNDEFINED> instruction: 0xf8d90808
    bdcc:	blcs	17dd4 <cos@plt+0x15ff4>
    bdd0:	svcge	0x0076f47f
    bdd4:	strbtmi	lr, [r8], -lr, ror #15
    bdd8:	beq	148214 <cos@plt+0x146434>
    bddc:	svc	0x0044f7f5
    bde0:	orrcs	r4, r0, r2, asr #12
    bde4:	ldrbmi	r4, [r0], -r3, lsl #12
    bde8:	mrc	7, 6, APSR_nzcv, cr14, cr5, {7}
    bdec:			; <UNDEFINED> instruction: 0xf8d94920
    bdf0:	cdpne	0, 5, cr3, cr10, cr4, {0}
    bdf4:	andcs	pc, r4, r9, asr #17
    bdf8:	bl	fee61fcc <cos@plt+0xfee601ec>
    bdfc:	svclt	0x00180303
    be00:	bcs	14a0c <cos@plt+0x12c2c>
    be04:	movwcs	fp, #3864	; 0xf18
    be08:	stmiblt	fp, {r7, r9, sl, lr}^
    be0c:	ldrbmi	r4, [r0], -r1, lsl #12
    be10:	mcr2	7, 5, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    be14:	str	r6, [pc, r8, rrx]
    be18:	movwcs	r4, #9960	; 0x26e8
    be1c:	eorhi	r4, fp, r0, asr #12
    be20:	mrc	7, 2, APSR_nzcv, cr10, cr5, {7}
    be24:			; <UNDEFINED> instruction: 0xf7f54640
    be28:			; <UNDEFINED> instruction: 0xf10deecc
    be2c:	bmi	4ce644 <cos@plt+0x4cc864>
    be30:	ldrbtmi	r2, [sl], #-384	; 0xfffffe80
    be34:	ldrbmi	r4, [r0], -r3, lsl #12
    be38:	mrc	7, 5, APSR_nzcv, cr6, cr5, {7}
    be3c:	ldrb	r4, [r4, -r0, lsl #13]!
    be40:	ldrdne	pc, [r0], -r9
    be44:	tstcc	fp, r8, asr #12
    be48:			; <UNDEFINED> instruction: 0xffd2f005
    be4c:	strbtmi	lr, [fp], sp, ror #14
    be50:	beq	14828c <cos@plt+0x1464ac>
    be54:			; <UNDEFINED> instruction: 0xf7f54658
    be58:	ldrbmi	lr, [r8], -r0, asr #28
    be5c:			; <UNDEFINED> instruction: 0xf7f5e74b
    be60:	svclt	0x0000ee4e
    be64:	andeq	ip, r1, r0, ror #1
    be68:	andeq	r0, r0, r0, lsl #3
    be6c:	andeq	ip, r1, r4, asr #1
    be70:	strdeq	r0, [r0], -r8
    be74:	andeq	fp, r1, r4, ror #31
    be78:	andeq	sl, r0, ip, asr #8
    be7c:	ldrdeq	sl, [r0], -r2
    be80:			; <UNDEFINED> instruction: 0x3000f9b0
    be84:	blcs	792cc <cos@plt+0x774ec>
    be88:	andle	r4, r1, r4, lsl #12
    be8c:	blx	ff849e8c <cos@plt+0xff8480ac>
    be90:	bleq	c74e8 <cos@plt+0xc5708>
    be94:	mrc	7, 5, APSR_nzcv, cr8, cr5, {7}
    be98:	stc	6, cr4, [r4, #128]	; 0x80
    be9c:	vldrlt	d0, [r0, #-8]
    bea0:			; <UNDEFINED> instruction: 0x3000f9b0
    bea4:	blcs	792ec <cos@plt+0x7750c>
    bea8:	andle	r4, r1, r4, lsl #12
    beac:	blx	ff449eac <cos@plt+0xff4480cc>
    beb0:	bleq	c7508 <cos@plt+0xc5728>
    beb4:	svc	0x0094f7f5
    beb8:	stc	6, cr4, [r4, #128]	; 0x80
    bebc:	vldrlt	d0, [r0, #-8]
    bec0:	bmi	49eb0c <cos@plt+0x49cd2c>
    bec4:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    bec8:			; <UNDEFINED> instruction: 0xf9304604
    becc:	addlt	r5, r3, r0, lsl ip
    bed0:	ldmdacc	r0, {r1, r3, r4, r7, fp, ip, lr}
    bed4:			; <UNDEFINED> instruction: 0x1000f9b4
    bed8:	eorcc	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    bedc:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    bee0:	blcs	11cf34 <cos@plt+0x11b154>
    bee4:	andls	sp, r1, r3
    bee8:	blx	c9eea <cos@plt+0xc810a>
    beec:	ldc	8, cr9, [r4, #4]
    bef0:	andls	r1, r1, r2, lsl #22
    bef4:	bleq	c734c <cos@plt+0xc556c>
    bef8:	svc	0x0066f7f5
    befc:	stc	8, cr9, [r4, #-4]
    bf00:	andlt	r0, r3, r2, lsl #22
    bf04:	svclt	0x0000bd30
    bf08:	andeq	fp, r1, r0, lsr #29
    bf0c:	andeq	r0, r0, r4, ror r1
    bf10:			; <UNDEFINED> instruction: 0x3000f9b0
    bf14:	blcs	7935c <cos@plt+0x7757c>
    bf18:	andle	r4, r1, r4, lsl #12
    bf1c:	blx	fe649f1c <cos@plt+0xfe64813c>
    bf20:	bleq	c7578 <cos@plt+0xc5798>
    bf24:	mcr	7, 0, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    bf28:	stc	6, cr4, [r4, #128]	; 0x80
    bf2c:	vldrlt	d0, [r0, #-8]
    bf30:			; <UNDEFINED> instruction: 0x3000f9b0
    bf34:	blcs	7937c <cos@plt+0x7759c>
    bf38:	andle	r4, r1, r4, lsl #12
    bf3c:	blx	fe249f3c <cos@plt+0xfe24815c>
    bf40:	bleq	c7598 <cos@plt+0xc57b8>
    bf44:	svc	0x003af7f5
    bf48:	stc	6, cr4, [r4, #128]	; 0x80
    bf4c:	vldrlt	d0, [r0, #-8]
    bf50:			; <UNDEFINED> instruction: 0x3000f9b0
    bf54:	blcs	7939c <cos@plt+0x775bc>
    bf58:	andle	r4, r1, r4, lsl #12
    bf5c:	blx	1e49f5c <cos@plt+0x1e4817c>
    bf60:	bleq	c75b8 <cos@plt+0xc57d8>
    bf64:	bleq	ff047a40 <cos@plt+0xff045c60>
    bf68:	blx	447b34 <cos@plt+0x445d54>
    bf6c:			; <UNDEFINED> instruction: 0xf7f5db05
    bf70:			; <UNDEFINED> instruction: 0x4620edf2
    bf74:	bleq	c758c <cos@plt+0xc57ac>
    bf78:			; <UNDEFINED> instruction: 0xf7f5bd10
    bf7c:			; <UNDEFINED> instruction: 0x4620ee96
    bf80:	bleq	c7598 <cos@plt+0xc57b8>
    bf84:	svclt	0x0000bd10
    bf88:			; <UNDEFINED> instruction: 0x3000f9b0
    bf8c:	blcs	793d4 <cos@plt+0x775f4>
    bf90:	blhi	c744c <cos@plt+0xc566c>
    bf94:	andle	r4, r1, r4, lsl #12
    bf98:	blx	16c9f98 <cos@plt+0x16c81b8>
    bf9c:	bleq	c75f4 <cos@plt+0xc5814>
    bfa0:	bleq	1047a7c <cos@plt+0x1045c9c>
    bfa4:	blhi	ff047a70 <cos@plt+0xff045c90>
    bfa8:	blx	447b74 <cos@plt+0x445d94>
    bfac:	cfstrs	mvf13, [r4, #20]
    bfb0:	strtmi	r8, [r0], -r2, lsl #22
    bfb4:	blhi	c72b0 <cos@plt+0xc54d0>
    bfb8:			; <UNDEFINED> instruction: 0xf7f5bd10
    bfbc:			; <UNDEFINED> instruction: 0xe7f6ee38
    bfc0:	blmi	bde880 <cos@plt+0xbdcaa0>
    bfc4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    bfc8:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    bfcc:	stcmi	6, cr4, [sp, #-16]!
    bfd0:	movwls	r6, #22555	; 0x581b
    bfd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bfd8:			; <UNDEFINED> instruction: 0x3000f9b0
    bfdc:	movwlt	r4, #46205	; 0xb47d
    bfe0:	ldreq	pc, [r0], #-416	; 0xfffffe60
    bfe4:	strbtmi	r4, [lr], -r8, lsr #26
    bfe8:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    bfec:	stm	r6, {r0, r2, r3, r4, r5, r6, sl, lr}
    bff0:	ldm	r5, {r0, r1, r2, r3}
    bff4:	stm	r4, {r0, r1, r2, r3}
    bff8:	ldm	r6, {r0, r1, r2, r3}
    bffc:	stm	r5, {r0, r1, r2, r3}
    c000:	ldc	0, cr0, [r5, #60]	; 0x3c
    c004:			; <UNDEFINED> instruction: 0xf7fe0b02
    c008:			; <UNDEFINED> instruction: 0xf7f5fdef
    c00c:	bmi	80748c <cos@plt+0x8056ac>
    c010:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    c014:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c018:	subsmi	r9, sl, r5, lsl #22
    c01c:	strtmi	sp, [r0], -ip, lsr #2
    c020:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    c024:	ldrbtmi	r4, [lr], #-3610	; 0xfffff1e6
    c028:			; <UNDEFINED> instruction: 0xf7fa4631
    c02c:	ldmdahi	r3!, {r0, r7, fp, ip, sp, lr, pc}
    c030:	addslt	r3, fp, #2048	; 0x800
    c034:	stmdale	ip, {r1, r8, r9, fp, sp}
    c038:	bmi	5a6200 <cos@plt+0x5a4420>
    c03c:	blcc	66150 <cos@plt+0x64370>
    c040:	stmiapl	sl!, {r0, r1, r6, sp, lr}
    c044:	svclt	0x00181a82
    c048:	blcs	14854 <cos@plt+0x12a74>
    c04c:	andcs	fp, r0, #24, 30	; 0x60
    c050:	vldrmi.16	s22, [r1, #-212]	; 0xffffff2c	; <UNPREDICTABLE>
    c054:	movwcs	r4, #5736	; 0x1668
    c058:	eorhi	r4, fp, sp, ror r4
    c05c:	ldc	7, cr15, [ip, #-980]!	; 0xfffffc2c
    c060:	bvc	477dc <cos@plt+0x459fc>
    c064:	bleq	ffa07b4c <cos@plt+0xffa05d6c>
    c068:	bleq	c7684 <cos@plt+0xc58a4>
    c06c:	stmdavs	r1, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    c070:			; <UNDEFINED> instruction: 0xf005310b
    c074:			; <UNDEFINED> instruction: 0xe7ecfebd
    c078:	stcl	7, cr15, [r0, #-980]	; 0xfffffc2c
    c07c:	andeq	fp, r1, r0, lsr #27
    c080:	andeq	r0, r0, r0, lsl #3
    c084:	andeq	fp, r1, r8, lsl #27
    c088:	andeq	ip, r1, r8, asr r0
    c08c:	andeq	fp, r1, r2, asr sp
    c090:	andeq	ip, r1, lr, lsl r0
    c094:	strdeq	r0, [r0], -r8
    c098:	andeq	fp, r1, ip, ror #31
    c09c:			; <UNDEFINED> instruction: 0x4604b510
    c0a0:	mcr	7, 3, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    c0a4:	blpl	247728 <cos@plt+0x245948>
    c0a8:	eorhi	r2, r3, #67108864	; 0x4000000
    c0ac:	beq	4478d0 <cos@plt+0x445af0>
    c0b0:	andseq	pc, r0, r4, lsl #2
    c0b4:	blvc	ff207b9c <cos@plt+0xff205dbc>
    c0b8:	blvs	187adc <cos@plt+0x185cfc>
    c0bc:	blvs	1c76d4 <cos@plt+0x1c58f4>
    c0c0:	svclt	0x0000bd10
    c0c4:	andhi	pc, r0, pc, lsr #7
    c0c8:			; <UNDEFINED> instruction: 0xffc00000
    c0cc:	ldrshmi	pc, [pc, #255]	; c1d3 <cos@plt+0xa3f3>	; <UNPREDICTABLE>
    c0d0:			; <UNDEFINED> instruction: 0x4604b538
    c0d4:			; <UNDEFINED> instruction: 0x3000f9b0
    c0d8:	blcs	5f534 <cos@plt+0x5d754>
    c0dc:	blhi	c7598 <cos@plt+0xc57b8>
    c0e0:	cfstrsle	mvf4, [r1, #-500]!	; 0xfffffe0c
    c0e4:			; <UNDEFINED> instruction: 0xf0066860
    c0e8:	stmdavs	r2!, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    c0ec:	ldmdavs	r3, {r0, r4, r8, fp, lr}^
    c0f0:	subsvs	r3, r3, r1, lsl #22
    c0f4:	bne	14622a0 <cos@plt+0x14604c0>
    c0f8:	tstcs	r1, r8, lsl pc
    c0fc:	svclt	0x00182b00
    c100:	adfe	f2, f0, f0
    c104:	stmdblt	r9, {r4, r9, fp}^
    c108:	blhi	ff247bf0 <cos@plt+0xff245e10>
    c10c:	strtmi	r2, [r0], -r1, lsl #6
    c110:	stc	0, cr8, [r4, #140]	; 0x8c
    c114:	vpop	{d8}
    c118:	vldmdblt	r8!, {d8}
    c11c:			; <UNDEFINED> instruction: 0x46106811
    c120:			; <UNDEFINED> instruction: 0xf005310b
    c124:	strb	pc, [pc, r5, ror #28]!	; <UNPREDICTABLE>
    c128:	blx	1eca128 <cos@plt+0x1ec8348>
    c12c:	svclt	0x0000e7da
    c130:	andeq	fp, r1, r4, lsl #25
    c134:	strdeq	r0, [r0], -r8
    c138:			; <UNDEFINED> instruction: 0x3000f9b0
    c13c:			; <UNDEFINED> instruction: 0x4604b570
    c140:	stc	14, cr4, [sp, #-124]!	; 0xffffff84
    c144:	ldrbtmi	r8, [lr], #-2818	; 0xfffff4fe
    c148:			; <UNDEFINED> instruction: 0xf930b31b
    c14c:			; <UNDEFINED> instruction: 0xf1a03c10
    c150:	blcs	4d598 <cos@plt+0x4b7b8>
    c154:			; <UNDEFINED> instruction: 0xf854dd2c
    c158:			; <UNDEFINED> instruction: 0xf0060c0c
    c15c:			; <UNDEFINED> instruction: 0xf854fc73
    c160:	ldmdbmi	r8, {r2, r3, sl, fp, lr}
    c164:	cdpne	8, 5, cr6, cr10, cr3, {3}
    c168:	ldmdapl	r3!, {r1, r5, r6, sp, lr}^
    c16c:	svclt	0x00181ae3
    c170:	bcs	14d7c <cos@plt+0x12f9c>
    c174:	movwcs	fp, #3864	; 0xf18
    c178:	beq	4479a0 <cos@plt+0x445bc0>
    c17c:			; <UNDEFINED> instruction: 0xeeb8b993
    c180:	vstr	d8, [r5, #800]	; 0x320
    c184:	movwcs	r8, #6914	; 0x1b02
    c188:	blhi	c7484 <cos@plt+0xc56a4>
    c18c:	eorhi	r4, fp, r8, lsr #12
    c190:	blmi	37b758 <cos@plt+0x379978>
    c194:	ldc	6, cr4, [pc, #20]	; c1b0 <cos@plt+0xa3d0>
    c198:	ldmpl	r3!, {r3, r8, r9, fp, pc}^
    c19c:			; <UNDEFINED> instruction: 0xf7f56818
    c1a0:	strb	lr, [lr, r8, ror #24]!
    c1a4:	strtmi	r6, [r0], -r1, lsr #16
    c1a8:			; <UNDEFINED> instruction: 0xf005310b
    c1ac:	strb	pc, [r6, r1, lsr #28]!	; <UNPREDICTABLE>
    c1b0:			; <UNDEFINED> instruction: 0xf7fe4628
    c1b4:			; <UNDEFINED> instruction: 0xe7cefa35
	...
    c1c0:	andeq	fp, r1, lr, lsl ip
    c1c4:	strdeq	r0, [r0], -r8
    c1c8:	andeq	r0, r0, r8, lsr #4
    c1cc:			; <UNDEFINED> instruction: 0x4604b538
    c1d0:			; <UNDEFINED> instruction: 0x3000f9b0
    c1d4:	blcs	5f640 <cos@plt+0x5d860>
    c1d8:	blhi	c7694 <cos@plt+0xc58b4>
    c1dc:	cfstrsle	mvf4, [r5, #-500]!	; 0xfffffe0c
    c1e0:	stc2	0, cr15, [ip], {6}
    c1e4:	andcc	r6, r8, r0, ror #16
    c1e8:	ldcl	7, cr15, [r8], {245}	; 0xf5
    c1ec:	cdp2	0, 11, cr15, cr2, cr6, {0}
    c1f0:	blcc	ae284 <cos@plt+0xac4a4>
    c1f4:	blcs	b8c68 <cos@plt+0xb6e88>
    c1f8:	beq	447a20 <cos@plt+0x445c40>
    c1fc:	stmdavs	r0!, {r2, r3, fp, ip, lr, pc}^
    c200:	stmdavs	r3, {r0, r1, r2, r3, r9, fp, lr}^
    c204:	subvs	r3, r3, r1, lsl #22
    c208:	bne	fe0a24b8 <cos@plt+0xfe0a06d8>
    c20c:	andcs	fp, r1, #24, 30	; 0x60
    c210:	svclt	0x00182b00
    c214:	stmdblt	r2!, {r9, sp}^
    c218:	blhi	ff247d00 <cos@plt+0xff245f20>
    c21c:	strtmi	r2, [r0], -r1, lsl #6
    c220:	stc	0, cr8, [r4, #140]	; 0x8c
    c224:	vpop	{d8}
    c228:	vldmdblt	r8!, {d8}
    c22c:			; <UNDEFINED> instruction: 0xf9f8f7fe
    c230:	stmdavs	r1, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c234:			; <UNDEFINED> instruction: 0xf005310b
    c238:	ubfx	pc, fp, #27, #14
    c23c:	andeq	fp, r1, r8, lsl #23
    c240:	strdeq	r0, [r0], -r8
    c244:	blmi	d5eb1c <cos@plt+0xd5cd3c>
    c248:	ldrblt	r4, [r0, #1146]!	; 0x47a
    c24c:	stmdavs	r7, {r0, r2, r4, r7, ip, sp, pc}^
    c250:	ldmpl	r3, {r2, r9, sl, lr}^
    c254:	ldmdavs	fp, {r1, r4, r5, r8, sl, fp, lr}
    c258:			; <UNDEFINED> instruction: 0xf04f9313
    c25c:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    c260:	mcrge	1, 0, fp, cr8, cr7, {6}
    c264:	tstcs	r0, ip, lsr #4
    c268:			; <UNDEFINED> instruction: 0xf7f54630
    c26c:	pushmi	{r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    c270:			; <UNDEFINED> instruction: 0xf107ab10
    c274:	movwls	r0, #16392	; 0x4008
    c278:	blge	276ab4 <cos@plt+0x274cd4>
    c27c:	movwls	r4, #9337	; 0x2479
    c280:	strls	sl, [r3], -sl, lsl #22
    c284:	blge	2f0e90 <cos@plt+0x2ef0b0>
    c288:	blge	330e90 <cos@plt+0x32f0b0>
    c28c:	stcl	7, cr15, [r0], #980	; 0x3d4
    c290:	eorle	r2, pc, r6, lsl #16
    c294:	eorsle	r2, r0, r7, lsl #16
    c298:	mvnscc	pc, #79	; 0x4f
    c29c:	stmdahi	r3!, {r0, r1, r2, r8, r9, ip, pc}
    c2a0:	addslt	r3, fp, #2048	; 0x800
    c2a4:	ldmdble	r2, {r1, r8, r9, fp, sp}
    c2a8:	bvc	207a24 <cos@plt+0x205c44>
    c2ac:	bmi	794eb8 <cos@plt+0x7930d8>
    c2b0:	blmi	6ac344 <cos@plt+0x6aa564>
    c2b4:	mrc	4, 5, r4, cr8, cr10, {3}
    c2b8:	vstr	d7, [r4, #924]	; 0x39c
    c2bc:	ldmpl	r3, {r1, r8, r9, fp, ip, sp, lr}^
    c2c0:	blls	4e6330 <cos@plt+0x4e4550>
    c2c4:	qsuble	r4, sl, r4
    c2c8:	andslt	r4, r5, r0, lsr #12
    c2cc:	stmdavs	r0!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    c2d0:	stmdavs	r3, {r1, r2, r4, r9, fp, lr}^
    c2d4:	subvs	r3, r3, r1, lsl #22
    c2d8:	bne	fe0a2588 <cos@plt+0xfe0a07a8>
    c2dc:	andcs	fp, r1, #24, 30	; 0x60
    c2e0:	svclt	0x00182b00
    c2e4:	bcs	14aec <cos@plt+0x12d0c>
    c2e8:	stmdavs	r1, {r1, r2, r3, r4, r6, r7, ip, lr, pc}
    c2ec:			; <UNDEFINED> instruction: 0xf005310b
    c2f0:			; <UNDEFINED> instruction: 0xe7d9fd7f
    c2f4:	mvnscc	pc, #79	; 0x4f
    c2f8:	bls	370f40 <cos@plt+0x36f160>
    c2fc:	blls	31dbc4 <cos@plt+0x31bde4>
    c300:	rsbvc	pc, ip, #536870922	; 0x2000000a
    c304:	blcc	70b40 <cos@plt+0x6ed60>
    c308:			; <UNDEFINED> instruction: 0xf7f5930c
    c30c:	andls	lr, r7, sl, lsr #23
    c310:			; <UNDEFINED> instruction: 0xf7f5e7c5
    c314:	svclt	0x0000ebf4
    c318:	andeq	fp, r1, ip, lsl fp
    c31c:	andeq	r0, r0, r0, lsl #3
    c320:	andeq	fp, r1, r6, lsl #22
    c324:	andeq	r9, r0, ip, lsl #31
    c328:			; <UNDEFINED> instruction: 0x0001bab0
    c32c:	strdeq	r0, [r0], -r8
    c330:	blmi	71eba4 <cos@plt+0x71cdc4>
    c334:	ldmdami	ip, {r1, r3, r4, r5, r6, sl, lr}
    c338:	addlt	fp, sl, r0, ror r5
    c33c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    c340:			; <UNDEFINED> instruction: 0x26034c1a
    c344:	movwls	r6, #38939	; 0x981b
    c348:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c34c:	ldc2l	7, cr15, [r0], {249}	; 0xf9
    c350:	ldrbtmi	r4, [ip], #-2839	; 0xfffff4e9
    c354:	ldrbtmi	r2, [fp], #-521	; 0xfffffdf7
    c358:	streq	pc, [ip, #-259]	; 0xfffffefd
    c35c:	smlabbvc	r2, r3, r0, r6
    c360:			; <UNDEFINED> instruction: 0xf7f94620
    c364:	smlabtvc	r6, r5, ip, pc	; <UNPREDICTABLE>
    c368:			; <UNDEFINED> instruction: 0xf8556085
    c36c:	stccs	15, cr4, [r0], {12}
    c370:	eorcs	sp, r0, #-2147483587	; 0x8000003d
    c374:	strbtmi	r4, [r8], -r1, lsr #12
    c378:	ldcl	7, cr15, [r0], #-980	; 0xfffffc2c
    c37c:			; <UNDEFINED> instruction: 0xf8ada804
    c380:			; <UNDEFINED> instruction: 0xf7ff4010
    c384:	bmi	30bc00 <cos@plt+0x309e20>
    c388:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    c38c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c390:	subsmi	r9, sl, r9, lsl #22
    c394:	andlt	sp, sl, r1, lsl #2
    c398:			; <UNDEFINED> instruction: 0xf7f5bd70
    c39c:	svclt	0x0000ebb0
    c3a0:	andeq	fp, r1, r0, lsr sl
    c3a4:	andeq	r0, r0, r0, lsl #3
    c3a8:	strdeq	r9, [r0], -r2
    c3ac:	andeq	r9, r0, lr, asr #29
    c3b0:	strdeq	fp, [r1], -lr
    c3b4:	ldrdeq	fp, [r1], -sl
    c3b8:	push	{r0, r8, r9, fp, sp}
    c3bc:			; <UNDEFINED> instruction: 0x460d43f8
    c3c0:	mulhi	r0, r2, r8
    c3c4:	blcs	c0444 <cos@plt+0xbe664>
    c3c8:	eorle	r4, r3, r6, lsl #12
    c3cc:			; <UNDEFINED> instruction: 0xf1021e5f
    c3d0:	ldmdblt	r3!, {r0, r8, fp}^
    c3d4:			; <UNDEFINED> instruction: 0xf7f5e012
    c3d8:			; <UNDEFINED> instruction: 0x463aec70
    c3dc:	blne	fe0ddd08 <cos@plt+0xfe0dbf28>
    c3e0:	mcrrne	6, 0, r4, r6, cr4
    c3e4:			; <UNDEFINED> instruction: 0x4630b158
    c3e8:	ldrmi	r4, [sp], #-987	; 0xfffffc25
    c3ec:	bl	fe04a3c8 <cos@plt+0xfe0485e8>
    c3f0:	adcsmi	fp, sp, #40, 2
    c3f4:	strbmi	r4, [r1], -sl, lsr #12
    c3f8:	stmiale	ip!, {r4, r5, r9, sl, lr}^
    c3fc:	strtmi	r2, [r0], -r0, lsl #8
    c400:	mvnshi	lr, #12386304	; 0xbd0000
    c404:	rscsle	r2, r9, r0, lsl #18
    c408:	strbmi	r4, [r1], -sl, lsl #12
    c40c:	mvnsmi	lr, #12386304	; 0xbd0000
    c410:	mrrclt	7, 15, pc, r0, cr5	; <UNPREDICTABLE>
    c414:	and	r7, fp, r7, asr r8
    c418:	mcrr	7, 15, pc, lr, cr5	; <UNPREDICTABLE>
    c41c:	strmi	r1, [r4], -r3, lsl #23
    c420:	stmdacs	r0, {r1, r2, r6, sl, fp, ip}
    c424:	stmdavc	r2!, {r0, r1, r3, r5, r6, r7, ip, lr, pc}^
    c428:	ldrmi	r4, [sp], #-987	; 0xfffffc25
    c42c:	strhtle	r4, [r6], #42	; 0x2a
    c430:	strtmi	r2, [sl], -r1, lsl #26
    c434:			; <UNDEFINED> instruction: 0x46414630
    c438:	ldrb	sp, [pc, lr, ror #17]
    c43c:	mvnsmi	lr, #737280	; 0xb4000
    c440:	stc	6, cr4, [sp, #-16]!
    c444:			; <UNDEFINED> instruction: 0xf1a48b02
    c448:	mrcmi	7, 1, r0, cr0, cr0, {0}
    c44c:	ldrbtmi	r4, [lr], #-2864	; 0xfffff4d0
    c450:			; <UNDEFINED> instruction: 0x0c10f930
    c454:			; <UNDEFINED> instruction: 0x1000f9b4
    c458:			; <UNDEFINED> instruction: 0xf85258f2
    c45c:			; <UNDEFINED> instruction: 0xf8523020
    c460:	ldrmi	r2, [r3], #-33	; 0xffffffdf
    c464:	andle	r2, r2, r8, lsl #22
    c468:			; <UNDEFINED> instruction: 0xf7fe4638
    c46c:	stmdavs	r5!, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
    c470:	bhi	987af4 <cos@plt+0x985d14>
    c474:	stchi	8, cr15, [ip], {84}	; 0x54
    c478:	bllt	ae652c <cos@plt+0xae474c>
    c47c:			; <UNDEFINED> instruction: 0xf8d84a25
    c480:	blcc	58498 <cos@plt+0x566b8>
    c484:	andcc	pc, r4, r8, asr #17
    c488:	bl	fee22768 <cos@plt+0xfee20988>
    c48c:	svclt	0x00180206
    c490:	blcs	14c9c <cos@plt+0x12ebc>
    c494:	andcs	fp, r0, #24, 30	; 0x60
    c498:	stmdavs	fp!, {r1, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    c49c:			; <UNDEFINED> instruction: 0xf1031bae
    c4a0:	svclt	0x001833ff
    c4a4:	blcs	15cb0 <cos@plt+0x13ed0>
    c4a8:	svclt	0x0018606b
    c4ac:	stmiblt	lr!, {r9, sl, sp}^
    c4b0:	blhi	1247f98 <cos@plt+0x12461b8>
    c4b4:	movwcs	r4, #5688	; 0x1638
    c4b8:	ldccc	8, cr15, [r0], {36}	; 0x24
    c4bc:	blhi	c78d4 <cos@plt+0xc5af4>
    c4c0:	blhi	c77bc <cos@plt+0xc59dc>
    c4c4:	mvnshi	lr, #12386304	; 0xbd0000
    c4c8:			; <UNDEFINED> instruction: 0xf10546c1
    c4cc:			; <UNDEFINED> instruction: 0xf8590208
    c4d0:	strbmi	r1, [r8], -r8, lsl #22
    c4d4:			; <UNDEFINED> instruction: 0xff70f7ff
    c4d8:	beq	447d00 <cos@plt+0x445f20>
    c4dc:	sbcle	r2, sp, r0, lsl #16
    c4e0:	andeq	lr, r9, r0, lsr #23
    c4e4:	cdp	12, 0, cr1, cr8, cr3, {2}
    c4e8:	bfi	r3, r0, (invalid: 20:7)
    c4ec:	strtmi	r6, [r8], -r9, lsr #16
    c4f0:			; <UNDEFINED> instruction: 0xf005310b
    c4f4:			; <UNDEFINED> instruction: 0xe7dbfc7d
    c4f8:	ldrdne	pc, [r0], -r8
    c4fc:	tstcc	fp, r0, asr #12
    c500:	ldc2l	0, cr15, [r6], #-20	; 0xffffffec
    c504:	strb	r6, [r8, r5, ror #16]
    c508:	andeq	r0, r0, r1
    c50c:	andeq	fp, r1, r6, lsl r9
    c510:	andeq	r0, r0, r4, ror r1
    c514:	strdeq	r0, [r0], -r8
    c518:	blmi	15dee78 <cos@plt+0x15dd098>
    c51c:	push	{r1, r3, r4, r5, r6, sl, lr}
    c520:	strdlt	r4, [r5], r0
    c524:			; <UNDEFINED> instruction: 0x460458d3
    c528:	ldmdavs	fp, {r2, r4, r6, r9, sl, fp, lr}
    c52c:			; <UNDEFINED> instruction: 0xf04f9303
    c530:			; <UNDEFINED> instruction: 0xf9b00300
    c534:	ldrbtmi	r3, [lr], #-0
    c538:	andle	r2, r1, r5, lsl #22
    c53c:			; <UNDEFINED> instruction: 0xf9f0f7fe
    c540:			; <UNDEFINED> instruction: 0x3c10f934
    c544:	ldreq	pc, [r0, -r4, lsr #3]
    c548:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    c54c:	blmi	132c774 <cos@plt+0x132a994>
    c550:			; <UNDEFINED> instruction: 0xf8b558f5
    c554:	blcc	9871c <cos@plt+0x9693c>
    c558:	blcs	b8fcc <cos@plt+0xb71ec>
    c55c:	blmi	1282ac0 <cos@plt+0x1280ce0>
    c560:			; <UNDEFINED> instruction: 0xf8b558f6
    c564:	blcc	986ec <cos@plt+0x9690c>
    c568:	blcs	b8fdc <cos@plt+0xb71fc>
    c56c:	cdpvs	8, 6, cr13, cr8, cr11, {0}
    c570:	stmdavs	r3, {r1, r7, r8, r9, fp, ip}^
    c574:	andcs	fp, r1, #24, 30	; 0x60
    c578:	subvs	r3, r3, r1, lsl #22
    c57c:	svclt	0x00182b00
    c580:	bcs	14d88 <cos@plt+0x12fa8>
    c584:	stmdavs	r2!, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}^
    c588:	stceq	0, cr15, [r0], {79}	; 0x4f
    c58c:	stceq	8, cr15, [ip], {84}	; 0x54
    c590:	ldmvs	r2, {r1, r8, r9, fp, sp, pc}
    c594:	blne	24a6dc <cos@plt+0x2488fc>
    c598:	andgt	pc, r0, sp, asr #17
    c59c:	stceq	0, cr15, [r1], {79}	; 0x4f
    c5a0:	rsbsgt	pc, r0, r5, lsr #17
    c5a4:	rsbgt	pc, r0, r5, lsr #17
    c5a8:			; <UNDEFINED> instruction: 0xff06f004
    c5ac:	suble	r2, r1, r0, lsl #16
    c5b0:	stccs	8, cr15, [ip], {84}	; 0x54
    c5b4:	bvc	c7d30 <cos@plt+0xc5f50>
    c5b8:	blcc	1d2fcc <cos@plt+0x1d11ec>
    c5bc:	blvs	1a080a4 <cos@plt+0x1a062c4>
    c5c0:	bcc	fe447de4 <cos@plt+0xfe446004>
    c5c4:	blvc	ffa080ac <cos@plt+0xffa062cc>
    c5c8:	blvc	c79e0 <cos@plt+0xc5c00>
    c5cc:	blvs	6c7be8 <cos@plt+0x6c5e08>
    c5d0:	blne	fe5a6724 <cos@plt+0xfe5a4944>
    c5d4:	mvnscc	pc, #-1073741824	; 0xc0000000
    c5d8:			; <UNDEFINED> instruction: 0x2601bf18
    c5dc:	svclt	0x00182b00
    c5e0:	subsvs	r2, r3, r0, lsl #12
    c5e4:	teqle	r4, r0, lsl #28
    c5e8:	movwcs	lr, #10580	; 0x2954
    c5ec:			; <UNDEFINED> instruction: 0xf8242101
    c5f0:	stmib	r5, {r4, sl, fp, ip}^
    c5f4:	bmi	915274 <cos@plt+0x913494>
    c5f8:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    c5fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c600:	subsmi	r9, sl, r3, lsl #22
    c604:			; <UNDEFINED> instruction: 0x4638d134
    c608:	pop	{r0, r2, ip, sp, pc}
    c60c:	svcvs	0x006883f0
    c610:	stmdavs	r3, {r2, r3, r4, r9, fp, lr}^
    c614:	subvs	r3, r3, r1, lsl #22
    c618:	blne	fe0a28f8 <cos@plt+0xfe0a0b18>
    c61c:	andcs	fp, r1, #24, 30	; 0x60
    c620:	svclt	0x00182b00
    c624:	bcs	14e2c <cos@plt+0x1304c>
    c628:	stmdavs	r1, {r0, r1, r3, r4, r7, ip, lr, pc}
    c62c:			; <UNDEFINED> instruction: 0xf005310b
    c630:			; <UNDEFINED> instruction: 0xe796fbdf
    c634:	stccs	8, cr15, [ip], {84}	; 0x54
    c638:	mrscs	r2, (UNDEF: 0)
    c63c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c640:	mvnsvc	pc, fp, asr #13
    c644:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c648:	stmdbhi	r2, {r2, r6, r8, fp, sp, lr, pc}
    c64c:	tsteq	sl, r5, asr #19
    c650:	ldmdavs	r1, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    c654:	tstcc	fp, r0, lsl r6
    c658:	blx	ff2c8676 <cos@plt+0xff2c6896>
    c65c:	ldrtmi	lr, [r8], -r4, asr #15
    c660:			; <UNDEFINED> instruction: 0xffdef7fd
    c664:	stmdavs	r1, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    c668:			; <UNDEFINED> instruction: 0xf005310b
    c66c:	str	pc, [sl, r1, asr #23]
    c670:	b	114a64c <cos@plt+0x114886c>
    c674:	andeq	fp, r1, r8, asr #16
    c678:	andeq	r0, r0, r0, lsl #3
    c67c:	andeq	fp, r1, lr, lsr #16
    c680:	andeq	r0, r0, r8, lsl #3
    c684:	strdeq	r0, [r0], -r8
    c688:	andeq	fp, r1, sl, ror #14
    c68c:	blmi	fe79f108 <cos@plt+0xfe79d328>
    c690:	push	{r1, r3, r4, r5, r6, sl, lr}
    c694:	strdlt	r4, [r8], r0
    c698:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    c69c:			; <UNDEFINED> instruction: 0x46044f9b
    c6a0:	movwls	r6, #30747	; 0x781b
    c6a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c6a8:			; <UNDEFINED> instruction: 0x3000f9b0
    c6ac:	strls	r4, [r1, #-1151]	; 0xfffffb81
    c6b0:	subsle	r1, r1, sl, lsl sp
    c6b4:			; <UNDEFINED> instruction: 0xf0002b00
    c6b8:	movwcc	r8, #20652	; 0x50ac
    c6bc:	ldmmi	r4, {r0, r1, r3, r4, r5, r6, ip, lr, pc}
    c6c0:	strtmi	r4, [ip], -r6, lsr #12
    c6c4:			; <UNDEFINED> instruction: 0xf7fc4478
    c6c8:	stmdals	r1, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c6cc:	teqle	r6, r0, lsl #16
    c6d0:	andcs	r4, r2, #144, 22	; 0x24000
    c6d4:	andcs	pc, r8, sp, lsr #17
    c6d8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
    c6dc:	andcc	r9, r1, #201326592	; 0xc000000
    c6e0:	stmdbge	r2, {r1, r3, r4, r6, sp, lr}
    c6e4:			; <UNDEFINED> instruction: 0xf0024620
    c6e8:			; <UNDEFINED> instruction: 0xf8bdfc7b
    c6ec:	blcc	98714 <cos@plt+0x96934>
    c6f0:	blcs	b9164 <cos@plt+0xb7384>
    c6f4:	stmdals	r3, {r1, r2, r3, fp, ip, lr, pc}
    c6f8:	stmdavs	r3, {r1, r2, r7, r8, fp, lr}^
    c6fc:	subvs	r1, r2, sl, asr lr
    c700:	bne	ff0e28f4 <cos@plt+0xff0e0b14>
    c704:	movwcs	fp, #7960	; 0x1f18
    c708:	svclt	0x00182a00
    c70c:	blcs	15314 <cos@plt+0x13534>
    c710:	rschi	pc, r5, r0, asr #32
    c714:	movwcs	r2, #512	; 0x200
    c718:	mvnsvc	pc, #204472320	; 0xc300000
    c71c:	movwcs	lr, #10694	; 0x29c6
    c720:	movwcs	r4, #6781	; 0x1a7d
    c724:	blmi	1e2c7f8 <cos@plt+0x1e2aa18>
    c728:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c72c:	blls	1e679c <cos@plt+0x1e49bc>
    c730:			; <UNDEFINED> instruction: 0xf040405a
    c734:	ldrtmi	r8, [r0], -r4, ror #1
    c738:	pop	{r3, ip, sp, pc}
    c73c:	movwcs	r8, #16880	; 0x41f0
    c740:	andcc	pc, r8, sp, lsr #17
    c744:			; <UNDEFINED> instruction: 0xf9fcf7f9
    c748:	strtmi	r9, [r9], -r1, lsl #20
    c74c:	andcc	r4, r8, r3, lsl #12
    c750:			; <UNDEFINED> instruction: 0xf7f59303
    c754:			; <UNDEFINED> instruction: 0xe7c4e9bc
    c758:			; <UNDEFINED> instruction: 0x3c20f930
    c75c:	strteq	pc, [r0], -r0, lsr #3
    c760:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    c764:			; <UNDEFINED> instruction: 0xf06f80b4
    c768:			; <UNDEFINED> instruction: 0xf8540103
    c76c:			; <UNDEFINED> instruction: 0xf0060c1c
    c770:			; <UNDEFINED> instruction: 0xf854fa4b
    c774:	stmdbmi	r7!, {r2, r3, r4, sl, fp, ip, lr}^
    c778:	cdpne	8, 5, cr6, cr10, cr11, {3}
    c77c:	ldmdapl	fp!, {r1, r3, r5, r6, sp, lr}^
    c780:	svclt	0x00181aeb
    c784:	bcs	15390 <cos@plt+0x135b0>
    c788:	movwcs	fp, #3864	; 0xf18
    c78c:	blcs	1e194 <cos@plt+0x1c3b4>
    c790:	addshi	pc, r3, r0, asr #32
    c794:	svceq	0x0000f1b8
    c798:	stmdbge	r1, {r1, r3, r4, r5, r6, ip, lr, pc}
    c79c:			; <UNDEFINED> instruction: 0xf0054640
    c7a0:	strmi	pc, [r5], -r9, ror #29
    c7a4:			; <UNDEFINED> instruction: 0xf0002800
    c7a8:	stmdals	r1, {r0, r1, r5, r7, pc}
    c7ac:	stcmi	8, cr15, [ip], {84}	; 0x54
    c7b0:	addle	r2, sp, r0, lsl #16
    c7b4:			; <UNDEFINED> instruction: 0xf930e7c3
    c7b8:	blcs	5b800 <cos@plt+0x59a20>
    c7bc:	addhi	pc, fp, r0, asr #6
    c7c0:	tsteq	r4, pc, rrx	; <UNPREDICTABLE>
    c7c4:	stceq	8, cr15, [ip], {84}	; 0x54
    c7c8:	blx	7c87e8 <cos@plt+0x7c6a08>
    c7cc:	stccs	8, cr15, [ip], {84}	; 0x54
    c7d0:	ldmdavs	r3, {r4, r6, r8, fp, lr}^
    c7d4:	subsvs	r3, r3, r1, lsl #22
    c7d8:	bne	14629c4 <cos@plt+0x1460be4>
    c7dc:	tstcs	r1, r8, lsl pc
    c7e0:	svclt	0x00182b00
    c7e4:	strmi	r2, [r0], r0, lsl #2
    c7e8:	cmnle	r0, r0, lsl #18
    c7ec:	strteq	pc, [r0], -r4, lsr #3
    c7f0:	svceq	0x0000f1b8
    c7f4:	stmdbge	r1, {r2, r3, r6, ip, lr, pc}
    c7f8:			; <UNDEFINED> instruction: 0xf0054640
    c7fc:			; <UNDEFINED> instruction: 0x4605febb
    c800:	suble	r2, ip, r0, lsl #16
    c804:			; <UNDEFINED> instruction: 0xf8549801
    c808:	stmdacs	r0, {r2, r3, r4, sl, fp, lr}
    c80c:	svcge	0x0060f43f
    c810:	blmi	10c666c <cos@plt+0x10c488c>
    c814:	ldreq	pc, [r0], -r0, lsr #3
    c818:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    c81c:	rsble	r2, r3, r0, lsl #16
    c820:			; <UNDEFINED> instruction: 0xf005a901
    c824:	strmi	pc, [r5], -r7, lsr #29
    c828:	eorsle	r2, fp, r0, lsl #16
    c82c:	blmi	f5f124 <cos@plt+0xf5d344>
    c830:	stcmi	8, cr15, [ip], {84}	; 0x54
    c834:	andhi	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    c838:			; <UNDEFINED> instruction: 0xf9b858fa
    c83c:			; <UNDEFINED> instruction: 0xf9b81010
    c840:			; <UNDEFINED> instruction: 0xf8523000
    c844:			; <UNDEFINED> instruction: 0xf8523023
    c848:	ldrmi	r2, [r3], #-33	; 0xffffffdf
    c84c:	andle	r2, r2, r4, lsl #22
    c850:			; <UNDEFINED> instruction: 0xf7fd4640
    c854:	cdp	14, 11, cr15, cr7, cr13, {2}
    c858:	bmi	ce3460 <cos@plt+0xce1680>
    c85c:	blvs	c7ec4 <cos@plt+0xc60e4>
    c860:	stmdals	r1, {r1, r4, r5, r8, r9, fp, lr}
    c864:	blvc	1c7ecc <cos@plt+0x1c60ec>
    c868:	blvs	188148 <cos@plt+0x186368>
    c86c:	blvc	188150 <cos@plt+0x186370>
    c870:	blvs	c7e98 <cos@plt+0xc60b8>
    c874:	stmdavs	sl, {r0, r3, r4, r5, r7, fp, ip, lr}
    c878:	andvs	r3, sl, r1, lsl #4
    c87c:	blvc	1c7ea4 <cos@plt+0x1c60c4>
    c880:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    c884:	andsvs	r3, r3, r1, lsl #6
    c888:			; <UNDEFINED> instruction: 0xf43f2800
    c88c:	ldrb	sl, [r6, -r1, lsr #30]
    c890:	movwcs	r2, #512	; 0x200
    c894:	mvnsvc	pc, #212860928	; 0xcb00000
    c898:	movwcs	lr, #10694	; 0x29c6
    c89c:	strbmi	lr, [r0], -r0, asr #14
    c8a0:	stc2	0, cr15, [ip], #20
    c8a4:	movwcs	r2, #512	; 0x200
    c8a8:	movwcs	lr, #10694	; 0x29c6
    c8ac:	ldmdavs	r1, {r3, r4, r5, r8, r9, sl, sp, lr, pc}
    c8b0:	tstcc	fp, r0, lsl r6
    c8b4:	blx	fe7488d0 <cos@plt+0xfe746af0>
    c8b8:	stmdavs	r9!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    c8bc:	tstcc	fp, r8, lsr #12
    c8c0:	blx	fe5c88dc <cos@plt+0xfe5c6afc>
    c8c4:	svceq	0x0000f1b8
    c8c8:	svcge	0x0067f47f
    c8cc:	ldrtmi	lr, [r0], -r0, ror #15
    c8d0:	mcr2	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    c8d4:	ldmdacc	r0, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}
    c8d8:	mcr2	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    c8dc:	stmdavs	r1, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    c8e0:			; <UNDEFINED> instruction: 0xf005310b
    c8e4:	ldr	pc, [r5, -r5, lsl #21]
    c8e8:			; <UNDEFINED> instruction: 0xffe6f005
    c8ec:	ldr	r6, [r7, r8, lsr #16]
    c8f0:			; <UNDEFINED> instruction: 0xf0054640
    c8f4:	strtmi	pc, [r8], -r3, lsl #25
    c8f8:	blx	3c8918 <cos@plt+0x3c6b38>
    c8fc:			; <UNDEFINED> instruction: 0xf7f5e7d2
    c900:	svclt	0x0000e8fe
    c904:	ldrdeq	fp, [r1], -r4
    c908:	andeq	r0, r0, r0, lsl #3
    c90c:			; <UNDEFINED> instruction: 0x0001b6b8
    c910:	andeq	r9, r0, r4, ror #22
    c914:	strdeq	r0, [r0], -r8
    c918:	andeq	fp, r1, ip, lsr r6
    c91c:	andeq	r0, r0, ip, lsr #4
    c920:	andeq	r0, r0, r8, lsl #3
    c924:	andeq	r0, r0, r4, ror r1
    c928:			; <UNDEFINED> instruction: 0x000001b0
    c92c:	andeq	r0, r0, r8, lsr #3
    c930:	blmi	fe05f338 <cos@plt+0xfe05d558>
    c934:	push	{r1, r3, r4, r5, r6, sl, lr}
    c938:			; <UNDEFINED> instruction: 0xb0934ff0
    c93c:			; <UNDEFINED> instruction: 0xf1a058d3
    c940:	svcmi	0x007e0a20
    c944:	ldmdavs	fp, {r2, r9, sl, lr}
    c948:			; <UNDEFINED> instruction: 0xf04f9311
    c94c:			; <UNDEFINED> instruction: 0xf9300300
    c950:	ldrbtmi	r3, [pc], #-3104	; c958 <cos@plt+0xab78>
    c954:	andle	r2, r2, r5, lsl #22
    c958:			; <UNDEFINED> instruction: 0xf7fd4650
    c95c:			; <UNDEFINED> instruction: 0xf834ffe1
    c960:			; <UNDEFINED> instruction: 0xf1a43c10
    c964:	blcc	20edac <cos@plt+0x20cfcc>
    c968:	blcs	793dc <cos@plt+0x775fc>
    c96c:	strbmi	sp, [r8], -r2, lsl #18
    c970:			; <UNDEFINED> instruction: 0xf90ef7fe
    c974:	ldrdhi	pc, [r4], -r4
    c978:	strtmi	sl, [r8], -ip, lsl #26
    c97c:			; <UNDEFINED> instruction: 0xf7f94641
    c980:			; <UNDEFINED> instruction: 0xf9bdfbd7
    c984:	blcs	58a4c <cos@plt+0x56c6c>
    c988:	adchi	pc, r3, r0, asr #6
    c98c:	andcs	r9, r0, sp, lsl #28
    c990:	ldccs	8, cr15, [ip], {84}	; 0x54
    c994:			; <UNDEFINED> instruction: 0xf856ab07
    c998:	ldmvs	r2, {r3, r8, r9, fp, ip}
    c99c:	ldrtmi	r9, [r0], -r0
    c9a0:	stc2	0, cr15, [sl, #-16]
    c9a4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c9a8:	blls	380ba4 <cos@plt+0x37edc4>
    c9ac:	bleq	1c7834 <cos@plt+0x1c5a54>
    c9b0:			; <UNDEFINED> instruction: 0x2c10f934
    c9b4:	ldmdavs	fp, {r0, r1, r2, r8, fp, ip, pc}
    c9b8:	bl	fe8d71e4 <cos@plt+0xfe8d5404>
    c9bc:	tstls	r3, r1, lsl #6
    c9c0:	smlatbeq	fp, r3, fp, lr
    c9c4:			; <UNDEFINED> instruction: 0xf0009102
    c9c8:	bmi	176cc04 <cos@plt+0x176ae24>
    c9cc:			; <UNDEFINED> instruction: 0xf85458bf
    c9d0:	tstcs	r2, ip, lsl #24
    c9d4:	eorne	pc, r0, sp, lsr #17
    c9d8:	ldrmi	r6, [r8], #-2064	; 0xfffff7f0
    c9dc:			; <UNDEFINED> instruction: 0xf8b0f7f9
    c9e0:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    c9e4:			; <UNDEFINED> instruction: 0xf1bb9009
    c9e8:	cmple	lr, r0, lsl #30
    c9ec:	stcne	8, cr15, [ip], {84}	; 0x54
    c9f0:	bcs	26a20 <cos@plt+0x24c40>
    c9f4:	bls	c0eec <cos@plt+0xbf10c>
    c9f8:	teqle	r3, r0, lsl #20
    c9fc:	stmdbge	r8, {r6, r9, sl, lr}
    ca00:	blx	ffbc8a10 <cos@plt+0xffbc6c30>
    ca04:	blne	ff0b2a30 <cos@plt+0xff0b0c50>
    ca08:	svclt	0x00186843
    ca0c:	blcc	55218 <cos@plt+0x53438>
    ca10:	blcs	24b24 <cos@plt+0x22d44>
    ca14:	andcs	fp, r0, #24, 30	; 0x60
    ca18:	cmple	lr, r0, lsl #20
    ca1c:	stmdavs	r3, {r0, r2, r3, fp, ip, pc}^
    ca20:	subvs	r3, r3, r1, lsl #22
    ca24:			; <UNDEFINED> instruction: 0x4648b1bb
    ca28:	cdp2	0, 1, cr15, cr4, cr2, {0}
    ca2c:			; <UNDEFINED> instruction: 0xf6c32300
    ca30:	andcs	r7, r0, #240, 6	; 0xc0000003
    ca34:			; <UNDEFINED> instruction: 0xf8242101
    ca38:	stmdb	r4, {r5, sl, fp, ip}^
    ca3c:	bmi	105565c <cos@plt+0x105387c>
    ca40:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    ca44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ca48:	subsmi	r9, sl, r1, lsl fp
    ca4c:			; <UNDEFINED> instruction: 0x4650d170
    ca50:	pop	{r0, r1, r4, ip, sp, pc}
    ca54:	adcsmi	r8, r8, #240, 30	; 0x3c0
    ca58:	stmdavs	r1, {r0, r2, r5, r6, r7, ip, lr, pc}
    ca5c:			; <UNDEFINED> instruction: 0xf005310b
    ca60:	strb	pc, [r0, r7, asr #19]!	; <UNPREDICTABLE>
    ca64:	ldrmi	r9, [r8], -r3, lsl #18
    ca68:			; <UNDEFINED> instruction: 0xf7f54429
    ca6c:			; <UNDEFINED> instruction: 0xe7c5e830
    ca70:	tstcc	r8, r8, lsl r6
    ca74:	stmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca78:	stccs	8, cr15, [ip], {84}	; 0x54
    ca7c:			; <UNDEFINED> instruction: 0x46036812
    ca80:	bls	9dad4 <cos@plt+0x9bcf4>
    ca84:	adcsle	r2, r9, r0, lsl #20
    ca88:	ldrtmi	lr, [r1], -ip, ror #15
    ca8c:			; <UNDEFINED> instruction: 0x4618465a
    ca90:	movwls	r4, #17499	; 0x445b
    ca94:	ldmda	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca98:	stcne	8, cr15, [ip], {84}	; 0x54
    ca9c:	stmdavs	sl, {r2, r8, r9, fp, ip, pc}
    caa0:	adcle	r2, r8, r0, lsl #20
    caa4:	stmdals	sp, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    caa8:	blcc	66bbc <cos@plt+0x64ddc>
    caac:	ldmdblt	fp!, {r0, r1, r6, sp, lr}
    cab0:	ldmpl	fp!, {r0, r1, r5, r8, r9, fp, lr}^
    cab4:	mulle	r3, r8, r2
    cab8:	tstcc	fp, r1, lsl #16
    cabc:			; <UNDEFINED> instruction: 0xf998f005
    cac0:			; <UNDEFINED> instruction: 0xf0024648
    cac4:	smlabtcs	r1, r7, sp, pc	; <UNPREDICTABLE>
    cac8:	movwcs	r2, #512	; 0x200
    cacc:	stcne	8, cr15, [r0], #-144	; 0xffffff70
    cad0:			; <UNDEFINED> instruction: 0x4628e7b3
    cad4:	stc2	7, cr15, [r4, #1012]!	; 0x3f4
    cad8:	stmdavs	r1, {r3, r4, r6, r8, r9, sl, sp, lr, pc}
    cadc:			; <UNDEFINED> instruction: 0xf005310b
    cae0:	ldr	pc, [fp, r7, lsl #19]
    cae4:	movwls	r9, #22531	; 0x5803
    cae8:			; <UNDEFINED> instruction: 0xf82af7f9
    caec:	strtmi	r9, [r9], -r7, lsl #20
    caf0:	andcc	r9, r8, r4
    caf4:	svc	0x00eaf7f4
    caf8:	strbmi	r9, [r8], -r4, lsl #18
    cafc:			; <UNDEFINED> instruction: 0xff24f002
    cb00:	stmdbmi	pc, {r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    cb04:			; <UNDEFINED> instruction: 0x4618685a
    cb08:	subsvs	r3, sl, r1, lsl #20
    cb0c:	blne	ff662d10 <cos@plt+0xff660f30>
    cb10:	svclt	0x00189b05
    cb14:	bcs	14f20 <cos@plt+0x13140>
    cb18:	strmi	fp, [sl], -ip, lsl #30
    cb1c:	bcs	15324 <cos@plt+0x13544>
    cb20:	svcge	0x0055f43f
    cb24:	tstcc	fp, r1, lsl #16
    cb28:			; <UNDEFINED> instruction: 0xf962f005
    cb2c:	strb	r9, [lr, -r5, lsl #22]
    cb30:	svc	0x00e4f7f4
    cb34:	andeq	fp, r1, r0, lsr r4
    cb38:	andeq	r0, r0, r0, lsl #3
    cb3c:	andeq	fp, r1, r2, lsl r4
    cb40:	strdeq	r0, [r0], -r8
    cb44:	andeq	fp, r1, r2, lsr #6
    cb48:	svcmi	0x00f0e92d
    cb4c:	vpush	{s8-s248}
    cb50:	blmi	ffc6f768 <cos@plt+0xffc6d988>
    cb54:	mrcmi	4, 7, r4, cr1, cr10, {3}
    cb58:			; <UNDEFINED> instruction: 0xb09958d3
    cb5c:	eoreq	pc, r0, #160, 2	; 0x28
    cb60:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    cb64:			; <UNDEFINED> instruction: 0xf04f9317
    cb68:			; <UNDEFINED> instruction: 0xf9300300
    cb6c:	cdp	12, 0, cr3, cr8, cr0, {1}
    cb70:	mulls	r2, r0, sl
    cb74:	andle	r2, r2, r5, lsl #22
    cb78:			; <UNDEFINED> instruction: 0xf7fd4610
    cb7c:	bls	cc6c8 <cos@plt+0xca8e8>
    cb80:	andseq	pc, r0, r2, lsr #3
    cb84:	ldccc	8, cr15, [r0], {50}	; 0x32
    cb88:	beq	4483b0 <cos@plt+0x4465d0>
    cb8c:	addslt	r3, fp, #8, 22	; 0x2000
    cb90:	stmdble	r1, {r0, r8, r9, fp, sp}
    cb94:			; <UNDEFINED> instruction: 0xfffcf7fd
    cb98:			; <UNDEFINED> instruction: 0xac0e9b02
    cb9c:	ldmdavs	fp, {r5, r9, sl, lr}^
    cba0:	mcr	6, 0, r4, cr9, cr9, {0}
    cba4:			; <UNDEFINED> instruction: 0xf7f93a90
    cba8:			; <UNDEFINED> instruction: 0xf9bdfac3
    cbac:	blcs	58c94 <cos@plt+0x56eb4>
    cbb0:	orrshi	pc, pc, r0, asr #6
    cbb4:			; <UNDEFINED> instruction: 0xf10d9902
    cbb8:	bls	3cf4e0 <cos@plt+0x3cd700>
    cbbc:			; <UNDEFINED> instruction: 0x3c10f931
    cbc0:	ldcne	8, cr15, [ip], {81}	; 0x51
    cbc4:			; <UNDEFINED> instruction: 0xf8d22b09
    cbc8:	andls	fp, r4, #0
    cbcc:			; <UNDEFINED> instruction: 0xf0009108
    cbd0:	mnfez	f0, #4.0
    cbd4:			; <UNDEFINED> instruction: 0x46501a10
    cbd8:	blx	feacabc4 <cos@plt+0xfeac8de4>
    cbdc:			; <UNDEFINED> instruction: 0x46584bd0
    cbe0:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    cbe4:			; <UNDEFINED> instruction: 0xf7f8601c
    cbe8:	bls	14ca9c <cos@plt+0x14acbc>
    cbec:	ldmdavs	r1, {r0, r2, r3, r6, r7, r8, r9, fp, lr}
    cbf0:	strmi	r4, [r5], -r1, lsr #5
    cbf4:	orrhi	pc, r8, r0, asr #5
    cbf8:	stmiami	fp, {r3, r9, ip, sp}^
    cbfc:	strtmi	r9, [r1], r7, lsl #4
    cc00:	ldrbtmi	r4, [r8], #-2762	; 0xfffff536
    cc04:	ldrbtmi	r9, [sl], #-10
    cc08:	ldmpl	r3!, {r0, r1, r3, r9, ip, pc}^
    cc0c:			; <UNDEFINED> instruction: 0xf04faa0d
    cc10:			; <UNDEFINED> instruction: 0xf8cd36ff
    cc14:	mcr	0, 0, fp, cr9, cr8, {0}
    cc18:	ssatmi	r2, #17, r0, lsl #20
    cc1c:	ands	r9, r9, r3, lsl #6
    cc20:	ldrtmi	r9, [r3], #2822	; 0xb06
    cc24:	bleq	87ad8 <cos@plt+0x85cf8>
    cc28:			; <UNDEFINED> instruction: 0xf080459b
    cc2c:	bl	26cfa0 <cos@plt+0x26b1c0>
    cc30:			; <UNDEFINED> instruction: 0xf1070004
    cc34:	ldrtmi	r0, [r2], -r8, lsl #2
    cc38:			; <UNDEFINED> instruction: 0xf7f44434
    cc3c:	blls	388964 <cos@plt+0x386b84>
    cc40:	eorsle	r2, ip, r0, lsl #22
    cc44:	ldrmi	r9, [sl], #-2565	; 0xfffff5fb
    cc48:	ldrmi	r9, [r1], r4, lsl #22
    cc4c:	ldmdavs	r9, {r4, r7, r9, sl, lr}
    cc50:	cfstr64le	mvdx4, [r9], {137}	; 0x89
    cc54:	bl	fe87387c <cos@plt+0xfe871a9c>
    cc58:	ldmvs	sl, {r0, r3, r8}
    cc5c:	bl	f3880 <cos@plt+0xf1aa0>
    cc60:			; <UNDEFINED> instruction: 0xf1b90709
    cc64:	ldrtmi	r0, [r8], -r0, lsl #6
    cc68:	movwcs	fp, #7960	; 0x1f18
    cc6c:	cdp	3, 1, cr9, cr9, cr0, {0}
    cc70:			; <UNDEFINED> instruction: 0xf0043a10
    cc74:	strmi	pc, [r3], -r1, lsr #23
    cc78:			; <UNDEFINED> instruction: 0xf0002800
    cc7c:	blne	ff1ad044 <cos@plt+0xff1ab264>
    cc80:	adchi	pc, r3, r0, asr #32
    cc84:	stmdbls	r7, {r1, r9, fp, ip, pc}
    cc88:			; <UNDEFINED> instruction: 0xf9329f13
    cc8c:	bne	1657cd4 <cos@plt+0x1655ef4>
    cc90:	bcs	2710ac <cos@plt+0x26f2cc>
    cc94:	rsbsle	r9, r1, sp, lsl #18
    cc98:	stmdbcs	r0, {r1, r2, r3, r4, r5, fp, sp, lr}
    cc9c:	strbmi	fp, [r8, #3848]	; 0xf08
    cca0:	bls	2c0cdc <cos@plt+0x2beefc>
    cca4:			; <UNDEFINED> instruction: 0xf105428e
    cca8:	ldmdavs	r3, {r3, r8, fp}
    ccac:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    ccb0:	ldmle	r5!, {r0, r1, r4, sp, lr}
    ccb4:	ldrtmi	fp, [r3], #3900	; 0xf3c
    ccb8:	bleq	87b6c <cos@plt+0x85d8c>
    ccbc:	stmdals	r4, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    ccc0:	stmdavs	r1, {r0, r2, r8, r9, fp, ip, pc}
    ccc4:	stmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
    ccc8:	addsmi	r4, r9, #27262976	; 0x1a00000
    cccc:	ldmdane	fp, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    ccd0:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ccd4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ccd8:	svclt	0x00c1461a
    ccdc:	bvc	493190 <cos@plt+0x4913b0>
    cce0:	andsvc	r3, sl, #16777216	; 0x1000000
    cce4:	cfldr32le	mvfx4, [r5, #548]!	; 0x224
    cce8:			; <UNDEFINED> instruction: 0xf0024650
    ccec:	stmdavs	fp!, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    ccf0:	vhsub.s8	d4, d16, d19
    ccf4:	stcmi	0, cr8, [lr], {198}	; 0xc6
    ccf8:	ldrbtmi	r9, [ip], #-1299	; 0xfffffaed
    ccfc:	blcs	26d90 <cos@plt+0x24fb0>
    cd00:	sbcshi	pc, sl, r0, asr #32
    cd04:	vmla.f16	s18, s14, s4
    cd08:	stmdals	pc, {r4, r7, r9, fp, ip, sp}	; <UNPREDICTABLE>
    cd0c:	cdp	3, 11, cr2, cr8, cr1, {0}
    cd10:			; <UNDEFINED> instruction: 0xf8217b67
    cd14:	blls	dbd9c <cos@plt+0xd9fbc>
    cd18:	stmdavs	r3, {r1, r6, r7, r9, fp, ip}^
    cd1c:	mvnscc	pc, #-1073741824	; 0xc0000000
    cd20:	andcs	fp, r1, #24, 30	; 0x60
    cd24:	svclt	0x00182b00
    cd28:	sfm	f2, 4, [r1, #-0]
    cd2c:	subvs	r7, r3, r6, lsl #22
    cd30:			; <UNDEFINED> instruction: 0xf0402a00
    cd34:	ldmdals	r3, {r0, r3, r4, r6, r7, pc}
    cd38:	stmdavs	r2, {r0, r1, r8, r9, fp, ip, pc}^
    cd3c:			; <UNDEFINED> instruction: 0xf1021ac3
    cd40:	svclt	0x001832ff
    cd44:	bcs	15950 <cos@plt+0x13b70>
    cd48:	movwcs	fp, #3864	; 0xf18
    cd4c:	blcs	24e5c <cos@plt+0x2307c>
    cd50:	sbchi	pc, r5, r0, asr #32
    cd54:	beq	4485bc <cos@plt+0x4467dc>
    cd58:	ldc2l	0, cr15, [ip], #-8
    cd5c:	blmi	1b9f738 <cos@plt+0x1b9d958>
    cd60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cd64:	blls	5e6dd4 <cos@plt+0x5e4ff4>
    cd68:			; <UNDEFINED> instruction: 0xf040405a
    cd6c:	mrc	0, 0, r8, cr8, cr0, {6}
    cd70:	mulslt	r9, r0, sl
    cd74:	blhi	148070 <cos@plt+0x146290>
    cd78:	svchi	0x00f0e8bd
    cd7c:	ldmdavs	lr!, {r0, r1, r2, r6, r8, ip, sp, pc}
    cd80:	subsle	r4, r2, lr, lsl #5
    cd84:	movwls	r4, #38480	; 0x9650
    cd88:	stc2l	0, cr15, [r4], #-8
    cd8c:	blls	2731c8 <cos@plt+0x2713e8>
    cd90:			; <UNDEFINED> instruction: 0xf7f84618
    cd94:	cdp	14, 1, cr15, cr8, cr11, {7}
    cd98:			; <UNDEFINED> instruction: 0x46061a10
    cd9c:			; <UNDEFINED> instruction: 0xf7f94650
    cda0:	ldrtmi	pc, [r1], -r7, asr #19	; <UNPREDICTABLE>
    cda4:			; <UNDEFINED> instruction: 0xf0024650
    cda8:	bls	10c4ec <cos@plt+0x10a70c>
    cdac:	bne	feca6f80 <cos@plt+0xfeca51a0>
    cdb0:	mvnscc	pc, #-1073741824	; 0xc0000000
    cdb4:	svclt	0x00186073
    cdb8:	blcs	155c4 <cos@plt+0x137e4>
    cdbc:	andcs	fp, r0, #24, 30	; 0x60
    cdc0:	cmple	r6, r0, lsl #20
    cdc4:	stmdbls	sp, {r0, r1, r4, r8, r9, sl, fp, ip, pc}
    cdc8:	andls	lr, r5, r6, ror #14
    cdcc:	andeq	pc, r8, r5, lsl #2
    cdd0:	ldrtmi	r4, [r9], -r0, lsr #8
    cdd4:	ldrtmi	r4, [r4], #-1586	; 0xfffff9ce
    cdd8:	mrc	7, 3, APSR_nzcv, cr8, cr4, {7}
    cddc:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    cde0:	strb	r9, [pc, -r5, lsl #22]
    cde4:	bleq	89218 <cos@plt+0x87438>
    cde8:	movteq	lr, #47695	; 0xba4f
    cdec:	ldrmi	r9, [r8], -r6, lsl #6
    cdf0:	mcr2	7, 5, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    cdf4:	strtmi	r4, [r2], -r9, asr #12
    cdf8:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    cdfc:	ldrmi	r4, [r8], -r0, lsl #13
    ce00:	mcr	7, 3, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    ce04:	stmdavs	sl!, {r0, r1, r8, fp, ip, pc}^
    ce08:			; <UNDEFINED> instruction: 0xf1021a69
    ce0c:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
    ce10:	tstcs	r1, r8, lsl pc
    ce14:	svclt	0x000c2a00
    ce18:	andcs	r4, r0, #10485760	; 0xa00000
    ce1c:	bcs	1e630 <cos@plt+0x1c850>
    ce20:	svcls	0x0013d154
    ce24:	strbmi	r4, [r5], -r1, lsl #13
    ce28:	cdpcs	7, 0, cr14, cr0, cr1, {0}
    ce2c:	svcge	0x0035f43f
    ce30:			; <UNDEFINED> instruction: 0xf1074619
    ce34:	ldrtmi	r0, [r2], -r8
    ce38:			; <UNDEFINED> instruction: 0xf7f49309
    ce3c:	blls	2887ac <cos@plt+0x2869cc>
    ce40:	orrsle	r2, pc, r0, lsl #16
    ce44:			; <UNDEFINED> instruction: 0xf1059a0b
    ce48:	ldmdavs	r3, {r3, r8, fp}
    ce4c:	andsvs	r3, r3, r1, lsl #6
    ce50:	ldmdavs	r1!, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    ce54:	tstcc	fp, r0, lsr r6
    ce58:			; <UNDEFINED> instruction: 0xffcaf004
    ce5c:	blls	146d2c <cos@plt+0x144f4c>
    ce60:	andeq	pc, r8, r5, lsl #2
    ce64:	ldrtmi	r4, [r9], -r0, lsr #8
    ce68:	bl	fe8a6ed8 <cos@plt+0xfe8a50f8>
    ce6c:	ldrmi	r0, [r4], #-521	; 0xfffffdf7
    ce70:	mcr	7, 1, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    ce74:			; <UNDEFINED> instruction: 0xf0024650
    ce78:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    ce7c:			; <UNDEFINED> instruction: 0xf67f42a3
    ce80:	qasxmi	sl, r1, sl
    ce84:	andeq	pc, r8, r5, lsl #2
    ce88:	mrc2	7, 3, pc, cr0, cr8, {7}
    ce8c:	stmdavs	fp!, {r0, r1, r8, fp, ip, pc}^
    ce90:			; <UNDEFINED> instruction: 0xf1031a69
    ce94:	strdvs	r3, [fp], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    ce98:	tstcs	r1, r8, lsl pc
    ce9c:	svclt	0x00182b00
    cea0:	strmi	r2, [r2], -r0, lsl #2
    cea4:	strmi	fp, [r5], -r9, asr #22
    cea8:	movwcs	lr, #1829	; 0x725
    ceac:	stmib	sl, {r1, r4, r8, r9, ip, pc}^
    ceb0:			; <UNDEFINED> instruction: 0xf8ca3301
    ceb4:	ldr	r3, [r1], ip
    ceb8:	beq	fe448724 <cos@plt+0xfe446944>
    cebc:	movwcs	r4, #9809	; 0x2651
    cec0:	subcc	pc, r8, sp, lsr #17
    cec4:			; <UNDEFINED> instruction: 0xf88cf002
    cec8:	ldr	r6, [fp, -r3, lsr #16]
    cecc:	strtmi	r6, [r8], -r9, lsr #16
    ced0:			; <UNDEFINED> instruction: 0x46454699
    ced4:			; <UNDEFINED> instruction: 0xf004310b
    ced8:	svcls	0x0013ff8b
    cedc:	stmdavs	r1, {r0, r1, r2, r5, r7, r9, sl, sp, lr, pc}
    cee0:			; <UNDEFINED> instruction: 0xf004310b
    cee4:	ldr	pc, [r5, -r5, lsl #31]!
    cee8:	tstcc	fp, r1, lsl #16
    ceec:			; <UNDEFINED> instruction: 0xff80f004
    cef0:	strtmi	lr, [r0], -r1, lsr #14
    cef4:	blx	fe54aef2 <cos@plt+0xfe549112>
    cef8:	stmdavs	r9!, {r2, r3, r4, r6, r9, sl, sp, lr, pc}
    cefc:	ldrmi	r4, [r5], -r8, lsr #12
    cf00:			; <UNDEFINED> instruction: 0xf004310b
    cf04:			; <UNDEFINED> instruction: 0xe6f6ff75
    cf08:	movwls	r5, #14579	; 0x38f3
    cf0c:			; <UNDEFINED> instruction: 0xf7f4e6ec
    cf10:	svclt	0x0000edf6
    cf14:	andeq	fp, r1, r0, lsl r2
    cf18:	andeq	r0, r0, r0, lsl #3
    cf1c:	andeq	fp, r1, r4, lsl #4
    cf20:	andeq	fp, r1, r6, lsl r7
    cf24:	strdeq	r0, [r0], -r8
    cf28:	strdeq	fp, [r1], -r6
    cf2c:	strdeq	fp, [r1], -r2
    cf30:	strdeq	fp, [r1], -lr
    cf34:	andeq	fp, r1, r4
    cf38:	strcs	fp, [r2, #-1336]	; 0xfffffac8
    cf3c:	blmi	21ff60 <cos@plt+0x21e180>
    cf40:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    cf44:			; <UNDEFINED> instruction: 0xf7f84618
    cf48:	ldrdvc	pc, [r5, -r3]
    cf4c:			; <UNDEFINED> instruction: 0x2004f9b4
    cf50:	svccc	0x0008f854
    cf54:	blcs	25164 <cos@plt+0x23384>
    cf58:	ldfltd	f5, [r8, #-976]!	; 0xfffffc30
    cf5c:	andeq	sl, r1, r8, asr #17
    cf60:	andeq	r8, r0, r2, lsr #8
    cf64:			; <UNDEFINED> instruction: 0xf44f4b07
    cf68:	bmi	1e95e0 <cos@plt+0x1e7800>
    cf6c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    cf70:			; <UNDEFINED> instruction: 0xf853e004
    cf74:	tstlt	sl, r8, lsl #30
    cf78:			; <UNDEFINED> instruction: 0x1004f9b3
    cf7c:	mvnsle	r4, r1, lsl #5
    cf80:			; <UNDEFINED> instruction: 0x47704610
    cf84:	muleq	r1, ip, r8
    cf88:	strdeq	r8, [r0], -r6
    cf8c:	cfldr32mi	mvfx11, [r5, #-448]	; 0xfffffe40
    cf90:	ldrbtmi	r4, [sp], #-2837	; 0xfffff4eb
    cf94:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    cf98:			; <UNDEFINED> instruction: 0x460ebb13
    cf9c:	blmi	4f94c8 <cos@plt+0x4f76e8>
    cfa0:	pop	{r0, r1, r3, r5, r6, r7, fp, ip, lr}
    cfa4:	ldmvs	fp, {r4, r5, r6, lr}^
    cfa8:	bne	ff259bc0 <cos@plt+0xff257de0>
    cfac:			; <UNDEFINED> instruction: 0xf7fb1089
    cfb0:	strmi	fp, [r4], -r7, asr #24
    cfb4:			; <UNDEFINED> instruction: 0xf0042008
    cfb8:			; <UNDEFINED> instruction: 0x4631fed1
    cfbc:	strtmi	r4, [r0], -r3, lsl #12
    cfc0:			; <UNDEFINED> instruction: 0xf7fb461c
    cfc4:	bmi	28c0c0 <cos@plt+0x28a2e0>
    cfc8:	stmiapl	sl!, {r0, r3, r8, r9, fp, lr}
    cfcc:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    cfd0:	ldmvs	r3, {r2, r3, r4, sp, lr}^
    cfd4:	eorvs	r6, r1, r2, lsl r8
    cfd8:	umullsne	r1, fp, fp, sl
    cfdc:	rsbvs	r3, r3, r1, lsl #22
    cfe0:	svclt	0x0000bd70
    cfe4:	ldrdeq	sl, [r1], -r2
    cfe8:	andeq	r0, r0, r4, ror r2
    cfec:	muleq	r0, r4, r1
    cff0:	andeq	fp, r1, r0, lsr r3
    cff4:	blmi	39f830 <cos@plt+0x39da50>
    cff8:	ldmpl	r1, {r1, r3, r4, r5, r6, sl, lr}^
    cffc:	tstlt	r1, r9, lsl #16
    d000:	ldrbtlt	r4, [r0], #1904	; 0x770
    d004:	cfmadd32mi	mvax0, mvfx4, mvfx11, mvfx4
    d008:	blmi	2d5430 <cos@plt+0x2d3650>
    d00c:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    d010:	strvc	lr, [r0, #-2512]	; 0xfffff630
    d014:	ldmpl	r3, {r0, r1, r2, r4, r5, sp, lr}^
    d018:	bl	a7088 <cos@plt+0xa52a8>
    d01c:	bne	ff8cde38 <cos@plt+0xff8cc058>
    d020:			; <UNDEFINED> instruction: 0xf842109b
    d024:	ldcllt	0, cr3, [r0], #148	; 0x94
    d028:	cdplt	0, 14, cr15, cr2, cr4, {0}
    d02c:	andeq	sl, r1, ip, ror #26
    d030:	andeq	r0, r0, r4, ror r2
    d034:	strdeq	fp, [r1], -r0
    d038:	muleq	r0, r4, r1
    d03c:	addlt	fp, r2, r0, ror r5
    d040:	blmi	5e08a0 <cos@plt+0x5deac0>
    d044:	andls	r4, r1, lr, ror r4
    d048:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d04c:	strmi	fp, [ip], -fp, lsr #19
    d050:	tstlt	r8, r5, lsl #12
    d054:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    d058:	orrlt	r6, r3, fp, asr r8
    d05c:			; <UNDEFINED> instruction: 0xf004200c
    d060:	bmi	48ca5c <cos@plt+0x48ac7c>
    d064:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    d068:	ldmpl	r1!, {r0, r2, r6, sp, lr}
    d06c:	subsvs	r6, r8, sl, asr r8
    d070:	andvs	r6, r2, r9, lsl #16
    d074:	adcne	r1, r4, r4, ror #20
    d078:	andlt	r6, r2, r4, lsl #1
    d07c:	stmdacs	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    d080:	stmdbmi	fp, {r3, ip, lr, pc}
    d084:	stmdami	fp, {r0, r3, r4, r5, r6, sl, lr}
    d088:	andlt	r4, r2, r8, ror r4
    d08c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d090:	blt	b4b088 <cos@plt+0xb492a8>
    d094:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    d098:	svclt	0x0000e7f5
    d09c:	andeq	sl, r1, r0, lsr #26
    d0a0:	andeq	r0, r0, r4, ror r2
    d0a4:	andeq	fp, r1, r6, lsr #5
    d0a8:	muleq	r0, r4, r1
    d0ac:	muleq	r1, r6, r2
    d0b0:	andeq	r9, r0, r0, asr r2
    d0b4:	andeq	r9, r0, r0, lsl #5
    d0b8:	andeq	r9, r0, r6, lsr r2
    d0bc:	strmi	r2, [r8], -r0, lsl #2
    d0c0:	svclt	0x00bcf7ff
    d0c4:	ldrblt	r4, [r8, #2585]!	; 0xa19
    d0c8:	blmi	65e2b8 <cos@plt+0x65c4d8>
    d0cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d0d0:	blmi	63bde4 <cos@plt+0x63a004>
    d0d4:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
    d0d8:	stmdavs	r3, {r3, r4, r6, fp, sp, lr}^
    d0dc:			; <UNDEFINED> instruction: 0x460eb31b
    d0e0:	ldmdapl	r7, {r0, r2, r4, r8, fp, lr}^
    d0e4:	ldrdgt	pc, [r8], -r0
    d0e8:	svclt	0x000c2b42
    d0ec:	ldrtmi	r4, [r3], -fp, lsr #12
    d0f0:	tstcs	ip, sl, lsr r8
    d0f4:	bl	a710c <cos@plt+0xa532c>
    d0f8:	bl	fe8d0b30 <cos@plt+0xfe8ced50>
    d0fc:	addsne	r0, fp, lr, lsl #6
    d100:	eorcc	pc, ip, r2, asr #16
    d104:	cdp2	0, 7, cr15, cr4, cr4, {0}
    d108:	strtmi	r6, [r0], -r3, ror #16
    d10c:	mvnle	r2, r0, lsl #22
    d110:	strtmi	r4, [r0], -sl, lsl #22
    d114:	tstcs	ip, r2, lsr #16
    d118:	subsvs	r4, sl, fp, ror r4
    d11c:	ldrhtmi	lr, [r8], #141	; 0x8d
    d120:	cdplt	0, 6, cr15, cr6, cr4, {0}
    d124:			; <UNDEFINED> instruction: 0x4604bdf8
    d128:	svclt	0x0000e7f2
    d12c:	muleq	r1, ip, ip
    d130:	andeq	r0, r0, r4, ror r2
    d134:	andeq	fp, r1, r6, lsr #4
    d138:	muleq	r0, r4, r1
    d13c:	andeq	fp, r1, r4, ror #3
    d140:	svcmi	0x00f0e92d
    d144:	svcmi	0x0029460d
    d148:	stcmi	6, cr4, [r9], #-608	; 0xfffffda0
    d14c:	ldrbtmi	fp, [pc], #-131	; d154 <cos@plt+0xb374>
    d150:	stmdavs	fp, {r0, r3, r4, r5, r8, fp, ip, lr}
    d154:	blmi	9f9688 <cos@plt+0x9f78a8>
    d158:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    d15c:	strcc	r4, [r1], #-2854	; 0xfffff4da
    d160:	addsvs	r4, ip, fp, ror r4
    d164:	pop	{r0, r1, ip, sp, pc}
    d168:			; <UNDEFINED> instruction: 0x46068ff0
    d16c:			; <UNDEFINED> instruction: 0x4691201c
    d170:	ldc2l	0, cr15, [r4, #16]!
    d174:	ldrdlt	pc, [r4], pc	; <UNPREDICTABLE>
    d178:			; <UNDEFINED> instruction: 0xf8db44fb
    d17c:	strmi	r3, [r2], ip
    d180:			; <UNDEFINED> instruction: 0xf8cb6085
    d184:	andvs	r0, r3, ip
    d188:	blmi	77b884 <cos@plt+0x779aa4>
    d18c:	ldrdmi	pc, [r8], -fp
    d190:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d194:	stmib	r0, {r0, r1, r5, r6, r8, ip, sp, pc}^
    d198:			; <UNDEFINED> instruction: 0xf8c09403
    d19c:	tstlt	lr, #20
    d1a0:	ldmpl	fp!, {r3, r4, r8, r9, fp, lr}^
    d1a4:	bne	1c67210 <cos@plt+0x1c65430>
    d1a8:			; <UNDEFINED> instruction: 0xf8ca1089
    d1ac:	bfi	r1, r8, #0, #22
    d1b0:	mvnscc	pc, #79	; 0x4f
    d1b4:	andcc	pc, ip, sl, asr #17
    d1b8:	ldrdeq	lr, [sl], r0	; <UNPREDICTABLE>
    d1bc:	ldrmi	r9, [r0], -r1, lsl #4
    d1c0:	stc2l	0, cr15, [ip, #16]
    d1c4:	ldrtmi	r9, [r1], -r1, lsl #20
    d1c8:	andeq	pc, r4, sl, asr #17
    d1cc:	ldcl	7, cr15, [lr], #-976	; 0xfffffc30
    d1d0:			; <UNDEFINED> instruction: 0xf8db4b0b
    d1d4:	ldmpl	fp!, {r3, lr}^
    d1d8:	blcs	2724c <cos@plt+0x2546c>
    d1dc:			; <UNDEFINED> instruction: 0xf8cad0e8
    d1e0:	stmib	sl, {r2, r3, ip, pc}^
    d1e4:	ldrb	r4, [fp, r4, lsl #16]
    d1e8:	ldr	r6, [r7, r6, lsl #3]!
    d1ec:	andeq	sl, r1, r6, lsl ip
    d1f0:	andeq	r0, r0, r4, ror r2
    d1f4:	andeq	fp, r1, r4, lsr #3
    d1f8:	muleq	r1, ip, r1
    d1fc:	andeq	fp, r1, r4, lsl #3
    d200:	andeq	r0, r0, r8, asr #3
    d204:	muleq	r0, r4, r1
    d208:	blmi	a1faac <cos@plt+0xa1dccc>
    d20c:	push	{r1, r3, r4, r5, r6, sl, lr}
    d210:			; <UNDEFINED> instruction: 0x270041f0
    d214:	ldrdlt	r5, [r2], r3
    d218:	bllt	ee728c <cos@plt+0xee54ac>
    d21c:	strmi	r4, [r4], -r4, lsr #22
    d220:	ldrbtmi	r4, [fp], #-2340	; 0xfffff6dc
    d224:	ldmdavs	r0!, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
    d228:	ldrhvs	r6, [r8], #135	; 0x87
    d22c:	b	13e3388 <cos@plt+0x13e15a8>
    d230:	bl	10f454 <cos@plt+0x10d674>
    d234:	stmiavs	sl!, {r3, r8, r9}
    d238:	stmdale	sl, {r1, r3, r4, r7, r9, lr}
    d23c:	bne	ff9272f0 <cos@plt+0xff925510>
    d240:	blx	fea4b234 <cos@plt+0xfea49454>
    d244:	stmiavs	r9!, {r0, r1, r3, r5, fp, sp, lr}
    d248:	bl	11e2c0 <cos@plt+0x11c4e0>
    d24c:	addsmi	r0, r1, #8, 4	; 0x80000000
    d250:	ldmiblt	pc, {r0, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    d254:	mcrrne	8, 15, r6, r3, cr0
    d258:	ldrtmi	sp, [r0], -ip, lsl #2
    d25c:			; <UNDEFINED> instruction: 0xf004211c
    d260:	bmi	58c984 <cos@plt+0x58aba4>
    d264:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    d268:	addsvs	r3, r3, r1, lsl #22
    d26c:	andlt	r4, r2, r8, lsr r6
    d270:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d274:	ldmib	r6, {r0, r3, r5, fp, sp, lr}^
    d278:	bne	1915e94 <cos@plt+0x19140b4>
    d27c:	bl	ff0e7748 <cos@plt+0xff0e5968>
    d280:	stmib	sp, {r2, r5, r7, sl}^
    d284:			; <UNDEFINED> instruction: 0xf0067400
    d288:			; <UNDEFINED> instruction: 0xe7e6f8b3
    d28c:			; <UNDEFINED> instruction: 0x46426871
    d290:			; <UNDEFINED> instruction: 0xf7f44620
    d294:	ldmdavs	r0!, {r2, r3, r4, sl, fp, sp, lr, pc}^
    d298:			; <UNDEFINED> instruction: 0xf0044641
    d29c:	ldmvs	r0!, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    d2a0:	sbcsle	r1, sl, r3, asr #24
    d2a4:	svclt	0x0000e7e6
    d2a8:	andeq	sl, r1, r8, asr fp
    d2ac:	andeq	r0, r0, r4, ror r2
    d2b0:	ldrdeq	fp, [r1], -sl
    d2b4:	muleq	r0, r4, r1
    d2b8:	muleq	r1, r8, r0
    d2bc:	svcmi	0x00f0e92d
    d2c0:	stmdavs	r0, {r7, r9, sl, lr}^
    d2c4:	subvc	pc, r0, #1325400064	; 0x4f000000
    d2c8:	ldrdne	pc, [r8], -r8
    d2cc:	stmib	r8, {r0, r1, r2, r3, r4, r5, r8, r9, sp}^
    d2d0:	addlt	r2, r5, r2, lsl #6
    d2d4:	ldrdcs	pc, [r0], -r8
    d2d8:	svcvc	0x0040f5b0
    d2dc:	andls	r9, r1, #-2147483648	; 0x80000000
    d2e0:	strcs	sp, [ip], #-2379	; 0xfffff6b5
    d2e4:	ldcne	0, cr0, [sl], {91}	; 0x5b
    d2e8:	blx	119ef6 <cos@plt+0x118116>
    d2ec:	addmi	pc, r1, #-2147483648	; 0x80000000
    d2f0:	ldrsheq	sp, [r2], #56	; 0x38
    d2f4:	andcc	pc, ip, r8, asr #17
    d2f8:	andne	pc, r8, r8, asr #17
    d2fc:	andls	r4, r3, #16, 12	; 0x1000000
    d300:	stc2	0, cr15, [ip, #-16]!
    d304:	tstcs	r0, r3, lsl #20
    d308:	stc	7, cr15, [r8], #976	; 0x3d0
    d30c:	ldrdcc	pc, [r4], -r8
    d310:			; <UNDEFINED> instruction: 0xf8c84681
    d314:			; <UNDEFINED> instruction: 0xb32b0000
    d318:	strcs	r9, [r0, #-2817]	; 0xfffff4ff
    d31c:	strcs	r4, [r1], -sl, lsr #13
    d320:	bleq	4499b4 <cos@plt+0x447bd4>
    d324:	strcc	r2, [r1, #-40]	; 0xffffffd8
    d328:	ldc2	0, cr15, [r8, #-16]
    d32c:	fstmiaxeq	r6, {d30-d33}	;@ Deprecated
    d330:	movwne	lr, #23307	; 0x5b0b
    d334:			; <UNDEFINED> instruction: 0xf8dc3601
    d338:	strmi	lr, [r4], -r4
    d33c:	ldreq	pc, [r8, -r0, lsl #2]
    d340:			; <UNDEFINED> instruction: 0xf8c4cb0f
    d344:			; <UNDEFINED> instruction: 0x6125a008
    d348:	andeq	lr, pc, r7, lsl #17
    d34c:	ldrdcc	pc, [r4], -r8
    d350:	ldrdcs	pc, [ip], -r8
    d354:			; <UNDEFINED> instruction: 0xf8c4429d
    d358:	b	1c5370 <cos@plt+0x1c3590>
    d35c:			; <UNDEFINED> instruction: 0xf8cc0602
    d360:	bicsle	r4, pc, #4
    d364:	stmdals	r1, {r1, r8, r9, fp, ip, pc}
    d368:	movwcs	r0, #4377	; 0x1119
    d36c:	andscc	pc, r0, r8, lsr #17
    d370:	pop	{r0, r2, ip, sp, pc}
    d374:			; <UNDEFINED> instruction: 0xf0044ff0
    d378:			; <UNDEFINED> instruction: 0xf44fbd3b
    d37c:	ldr	r7, [sp, r0, lsl #4]!
    d380:	blmi	12dfcb0 <cos@plt+0x12dded0>
    d384:	svcmi	0x00f0e92d
    d388:	stmiavs	r7, {r1, r3, r4, r5, r6, sl, lr}^
    d38c:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
    d390:	ldclne	6, cr4, [lr], #-512	; 0xfffffe00
    d394:	rsbseq	r6, ip, r0, lsl #16
    d398:	tstls	r7, #1769472	; 0x1b0000
    d39c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d3a0:	stcne	0, cr0, [r3], #984	; 0x3d8
    d3a4:	strcc	r9, [r1], #-768	; 0xfffffd00
    d3a8:			; <UNDEFINED> instruction: 0x463100da
    d3ac:	ldc2	0, cr15, [r4, #-16]!
    d3b0:	tstcs	r0, r2, lsr r6
    d3b4:	stmdbeq	r6, {r8, r9, fp, sp, lr, pc}
    d3b8:	andeq	pc, r0, r8, asr #17
    d3bc:	strbmi	r4, [r8], -r5, lsl #12
    d3c0:	mcrr	7, 15, pc, ip, cr4	; <UNPREDICTABLE>
    d3c4:			; <UNDEFINED> instruction: 0x3010f8b8
    d3c8:	movwls	r0, #6042	; 0x179a
    d3cc:			; <UNDEFINED> instruction: 0xf10dd529
    d3d0:			; <UNDEFINED> instruction: 0xf10d0a30
    d3d4:			; <UNDEFINED> instruction: 0xf04f0b08
    d3d8:			; <UNDEFINED> instruction: 0xf8550c00
    d3dc:			; <UNDEFINED> instruction: 0x46d6303c
    d3e0:	orrlt	r9, r3, r2, lsl #6
    d3e4:	ldmvs	sl, {r3, r4, r6, r9, sl, lr}^
    d3e8:	eormi	r6, r2, r9, lsl r8
    d3ec:	svclt	0x001f4562
    d3f0:			; <UNDEFINED> instruction: 0xf8ce6001
    d3f4:	ldrmi	r3, [lr], r0
    d3f8:	svclt	0x00046803
    d3fc:			; <UNDEFINED> instruction: 0x460b4618
    d400:	mvnsle	r2, r0, lsl #22
    d404:			; <UNDEFINED> instruction: 0xf8459b02
    d408:	movwcs	r3, #60	; 0x3c
    d40c:	andcc	pc, r0, lr, asr #17
    d410:	blls	31e9b4 <cos@plt+0x31cbd4>
    d414:	andeq	pc, r1, #12, 2
    d418:	eorscc	pc, ip, r9, asr #16
    d41c:	ldrmi	sp, [r4], r1
    d420:	blls	87394 <cos@plt+0x855b4>
    d424:	strle	r0, [ip, #-2011]!	; 0xfffff825
    d428:			; <UNDEFINED> instruction: 0xf04f3604
    d42c:	bl	150434 <cos@plt+0x14e654>
    d430:			; <UNDEFINED> instruction: 0xf10d0e06
    d434:	strcc	r0, [r4, #-2608]	; 0xfffff5d0
    d438:	bleq	249874 <cos@plt+0x247a94>
    d43c:			; <UNDEFINED> instruction: 0xf85546e1
    d440:			; <UNDEFINED> instruction: 0x4656303c
    d444:	cmnlt	fp, r3, lsl #6
    d448:	ldmdbvs	sl, {r3, r4, r6, r9, sl, lr}
    d44c:	eormi	r6, r2, r9, asr r8
    d450:	svclt	0x001f4562
    d454:	rsbsvs	r6, r3, r1, asr #32
    d458:	stmdavs	r3, {r1, r2, r3, r4, r9, sl, lr}^
    d45c:	ldrmi	fp, [r8], -r4, lsl #30
    d460:	blcs	1ec94 <cos@plt+0x1ceb4>
    d464:	blls	101c30 <cos@plt+0xffe50>
    d468:	eorscc	pc, ip, r5, asr #16
    d46c:			; <UNDEFINED> instruction: 0xf8c64567
    d470:			; <UNDEFINED> instruction: 0xf10c9004
    d474:	blls	34dc80 <cos@plt+0x34bea0>
    d478:	eorscc	pc, ip, lr, asr #16
    d47c:	ldrmi	sp, [r4], r1
    d480:	bls	473fc <cos@plt+0x4561c>
    d484:			; <UNDEFINED> instruction: 0xf8c8230c
    d488:	blx	dd4c2 <cos@plt+0xdb6e2>
    d48c:	bmi	28a09c <cos@plt+0x2882bc>
    d490:			; <UNDEFINED> instruction: 0xf8c8447a
    d494:	blmi	1994bc <cos@plt+0x1976dc>
    d498:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d49c:	subsmi	r9, sl, r7, lsl fp
    d4a0:	andslt	sp, r9, r2, lsl #2
    d4a4:	svchi	0x00f0e8bd
    d4a8:	bl	a4b480 <cos@plt+0xa496a0>
    d4ac:	ldrdeq	sl, [r1], -ip
    d4b0:	andeq	r0, r0, r0, lsl #3
    d4b4:	ldrdeq	sl, [r1], -r4
    d4b8:	stmdavs	r9, {fp, sp, lr}
    d4bc:	tstcc	r8, r8
    d4c0:	blt	febcb498 <cos@plt+0xfebc96b8>
    d4c4:	blmi	e5fdac <cos@plt+0xe5dfcc>
    d4c8:	push	{r1, r3, r4, r5, r6, sl, lr}
    d4cc:	strdlt	r4, [r5], #240	; 0xf0
    d4d0:			; <UNDEFINED> instruction: 0x4010f9b0
    d4d4:	ldmpl	r3, {r7, r9, sl, lr}^
    d4d8:	movtls	r6, #14363	; 0x381b
    d4dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d4e0:	suble	r2, r7, r0, lsl #24
    d4e4:	subsle	r2, r9, r4, lsl #24
    d4e8:	ldrdpl	pc, [r0], -r8
    d4ec:			; <UNDEFINED> instruction: 0xf8dfae03
    d4f0:			; <UNDEFINED> instruction: 0xf04fb0c0
    d4f4:			; <UNDEFINED> instruction: 0xf1050900
    d4f8:	ldrbtmi	r0, [fp], #2564	; 0xa04
    d4fc:	eorsmi	pc, r9, sl, asr r8	; <UNPREDICTABLE>
    d500:	stmdbvs	r7!, {r2, r3, r7, r8, r9, ip, sp, pc}
    d504:	vst1.16	{d20-d22}, [pc :64], fp
    d508:	smlabbcs	r1, r0, r2, r7
    d50c:	smladxls	r0, r0, r6, r4
    d510:	bl	fe64b4e8 <cos@plt+0xfe649708>
    d514:			; <UNDEFINED> instruction: 0xf7f84630
    d518:	adcvs	pc, r0, r9, asr #22
    d51c:	blne	24b664 <cos@plt+0x249884>
    d520:	blx	ff2cb50a <cos@plt+0xff2c972a>
    d524:	ldrdcc	pc, [ip], -r8
    d528:	andsmi	r6, r8, r0, ror #1
    d52c:	eorscs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    d530:			; <UNDEFINED> instruction: 0xf8456022
    d534:	stmdavs	r4!, {r4, r5, lr}^
    d538:	mvnle	r2, r0, lsl #24
    d53c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    d540:	ldmible	fp, {r0, r3, r4, r7, r8, sl, lr}^
    d544:			; <UNDEFINED> instruction: 0x3010f8b8
    d548:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    d54c:	andscc	pc, r0, r8, lsr #17
    d550:	blmi	59fdb8 <cos@plt+0x59dfd8>
    d554:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d558:	blls	10e75c8 <cos@plt+0x10e57e8>
    d55c:	qsuble	r4, sl, r0
    d560:	pop	{r0, r2, r6, ip, sp, pc}
    d564:			; <UNDEFINED> instruction: 0xf8d88ff0
    d568:			; <UNDEFINED> instruction: 0xf109300c
    d56c:	ldrmi	r0, [r9, #2305]	; 0x901
    d570:	strb	sp, [r7, r4, asr #19]!
    d574:	movwcs	r2, #8767	; 0x223f
    d578:	andhi	r6, r3, #194	; 0xc2
    d57c:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    d580:	andvc	pc, r0, pc, asr #8
    d584:	andcc	pc, r8, r8, asr #17
    d588:	blx	ffa495a2 <cos@plt+0xffa477c2>
    d58c:	vst1.8	{d20-d22}, [pc :128], r1
    d590:			; <UNDEFINED> instruction: 0xf7f47200
    d594:			; <UNDEFINED> instruction: 0xf8c8eb64
    d598:	ldrb	r0, [r9, r0]
    d59c:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    d5a0:			; <UNDEFINED> instruction: 0xf7f4e7a2
    d5a4:	svclt	0x0000eaac
    d5a8:	muleq	r1, ip, r8
    d5ac:	andeq	r0, r0, r0, lsl #3
    d5b0:	andeq	r8, r0, r6, lsl ip
    d5b4:	andeq	sl, r1, r0, lsl r8
    d5b8:	svcmi	0x00f0e92d
    d5bc:	strmi	r4, [pc], -sp, lsl #12
    d5c0:	blne	24b71c <cos@plt+0x24993c>
    d5c4:	strmi	fp, [r6], -r5, lsl #1
    d5c8:	stmib	sp, {r3, r5, r9, sl, lr}^
    d5cc:			; <UNDEFINED> instruction: 0xf7f83200
    d5d0:	bhi	ccc3a4 <cos@plt+0xcca5c4>
    d5d4:	pkhbtmi	r0, r3, r3, lsl #15
    d5d8:	ldmvs	r1!, {r0, r3, r6, r8, sl, ip, lr, pc}^
    d5dc:	ldmdavs	r3!, {r9, sp}
    d5e0:	b	2df030 <cos@plt+0x2dd250>
    d5e4:	movwls	r0, #14337	; 0x3801
    d5e8:	eorsls	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    d5ec:	biceq	lr, r8, #3072	; 0xc00
    d5f0:	blls	32200 <cos@plt+0x30420>
    d5f4:	andsvs	r4, sl, ip, asr #12
    d5f8:	svceq	0x0000f1b9
    d5fc:	ands	sp, r4, r4, lsl #2
    d600:	strtmi	r6, [r2], r3, lsr #16
    d604:	ldrmi	fp, [ip], -fp, lsl #3
    d608:	ldrbmi	r6, [fp, #-2275]	; 0xfffff71d
    d60c:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    d610:	andcc	r4, r8, r9, lsr #12
    d614:	b	1cb5ec <cos@plt+0x1c980c>
    d618:	mvnsle	r2, r0, lsl #16
    d61c:	svceq	0x0000f1ba
    d620:	stmdavs	r3!, {r0, r5, ip, lr, pc}
    d624:	andcc	pc, r0, sl, asr #17
    d628:	blls	85694 <cos@plt+0x838b4>
    d62c:	eorcs	fp, r8, fp, lsl r3
    d630:	blx	fe54964a <cos@plt+0xfe54786a>
    d634:	ldmdavs	r9!, {r1, r4, r5, r6, fp, sp, lr}^
    d638:	tstcc	r1, r1, lsl #4
    d63c:	ldmvs	r0!, {r2, r9, sl, lr}
    d640:	addmi	r6, r2, #167	; 0xa7
    d644:			; <UNDEFINED> instruction: 0xf04f6079
    d648:	stmib	r4, {r8, lr}^
    d64c:			; <UNDEFINED> instruction: 0xf04fb103
    d650:			; <UNDEFINED> instruction: 0x83210100
    d654:	ldmdale	r3, {r1, r4, r5, r6, sp, lr}
    d658:			; <UNDEFINED> instruction: 0xf8539b03
    d65c:	blls	b1744 <cos@plt+0xaf964>
    d660:	andls	pc, r0, r4, asr #17
    d664:			; <UNDEFINED> instruction: 0x4620601c
    d668:	pop	{r0, r2, ip, sp, pc}
    d66c:	shsub8mi	r8, r0, r0
    d670:			; <UNDEFINED> instruction: 0xff28f7ff
    d674:	stcls	7, cr14, [r1], {177}	; 0xb1
    d678:	andlt	r4, r5, r0, lsr #12
    d67c:	svchi	0x00f0e8bd
    d680:			; <UNDEFINED> instruction: 0xf7ff4630
    d684:	ldmvs	r3!, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    d688:	andcs	r6, r1, r1, lsr r8
    d68c:	b	2f3e94 <cos@plt+0x2f20b4>
    d690:			; <UNDEFINED> instruction: 0xf8510303
    d694:	andsvs	r9, r0, r3, lsr r0
    d698:	sbceq	lr, r3, #1024	; 0x400
    d69c:	ldrb	r9, [lr, r2, lsl #4]
    d6a0:	svcmi	0x00f0e92d
    d6a4:	stmiavs	r7, {r4, r7, r9, sl, lr}^
    d6a8:	bmi	11df114 <cos@plt+0x11dd334>
    d6ac:	andmi	r4, pc, r6, lsl #12
    d6b0:	ldrbtmi	r4, [sl], #-2886	; 0xfffff4ba
    d6b4:	ldrdge	pc, [r0], -r0
    d6b8:			; <UNDEFINED> instruction: 0xf8df00ff
    d6bc:	ldmpl	r3, {r2, r4, r8, ip, sp, pc}^
    d6c0:	andeq	lr, r7, #10240	; 0x2800
    d6c4:	ldrbtmi	fp, [fp], #199	; 0xc7
    d6c8:			; <UNDEFINED> instruction: 0x460d6850
    d6cc:	movtls	r6, #22555	; 0x581b
    d6d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d6d4:	strmi	r2, [r4], -r0, lsl #2
    d6d8:	ands	fp, r7, r0, lsr #18
    d6dc:	strtmi	r6, [r1], -r3, ror #16
    d6e0:	ldrmi	fp, [ip], -r3, lsr #3
    d6e4:	adcmi	r6, fp, #573440	; 0x8c000
    d6e8:			; <UNDEFINED> instruction: 0xb119d1f8
    d6ec:	subvs	r6, fp, r3, ror #16
    d6f0:	subsvs	r6, r4, r0, rrx
    d6f4:	blmi	d5ffd8 <cos@plt+0xd5e1f8>
    d6f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d6fc:	blls	116776c <cos@plt+0x116598c>
    d700:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
    d704:	sublt	r4, r7, r0, lsr #12
    d708:	svchi	0x00f0e8bd
    d70c:			; <UNDEFINED> instruction: 0xf0138a33
    d710:	tstle	sl, r2, lsl #6
    d714:	stmib	sp, {r2, r6, r9, sl, lr}^
    d718:			; <UNDEFINED> instruction: 0xf1b82302
    d71c:	rscle	r0, r9, r0, lsl #30
    d720:			; <UNDEFINED> instruction: 0xf0042028
    d724:	ldmdavs	r1!, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
    d728:	tstcc	r1, r3, lsl #22
    d72c:	strmi	r9, [r4], -r2, lsl #20
    d730:	strhtvs	r6, [r3], r0
    d734:			; <UNDEFINED> instruction: 0x83234281
    d738:	ldmdale	r3!, {r0, r4, r5, r6, sp, lr}
    d73c:	ldmdavs	r0, {r0, r1, r4, r5, r9, fp, pc}^
    d740:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    d744:	eorshi	r6, r3, #1073741833	; 0x40000009
    d748:	stcge	7, cr14, [r5], {210}	; 0xd2
    d74c:			; <UNDEFINED> instruction: 0xf44f4b22
    d750:	smlabbcs	r1, r0, r2, r7
    d754:			; <UNDEFINED> instruction: 0x4620447b
    d758:			; <UNDEFINED> instruction: 0xf7f49500
    d75c:			; <UNDEFINED> instruction: 0x4620ea74
    d760:	blx	94b748 <cos@plt+0x949968>
    d764:	strbmi	r4, [r2], -fp, asr #12
    d768:	andls	r4, r2, r1, lsl #12
    d76c:			; <UNDEFINED> instruction: 0xf7ff4630
    d770:			; <UNDEFINED> instruction: 0xf8d9ff23
    d774:	stmdbls	r2, {ip, sp}
    d778:	tstlt	fp, r4, lsl #12
    d77c:	ldrdge	pc, [r0], -r6
    d780:	stmdavs	fp, {r1, r2, r4, r9, fp, lr}^
    d784:	subvs	r3, fp, r1, lsl #22
    d788:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    d78c:	svclt	0x00181a8a
    d790:	blcs	15f9c <cos@plt+0x141bc>
    d794:	andcs	fp, r0, #24, 30	; 0x60
    d798:			; <UNDEFINED> instruction: 0x2c00b96a
    d79c:	bl	2c1a4c <cos@plt+0x2bfc6c>
    d7a0:	strb	r0, [fp, r7, lsl #4]
    d7a4:			; <UNDEFINED> instruction: 0xf7ff4630
    d7a8:	ldmvs	r3!, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    d7ac:	eormi	r6, fp, r2, lsr r8
    d7b0:	sbceq	lr, r3, #2048	; 0x800
    d7b4:	stmdavs	fp, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    d7b8:			; <UNDEFINED> instruction: 0xf1034608
    d7bc:			; <UNDEFINED> instruction: 0xf004010b
    d7c0:			; <UNDEFINED> instruction: 0xe7eafb17
    d7c4:	ldmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d7c8:			; <UNDEFINED> instruction: 0x0001a6b2
    d7cc:	andeq	r0, r0, r0, lsl #3
    d7d0:	muleq	r1, lr, r6
    d7d4:	andeq	sl, r1, ip, ror #12
    d7d8:			; <UNDEFINED> instruction: 0x000089bc
    d7dc:	strdeq	r0, [r0], -r8
    d7e0:	mvnsmi	lr, sp, lsr #18
    d7e4:	stc	14, cr4, [sp, #-344]!	; 0xfffffea8
    d7e8:	mrrcmi	11, 0, r8, r6, cr2
    d7ec:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
    d7f0:	tstmi	r3, #52, 18	; 0xd0000
    d7f4:	sbclt	r4, r8, r4, asr lr
    d7f8:	strbls	r6, [r7], #-2084	; 0xfffff7dc
    d7fc:	streq	pc, [r0], #-79	; 0xffffffb1
    d800:	eorsle	r4, fp, lr, ror r4
    d804:			; <UNDEFINED> instruction: 0x4000f9b1
    d808:	eorsle	r2, r9, r0, lsl #24
    d80c:			; <UNDEFINED> instruction: 0xd12e2c01
    d810:	blhi	c8e5c <cos@plt+0xc707c>
    d814:	ldrmi	r4, [r7], -r5, lsl #12
    d818:	bleq	12492e0 <cos@plt+0x1247500>
    d81c:			; <UNDEFINED> instruction: 0xf9e4f7fd
    d820:	beq	fe449044 <cos@plt+0xfe447264>
    d824:	cdp	6, 11, cr4, cr8, cr0, {4}
    d828:	vcmpe.f64	d7, d23
    d82c:	vneg.f64	d23, d8
    d830:	teqle	lr, r0, lsl sl	; <UNPREDICTABLE>
    d834:			; <UNDEFINED> instruction: 0x6010f9b5
    d838:	eorle	r2, r8, r4, lsl #28
    d83c:	rsble	r2, ip, r0, lsl #28
    d840:	ldrtmi	sl, [sl], -r5, lsl #22
    d844:	strtmi	r4, [r8], -r1, asr #12
    d848:			; <UNDEFINED> instruction: 0xff2af7ff
    d84c:			; <UNDEFINED> instruction: 0xb1ac4604
    d850:	andseq	pc, r8, r4, lsl #2
    d854:	blmi	ee0150 <cos@plt+0xede370>
    d858:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d85c:	blls	11e78cc <cos@plt+0x11e5aec>
    d860:	qdsuble	r4, sl, fp
    d864:	ldc	0, cr11, [sp], #288	; 0x120
    d868:	pop	{r1, r8, r9, fp, pc}
    d86c:	stmdavs	r9, {r4, r5, r6, r7, r8, pc}^
    d870:			; <UNDEFINED> instruction: 0xf7ffab05
    d874:	strmi	pc, [r4], -r1, lsr #29
    d878:	mvnle	r2, r0, lsl #24
    d87c:	strb	r2, [r9, r0]!
    d880:	blge	15fd54 <cos@plt+0x15df74>
    d884:			; <UNDEFINED> instruction: 0xf7ff5871
    d888:			; <UNDEFINED> instruction: 0x4604fe97
    d88c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    d890:	stmdavs	fp!, {r0, r3, r8, sl, fp, ip, lr, pc}^
    d894:	blle	19e2a8 <cos@plt+0x19c4c8>
    d898:	strpl	pc, [r0], #256	; 0x100
    d89c:	stccc	8, cr6, [r1], {40}	; 0x28
    d8a0:	andne	lr, r4, r0, lsl #22
    d8a4:	svccs	0x0000e7d6
    d8a8:	strtmi	sp, [r8], -r8, ror #1
    d8ac:	stc2	7, cr15, [r6, #-1020]	; 0xfffffc04
    d8b0:	blmi	a477d0 <cos@plt+0xa459f0>
    d8b4:	lfmeq	f7, 1, [r4], #-272	; 0xfffffef0
    d8b8:	stcge	6, cr4, [r6], {33}	; 0x21
    d8bc:	addvc	pc, r2, #1325400064	; 0x4f000000
    d8c0:			; <UNDEFINED> instruction: 0x462058f3
    d8c4:	blhi	48f00 <cos@plt+0x47120>
    d8c8:	andcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    d8cc:			; <UNDEFINED> instruction: 0xf7f43308
    d8d0:			; <UNDEFINED> instruction: 0x4620e9ba
    d8d4:			; <UNDEFINED> instruction: 0xf96af7f8
    d8d8:	ldrtmi	sl, [sl], -r5, lsl #22
    d8dc:	andls	r4, r3, r0, lsl #13
    d8e0:	strtmi	r4, [r8], -r1, asr #12
    d8e4:	mcr2	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    d8e8:			; <UNDEFINED> instruction: 0xf8d84919
    d8ec:	cdpne	0, 5, cr3, cr10, cr4, {0}
    d8f0:	andcs	pc, r4, r8, asr #17
    d8f4:	strmi	r9, [r4], -r3
    d8f8:	bl	fee23acc <cos@plt+0xfee21cec>
    d8fc:	svclt	0x00180303
    d900:	bcs	1650c <cos@plt+0x1472c>
    d904:	movwcs	fp, #3864	; 0xf18
    d908:	adcle	r2, r0, r0, lsl #22
    d90c:	ldrdne	pc, [r0], -r8
    d910:	tstcc	fp, r0, asr #12
    d914:	blx	1b4992c <cos@plt+0x1b47b4c>
    d918:	vst1.32	{d30}, [pc :64], r9
    d91c:	eorscs	r7, pc, #64, 6
    d920:	andvc	pc, r0, pc, asr #8
    d924:	andcc	lr, r2, #3227648	; 0x314000
    d928:			; <UNDEFINED> instruction: 0xf004822c
    d92c:			; <UNDEFINED> instruction: 0x4631fa17
    d930:	andvc	pc, r0, #1325400064	; 0x4f000000
    d934:	ldmib	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d938:	str	r6, [r1, r8, lsr #32]
    d93c:	ldm	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d940:	andeq	sl, r1, r8, ror r5
    d944:	andeq	r0, r0, r0, lsl #3
    d948:	andeq	sl, r1, r4, ror #10
    d94c:	andeq	sl, r1, ip, lsl #10
    d950:	strdeq	r0, [r0], -r8
    d954:	andeq	r0, r0, r4, asr r1
    d958:	ldrbmi	lr, [r0, sp, lsr #18]!
    d95c:			; <UNDEFINED> instruction: 0xf9b04605
    d960:	mcrmi	0, 3, r7, cr2, cr0, {0}
    d964:	ldrbtmi	r2, [lr], #-3844	; 0xfffff0fc
    d968:	addshi	pc, r5, r0
    d96c:			; <UNDEFINED> instruction: 0xf017b2bb
    d970:	eorsle	r0, fp, r2, lsl #14
    d974:	ldrdhi	pc, [r0], -r0
    d978:			; <UNDEFINED> instruction: 0xf8582700
    d97c:			; <UNDEFINED> instruction: 0xf1baa037
    d980:	rsbsle	r0, sp, r0, lsl #30
    d984:	ldmpl	r4!, {r1, r3, r4, r6, r8, r9, fp, lr}^
    d988:			; <UNDEFINED> instruction: 0xf8b9e01a
    d98c:	blcc	999f4 <cos@plt+0x97c14>
    d990:	blcs	ba404 <cos@plt+0xb8624>
    d994:			; <UNDEFINED> instruction: 0xf8d9d80d
    d998:	blne	8da10 <cos@plt+0x8bc30>
    d99c:	svclt	0x00186843
    d9a0:	blcc	561ac <cos@plt+0x543cc>
    d9a4:	blcs	25ab8 <cos@plt+0x23cd8>
    d9a8:	ldrmi	fp, [r3], -ip, lsl #30
    d9ac:	blcs	165b4 <cos@plt+0x147d4>
    d9b0:			; <UNDEFINED> instruction: 0x4648d15b
    d9b4:			; <UNDEFINED> instruction: 0xf0042128
    d9b8:			; <UNDEFINED> instruction: 0xf1bafa1b
    d9bc:	subsle	r0, pc, r0, lsl #30
    d9c0:			; <UNDEFINED> instruction: 0xf8da46d1
    d9c4:			; <UNDEFINED> instruction: 0xf8d9a000
    d9c8:	blne	8d9f0 <cos@plt+0x8bc10>
    d9cc:	svclt	0x00186843
    d9d0:	blcc	561dc <cos@plt+0x543fc>
    d9d4:	blcs	25ae8 <cos@plt+0x23d08>
    d9d8:	ldrmi	fp, [r3], -ip, lsl #30
    d9dc:	blcs	165e4 <cos@plt+0x14804>
    d9e0:	stmdavs	r1, {r0, r1, r4, r6, r7, ip, lr, pc}
    d9e4:			; <UNDEFINED> instruction: 0xf004310b
    d9e8:	strb	pc, [lr, r3, lsl #20]	; <UNPREDICTABLE>
    d9ec:	ldrle	r0, [r4, #-2011]!	; 0xfffff825
    d9f0:			; <UNDEFINED> instruction: 0xf1036803
    d9f4:			; <UNDEFINED> instruction: 0xf8580804
    d9f8:	stmdblt	ip!, {r0, r1, r2, r4, r5, lr}
    d9fc:	strbmi	lr, [r8], -r4, lsr #32
    da00:			; <UNDEFINED> instruction: 0xf0042128
    da04:	ldrshlt	pc, [ip, #149]!	; 0x95	; <UNPREDICTABLE>
    da08:	strtmi	r8, [r1], r3, lsr #22
    da0c:	blcc	a02f4 <cos@plt+0x9e514>
    da10:	addslt	r6, fp, #100, 16	; 0x640000
    da14:	ldmle	r2!, {r1, r8, r9, fp, sp}^
    da18:			; <UNDEFINED> instruction: 0x001cf8d9
    da1c:	blcc	67b30 <cos@plt+0x65d50>
    da20:	ldmpl	r2!, {r0, r1, r6, sp, lr}
    da24:	svclt	0x00181a82
    da28:	blcs	16234 <cos@plt+0x14454>
    da2c:	andcs	fp, r0, #24, 30	; 0x60
    da30:	rscle	r2, r4, r0, lsl #20
    da34:	tstcc	fp, r1, lsl #16
    da38:			; <UNDEFINED> instruction: 0xf9daf004
    da3c:			; <UNDEFINED> instruction: 0x21284648
    da40:			; <UNDEFINED> instruction: 0xf9d6f004
    da44:	bicsle	r2, pc, r0, lsl #24
    da48:	strcc	r6, [r1, -fp, ror #17]
    da4c:	sbcsle	r4, r2, #-1342177269	; 0xb000000b
    da50:	stmdavs	r8!, {r0, r8, r9, ip, sp}
    da54:			; <UNDEFINED> instruction: 0xf00400d9
    da58:	movwcs	pc, #2507	; 0x9cb	; <UNPREDICTABLE>
    da5c:	rsbvs	r6, fp, fp, lsr #32
    da60:	rscvs	r6, fp, fp, lsr #1
    da64:	pop	{r0, r1, r3, r5, r8, sp, lr}
    da68:	stmdavs	r1, {r4, r5, r6, r7, r8, r9, sl, pc}
    da6c:			; <UNDEFINED> instruction: 0xf004310b
    da70:			; <UNDEFINED> instruction: 0x4648f9bf
    da74:			; <UNDEFINED> instruction: 0xf0042128
    da78:			; <UNDEFINED> instruction: 0xf1baf9bb
    da7c:	orrsle	r0, pc, r0, lsl #30
    da80:	strcc	r6, [r1, -fp, ror #17]
    da84:			; <UNDEFINED> instruction: 0xf4bf42bb
    da88:	movwcc	sl, #8056	; 0x1f78
    da8c:	sbcseq	r6, r9, r8, lsr #16
    da90:			; <UNDEFINED> instruction: 0xf9aef004
    da94:	ldmib	r0, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    da98:	movwlt	r2, #63232	; 0xf700
    da9c:	and	r2, r1, r0, lsl #8
    daa0:	ldmdble	sp, {r0, r1, r2, r5, r7, r9, lr}
    daa4:	ldmdbmi	r2, {r0, r1, r5, r8}
    daa8:	strcc	r1, [r1], #-2256	; 0xfffff730
    daac:	blcc	a4600 <cos@plt+0xa2820>
    dab0:	blcs	ba524 <cos@plt+0xb8744>
    dab4:	stmdavs	r0, {r2, r4, r5, r6, r7, fp, ip, lr, pc}^
    dab8:	blcc	67bcc <cos@plt+0x65dec>
    dabc:	ldmdapl	r1!, {r0, r1, r6, sp, lr}^
    dac0:	svclt	0x00181a41
    dac4:	blcs	15ed0 <cos@plt+0x140f0>
    dac8:	tstcs	r0, r8, lsl pc
    dacc:	rscle	r2, r7, r0, lsl #18
    dad0:	tstcc	fp, r1, lsl #16
    dad4:			; <UNDEFINED> instruction: 0xf98cf004
    dad8:			; <UNDEFINED> instruction: 0x2700e9d5
    dadc:	stmiale	r1!, {r0, r1, r2, r5, r7, r9, lr}^
    dae0:	ldrmi	r6, [r0], -r9, lsr #17
    dae4:			; <UNDEFINED> instruction: 0xf0040109
    dae8:	ldr	pc, [r6, r3, lsl #19]!
    daec:	strdeq	sl, [r1], -lr
    daf0:	strdeq	r0, [r0], -r8
    daf4:	cfstr32mi	mvfx11, [sp], {240}	; 0xf0
    daf8:	blhi	c8fb4 <cos@plt+0xc71d4>
    dafc:	ldrbtmi	r4, [ip], #-2700	; 0xfffff574
    db00:	cdpmi	8, 8, cr6, cr12, cr3, {2}
    db04:	sbclt	r5, r7, r2, lsr #17
    db08:	ldmdavs	r2, {r1, r2, r3, r4, r5, r6, sl, lr}
    db0c:			; <UNDEFINED> instruction: 0xf04f9245
    db10:	blcs	e318 <cos@plt+0xc538>
    db14:			; <UNDEFINED> instruction: 0xf9b1d052
    db18:	strmi	r4, [r5], -r0
    db1c:			; <UNDEFINED> instruction: 0xf0002c00
    db20:	stccs	0, cr8, [r1], {191}	; 0xbf
    db24:	stmdavs	r9, {r0, r1, r2, r4, r6, ip, lr, pc}^
    db28:	andcs	sl, r0, #3072	; 0xc00
    db2c:	stc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    db30:	stccs	6, cr4, [r0], {4}
    db34:	stmiavs	pc!, {r1, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    db38:	stmdbvs	r2!, {r0, r5, r6, r7, fp, sp, lr}
    db3c:	eorsmi	r6, r9, fp, lsr #16
    db40:			; <UNDEFINED> instruction: 0xf1b26820
    db44:			; <UNDEFINED> instruction: 0xf8434f00
    db48:	andle	r0, sp, r1, lsr r0
    db4c:	bl	ddc3c <cos@plt+0xdbe5c>
    db50:	ldmdavs	r1, {r1, r6, r7, r9}^
    db54:	stmdavs	fp, {r2, r3, r7, r9, lr}^
    db58:	rsc	sp, r0, r1, lsl #2
    db5c:			; <UNDEFINED> instruction: 0x461a4611
    db60:	ldmdavs	fp, {r2, r4, r7, r9, lr}^
    db64:	strdvs	sp, [fp], #-26	; 0xffffffe6
    db68:	bmi	1ce7df0 <cos@plt+0x1ce6010>
    db6c:	blcc	67c80 <cos@plt+0x65ea0>
    db70:	ldmpl	r6!, {r0, r1, r6, sp, lr}
    db74:	svclt	0x00181b82
    db78:	blcs	16384 <cos@plt+0x145a4>
    db7c:	ldrmi	fp, [r3], -ip, lsl #30
    db80:	blcs	16788 <cos@plt+0x149a8>
    db84:	sbchi	pc, r6, r0, asr #32
    db88:	blcc	b081c <cos@plt+0xaea3c>
    db8c:	blcs	ba600 <cos@plt+0xb8820>
    db90:	stmibvs	r0!, {r0, r1, r3, fp, ip, lr, pc}^
    db94:	stmdavs	r3, {r1, r2, r7, r8, r9, fp, ip}^
    db98:			; <UNDEFINED> instruction: 0x2601bf18
    db9c:	subvs	r3, r3, r1, lsl #22
    dba0:	svclt	0x00182b00
    dba4:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    dba8:			; <UNDEFINED> instruction: 0x4620d175
    dbac:			; <UNDEFINED> instruction: 0xf0042128
    dbb0:	stmdavs	fp!, {r0, r1, r2, r3, r4, r8, fp, ip, sp, lr, pc}^
    dbb4:	rsbvs	r3, fp, r1, lsl #22
    dbb8:	rsbsle	r2, r9, r0, lsl #22
    dbbc:	blmi	1720540 <cos@plt+0x171e760>
    dbc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dbc4:	blls	1167c34 <cos@plt+0x1165e54>
    dbc8:			; <UNDEFINED> instruction: 0xf040405a
    dbcc:	sublt	r8, r7, sp, lsr #1
    dbd0:	blhi	c8ecc <cos@plt+0xc70ec>
    dbd4:	ldc	13, cr11, [r1, #960]	; 0x3c0
    dbd8:	vmov.f64	d8, #2	; 0x40100000  2.250
    dbdc:			; <UNDEFINED> instruction: 0xf7fd0b48
    dbe0:	cdp	8, 0, cr15, cr7, cr3, {0}
    dbe4:			; <UNDEFINED> instruction: 0x46070a90
    dbe8:	blvc	ffa096d0 <cos@plt+0xffa078f0>
    dbec:	blvc	12496c4 <cos@plt+0x12478e4>
    dbf0:	blx	4497bc <cos@plt+0x4479dc>
    dbf4:			; <UNDEFINED> instruction: 0xf9b5d160
    dbf8:	blcs	119c40 <cos@plt+0x117e60>
    dbfc:	stmdacs	r0, {r0, r1, r2, r8, ip, lr, pc}
    dc00:	stmdavs	fp!, {r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}^
    dc04:	blle	ff65e618 <cos@plt+0xff65c838>
    dc08:			; <UNDEFINED> instruction: 0xf7ff4628
    dc0c:	blge	10c970 <cos@plt+0x10ab90>
    dc10:	andcs	r4, r0, #59768832	; 0x3900000
    dc14:			; <UNDEFINED> instruction: 0xf7ff4628
    dc18:	strmi	pc, [r4], -r3, asr #26
    dc1c:	sbcle	r2, sp, r0, lsl #16
    dc20:	stmiavs	sl!, {r0, r1, r8, fp, sp, lr}^
    dc24:	andsmi	r6, r3, pc, lsr #16
    dc28:	ldrdne	lr, [r1], -r0
    dc2c:	biceq	lr, r3, #7168	; 0x1c00
    dc30:	mvnlt	r6, r9, asr r0
    dc34:	andsmi	r6, sl, r3, ror #17
    dc38:	eorsne	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    dc3c:	stmdavs	fp, {r2, r3, r7, r9, lr}
    dc40:	rsb	sp, lr, r1, lsl #2
    dc44:			; <UNDEFINED> instruction: 0x461a4611
    dc48:	ldmdavs	fp, {r2, r4, r7, r9, lr}
    dc4c:	strdvs	sp, [fp], -sl
    dc50:	stmdavs	r3, {r0, r3, r4, r5, r8, fp, lr}^
    dc54:	subvs	r1, r2, sl, asr lr
    dc58:	bne	ff0e3e2c <cos@plt+0xff0e204c>
    dc5c:	movwcs	fp, #7960	; 0x1f18
    dc60:	svclt	0x00182a00
    dc64:	tstlt	fp, r0, lsl #6
    dc68:	tstcc	fp, r1, lsl #16
    dc6c:			; <UNDEFINED> instruction: 0xf8c0f004
    dc70:	blcc	b0904 <cos@plt+0xaeb24>
    dc74:	blcs	ba6e8 <cos@plt+0xb8908>
    dc78:	stmibvs	r0!, {r0, r1, r2, r4, r7, fp, ip, lr, pc}^
    dc7c:	stmdavs	r3, {r1, r2, r3, r5, r9, fp, lr}^
    dc80:	subvs	r3, r3, r1, lsl #22
    dc84:	bne	fe0a3f54 <cos@plt+0xfe0a2174>
    dc88:	andcs	fp, r1, #24, 30	; 0x60
    dc8c:	svclt	0x00182b00
    dc90:	bcs	16498 <cos@plt+0x146b8>
    dc94:	stmdavs	r1, {r0, r3, r7, ip, lr, pc}
    dc98:			; <UNDEFINED> instruction: 0xf004310b
    dc9c:	str	pc, [r4, r9, lsr #17]
    dca0:	strtmi	r4, [r2], -r5, lsr #18
    dca4:	ldmdapl	r1!, {r0, r1, r8, r9, fp, sp, pc}^
    dca8:	stc2	7, cr15, [r6], {255}	; 0xff
    dcac:	strb	r4, [r0, -r4, lsl #12]
    dcb0:			; <UNDEFINED> instruction: 0xf7ff4628
    dcb4:			; <UNDEFINED> instruction: 0xe781fe51
    dcb8:	vqdmulh.s<illegal width 8>	d20, d4, d17
    dcbc:			; <UNDEFINED> instruction: 0x46210734
    dcc0:			; <UNDEFINED> instruction: 0xf44fac04
    dcc4:	ldmpl	r3!, {r1, r7, r9, ip, sp, lr}^
    dcc8:	stc	6, cr4, [sp, #128]	; 0x80
    dccc:	ldmibpl	fp, {r8, r9, fp, pc}^
    dcd0:			; <UNDEFINED> instruction: 0xf7f33308
    dcd4:			; <UNDEFINED> instruction: 0x4620efb8
    dcd8:			; <UNDEFINED> instruction: 0xff68f7f7
    dcdc:	andcs	sl, r0, #3072	; 0xc00
    dce0:	strmi	r4, [r1], -r7, lsl #12
    dce4:			; <UNDEFINED> instruction: 0xf7ff4628
    dce8:	bmi	50ce8c <cos@plt+0x50b0ac>
    dcec:	blcc	67ee0 <cos@plt+0x66100>
    dcf0:	ldmpl	r2!, {r0, r1, r3, r4, r5, r6, sp, lr}
    dcf4:	svclt	0x00181aba
    dcf8:	blcs	16504 <cos@plt+0x14724>
    dcfc:	andcs	fp, r0, #24, 30	; 0x60
    dd00:	bcs	1f518 <cos@plt+0x1d738>
    dd04:	svcge	0x0015f43f
    dd08:			; <UNDEFINED> instruction: 0x46386839
    dd0c:			; <UNDEFINED> instruction: 0xf004310b
    dd10:	str	pc, [lr, -pc, ror #16]
    dd14:	tstcc	fp, r1, lsl #16
    dd18:			; <UNDEFINED> instruction: 0xf86af004
    dd1c:	subsvs	lr, r3, r4, lsr r7
    dd20:			; <UNDEFINED> instruction: 0xf847e722
    dd24:			; <UNDEFINED> instruction: 0xe7933032
    dd28:	mcr	7, 7, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    dd2c:	andeq	sl, r1, r6, ror #4
    dd30:	andeq	r0, r0, r0, lsl #3
    dd34:	andeq	sl, r1, ip, asr r2
    dd38:	strdeq	r0, [r0], -r8
    dd3c:	andeq	sl, r1, r4, lsr #3
    dd40:	andeq	r0, r0, r4, asr r1
    dd44:			; <UNDEFINED> instruction: 0x4604b5f8
    dd48:			; <UNDEFINED> instruction: 0x3010f9b0
    dd4c:	svcmi	0x0022460e
    dd50:	ldrbtmi	r2, [pc], #-2820	; dd58 <cos@plt+0xbf78>
    dd54:	stmvs	r3, {r0, r2, r3, r5, r8, ip, lr, pc}
    dd58:			; <UNDEFINED> instruction: 0xd32a428b
    dd5c:	ldrdeq	lr, [r0, -r0]
    dd60:	ldmdblt	r1, {r8, sl, sp}
    dd64:	adcmi	lr, r9, #50	; 0x32
    dd68:			; <UNDEFINED> instruction: 0x012bd930
    dd6c:	bl	205e0 <cos@plt+0x1e800>
    dd70:	strcc	r0, [r1, #-3075]	; 0xfffff3fd
    dd74:	blcc	a4888 <cos@plt+0xa2aa8>
    dd78:	blcs	ba7ec <cos@plt+0xb8a0c>
    dd7c:			; <UNDEFINED> instruction: 0xf8dcd8f3
    dd80:			; <UNDEFINED> instruction: 0xf8dcc004
    dd84:	blcc	59d9c <cos@plt+0x57fbc>
    dd88:	andcc	pc, r4, ip, asr #17
    dd8c:	bl	fef2407c <cos@plt+0xfef2229c>
    dd90:	svclt	0x00180202
    dd94:	blcs	165a0 <cos@plt+0x147c0>
    dd98:	andcs	fp, r0, #24, 30	; 0x60
    dd9c:	rscle	r2, r2, r0, lsl #20
    dda0:	ldrdne	pc, [r0], -ip
    dda4:	tstcc	fp, r0, ror #12
    dda8:			; <UNDEFINED> instruction: 0xf822f004
    ddac:	ldrdeq	lr, [r0, -r4]
    ddb0:			; <UNDEFINED> instruction: 0x4620e7d9
    ddb4:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    ddb8:	andeq	pc, r3, r6, lsr #32
    ddbc:	adcvs	r3, r0, r4
    ddc0:			; <UNDEFINED> instruction: 0xf0030100
    ddc4:	movwcs	pc, #20427	; 0x4fcb	; <UNPREDICTABLE>
    ddc8:	eorvs	r8, r0, r3, lsr #4
    ddcc:	rsbvs	r4, r6, r1, lsr r6
    ddd0:	ldrhtmi	lr, [r8], #141	; 0x8d
    ddd4:	blt	fe8c9de0 <cos@plt+0xfe8c8000>
    ddd8:	andeq	sl, r1, r2, lsl r0
    dddc:	strdeq	r0, [r0], -r8
    dde0:	mvnsmi	lr, sp, lsr #18
    dde4:	andvs	r6, lr, r6, asr #16
    dde8:	bhi	fac08 <cos@plt+0xf8e28>
    ddec:	ldreq	r4, [fp, r0, lsl #13]
    ddf0:			; <UNDEFINED> instruction: 0xf8d8d52f
    ddf4:	strcs	r0, [r0, -r4]
    ddf8:	addeq	r4, r0, ip, lsr r6
    ddfc:			; <UNDEFINED> instruction: 0xffaef003
    de00:	ldrdcc	pc, [ip], -r8
    de04:	ldrdgt	pc, [r0], -r8
    de08:	mrrcne	6, 0, r4, r8, cr6
    de0c:	eorscc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
    de10:	bl	1ba3a4 <cos@plt+0x1b85c4>
    de14:	ldmvs	sl, {r2, r7, r8, sl}
    de18:			; <UNDEFINED> instruction: 0xf8453401
    de1c:	ldmvs	r9, {r2, r8, r9, fp, sp}
    de20:	stmdavs	sl, {r0, r1, r3, r4, fp, sp, lr}^
    de24:	subvs	r3, sl, r1, lsl #4
    de28:	mvnsle	r2, r0, lsl #22
    de2c:	addmi	r3, r7, #262144	; 0x40000
    de30:	stmdami	r9, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    de34:			; <UNDEFINED> instruction: 0xf7f34478
    de38:	teqlt	r8, sl	; <illegal shifter operand>
    de3c:	andcs	r4, r4, #7168	; 0x1c00
    de40:	ldrdne	pc, [r4], -r8
    de44:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    de48:	svc	0x0088f7f3
    de4c:	pop	{r4, r5, r9, sl, lr}
    de50:			; <UNDEFINED> instruction: 0xf7ff81f0
    de54:			; <UNDEFINED> instruction: 0xe7ccfb37
    de58:	strdeq	r8, [r0], -r4
    de5c:			; <UNDEFINED> instruction: 0xfffff66f
    de60:	blmi	19607f8 <cos@plt+0x195ea18>
    de64:	push	{r1, r3, r4, r5, r6, sl, lr}
    de68:	strdlt	r4, [r9], r0
    de6c:	stcge	8, cr5, [r2], {211}	; 0xd3
    de70:	ldrdlt	pc, [r8, pc]
    de74:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    de78:			; <UNDEFINED> instruction: 0xf04f9307
    de7c:	blmi	180ea84 <cos@plt+0x180cca4>
    de80:			; <UNDEFINED> instruction: 0x462044fb
    de84:			; <UNDEFINED> instruction: 0xf85b460e
    de88:			; <UNDEFINED> instruction: 0xf1033003
    de8c:			; <UNDEFINED> instruction: 0xf7f80180
    de90:			; <UNDEFINED> instruction: 0xf9bdf94f
    de94:	blcs	59ebc <cos@plt+0x580dc>
    de98:	addhi	pc, pc, r0, asr #6
    de9c:	ldrdhi	pc, [ip], -sp
    dea0:			; <UNDEFINED> instruction: 0xf8582e00
    dea4:	vqrdmulh.s<illegal width 8>	d21, d0, d8
    dea8:			; <UNDEFINED> instruction: 0xf1c68099
    deac:	vmlacc.f32	s0, s2, s2
    deb0:	movwne	lr, #43599	; 0xaa4f
    deb4:	bl	1f2abc <cos@plt+0x1f0cdc>
    deb8:	strbmi	r0, [pc, #-2307]	; d5bd <cos@plt+0xb7dd>
    debc:			; <UNDEFINED> instruction: 0xf606fb05
    dec0:	subsmi	sp, sl, #1409286144	; 0x54000000
    dec4:			; <UNDEFINED> instruction: 0xf022464c
    dec8:	andscc	r0, r0, #-268435456	; 0xf0000000
    decc:	beq	c8af8 <cos@plt+0xc6d18>
    ded0:	stmdavs	r3!, {r0, r2, sp, lr, pc}^
    ded4:	ldrbmi	r3, [r4, #-1040]	; 0xfffffbf0
    ded8:	ldrmi	r6, [lr], #-2075	; 0xfffff7e5
    dedc:			; <UNDEFINED> instruction: 0xf9b4d007
    dee0:	blcs	59ee8 <cos@plt+0x58108>
    dee4:			; <UNDEFINED> instruction: 0x4620dcf5
    dee8:	blx	fe6cbee2 <cos@plt+0xfe6ca102>
    deec:			; <UNDEFINED> instruction: 0x4630e7f1
    def0:	mcr2	7, 1, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    def4:			; <UNDEFINED> instruction: 0xf100454f
    def8:	andls	r0, r1, r8, lsl #20
    defc:	vsubne.f16	s27, s28, s3	; <UNPREDICTABLE>
    df00:	bl	fe99f838 <cos@plt+0xfe99da58>
    df04:			; <UNDEFINED> instruction: 0xf0260609
    df08:	ldrcc	r0, [r0], -pc, lsl #12
    df0c:	stmdavs	r1!, {r1, r2, r3, r6, sl, lr}^
    df10:	ldrcc	r4, [r0], #-1616	; 0xfffff9b0
    df14:	blcs	24c060 <cos@plt+0x24a280>
    df18:	ldcl	7, cr15, [r8, #972]	; 0x3cc
    df1c:	stccc	8, cr15, [ip], {84}	; 0x54
    df20:	strbmi	r4, [r1], -sl, lsr #12
    df24:	ldrbmi	r6, [r0], #-2072	; 0xfffff7e8
    df28:	beq	188b30 <cos@plt+0x186d50>
    df2c:	stcl	7, cr15, [lr, #972]	; 0x3cc
    df30:	strhle	r4, [ip, #36]!	; 0x24
    df34:	ldrbmi	r6, [r0], -r1, ror #16
    df38:	blcs	24c084 <cos@plt+0x24a2a4>
    df3c:	stcl	7, cr15, [r6, #972]	; 0x3cc
    df40:			; <UNDEFINED> instruction: 0x464c4b30
    df44:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    df48:	ldrcc	lr, [r0], #-2
    df4c:	tstle	r2, #1879048202	; 0x7000000a
    df50:	blne	10a80d8 <cos@plt+0x10a62f8>
    df54:	svclt	0x00186843
    df58:	blcc	56764 <cos@plt+0x54984>
    df5c:	blcs	26070 <cos@plt+0x24290>
    df60:	andcs	fp, r0, #24, 30	; 0x60
    df64:	rscsle	r2, r0, r0, lsl #20
    df68:	ldrcc	r6, [r0], #-2049	; 0xfffff7ff
    df6c:			; <UNDEFINED> instruction: 0xf003310b
    df70:	adcmi	pc, r7, #63, 30	; 0xfc
    df74:	stmdals	r3, {r2, r3, r5, r6, r7, r9, ip, lr, pc}
    df78:	stmdavs	r3, {r0, r2, r6, r8, r9, fp, ip}^
    df7c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    df80:	subvs	r3, r3, r1, lsl #22
    df84:	svclt	0x00182b00
    df88:	stmiblt	sp, {r8, sl, sp}
    df8c:	movwcs	r9, #10752	; 0x2a00
    df90:	blls	62a84 <cos@plt+0x60ca4>
    df94:			; <UNDEFINED> instruction: 0xf8c94a1c
    df98:	ldrbtmi	r3, [sl], #-4
    df9c:	ldmpl	r3, {r1, r2, r4, r8, r9, fp, lr}^
    dfa0:	blls	1e8010 <cos@plt+0x1e6230>
    dfa4:	qsuble	r4, sl, r3
    dfa8:	andlt	r4, r9, r8, asr #12
    dfac:	svchi	0x00f0e8bd
    dfb0:	tstcc	fp, r1, lsl #16
    dfb4:			; <UNDEFINED> instruction: 0xff1cf003
    dfb8:	strtmi	lr, [r0], -r8, ror #15
    dfbc:	blx	c4bfb6 <cos@plt+0xc4a1d6>
    dfc0:			; <UNDEFINED> instruction: 0xf8d9e76c
    dfc4:	ldrbmi	r1, [r0], -r4
    dfc8:	blcs	24c114 <cos@plt+0x24a334>
    dfcc:	ldcl	7, cr15, [lr, #-972]!	; 0xfffffc34
    dfd0:	adcsle	r4, r5, pc, asr #10
    dfd4:			; <UNDEFINED> instruction: 0xf85b4b0b
    dfd8:	strb	r5, [ip, r3]
    dfdc:	vqdmulh.s<illegal width 8>	d20, d0, d11
    dfe0:	stmdbmi	fp, {r0, r3, r5, r9, ip}
    dfe4:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    dfe8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    dfec:	mrc	7, 7, APSR_nzcv, cr2, cr3, {7}
    dff0:	stc	7, cr15, [r4, #972]	; 0x3cc
    dff4:	andeq	r9, r1, r0, lsl #30
    dff8:	andeq	r0, r0, r0, lsl #3
    dffc:	andeq	r9, r1, r4, ror #29
    e000:	andeq	r0, r0, r8, lsl #3
    e004:	strdeq	r0, [r0], -r8
    e008:	andeq	r9, r1, sl, asr #27
    e00c:	andeq	r8, r0, lr, asr r3
    e010:	andeq	r8, r0, ip, asr #6
    e014:	andeq	r8, r0, r2, asr r3
    e018:	vst3.8	{d27,d29,d31}, [pc :256], r8
    e01c:	blmi	2a2224 <cos@plt+0x2a0444>
    e020:	sfmmi	f2, 4, [sl], {1}
    e024:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    e028:			; <UNDEFINED> instruction: 0xf003601a
    e02c:	blmi	24da90 <cos@plt+0x24bcb0>
    e030:	addpl	pc, r0, #1325400064	; 0x4f000000
    e034:	stmiapl	r5!, {r8, sp}^
    e038:			; <UNDEFINED> instruction: 0xf7f36028
    e03c:	blmi	189884 <cos@plt+0x187aa4>
    e040:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    e044:	ldclt	0, cr6, [r8, #-76]!	; 0xffffffb4
    e048:	andeq	sl, r1, r8, ror #5
    e04c:	andeq	r9, r1, lr, lsr sp
    e050:	andeq	r0, r0, r0, asr r2
    e054:	andeq	r0, r0, r4, asr r1
    e058:	mvnsmi	lr, #737280	; 0xb4000
    e05c:			; <UNDEFINED> instruction: 0xffdcf7ff
    e060:	blmi	cd7470 <cos@plt+0xcd5690>
    e064:	ldmdbmi	r3!, {r0, r2, r9, sl, sp}
    e068:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e06c:	bmi	c9f260 <cos@plt+0xc9d480>
    e070:			; <UNDEFINED> instruction: 0xf04f4832
    e074:	ldmdapl	ip, {r8, fp}^
    e078:	strbeq	pc, [r4, -r4, asr #4]	; <UNPREDICTABLE>
    e07c:	eorhi	r4, r5, r8, ror r4
    e080:	ldmdavs	sl, {r0, r1, r3, r4, r7, fp, ip, lr}^
    e084:	andcc	r6, r1, #99	; 0x63
    e088:			; <UNDEFINED> instruction: 0xf7f7605a
    e08c:			; <UNDEFINED> instruction: 0xf504fe31
    e090:	ldrmi	r4, [sl], -r0, lsl #7
    e094:	addvs	r7, r3, r6, lsl #2
    e098:	stmib	r3, {r0, r3, r5, fp, lr}^
    e09c:	movwcs	r8, #6402	; 0x1902
    e0a0:	andshi	r4, r3, r8, ror r4
    e0a4:	mcr2	7, 1, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    e0a8:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    e0ac:	smlattvc	r6, r2, r8, r1
    e0b0:	stmdami	r4!, {r1, r7, sp, lr}
    e0b4:	ldrbtmi	r5, [r8], #-741	; 0xfffffd1b
    e0b8:	ldc2l	7, cr15, [r8, #-988]!	; 0xfffffc24
    e0bc:	tsteq	r4, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    e0c0:	stmdami	r1!, {r1, r9, sl, lr}
    e0c4:	ldrbtmi	r5, [r8], #-226	; 0xffffff1e
    e0c8:	mrc2	7, 0, pc, cr2, cr7, {7}
    e0cc:	msreq	CPSR_, #68, 4	; 0x40000004
    e0d0:	smlattvc	r6, r2, r8, r1
    e0d4:	ldmdami	sp, {r1, r7, sp, lr}
    e0d8:	ldrbtmi	r5, [r8], #-741	; 0xfffffd1b
    e0dc:	stc2l	7, cr15, [r6, #-988]!	; 0xfffffc24
    e0e0:	msreq	CPSR_s, #68, 4	; 0x40000004
    e0e4:	ldmdami	sl, {r1, r9, sl, lr}
    e0e8:	ldrbtmi	r5, [r8], #-226	; 0xffffff1e
    e0ec:	mcr2	7, 0, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    e0f0:	movteq	pc, #580	; 0x244	; <UNPREDICTABLE>
    e0f4:	smlattvc	r6, r2, r8, r1
    e0f8:	ldmdami	r6, {r1, r7, sp, lr}
    e0fc:	ldrbtmi	r5, [r8], #-741	; 0xfffffd1b
    e100:	ldc2l	7, cr15, [r4, #-988]	; 0xfffffc24
    e104:	ldmdami	r4, {r0, r1, r9, sl, lr}
    e108:	ldrbtmi	r5, [r8], #-483	; 0xfffffe1d
    e10c:	ldc2l	7, cr15, [r0, #988]!	; 0x3dc
    e110:	eorseq	pc, r0, #68, 4	; 0x40000004
    e114:	teqeq	r4, r4, asr #4	; <UNPREDICTABLE>
    e118:	stmiane	r6!, {r1, r2, r8, ip, sp, lr}
    e11c:	addvs	r5, r6, r3, ror #19
    e120:	ldmdavs	sl, {r0, r2, r5, r7, r9, ip, lr}^
    e124:	andcc	r5, r1, #99	; 0x63
    e128:	pop	{r1, r3, r4, r6, sp, lr}
    e12c:	svclt	0x000083f8
    e130:	strdeq	r9, [r1], -r8
    e134:	andeq	r0, r0, r4, asr r1
    e138:	strdeq	r0, [r0], -r8
    e13c:	ldrdeq	r8, [r0], -r4
    e140:			; <UNDEFINED> instruction: 0x000082b4
    e144:	strdeq	r8, [r0], -r2
    e148:	muleq	r0, r2, r2
    e14c:	andeq	r7, r0, r6, lsl #14
    e150:	andeq	r8, r0, r2, ror r2
    e154:	andeq	r8, r0, r6, ror #4
    e158:	andeq	r8, r0, r2, ror #4
    e15c:			; <UNDEFINED> instruction: 0x4607b5f8
    e160:			; <UNDEFINED> instruction: 0x460d4c1c
    e164:	ldrbtmi	r4, [ip], #-2844	; 0xfffff4e4
    e168:	ldmdahi	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
    e16c:	addslt	r3, fp, #2048	; 0x800
    e170:	stmdale	ip, {r1, r8, r9, fp, sp}
    e174:	bmi	66833c <cos@plt+0x66655c>
    e178:	blcc	6828c <cos@plt+0x664ac>
    e17c:	stmiapl	r2!, {r0, r1, r6, sp, lr}
    e180:	svclt	0x00181a82
    e184:	blcs	16990 <cos@plt+0x14bb0>
    e188:	andcs	fp, r0, #24, 30	; 0x60
    e18c:	blmi	53c91c <cos@plt+0x53ab3c>
    e190:	rscscc	pc, pc, #79	; 0x4f
    e194:	andsvs	r5, sl, r3, ror #17
    e198:	blmi	43c6b4 <cos@plt+0x43a8d4>
    e19c:	eorshi	r2, r2, r2, lsl #4
    e1a0:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}^
    e1a4:	andcc	r6, r1, #115	; 0x73
    e1a8:	ldcllt	0, cr6, [r8, #360]!	; 0x168
    e1ac:	strtmi	r2, [r8], -r4, lsl #6
    e1b0:			; <UNDEFINED> instruction: 0xf7f78033
    e1b4:	strtmi	pc, [sl], -r5, asr #25
    e1b8:			; <UNDEFINED> instruction: 0x46034639
    e1bc:	rsbsvs	r3, r3, r8
    e1c0:	ldrhtmi	lr, [r8], #141	; 0x8d
    e1c4:	stclt	7, cr15, [r0], {243}	; 0xf3
    e1c8:	tstcc	fp, r1, lsl #16
    e1cc:	cdp2	0, 1, cr15, cr0, cr3, {0}
    e1d0:	svclt	0x0000e7dd
    e1d4:	strdeq	r9, [r1], -lr
    e1d8:	andeq	r0, r0, r4, asr r1
    e1dc:	strdeq	r0, [r0], -r8
    e1e0:	andeq	r0, r0, r8, ror #2
    e1e4:	bmi	320e18 <cos@plt+0x31f038>
    e1e8:	ldrtlt	r4, [r0], #-1147	; 0xfffffb85
    e1ec:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
    e1f0:	ldrmi	r4, [r4], -sl, lsr #12
    e1f4:	blcc	14c344 <cos@plt+0x14a564>
    e1f8:			; <UNDEFINED> instruction: 0xf5034283
    e1fc:	ldmle	r8!, {r7, r8, lr}^
    e200:	rscsle	r4, r6, #136, 4	; 0x80000008
    e204:	bne	ff0d4f9c <cos@plt+0xff0d31bc>
    e208:	tstne	fp, r0, lsr #1
    e20c:	bl	fd2d4 <cos@plt+0xfb4f4>
    e210:	ldrbmi	r2, [r0, -r0, lsl #1]!
    e214:	andeq	r9, r1, ip, ror fp
    e218:	andeq	r0, r0, r0, asr r2
    e21c:	svcmi	0x00f8e92d
    e220:	ldcmi	6, cr4, [r7], #-20	; 0xffffffec
    e224:	ldrbtmi	r4, [ip], #-3639	; 0xfffff1c9
    e228:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    e22c:	blle	2dec40 <cos@plt+0x2dce60>
    e230:	ldmpl	r6!, {r0, r2, r4, r5, r8, r9, fp, lr}^
    e234:	adcne	r6, sl, #3342336	; 0x330000
    e238:	streq	pc, [r9, #-965]	; 0xfffffc3b
    e23c:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    e240:	andne	lr, r5, r0, lsl #22
    e244:	svchi	0x00f8e8bd
    e248:	suble	r2, sl, r0, lsl #16
    e24c:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
    e250:	ldrbtmi	r1, [r9], #3143	; 0xc47
    e254:	smladxcc	r1, pc, sp, r0	; <UNPREDICTABLE>
    e258:	ldrdhi	pc, [r0], -r9
    e25c:	stmdale	r7!, {r0, r1, r2, r6, r8, sl, lr}
    e260:	strble	r1, [r2], #-667	; 0xfffffd65
    e264:	addseq	r4, ip, r8, lsr #20
    e268:	ldmdavs	r7!, {r1, r2, r4, r5, r7, fp, ip, lr}
    e26c:	eorcc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    e270:	eorsle	r2, sl, r0, lsl #22
    e274:	ldmdbpl	fp!, {r2, sl, ip, sp}
    e278:			; <UNDEFINED> instruction: 0xf8dfbbbb
    e27c:	ldrbtmi	r8, [r8], #148	; 0x94
    e280:	ldmdavs	r7!, {sp, lr, pc}
    e284:	addmi	pc, r0, pc, asr #8
    e288:	stc2l	0, cr15, [r8, #-12]!
    e28c:	vst2.8	{d22-d23}, [pc :256], r3
    e290:	smlabbcs	r0, r0, r2, r4
    e294:	ldmdbpl	r8, {r3, r4, r5, r8, ip, lr}
    e298:			; <UNDEFINED> instruction: 0xf7f33404
    e29c:			; <UNDEFINED> instruction: 0xf8d8ece0
    e2a0:			; <UNDEFINED> instruction: 0xf5033000
    e2a4:			; <UNDEFINED> instruction: 0xf8c86380
    e2a8:	adcmi	r3, fp, #0
    e2ac:	strb	sp, [r1, r9, ror #23]
    e2b0:	b	13e0f0c <cos@plt+0x13df12c>
    e2b4:	teqeq	sl, #8, 22	; 0x2000
    e2b8:			; <UNDEFINED> instruction: 0xf8564659
    e2bc:			; <UNDEFINED> instruction: 0xf8daa003
    e2c0:			; <UNDEFINED> instruction: 0xf0030000
    e2c4:	bl	fea0d970 <cos@plt+0xfea0bb90>
    e2c8:	tstcs	r0, r8, lsl #4
    e2cc:			; <UNDEFINED> instruction: 0x46030312
    e2d0:			; <UNDEFINED> instruction: 0xf8ca4458
    e2d4:			; <UNDEFINED> instruction: 0xf7f33000
    e2d8:	stmdavs	r3!, {r1, r6, r7, sl, fp, sp, lr, pc}
    e2dc:	andvc	pc, r0, r9, asr #17
    e2e0:			; <UNDEFINED> instruction: 0xf7ffe7be
    e2e4:	stmdavs	r3!, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    e2e8:	blmi	2c81d8 <cos@plt+0x2c63f8>
    e2ec:	addscs	pc, r6, #64, 4
    e2f0:	stmdami	sl, {r0, r3, r8, fp, lr}
    e2f4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    e2f8:			; <UNDEFINED> instruction: 0xf7f34478
    e2fc:	svclt	0x0000ed6c
    e300:	andeq	r9, r1, lr, lsr #28
    e304:	andeq	r9, r1, ip, lsr fp
    e308:	andeq	r0, r0, r0, asr r2
    e30c:	strheq	sl, [r1], -sl	; <UNPREDICTABLE>
    e310:	ldrdeq	r9, [r1], -r6
    e314:	andeq	r8, r0, ip, lsr r1
    e318:	andeq	r8, r0, lr, ror r0
    e31c:	andeq	r8, r0, r4, lsl #1
    e320:	blmi	1560c78 <cos@plt+0x155ee98>
    e324:	push	{r1, r3, r4, r5, r6, sl, lr}
    e328:	strdlt	r4, [r7], r0
    e32c:	mrcmi	8, 2, r5, cr3, cr3, {6}
    e330:	movwls	r6, #22555	; 0x581b
    e334:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e338:	ldrbtmi	r4, [lr], #-2897	; 0xfffff4af
    e33c:			; <UNDEFINED> instruction: 0xf9b458f4
    e340:	blcs	5a348 <cos@plt+0x58568>
    e344:	stmdavs	r3!, {r0, r1, r2, r4, r6, r8, sl, fp, ip, lr, pc}^
    e348:	ssatmi	r6, #25, pc, lsl #16	; <UNPREDICTABLE>
    e34c:	strbtmi	fp, [sp], -r7, lsr #3
    e350:	stmdbmi	ip, {r0, r5, r7, r9, sl, lr}^
    e354:	andeq	pc, r8, r3, lsl #2
    e358:			; <UNDEFINED> instruction: 0xf9b14479
    e35c:	bcs	196384 <cos@plt+0x1945a4>
    e360:	bcs	202528 <cos@plt+0x200748>
    e364:			; <UNDEFINED> instruction: 0x4639d178
    e368:			; <UNDEFINED> instruction: 0xff9ef000
    e36c:	svclt	0x000845a9
    e370:	strmi	r9, [r7], -r1, lsl #22
    e374:	strhle	r4, [fp], #-104	; 0xffffff98
    e378:	orrmi	pc, r0, #4, 10	; 0x1000000
    e37c:	ldmdahi	fp, {r1, r6, r9, fp, lr}
    e380:	blcc	a465c <cos@plt+0xa287c>
    e384:	mlavs	pc, fp, r2, fp	; <UNPREDICTABLE>
    e388:	stmdale	pc, {r1, r8, r9, fp, sp}	; <UNPREDICTABLE>
    e38c:	movweq	pc, #16964	; 0x4244	; <UNPREDICTABLE>
    e390:	stmiapl	r0!, {r1, r2, r3, r4, r5, r8, fp, lr}^
    e394:	cdpne	8, 5, cr6, cr10, cr3, {2}
    e398:	ldmdapl	r3!, {r1, r6, sp, lr}^
    e39c:	svclt	0x00181ac3
    e3a0:	bcs	16fac <cos@plt+0x151cc>
    e3a4:	movwcs	fp, #3864	; 0xf18
    e3a8:	cmple	r4, r0, lsl #22
    e3ac:	bhi	fe449bd0 <cos@plt+0xfe447df0>
    e3b0:			; <UNDEFINED> instruction: 0xf5044b37
    e3b4:	andcs	r4, r1, #128, 8	; 0x80000000
    e3b8:	blvc	ffa09ea0 <cos@plt+0xffa080c0>
    e3bc:			; <UNDEFINED> instruction: 0xf824447b
    e3c0:	ldmdavs	fp, {r3, r8, r9, fp, sp}
    e3c4:	cfstr32	mvfx4, [r4, #268]	; 0x10c
    e3c8:	blle	2ecfd0 <cos@plt+0x2eb1f0>
    e3cc:	bmi	c7c9d0 <cos@plt+0xc7abf0>
    e3d0:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    e3d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e3d8:	subsmi	r9, sl, r5, lsl #22
    e3dc:	andlt	sp, r7, r7, asr #2
    e3e0:	mvnshi	lr, #12386304	; 0xbd0000
    e3e4:			; <UNDEFINED> instruction: 0xf7ff4640
    e3e8:	svccs	0x0000ff19
    e3ec:	ldrtmi	sp, [r8], -pc, ror #1
    e3f0:			; <UNDEFINED> instruction: 0xffc2f000
    e3f4:	strbtmi	lr, [sp], -fp, ror #15
    e3f8:	strtmi	r4, [r8], -r1, lsr #12
    e3fc:			; <UNDEFINED> instruction: 0xf7f746a9
    e400:			; <UNDEFINED> instruction: 0xf7fcfe97
    e404:	blls	8c840 <cos@plt+0x8aa60>
    e408:	svccs	0x0000681f
    e40c:	ldrtmi	sp, [r8], r1, lsr #3
    e410:	ldmdavs	sl, {r1, r2, r3, r4, fp, lr}^
    e414:	subsvs	r1, r9, r1, asr lr
    e418:	bne	fe6a44e8 <cos@plt+0xfe6a2708>
    e41c:	andcs	fp, r1, #24, 30	; 0x60
    e420:	svclt	0x00182900
    e424:	bcs	16c2c <cos@plt+0x14e4c>
    e428:	ldmdavs	r9, {r1, r2, r5, r7, ip, lr, pc}
    e42c:	tstcc	fp, r8, lsl r6
    e430:	ldc2l	0, cr15, [lr], {3}
    e434:	stmdavs	r1, {r5, r7, r8, r9, sl, sp, lr, pc}
    e438:			; <UNDEFINED> instruction: 0xf003310b
    e43c:			; <UNDEFINED> instruction: 0xf8d5fcd9
    e440:	ldr	r8, [r3, r0]!
    e444:			; <UNDEFINED> instruction: 0xf0004639
    e448:	strmi	pc, [r9, #3651]!	; 0xe43
    e44c:	blls	7e074 <cos@plt+0x7c294>
    e450:	ldrtmi	r4, [r8], r7, lsl #12
    e454:	bfi	sp, r0, #3, #25
    e458:	ldrtmi	r6, [r9], -sl, asr #17
    e45c:	cdp2	0, 10, cr15, cr12, cr0, {0}
    e460:	svclt	0x000845a9
    e464:	strmi	r9, [r7], -r1, lsl #22
    e468:			; <UNDEFINED> instruction: 0xd18546b8
    e46c:			; <UNDEFINED> instruction: 0xf7f3e7d0
    e470:	svclt	0x0000eb46
    e474:	andeq	r9, r1, r0, asr #20
    e478:	andeq	r0, r0, r0, lsl #3
    e47c:	andeq	r9, r1, sl, lsr #20
    e480:	andeq	r0, r0, r4, asr r1
    e484:	strdeq	r9, [r1], -ip
    e488:	andeq	r0, r0, r8, ror #2
    e48c:	strdeq	r0, [r0], -r8
    e490:	muleq	r1, r8, ip
    e494:	muleq	r1, r2, r9
    e498:	blmi	fe6e0f08 <cos@plt+0xfe6df128>
    e49c:	push	{r1, r3, r4, r5, r6, sl, lr}
    e4a0:	strdlt	r4, [pc], #240	; <UNPREDICTABLE>
    e4a4:	stcge	8, cr5, [r8], {211}	; 0xd3
    e4a8:	rsbhi	pc, r0, #14614528	; 0xdf0000
    e4ac:	movtls	r6, #55323	; 0xd81b
    e4b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e4b4:	ldrbtmi	r4, [r8], #2966	; 0xb96
    e4b8:			; <UNDEFINED> instruction: 0xf8584620
    e4bc:	cmpcc	r0, r3
    e4c0:	mrc2	7, 1, pc, cr6, cr7, {7}
    e4c4:			; <UNDEFINED> instruction: 0xf8acf7fc
    e4c8:	stmdavs	r6!, {r1, r4, r7, r8, r9, fp, lr}^
    e4cc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4d0:	movwls	r6, #10264	; 0x2818
    e4d4:	svcvs	0x0080f5b0
    e4d8:	rscshi	pc, r5, r0, lsl #5
    e4dc:			; <UNDEFINED> instruction: 0xf8584b8e
    e4e0:	bl	da4f4 <cos@plt+0xd8714>
    e4e4:	movwls	r1, #12544	; 0x3100
    e4e8:			; <UNDEFINED> instruction: 0xf7f74620
    e4ec:			; <UNDEFINED> instruction: 0xf7fcfe21
    e4f0:	blmi	fe2cc754 <cos@plt+0xfe2ca974>
    e4f4:			; <UNDEFINED> instruction: 0xf8d49a02
    e4f8:			; <UNDEFINED> instruction: 0xf858b004
    e4fc:	ldmdavs	r5, {r0, r1, ip, sp}
    e500:	mcrne	8, 3, r6, cr9, cr7, {1}
    e504:			; <UNDEFINED> instruction: 0xf8db9304
    e508:	stmdbcs	r0, {sp}
    e50c:	ldrdge	pc, [r0], -r3
    e510:	streq	pc, [r2, #-421]	; 0xfffffe5b
    e514:	blx	1e1326 <cos@plt+0x1df546>
    e518:	svclt	0x00d82701
    e51c:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e520:	bls	105a58 <cos@plt+0x103c78>
    e524:			; <UNDEFINED> instruction: 0xf502487f
    e528:			; <UNDEFINED> instruction: 0xf5024180
    e52c:	ldrbtmi	r4, [r8], #-2432	; 0xfffff680
    e530:	andls	r3, r7, r4, lsr r1
    e534:	ldreq	pc, [r0], #-258	; 0xfffffefe
    e538:			; <UNDEFINED> instruction: 0xf8589106
    e53c:	blge	32e550 <cos@plt+0x32c770>
    e540:	ldrmi	r9, [lr], -r5, lsl #12
    e544:	ldrcc	lr, [r0], #-12
    e548:	strbmi	r6, [ip, #-2051]	; 0xfffff7fd
    e54c:	svclt	0x0002441f
    e550:	ldrdmi	pc, [r4], -sl
    e554:	beq	14a984 <cos@plt+0x148ba4>
    e558:	stmibmi	r0, {r2, r8, sl, ip, sp, lr, pc}
    e55c:			; <UNDEFINED> instruction: 0xd32c3d01
    e560:			; <UNDEFINED> instruction: 0x3000f9b4
    e564:	svclt	0x00c82b01
    e568:	stclle	8, cr6, [ip], #384	; 0x180
    e56c:			; <UNDEFINED> instruction: 0xf8d8b943
    e570:	strbmi	r3, [r0], -r4
    e574:	andhi	pc, r4, r4, asr #17
    e578:			; <UNDEFINED> instruction: 0xf8c83301
    e57c:	strb	r3, [r2, r4]!
    e580:	bleq	c9bd8 <cos@plt+0xc7df8>
    e584:	blx	c4c57e <cos@plt+0xc4a79e>
    e588:	beq	fe449dac <cos@plt+0xfe447fcc>
    e58c:	blvs	ffa0a074 <cos@plt+0xffa08294>
    e590:	blvc	c9be8 <cos@plt+0xc7e08>
    e594:	blvs	120a06c <cos@plt+0x120828c>
    e598:	blx	44a164 <cos@plt+0x448384>
    e59c:	addhi	pc, r7, r0, asr #32
    e5a0:	vst4.8	{d25-d28}, [pc], r0
    e5a4:	blls	1eafb4 <cos@plt+0x1e91d4>
    e5a8:	ldrtmi	r2, [r0], -r1, lsl #2
    e5ac:	bl	12cc580 <cos@plt+0x12ca7a0>
    e5b0:			; <UNDEFINED> instruction: 0xf7f74630
    e5b4:	strdvs	pc, [r0], #-171	; 0xffffff55	; <UNPREDICTABLE>
    e5b8:	cdpls	7, 0, cr14, cr5, cr5, {6}
    e5bc:	movwcs	r9, #11523	; 0x2d03
    e5c0:	eorhi	r4, fp, r8, lsr r6
    e5c4:	blx	fef4c5a8 <cos@plt+0xfef4a7c8>
    e5c8:	bls	1351d8 <cos@plt+0x1333f8>
    e5cc:	ldmdavs	r7, {r0, r1, r3, r4, fp, sp, lr}
    e5d0:	blcs	5fe80 <cos@plt+0x5e0a0>
    e5d4:	stmdbeq	r2, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    e5d8:	streq	pc, [r8], #-256	; 0xffffff00
    e5dc:	stcle	0, cr6, [r7, #-416]!	; 0xfffffe60
    e5e0:	strmi	pc, [r0, #1285]	; 0x505
    e5e4:	beq	44a9f4 <cos@plt+0x448c14>
    e5e8:	ldrbmi	r4, [r5], -fp, lsr #12
    e5ec:	stmdavs	r9!, {r1, r3, r4, r7, r9, sl, lr}^
    e5f0:			; <UNDEFINED> instruction: 0xf8514620
    e5f4:			; <UNDEFINED> instruction: 0xf7f32b08
    e5f8:	stmdavs	r8!, {r1, r3, r5, r6, r9, fp, sp, lr, pc}^
    e5fc:			; <UNDEFINED> instruction: 0x3000f9b5
    e600:	blcs	6860c <cos@plt+0x6682c>
    e604:	cfstrdle	mvd4, [r1, #-48]	; 0xffffffd0
    e608:	bvc	cdba50 <cos@plt+0xcd9c70>
    e60c:	svclt	0x00024555
    e610:	smlsdxcc	r4, sp, r8, r6
    e614:	bmi	fe04ba30 <cos@plt+0xfe049c50>
    e618:			; <UNDEFINED> instruction: 0xf106b13b
    e61c:			; <UNDEFINED> instruction: 0xf8040208
    e620:			; <UNDEFINED> instruction: 0xf8123b01
    e624:	blcs	1e230 <cos@plt+0x1c450>
    e628:			; <UNDEFINED> instruction: 0xf1b9d1f9
    e62c:	sbcsle	r0, lr, #16384	; 0x4000
    e630:			; <UNDEFINED> instruction: 0x46204659
    e634:	blcs	24c780 <cos@plt+0x24a9a0>
    e638:	b	124c60c <cos@plt+0x124a82c>
    e63c:	movweq	lr, #35771	; 0x8bbb
    e640:	movwcs	fp, #7960	; 0x1f18
    e644:	suble	r4, r6, lr, asr r5
    e648:	ldrdcs	pc, [r4], -fp
    e64c:			; <UNDEFINED> instruction: 0xf8cb3a01
    e650:	bcs	16668 <cos@plt+0x14888>
    e654:	movwcs	fp, #3864	; 0xf18
    e658:	cmple	sl, r0, lsl #22
    e65c:	bl	feda882c <cos@plt+0xfeda6a4c>
    e660:			; <UNDEFINED> instruction: 0xf1020308
    e664:	svclt	0x001832ff
    e668:	bcs	17274 <cos@plt+0x15494>
    e66c:	svclt	0x00186072
    e670:	blcs	17278 <cos@plt+0x15498>
    e674:	bmi	b42b58 <cos@plt+0xb40d78>
    e678:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    e67c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e680:	subsmi	r9, sl, sp, asr #22
    e684:	sublt	sp, pc, ip, lsr r1	; <UNPREDICTABLE>
    e688:	svchi	0x00f0e8bd
    e68c:	bl	fec287a0 <cos@plt+0xfec269c0>
    e690:			; <UNDEFINED> instruction: 0xf1030208
    e694:	svclt	0x001833ff
    e698:	blcs	16ea4 <cos@plt+0x150c4>
    e69c:	svclt	0x00186043
    e6a0:	bcs	16ea8 <cos@plt+0x150c8>
    e6a4:	strhcc	sp, [fp, -r0]
    e6a8:	blx	fe8ca6be <cos@plt+0xfe8c88de>
    e6ac:	blls	1c8564 <cos@plt+0x1c6784>
    e6b0:	addvc	pc, r2, #1325400064	; 0x4f000000
    e6b4:	ldrtmi	r2, [r0], -r1, lsl #2
    e6b8:	stc	8, cr6, [sp, #108]	; 0x6c
    e6bc:	movwcc	r7, #35584	; 0x8b00
    e6c0:	b	ff04c694 <cos@plt+0xff04a8b4>
    e6c4:			; <UNDEFINED> instruction: 0xf7ffe774
    e6c8:	blmi	50dd74 <cos@plt+0x50bf94>
    e6cc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e6d0:	strmi	r9, [r1], -r3, lsl #6
    e6d4:	ldmdavs	r2!, {r3, r8, r9, sl, sp, lr, pc}^
    e6d8:	rsbsvs	r3, r2, r1, lsl #20
    e6dc:	svclt	0x00182a00
    e6e0:	blcs	172e8 <cos@plt+0x15508>
    e6e4:	ldmdavs	r1!, {r0, r1, r2, r6, r7, ip, lr, pc}
    e6e8:	tstcc	fp, r0, lsr r6
    e6ec:	blx	fe04a702 <cos@plt+0xfe048922>
    e6f0:			; <UNDEFINED> instruction: 0xf8dbe7c1
    e6f4:	ldrbmi	r1, [r8], -r0
    e6f8:			; <UNDEFINED> instruction: 0xf003310b
    e6fc:			; <UNDEFINED> instruction: 0xe7adfb79
    e700:	ldmib	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e704:	andeq	r9, r1, r8, asr #17
    e708:	andeq	r0, r0, r0, lsl #3
    e70c:	andeq	r9, r1, lr, lsr #17
    e710:	andeq	r0, r0, r8, lsl #3
    e714:	andeq	r0, r0, r8, ror #2
    e718:	andeq	r0, r0, r4, asr r1
    e71c:	andeq	r0, r0, r0, asr r2
    e720:	strdeq	r0, [r0], -r8
    e724:	andeq	r7, r0, r2, ror #23
    e728:	andeq	r9, r1, sl, ror #13
    e72c:	cfldr32mi	mvfx11, [sl], {56}	; 0x38
    e730:	ldrbtmi	r4, [ip], #-2842	; 0xfffff4e6
    e734:	stmdahi	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    e738:	addslt	r3, fp, #2048	; 0x800
    e73c:	stmdale	ip, {r1, r8, r9, fp, sp}
    e740:	ldmdbmi	r7, {r3, r5, r6, fp, sp, lr}
    e744:	cdpne	8, 5, cr6, cr10, cr3, {2}
    e748:	stmdapl	r3!, {r1, r6, sp, lr}^
    e74c:	svclt	0x00181ac3
    e750:	bcs	1735c <cos@plt+0x1557c>
    e754:	movwcs	fp, #3864	; 0xf18
    e758:	blmi	4bce6c <cos@plt+0x4bb08c>
    e75c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    e760:	blmi	3fcc74 <cos@plt+0x3fae94>
    e764:	eorhi	r2, sl, r2, lsl #4
    e768:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}^
    e76c:	andcc	r6, r1, #107	; 0x6b
    e770:	ldclt	0, cr6, [r8, #-360]!	; 0xfffffe98
    e774:	andle	r2, r2, r1, lsl #22
    e778:	ldrhtmi	lr, [r8], -sp
    e77c:			; <UNDEFINED> instruction: 0xf105e68c
    e780:			; <UNDEFINED> instruction: 0x46280110
    e784:	ldrhtmi	lr, [r8], -sp
    e788:	ldcllt	7, cr15, [r2], {247}	; 0xf7
    e78c:	tstcc	fp, r1, lsl #16
    e790:	blx	bca7a6 <cos@plt+0xbc89c6>
    e794:	svclt	0x0000e7e1
    e798:	andeq	r9, r1, r2, lsr r6
    e79c:	andeq	r0, r0, r4, asr r1
    e7a0:	strdeq	r0, [r0], -r8
    e7a4:	andeq	r0, r0, r8, ror #2
    e7a8:	sbfxcs	pc, pc, #17, #29
    e7ac:	sbfxcc	pc, pc, #17, #29
    e7b0:	push	{r1, r3, r4, r5, r6, sl, lr}
    e7b4:			; <UNDEFINED> instruction: 0xf5ad4ff0
    e7b8:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, ip, sp, lr}^
    e7bc:			; <UNDEFINED> instruction: 0xf8df4689
    e7c0:	ldmdavs	fp, {r4, r5, r7, r8, r9, sl, pc}
    e7c4:			; <UNDEFINED> instruction: 0xf04f938b
    e7c8:			; <UNDEFINED> instruction: 0xf8df0300
    e7cc:	ldrbtmi	r3, [r8], #1960	; 0x7a8
    e7d0:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e7d4:			; <UNDEFINED> instruction: 0xf00042a0
    e7d8:			; <UNDEFINED> instruction: 0xf8df817c
    e7dc:			; <UNDEFINED> instruction: 0x4605379c
    e7e0:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e7e4:	blcs	288d8 <cos@plt+0x26af8>
    e7e8:	blne	b05428 <cos@plt+0xb03648>
    e7ec:	bne	909130 <cos@plt+0x907350>
    e7f0:	orrvs	pc, r0, #713031680	; 0x2a800000
    e7f4:	vqdmulh.s<illegal width 8>	d2, d0, d4
    e7f8:	ldm	pc, {r2, r4, r8, r9, pc}^	; <UNPREDICTABLE>
    e7fc:	rsbeq	pc, r6, r3, lsl r0	; <UNPREDICTABLE>
    e800:	ldrdeq	r0, [fp, -r9]!
    e804:	andeq	r0, r8, r8
    e808:	stc2	7, cr15, [sl, #1020]	; 0x3fc
    e80c:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    e810:			; <UNDEFINED> instruction: 0x1768f8df
    e814:	cdpne	8, 5, cr6, cr10, cr3, {2}
    e818:			; <UNDEFINED> instruction: 0xf8586042
    e81c:	bne	ff0da828 <cos@plt+0xff0d8a48>
    e820:	movwcs	fp, #7960	; 0x1f18
    e824:	svclt	0x00182a00
    e828:	blcs	17430 <cos@plt+0x15650>
    e82c:	adchi	pc, r4, #64	; 0x40
    e830:	strtmi	r4, [r8], -r9, asr #12
    e834:	ldc2l	7, cr15, [ip], #-988	; 0xfffffc24
    e838:			; <UNDEFINED> instruction: 0x3000f9b5
    e83c:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    e840:			; <UNDEFINED> instruction: 0xf8df821d
    e844:			; <UNDEFINED> instruction: 0xf504273c
    e848:			; <UNDEFINED> instruction: 0xf8df4080
    e84c:	eorscc	r1, r0, r8, lsr r7
    e850:	ldrbtmi	r6, [sl], #-2158	; 0xfffff792
    e854:			; <UNDEFINED> instruction: 0xa730f8df
    e858:			; <UNDEFINED> instruction: 0xf6424479
    e85c:	addmi	r0, r5, #2244608	; 0x224000
    e860:	ldrmi	fp, [r1], -r8, lsl #30
    e864:	stmdbeq	r1, {r6, r7, r9, ip, sp, lr, pc}
    e868:	ldrbtmi	r3, [sl], #1544	; 0x608
    e86c:	bleq	4a9b0 <cos@plt+0x48bd0>
    e870:	stmdacs	r5!, {r0, r1, sp, lr, pc}
    e874:			; <UNDEFINED> instruction: 0xf0004637
    e878:			; <UNDEFINED> instruction: 0xf8168153
    e87c:	stmdacs	r0, {r0, r8, r9, fp}
    e880:			; <UNDEFINED> instruction: 0xf504d1f7
    e884:	teqcc	r0, #128, 6
    e888:			; <UNDEFINED> instruction: 0xf040429d
    e88c:	vrhadd.s8	d8, d15, d13
    e890:	ldmib	r7, {r4, r6, r7, r8, r9, sl, sp, lr}^
    e894:	vabd.s8	d22, d4, d0
    e898:	stmiapl	r3!, {r2, r4, r5, r8, r9}^
    e89c:			; <UNDEFINED> instruction: 0xf88dac0b
    e8a0:	vst4.8	{d16,d18,d20,d22}, [pc :128], ip
    e8a4:	movwcc	r7, #33280	; 0x8200
    e8a8:	strtmi	r2, [r0], -r1, lsl #2
    e8ac:	strvs	lr, [r0, -sp, asr #19]
    e8b0:	stmib	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e8b4:			; <UNDEFINED> instruction: 0x3100f894
    e8b8:			; <UNDEFINED> instruction: 0xf0002b00
    e8bc:			; <UNDEFINED> instruction: 0xf8df80f5
    e8c0:	ldrbtmi	r0, [r8], #-1740	; 0xfffff934
    e8c4:	mrc2	7, 4, pc, cr10, cr10, {7}
    e8c8:			; <UNDEFINED> instruction: 0xf504e0ee
    e8cc:	ldmdahi	fp, {r7, r8, r9, lr}
    e8d0:	addslt	r3, fp, #2048	; 0x800
    e8d4:	ldmdale	r2, {r1, r8, r9, fp, sp}
    e8d8:	movweq	pc, #16964	; 0x4244	; <UNPREDICTABLE>
    e8dc:			; <UNDEFINED> instruction: 0x269cf8df
    e8e0:	stmdavs	r3, {r5, r6, r7, fp, ip, lr}^
    e8e4:	subvs	r3, r3, r1, lsl #22
    e8e8:	andvs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    e8ec:	svclt	0x00181b86
    e8f0:	blcs	180fc <cos@plt+0x1631c>
    e8f4:			; <UNDEFINED> instruction: 0x2600bf18
    e8f8:			; <UNDEFINED> instruction: 0xf0402e00
    e8fc:	sfmge	f0, 1, [r6, #-416]	; 0xfffffe60
    e900:	strtmi	r4, [r8], -r9, asr #12
    e904:	ldc2	7, cr15, [r4], {247}	; 0xf7
    e908:			; <UNDEFINED> instruction: 0xf5044601
    e90c:			; <UNDEFINED> instruction: 0xf7f74080
    e910:			; <UNDEFINED> instruction: 0xf9b5fc0f
    e914:	blcs	5a91c <cos@plt+0x58b3c>
    e918:	strtmi	sp, [r8], -r2
    e91c:	ldc2	7, cr15, [r8, #1004]	; 0x3ec
    e920:	bleq	c9f7c <cos@plt+0xc819c>
    e924:			; <UNDEFINED> instruction: 0xf960f7fc
    e928:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    e92c:	eorhi	pc, r9, #192, 4
    e930:	strbmi	r6, [sp, #-2109]	; 0xfffff7c3
    e934:	rschi	pc, pc, r0, lsl #5
    e938:	strmi	r3, [r9, #1281]!	; 0x501
    e93c:	rschi	pc, fp, r0, asr #5
    e940:			; <UNDEFINED> instruction: 0x3638f8df
    e944:	strne	lr, [r5], #-2820	; 0xfffff4fc
    e948:	bleq	8ad74 <cos@plt+0x88f94>
    e94c:	beq	caa90 <cos@plt+0xc8cb0>
    e950:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e954:			; <UNDEFINED> instruction: 0xf8b8e022
    e958:	blcc	9a960 <cos@plt+0x98b80>
    e95c:	blcs	bb3d0 <cos@plt+0xb95f0>
    e960:			; <UNDEFINED> instruction: 0xf8d8d80e
    e964:	blne	fe08e97c <cos@plt+0xfe08cb9c>
    e968:	svclt	0x00186843
    e96c:	blcc	57178 <cos@plt+0x55398>
    e970:	blcs	26a84 <cos@plt+0x24ca4>
    e974:	ldrmi	fp, [r3], -ip, lsl #30
    e978:	blcs	17580 <cos@plt+0x157a0>
    e97c:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
    e980:	ldmdavs	r3!, {r0, r8, sl, ip, sp}^
    e984:			; <UNDEFINED> instruction: 0xf8a8455d
    e988:			; <UNDEFINED> instruction: 0xf103a000
    e98c:			; <UNDEFINED> instruction: 0xf8c80301
    e990:			; <UNDEFINED> instruction: 0xf1046004
    e994:	rsbsvs	r0, r3, r0, lsl r4
    e998:	adcshi	pc, sp, r0
    e99c:	svcvs	0x0080f5b5
    e9a0:			; <UNDEFINED> instruction: 0x46a0bfb8
    e9a4:			; <UNDEFINED> instruction: 0x4628dbd7
    e9a8:	ldc2	7, cr15, [r8], #-1020	; 0xfffffc04
    e9ac:	ldrb	r4, [r2, r0, lsl #13]
    e9b0:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    e9b4:	blcc	a5548 <cos@plt+0xa3768>
    e9b8:	blcs	bb42c <cos@plt+0xb964c>
    e9bc:	vtst.8	d29, d4, d2
    e9c0:			; <UNDEFINED> instruction: 0xf8df0314
    e9c4:	stmiapl	r0!, {r3, r4, r5, r7, r8, sl, sp}^
    e9c8:	blcc	68adc <cos@plt+0x66cfc>
    e9cc:			; <UNDEFINED> instruction: 0xf8586043
    e9d0:	bne	fe0969e0 <cos@plt+0xfe094c00>
    e9d4:	andcs	fp, r1, #24, 30	; 0x60
    e9d8:	svclt	0x00182b00
    e9dc:	bcs	171e4 <cos@plt+0x15404>
    e9e0:	mvnshi	pc, r0, asr #32
    e9e4:	addmi	pc, r0, r4, lsl #10
    e9e8:	andscc	r4, r0, r9, asr #12
    e9ec:	blx	fe84c9d2 <cos@plt+0xfe84abf2>
    e9f0:	ldrcc	pc, [ip, #2271]	; 0x8df
    e9f4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e9f8:			; <UNDEFINED> instruction: 0x3000f9b3
    e9fc:			; <UNDEFINED> instruction: 0xf8dfb16b
    ea00:			; <UNDEFINED> instruction: 0xf8583594
    ea04:			; <UNDEFINED> instruction: 0xf9b33003
    ea08:	blcs	5aa10 <cos@plt+0x58c30>
    ea0c:			; <UNDEFINED> instruction: 0xf8dfd105
    ea10:	eorcs	r3, r2, #136, 10	; 0x22000000
    ea14:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    ea18:			; <UNDEFINED> instruction: 0xf8df729a
    ea1c:	ldrbtmi	r3, [fp], #-1408	; 0xfffffa80
    ea20:	bcs	ae290 <cos@plt+0xac4b0>
    ea24:	teqhi	r0, r0	; <UNPREDICTABLE>
    ea28:			; <UNDEFINED> instruction: 0xf504ad06
    ea2c:	tstcc	r0, r0, lsl #3
    ea30:			; <UNDEFINED> instruction: 0xf7f74628
    ea34:			; <UNDEFINED> instruction: 0xf7fbfb7d
    ea38:			; <UNDEFINED> instruction: 0xf9b5ffa1
    ea3c:	blcc	9aa44 <cos@plt+0x98c64>
    ea40:	stmdale	r0, {r0, r2, r8, r9, fp, sp}^
    ea44:			; <UNDEFINED> instruction: 0xf013e8df
    ea48:	eorseq	r0, pc, sp, lsl #3
    ea4c:	cmneq	sp, pc, lsr r0
    ea50:	hvceq	45079	; 0xb017
    ea54:	msreq	CPSR_, #68, 4	; 0x40000004
    ea58:	blcc	a55ec <cos@plt+0xa380c>
    ea5c:	blcs	bb4d0 <cos@plt+0xb96f0>
    ea60:	vtst.8	d29, d4, d2
    ea64:			; <UNDEFINED> instruction: 0xf8df0324
    ea68:	stmiapl	r0!, {r2, r4, r8, sl, ip}^
    ea6c:	cdpne	8, 5, cr6, cr10, cr3, {2}
    ea70:			; <UNDEFINED> instruction: 0xf8586042
    ea74:	bne	ff0daa80 <cos@plt+0xff0d8ca0>
    ea78:	movwcs	fp, #7960	; 0x1f18
    ea7c:	svclt	0x00182a00
    ea80:	blcs	17688 <cos@plt+0x158a8>
    ea84:	orrshi	pc, r9, r0, asr #32
    ea88:	addmi	pc, r0, r4, lsl #10
    ea8c:	eorcc	r4, r0, r9, asr #12
    ea90:	blx	13cca76 <cos@plt+0x13cac96>
    ea94:	strcc	pc, [r8, #-2271]	; 0xfffff721
    ea98:			; <UNDEFINED> instruction: 0x4601447b
    ea9c:	andeq	pc, r8, r3, lsl #2
    eaa0:	blx	11cca86 <cos@plt+0x11caca6>
    eaa4:			; <UNDEFINED> instruction: 0xff6af7fb
    eaa8:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    eaac:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    eab0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    eab4:	blls	fe2e8b24 <cos@plt+0xfe2e6d44>
    eab8:			; <UNDEFINED> instruction: 0xf040405a
    eabc:			; <UNDEFINED> instruction: 0xf50d81b0
    eac0:	pop	{r0, r2, r3, r8, sl, fp, ip, sp, lr}
    eac4:			; <UNDEFINED> instruction: 0xf8df8ff0
    eac8:	ldrbtmi	r0, [r8], #-1248	; 0xfffffb20
    eacc:	ldc2l	7, cr15, [r8, #-1000]!	; 0xfffffc18
    ead0:	stmdahi	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ead4:	addslt	r3, fp, #2048	; 0x800
    ead8:	ldmdale	r0, {r1, r8, r9, fp, sp}
    eadc:			; <UNDEFINED> instruction: 0xf8df6860
    eae0:	stmdavs	r3, {r2, r3, r4, r7, sl, ip}^
    eae4:	subvs	r1, r2, sl, asr lr
    eae8:	andcc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    eaec:	svclt	0x00181ac3
    eaf0:	bcs	176fc <cos@plt+0x1591c>
    eaf4:	movwcs	fp, #3864	; 0xf18
    eaf8:			; <UNDEFINED> instruction: 0xf0402b00
    eafc:			; <UNDEFINED> instruction: 0x46498159
    eb00:			; <UNDEFINED> instruction: 0xf7f74620
    eb04:			; <UNDEFINED> instruction: 0xf8dffb15
    eb08:			; <UNDEFINED> instruction: 0xf04f3470
    eb0c:			; <UNDEFINED> instruction: 0xf85832ff
    eb10:	andsvs	r3, sl, r3
    eb14:			; <UNDEFINED> instruction: 0xf8c7e7c8
    eb18:			; <UNDEFINED> instruction: 0xf7ff9000
    eb1c:	strb	pc, [r3, r7, lsl #28]	; <UNPREDICTABLE>
    eb20:	bleq	8af54 <cos@plt+0x89174>
    eb24:	svceq	0x0001f1bb
    eb28:	stmdavs	sl!, {r1, r2, ip, lr, pc}^
    eb2c:	tstls	r2, r0, asr r6
    eb30:			; <UNDEFINED> instruction: 0xf7fa3208
    eb34:	stmdbls	r2, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    eb38:			; <UNDEFINED> instruction: 0xf1a27832
    eb3c:	sbcslt	r0, fp, #32, 6	; 0x80000000
    eb40:	stmdale	fp, {r4, r8, r9, fp, sp}
    eb44:	vpmax.u8	d15, d3, d25
    eb48:			; <UNDEFINED> instruction: 0xf14007db
    eb4c:			; <UNDEFINED> instruction: 0xf81780b2
    eb50:			; <UNDEFINED> instruction: 0xf1a22f01
    eb54:	sbcslt	r0, fp, #32, 6	; 0x80000000
    eb58:	ldmible	r3!, {r4, r8, r9, fp, sp}^
    eb5c:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    eb60:			; <UNDEFINED> instruction: 0xf858783a
    eb64:	stcpl	0, cr0, [r3], {3}
    eb68:	tstle	r4, r6, lsl fp
    eb6c:	svccs	0x0001f817
    eb70:	blcs	5a5d84 <cos@plt+0x5a3fa4>
    eb74:	bcs	bc2f64 <cos@plt+0xbc1184>
    eb78:	streq	pc, [r1], -r7, lsl #2
    eb7c:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    eb80:	rsbsle	r2, r3, ip, ror #20
    eb84:	rsbsle	r2, r1, r8, ror #20
    eb88:	bcs	cdd4a4 <cos@plt+0xcdb6c4>
    eb8c:	addshi	pc, lr, r0, lsl #4
    eb90:			; <UNDEFINED> instruction: 0xf853a302
    eb94:	ldrmi	r2, [r3], #-34	; 0xffffffde
    eb98:	svclt	0x00004718
    eb9c:			; <UNDEFINED> instruction: 0xfffffcdf
    eba0:	andeq	r0, r0, r1, lsr r1
    eba4:			; <UNDEFINED> instruction: 0xfffffcdf
    eba8:	andeq	r0, r0, r1, lsr r1
    ebac:	andeq	r0, r0, r1, lsr r1
    ebb0:	andeq	r0, r0, r1, lsr r1
    ebb4:	andeq	r0, r0, r1, lsr r1
    ebb8:	andeq	r0, r0, r1, lsr r1
    ebbc:	andeq	r0, r0, r1, lsr r1
    ebc0:	andeq	r0, r0, r1, lsr r1
    ebc4:	andeq	r0, r0, r1, lsr r1
    ebc8:	andeq	r0, r0, r1, lsr r1
    ebcc:	andeq	r0, r0, r1, lsr r1
    ebd0:	andeq	r0, r0, r1, lsr r1
    ebd4:	andeq	r0, r0, r1, lsr r1
    ebd8:	andeq	r0, r0, r1, lsr r1
    ebdc:	andeq	r0, r0, r1, lsr r1
    ebe0:	andeq	r0, r0, r1, lsr r1
    ebe4:	andeq	r0, r0, r1, lsr r1
    ebe8:			; <UNDEFINED> instruction: 0xfffffcdf
    ebec:	andeq	r0, r0, r1, lsr r1
    ebf0:	andeq	r0, r0, r1, lsr r1
    ebf4:	andeq	r0, r0, r1, lsr r1
    ebf8:	andeq	r0, r0, r1, lsr r1
    ebfc:	andeq	r0, r0, r1, lsr r1
    ec00:	andeq	r0, r0, r1, lsr r1
    ec04:	andeq	r0, r0, r1, lsr r1
    ec08:	andeq	r0, r0, r1, lsr r1
    ec0c:	andeq	r0, r0, r1, lsr r1
    ec10:	andeq	r0, r0, r1, lsr r1
    ec14:			; <UNDEFINED> instruction: 0xfffffcdf
    ec18:			; <UNDEFINED> instruction: 0xfffffcdf
    ec1c:			; <UNDEFINED> instruction: 0xfffffcdf
    ec20:			; <UNDEFINED> instruction: 0xfffffcdf
    ec24:			; <UNDEFINED> instruction: 0xfffffcdf
    ec28:	andeq	r0, r0, r1, lsr r1
    ec2c:			; <UNDEFINED> instruction: 0xfffffcdf
    ec30:	andeq	r0, r0, r1, lsr r1
    ec34:	andeq	r0, r0, r1, lsr r1
    ec38:	andeq	r0, r0, r1, lsr r1
    ec3c:	andeq	r0, r0, r1, lsr r1
    ec40:	andeq	r0, r0, r1, lsr r1
    ec44:			; <UNDEFINED> instruction: 0xfffffcdf
    ec48:	andeq	r0, r0, r1, lsr r1
    ec4c:	andeq	r0, r0, r1, lsr r1
    ec50:	andeq	r0, r0, r1, lsr r1
    ec54:			; <UNDEFINED> instruction: 0xfffffcdf
    ec58:	andeq	r0, r0, r1, lsr r1
    ec5c:			; <UNDEFINED> instruction: 0xfffffcdf
    ec60:	andeq	r0, r0, r1, lsr r1
    ec64:	andeq	r0, r0, r1, lsr r1
    ec68:			; <UNDEFINED> instruction: 0xfffffcdf
    ec6c:			; <UNDEFINED> instruction: 0x3601787a
    ec70:	stmdavs	r1, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    ec74:			; <UNDEFINED> instruction: 0xf003310b
    ec78:			; <UNDEFINED> instruction: 0xe681f8bb
    ec7c:	ldrbtmi	r4, [r8], #-2251	; 0xfffff735
    ec80:			; <UNDEFINED> instruction: 0xff94f7f6
    ec84:	str	r6, [pc, -r8, rrx]
    ec88:	bmi	fef293f0 <cos@plt+0xfef27610>
    ec8c:	blcc	68da0 <cos@plt+0x66fc0>
    ec90:			; <UNDEFINED> instruction: 0xf8586043
    ec94:	bne	fe096ca4 <cos@plt+0xfe094ec4>
    ec98:	andcs	fp, r1, #24, 30	; 0x60
    ec9c:	svclt	0x00182b00
    eca0:	bcs	174a8 <cos@plt+0x156c8>
    eca4:	mcrge	4, 6, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    eca8:	tstcc	fp, r1, lsl #16
    ecac:			; <UNDEFINED> instruction: 0xf8a0f003
    ecb0:	bcs	ac87a0 <cos@plt+0xac69c0>
    ecb4:	svcge	0x0052f47f
    ecb8:	popmi	{r1, r3, r5, r6, fp, sp, lr}
    ecbc:	tstls	r2, r8, lsl #4
    ecc0:			; <UNDEFINED> instruction: 0xf7fa4478
    ecc4:	ldmdavc	sl!, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    ecc8:	ldrb	r9, [r4, -r2, lsl #18]
    eccc:	ldmmi	r9!, {r1, r3, r5, r6, fp, sp, lr}
    ecd0:	tstls	r2, r8, lsl #4
    ecd4:			; <UNDEFINED> instruction: 0xf7fa4478
    ecd8:	stmdbls	r2, {r0, r4, r7, sl, fp, ip, sp, lr, pc}
    ecdc:	blmi	feb88418 <cos@plt+0xfeb86638>
    ece0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    ece4:			; <UNDEFINED> instruction: 0x3000f9b3
    ece8:	tstle	r3, r1, lsl #22
    ecec:			; <UNDEFINED> instruction: 0xf8584aaa
    ecf0:	addsvc	r2, r3, #2
    ecf4:	movwcs	r4, #19888	; 0x4db0
    ecf8:	ldrbtmi	r4, [sp], #-2224	; 0xfffff750
    ecfc:			; <UNDEFINED> instruction: 0x762b4478
    ed00:			; <UNDEFINED> instruction: 0xff54f7f6
    ed04:			; <UNDEFINED> instruction: 0xf0004604
    ed08:	ldmibmi	ip, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
    ed0c:	bcc	68e9c <cos@plt+0x670bc>
    ed10:	rsbvs	r6, r2, r8, ror #3
    ed14:	andcc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    ed18:	svclt	0x00181ae3
    ed1c:	bcs	17928 <cos@plt+0x15b48>
    ed20:	movwcs	fp, #3864	; 0xf18
    ed24:			; <UNDEFINED> instruction: 0xf43f2b00
    ed28:	stmdavs	r1!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}
    ed2c:	tstcc	fp, r0, lsr #12
    ed30:			; <UNDEFINED> instruction: 0xf85ef003
    ed34:	blmi	fe8c881c <cos@plt+0xfe8c6a3c>
    ed38:	andeq	pc, r1, #536870916	; 0x20000004
    ed3c:	tsthi	sl, #2063597568	; 0x7b000000
    ed40:	stcge	6, cr14, [r5], {178}	; 0xb2
    ed44:	strtmi	r6, [r1], -r8, ror #16
    ed48:	cdp2	0, 12, cr15, cr4, cr2, {0}
    ed4c:	subsle	r2, pc, r0, lsl #16
    ed50:	bcs	68de0 <cos@plt+0x67000>
    ed54:	ldmibmi	fp, {r2, r4, r6, r8, ip, lr, pc}
    ed58:			; <UNDEFINED> instruction: 0x760a4479
    ed5c:	strbvc	r7, [fp], -r3, lsl #16
    ed60:	stmdavs	sl!, {r1, r5, r7, r9, sl, sp, lr, pc}^
    ed64:	blcs	68db8 <cos@plt+0x66fd8>
    ed68:	mcrge	4, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    ed6c:	bmi	fe5ad5b8 <cos@plt+0xfe5ab7d8>
    ed70:			; <UNDEFINED> instruction: 0x7651447a
    ed74:			; <UNDEFINED> instruction: 0xe6977613
    ed78:	tstcc	fp, r1, lsl #16
    ed7c:			; <UNDEFINED> instruction: 0xf838f003
    ed80:	ldmmi	r2, {r1, r2, r4, r6, r8, sl, sp, lr, pc}
    ed84:			; <UNDEFINED> instruction: 0xf7fa4478
    ed88:	ldrb	pc, [r1, #3129]	; 0xc39	; <UNPREDICTABLE>
    ed8c:	ldcne	8, cr7, [fp], #488	; 0x1e8
    ed90:			; <UNDEFINED> instruction: 0xd1212a2a
    ed94:	stmmi	lr, {r1, r3, r5, r6, fp, sp, lr}
    ed98:	movwls	r3, #12808	; 0x3208
    ed9c:	tstls	r2, r8, ror r4
    eda0:	stc2	7, cr15, [ip], #-1000	; 0xfffffc18
    eda4:	ldmdavc	sl!, {r0, r1, r8, r9, fp, ip, pc}^
    eda8:	stmdbls	r2, {r0, r1, r2, r4, r5, r9, sl, lr}
    edac:	usat	r4, #7, lr, lsl #12
    edb0:	tstcc	fp, r1, lsl #16
    edb4:			; <UNDEFINED> instruction: 0xf81cf003
    edb8:	stmdavs	r1, {r0, r5, r7, r9, sl, sp, lr, pc}
    edbc:			; <UNDEFINED> instruction: 0xf003310b
    edc0:			; <UNDEFINED> instruction: 0xe661f817
    edc4:	tstcc	fp, r1, lsl #16
    edc8:			; <UNDEFINED> instruction: 0xf812f003
    edcc:	stmdavs	r1, {r1, r3, r9, sl, sp, lr, pc}
    edd0:			; <UNDEFINED> instruction: 0xf003310b
    edd4:	ldr	pc, [r2, #2061]	; 0x80d
    edd8:			; <UNDEFINED> instruction: 0xf858486f
    eddc:	stcpl	0, cr0, [r7], {0}
    ede0:	svclt	0x001c2f16
    ede4:			; <UNDEFINED> instruction: 0x461e4637
    ede8:	mcrge	4, 6, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    edec:			; <UNDEFINED> instruction: 0xf81646b4
    edf0:	stcpl	15, cr2, [r3], {1}
    edf4:	rscsle	r2, r9, r6, lsl fp
    edf8:			; <UNDEFINED> instruction: 0xf10c4637
    edfc:	ldrt	r0, [pc], r2, lsl #12
    ee00:	movwcs	r4, #11380	; 0x2c74
    ee04:			; <UNDEFINED> instruction: 0x7623447c
    ee08:	mrc2	7, 6, pc, cr0, cr6, {7}
    ee0c:	strb	r6, [fp], -r0, ror #3
    ee10:	andcs	r4, r3, #115712	; 0x1c400
    ee14:	ldrbtmi	r6, [fp], #-2153	; 0xfffff797
    ee18:			; <UNDEFINED> instruction: 0x761a61d9
    ee1c:			; <UNDEFINED> instruction: 0xf7f2e644
    ee20:	stmdahi	fp!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    ee24:	addslt	r3, fp, #2048	; 0x800
    ee28:	stmdale	lr, {r1, r8, r9, fp, sp}
    ee2c:	bmi	14e8fd4 <cos@plt+0x14e71f4>
    ee30:	blcc	68f44 <cos@plt+0x67164>
    ee34:			; <UNDEFINED> instruction: 0xf8586043
    ee38:	blne	fe1a6e48 <cos@plt+0xfe1a5068>
    ee3c:			; <UNDEFINED> instruction: 0x2601bf18
    ee40:	svclt	0x00182b00
    ee44:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    ee48:			; <UNDEFINED> instruction: 0x4649d175
    ee4c:			; <UNDEFINED> instruction: 0xf7f74628
    ee50:			; <UNDEFINED> instruction: 0xf5baf96f
    ee54:	tstle	r5, #128, 30	; 0x200
    ee58:			; <UNDEFINED> instruction: 0xf8584b60
    ee5c:	ldmdavs	r9, {r0, r1, ip, sp}
    ee60:	ldrmi	r4, [r2], sl, lsl #12
    ee64:	blcc	14cfb4 <cos@plt+0x14b1d4>
    ee68:	mvnsle	r4, #-805306359	; 0xd0000009
    ee6c:	addmi	pc, r0, r3, lsl #10
    ee70:	rscsle	r4, r6, #1342177288	; 0x50000008
    ee74:	beq	89d24 <cos@plt+0x87f44>
    ee78:	b	13d5a2c <cos@plt+0x13d3c4c>
    ee7c:	tstne	fp, sl, lsr #21
    ee80:	bcs	fe2c9a94 <cos@plt+0xfe2c7cb4>
    ee84:	ldrbmi	r6, [r5, #-2109]	; 0xfffff7c3
    ee88:	strcc	sp, [r1, #-2642]	; 0xfffff5ae
    ee8c:	cfstr32le	mvfx4, [fp, #-680]!	; 0xfffffd58
    ee90:	bl	121780 <cos@plt+0x11f9a0>
    ee94:			; <UNDEFINED> instruction: 0xf8581b05
    ee98:			; <UNDEFINED> instruction: 0xf5b56002
    ee9c:	ble	13eaca4 <cos@plt+0x13e8ec4>
    eea0:			; <UNDEFINED> instruction: 0xf8b946d9
    eea4:	blcc	9aeac <cos@plt+0x990cc>
    eea8:	blcs	bb91c <cos@plt+0xb9b3c>
    eeac:			; <UNDEFINED> instruction: 0xf8d9d80d
    eeb0:	blne	fe08eec8 <cos@plt+0xfe08d0e8>
    eeb4:	svclt	0x00186843
    eeb8:	blcc	576c4 <cos@plt+0x558e4>
    eebc:	blcs	26fd0 <cos@plt+0x251f0>
    eec0:	ldrmi	fp, [r3], -ip, lsl #30
    eec4:	blcs	17acc <cos@plt+0x15cec>
    eec8:	strcc	sp, [r1, #-324]	; 0xfffffebc
    eecc:	strmi	r6, [sl, #2163]!	; 0x873
    eed0:	andeq	pc, r2, #79	; 0x4f
    eed4:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    eed8:	andcs	pc, r0, r9, lsr #17
    eedc:	andvs	pc, r4, r9, asr #17
    eee0:	bleq	44b314 <cos@plt+0x449534>
    eee4:	bicsle	r6, r8, r3, ror r0
    eee8:	orrmi	pc, r0, #4, 10	; 0x1000000
    eeec:	andge	pc, r0, r7, asr #17
    eef0:	blcc	b0f64 <cos@plt+0xaf184>
    eef4:	blcs	bb968 <cos@plt+0xb9b88>
    eef8:	vadd.i8	d29, d4, d15
    eefc:	bmi	7cfb14 <cos@plt+0x7cdd34>
    ef00:	stmdavs	r3, {r5, r6, r7, fp, ip, lr}^
    ef04:	subvs	r3, r3, r1, lsl #22
    ef08:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    ef0c:	svclt	0x00181a82
    ef10:	blcs	1771c <cos@plt+0x1593c>
    ef14:	andcs	fp, r0, #24, 30	; 0x60
    ef18:			; <UNDEFINED> instruction: 0xee07b9ba
    ef1c:			; <UNDEFINED> instruction: 0xf504aa90
    ef20:	movwcs	r4, #5248	; 0x1480
    ef24:	blvc	ffa0aa0c <cos@plt+0xffa08c2c>
    ef28:	blcc	24cfc0 <cos@plt+0x24b1e0>
    ef2c:	blvc	4a544 <cos@plt+0x48764>
    ef30:	blx	fff4cf36 <cos@plt+0xfff4b156>
    ef34:	stmdavs	r1, {r3, r4, r5, r7, r8, sl, sp, lr, pc}
    ef38:			; <UNDEFINED> instruction: 0xf002310b
    ef3c:			; <UNDEFINED> instruction: 0xe784ff59
    ef40:			; <UNDEFINED> instruction: 0xf7ff4628
    ef44:	strmi	pc, [r1], fp, ror #18
    ef48:	stmdavs	r1, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    ef4c:			; <UNDEFINED> instruction: 0xf002310b
    ef50:	strb	pc, [r2, pc, asr #30]!	; <UNPREDICTABLE>
    ef54:	tstcc	fp, r1, lsl #16
    ef58:			; <UNDEFINED> instruction: 0xff4af002
    ef5c:	svclt	0x0000e7b5
    ef60:	cdpls	4, 8, cr14, cr3, cr6, {1}
    ef64:	andmi	r2, r9, sp, asr #21
    ef68:			; <UNDEFINED> instruction: 0x000195b4
    ef6c:	andeq	r0, r0, r0, lsl #3
    ef70:	muleq	r1, r6, r5
    ef74:	andeq	r0, r0, r4, asr r1
    ef78:	andeq	r0, r0, r8, ror #2
    ef7c:	strdeq	r0, [r0], -r8
    ef80:	andeq	r7, r0, sl, lsl fp
    ef84:	andeq	r7, r0, r4, lsl #22
    ef88:	andeq	r7, r0, r2, lsl #23
    ef8c:	andeq	r7, r0, lr, asr #22
    ef90:	andeq	r0, r0, r4, lsr #3
    ef94:	andeq	r0, r0, r0, lsr #3
    ef98:	andeq	r0, r0, ip, lsl #5
    ef9c:	andeq	r9, r1, r6, lsr r6
    efa0:			; <UNDEFINED> instruction: 0x000195bc
    efa4:			; <UNDEFINED> instruction: 0x000192b4
    efa8:	andeq	r7, r0, r6, lsl #18
    efac:	andeq	r7, r0, r6, ror #13
    efb0:	andeq	r7, r0, ip, lsr #14
    efb4:	andeq	r7, r0, r8, lsl r7
    efb8:	andeq	r9, r1, sl, asr r3
    efbc:	ldrdeq	r7, [r0], -r0
    efc0:	andeq	r9, r1, r8, lsl r3
    efc4:	strdeq	r9, [r1], -ip
    efc8:	andeq	r9, r1, r4, ror #5
    efcc:	andeq	r7, r0, r8, lsr #12
    efd0:	andeq	r7, r0, r0, asr r6
    efd4:	andeq	r9, r1, r0, asr r2
    efd8:	andeq	r9, r1, lr, lsr r2
    efdc:	andeq	r0, r0, r0, asr r2
    efe0:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    efe4:	ldrbtmi	r4, [ip], #2859	; 0xb2b
    efe8:	mvnsmi	lr, sp, lsr #18
    efec:			; <UNDEFINED> instruction: 0xf85c4604
    eff0:	strmi	r2, [r8], r3
    eff4:	orrmi	pc, r0, #8388608	; 0x800000
    eff8:	addsmi	r3, r8, #64, 6
    effc:	movwcs	fp, #3980	; 0xf8c
    f000:	addsmi	r2, r0, #67108864	; 0x4000000
    f004:	movwcs	fp, #3896	; 0xf38
    f008:	teqle	r5, r0, lsl #22
    f00c:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    f010:	adcseq	r6, pc, #2031616	; 0x1f0000
    f014:	ldmdble	r6, {r0, r8, r9, sl, fp, sp}
    f018:	andcs	r4, r1, #32, 22	; 0x8000
    f01c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    f020:	and	r6, r2, r8, lsl r8
    f024:	adcsmi	fp, sl, #71680	; 0x11800
    f028:			; <UNDEFINED> instruction: 0xf850d00d
    f02c:	andcc	r3, r1, #4, 30
    f030:			; <UNDEFINED> instruction: 0xf503429c
    f034:	svclt	0x002c4580
    f038:	strcs	r2, [r0], -r1, lsl #12
    f03c:	svclt	0x002842ac
    f040:	blcs	18848 <cos@plt+0x16a68>
    f044:	stmdahi	r3!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    f048:	addslt	r3, fp, #2048	; 0x800
    f04c:	stmdale	sp, {r1, r8, r9, fp, sp}
    f050:	ldmdbmi	r3, {r5, r6, fp, sp, lr}
    f054:	cdpne	8, 5, cr6, cr10, cr3, {2}
    f058:			; <UNDEFINED> instruction: 0xf85c6042
    f05c:	bne	ff0db068 <cos@plt+0xff0d9288>
    f060:	movwcs	fp, #7960	; 0x1f18
    f064:	svclt	0x00182a00
    f068:	ldmdblt	fp, {r8, r9, sp}^
    f06c:	strtmi	r4, [r0], -r1, asr #12
    f070:	ldrhmi	lr, [r0, #141]!	; 0x8d
    f074:	ldmdalt	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f078:	strtmi	r4, [r0], -r1, asr #12
    f07c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    f080:	bllt	fe4cd084 <cos@plt+0xfe4cb2a4>
    f084:	tstcc	fp, r1, lsl #16
    f088:	cdp2	0, 11, cr15, cr2, cr2, {0}
    f08c:	svclt	0x0000e7ee
    f090:	andeq	r8, r1, lr, ror sp
    f094:	andeq	r0, r0, r4, asr r1
    f098:	strdeq	r9, [r1], -lr
    f09c:	andeq	r0, r0, r0, asr r2
    f0a0:	strdeq	r0, [r0], -r8
    f0a4:	andcs	r4, r0, #9216	; 0x2400
    f0a8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    f0ac:	movwpl	pc, #1283	; 0x503	; <UNPREDICTABLE>
    f0b0:	andsvs	r6, sl, ip, lsl r8
    f0b4:			; <UNDEFINED> instruction: 0xf504b14c
    f0b8:	strtmi	r5, [r0], -r0, lsl #6
    f0bc:	tsteq	r4, r2, asr #4	; <UNPREDICTABLE>
    f0c0:			; <UNDEFINED> instruction: 0xf002681c
    f0c4:	stccs	14, cr15, [r0], {149}	; 0x95
    f0c8:	ldfltd	f5, [r0, #-980]	; 0xfffffc2c
    f0cc:	andeq	r9, r1, r6, ror #4
    f0d0:	bmi	a21d74 <cos@plt+0xa1ff94>
    f0d4:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    f0d8:			; <UNDEFINED> instruction: 0xf04f47f0
    f0dc:			; <UNDEFINED> instruction: 0xf8530a00
    f0e0:	stmdane	r5, {r1, ip, pc}^
    f0e4:	ldrbmi	r7, [r6], -r3, lsl #16
    f0e8:	ldrbmi	r4, [r0], r3, lsr #30
    f0ec:	andcc	pc, r3, r9, lsl r8	; <UNPREDICTABLE>
    f0f0:	blcs	602f4 <cos@plt+0x5e514>
    f0f4:	adcmi	sp, r8, #35	; 0x23
    f0f8:	mcrrne	0, 3, sp, r4, cr6
    f0fc:	svclt	0x009842a5
    f100:	stmdble	ip, {r0, r8, sp}
    f104:	and	r4, r2, r3, lsr #12
    f108:			; <UNDEFINED> instruction: 0x461c429d
    f10c:	ldrmi	sp, [ip], -sl, lsr #32
    f110:	blcs	8d164 <cos@plt+0x8b384>
    f114:	andcs	pc, r2, r9, lsl r8	; <UNPREDICTABLE>
    f118:	mvnsle	r2, r1, lsl #20
    f11c:			; <UNDEFINED> instruction: 0xf7f61a21
    f120:	strcc	pc, [r1], -r5, lsr #26
    f124:	eoreq	pc, sl, r7, asr #16
    f128:	beq	8b558 <cos@plt+0x89778>
    f12c:	svcvs	0x0000f5ba
    f130:	strtmi	sp, [r0], -r8
    f134:			; <UNDEFINED> instruction: 0xf8197803
    f138:	blcs	5b14c <cos@plt+0x5936c>
    f13c:	stfnep	f5, [r4], {219}	; 0xdb
    f140:	ldrb	r4, [r7, r0, lsr #12]!
    f144:	andeq	pc, r4, r2, asr #4
    f148:	beq	4b28c <cos@plt+0x494ac>
    f14c:	cdp2	0, 0, cr15, cr6, cr2, {0}
    f150:	andpl	pc, r0, #29360128	; 0x1c00000
    f154:	movwpl	pc, #1280	; 0x500	; <UNPREDICTABLE>
    f158:			; <UNDEFINED> instruction: 0x46076010
    f15c:			; <UNDEFINED> instruction: 0xf8c34620
    f160:	strb	r8, [r7, r0]!
    f164:	ldrb	r1, [sl, r9, lsr #20]
    f168:	pop	{r4, r5, r9, sl, lr}
    f16c:	svclt	0x000087f0
    f170:	muleq	r1, r0, ip
    f174:	andeq	r0, r0, ip, lsl #5
    f178:	andeq	r9, r1, r0, lsr #4
    f17c:	stmdane	r6, {r4, r5, r6, r7, r8, sl, ip, sp, pc}^
    f180:	adcsmi	fp, r0, #131	; 0x83
    f184:	blls	220a00 <cos@plt+0x21ec20>
    f188:			; <UNDEFINED> instruction: 0x4604d211
    f18c:	and	r4, r3, r7, lsl r6
    f190:	ldmdblt	r2!, {r1, r3, r5, fp, sp, lr}^
    f194:	stmdble	sl, {r1, r2, r5, r7, r9, lr}
    f198:	blne	c73da0 <cos@plt+0xc71fc0>
    f19c:	strtmi	r4, [r0], -fp, lsr #12
    f1a0:			; <UNDEFINED> instruction: 0xf00268ba
    f1a4:	movwcs	pc, #6409	; 0x1909	; <UNPREDICTABLE>
    f1a8:	stmdacs	r0, {r2, r6, r7, fp, ip}
    f1ac:	strdcs	sp, [r0], -r0
    f1b0:	andlt	r6, r3, r8, lsr #32
    f1b4:	svclt	0x0000bdf0
    f1b8:	svcmi	0x00f0e92d
    f1bc:	bmi	d60c08 <cos@plt+0xd5ee28>
    f1c0:	blmi	d7b3e4 <cos@plt+0xd79604>
    f1c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f1c8:	movwls	r6, #22555	; 0x581b
    f1cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f1d0:	suble	r2, r3, r0, lsl #18
    f1d4:	strmi	r1, [r4], -r7, asr #16
    f1d8:	subsle	r4, r2, #184, 4	; 0x8000000b
    f1dc:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
    f1e0:			; <UNDEFINED> instruction: 0xf10d2200
    f1e4:			; <UNDEFINED> instruction: 0x46150a10
    f1e8:			; <UNDEFINED> instruction: 0x461644f8
    f1ec:	stcls	0, cr14, [r4], {4}
    f1f0:	ldrbmi	r2, [ip], #-513	; 0xfffffdff
    f1f4:	stmdble	r9!, {r0, r1, r2, r5, r7, r9, lr}
    f1f8:	andls	r1, r0, #58368	; 0xe400
    f1fc:			; <UNDEFINED> instruction: 0x464a4653
    f200:	tstls	r2, r0, lsr #12
    f204:			; <UNDEFINED> instruction: 0xffbaf7ff
    f208:	stmdbls	r2, {r0, r1, r9, sl, ip, pc}
    f20c:	strmi	r3, [r3], r1, lsl #12
    f210:	blne	7c038 <cos@plt+0x7a258>
    f214:			; <UNDEFINED> instruction: 0xf7f64620
    f218:			; <UNDEFINED> instruction: 0xf848fca9
    f21c:	strcc	r0, [r1, #-37]	; 0xffffffdb
    f220:	svcvs	0x0000f5b5
    f224:	vrhadd.s8	<illegal reg q14.5>, q9, <illegal reg q9.5>
    f228:			; <UNDEFINED> instruction: 0xf5080004
    f22c:			; <UNDEFINED> instruction: 0xf0025800
    f230:	stcls	13, cr15, [r4], {149}	; 0x95
    f234:	ldrbmi	r2, [ip], #-1280	; 0xfffffb00
    f238:			; <UNDEFINED> instruction: 0xf50042a7
    f23c:			; <UNDEFINED> instruction: 0xf8c85200
    f240:	strmi	r0, [r0], r0
    f244:			; <UNDEFINED> instruction: 0xf04f6015
    f248:	ldmle	r5, {r0, r9}^
    f24c:	strcc	r9, [r2], -r3, lsl #28
    f250:			; <UNDEFINED> instruction: 0xf7f62000
    f254:			; <UNDEFINED> instruction: 0xf848fc75
    f258:	and	r0, r0, r5, lsr #32
    f25c:	bmi	420a9c <cos@plt+0x41ecbc>
    f260:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    f264:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f268:	subsmi	r9, sl, r5, lsl #22
    f26c:	ldrtmi	sp, [r0], -pc, lsl #2
    f270:	pop	{r0, r1, r2, ip, sp, pc}
    f274:	qsub8mi	r8, r0, r0
    f278:	ldc2l	7, cr15, [r8], #-984	; 0xfffffc28
    f27c:	eoreq	pc, r5, r8, asr #16
    f280:			; <UNDEFINED> instruction: 0xf8dfe7ed
    f284:	strcs	r8, [r1], -r0, lsr #32
    f288:	ldrbtmi	r2, [r8], #1280	; 0x500
    f28c:			; <UNDEFINED> instruction: 0xf7f2e7e0
    f290:	svclt	0x0000ec36
    f294:	andeq	r8, r1, r0, lsr #23
    f298:	andeq	r0, r0, r0, lsl #3
    f29c:	andeq	r9, r1, r8, lsr #2
    f2a0:	andeq	r8, r1, r2, lsl #22
    f2a4:	andeq	r9, r1, r6, lsl #1
    f2a8:	mvnsmi	lr, #737280	; 0xb4000
    f2ac:	adcsmi	r1, r0, #4587520	; 0x460000
    f2b0:	eorle	r4, lr, #15728640	; 0xf00000
    f2b4:	strmi	r2, [r4], -r1, lsl #2
    f2b8:			; <UNDEFINED> instruction: 0xf7f6440c
    f2bc:	ldcmi	12, cr15, [r6, #-348]	; 0xfffffea4
    f2c0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f2c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f2c8:	eorvs	r4, r8, sp, ror r4
    f2cc:			; <UNDEFINED> instruction: 0xf04f42a6
    f2d0:	strtmi	r0, [r0], -r1, lsl #2
    f2d4:	andsle	r4, ip, ip, lsl #8
    f2d8:	mcrr2	7, 15, pc, r8, cr6	; <UNPREDICTABLE>
    f2dc:	eoreq	pc, r9, r5, asr #16
    f2e0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    f2e4:	svcvs	0x0000f5b9
    f2e8:	vand	<illegal reg q14.5>, q9, q8
    f2ec:			; <UNDEFINED> instruction: 0xf04f0004
    f2f0:			; <UNDEFINED> instruction: 0xf0020900
    f2f4:			; <UNDEFINED> instruction: 0xf505fd33
    f2f8:	adcmi	r5, r6, #0, 4
    f2fc:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    f300:	movwpl	pc, #1280	; 0x500	; <UNPREDICTABLE>
    f304:			; <UNDEFINED> instruction: 0x46056010
    f308:			; <UNDEFINED> instruction: 0xf8c34620
    f30c:	strmi	r8, [ip], #-0
    f310:	ldrtmi	sp, [r8], -r2, ror #3
    f314:	mvnshi	lr, #12386304	; 0xbd0000
    f318:	andeq	r9, r1, r8, asr #32
    f31c:	ldrbtlt	fp, [r0], #-825	; 0xfffffcc7
    f320:			; <UNDEFINED> instruction: 0x4c133901
    f324:			; <UNDEFINED> instruction: 0xf1002504
    f328:	movwcs	r0, #4640	; 0x1220
    f32c:	andhi	r4, r5, ip, ror r4
    f330:	subvs	r6, r6, r6, lsr #16
    f334:			; <UNDEFINED> instruction: 0xf854b199
    f338:	movwcc	r0, #4131	; 0x1023
    f33c:	svcvs	0x0000f5b3
    f340:	mvnscc	pc, r1, lsl #2
    f344:			; <UNDEFINED> instruction: 0xf504bf08
    f348:			; <UNDEFINED> instruction: 0xf8225400
    f34c:			; <UNDEFINED> instruction: 0xf8425c10
    f350:	svclt	0x00040c0c
    f354:	stmdavs	r4!, {r8, r9, sp}
    f358:	stmdbcs	r0, {r4, r9, ip, sp}
    f35c:	blmi	183b10 <cos@plt+0x181d30>
    f360:	addsmi	r4, ip, #2063597568	; 0x7b000000
    f364:	ldcllt	0, cr13, [r0], #-4
    f368:	ldcllt	6, cr14, [r0], #-624	; 0xfffffd90
    f36c:			; <UNDEFINED> instruction: 0x47704770
    f370:	andeq	r8, r1, r4, ror #31
    f374:			; <UNDEFINED> instruction: 0x00018fb0
    f378:	svcmi	0x00f8e92d
    f37c:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
    f380:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
    f384:	blmi	ac34c8 <cos@plt+0xac16e8>
    f388:	beq	4b4cc <cos@plt+0x496ec>
    f38c:	strmi	r4, [r6], -r9, lsr #30
    f390:			; <UNDEFINED> instruction: 0xf04f4655
    f394:			; <UNDEFINED> instruction: 0xf8590b04
    f398:	ldrbtmi	r4, [pc], #-3	; f3a0 <cos@plt+0xd5c0>
    f39c:	stmmi	r0, {r2, r8, sl, ip, sp, lr, pc}
    f3a0:	stmdahi	r3!, {r4, sl, ip, sp}
    f3a4:	bmi	91ebb0 <cos@plt+0x91cdd0>
    f3a8:	addslt	r3, fp, #2048	; 0x800
    f3ac:	stmdale	ip, {r1, r8, r9, fp, sp}
    f3b0:	stmdavs	r3, {r5, r6, fp, sp, lr}^
    f3b4:	subvs	r1, r1, r9, asr lr
    f3b8:	andcc	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    f3bc:	svclt	0x00181ac3
    f3c0:	stmdbcs	r0, {r0, r8, r9, sp}
    f3c4:	movwcs	fp, #3864	; 0xf18
    f3c8:			; <UNDEFINED> instruction: 0xf857bb43
    f3cc:	strcc	r3, [r1, #-37]	; 0xffffffdb
    f3d0:	svcvs	0x0000f5b5
    f3d4:	andlt	pc, r0, r4, lsr #17
    f3d8:			; <UNDEFINED> instruction: 0xf507bf08
    f3dc:			; <UNDEFINED> instruction: 0xf1045700
    f3e0:			; <UNDEFINED> instruction: 0xf8440410
    f3e4:	svclt	0x00043c0c
    f3e8:	ldmdavs	pc!, {r8, sl, sp}	; <UNPREDICTABLE>
    f3ec:	andle	r4, r8, r4, asr #10
    f3f0:	bicsle	r2, r6, r0, lsl #28
    f3f4:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    f3f8:	mulsle	r4, pc, r2	; <UNPREDICTABLE>
    f3fc:	svcmi	0x00f8e8bd
    f400:	blmi	408d48 <cos@plt+0x406f68>
    f404:	beq	8b834 <cos@plt+0x89a54>
    f408:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    f40c:			; <UNDEFINED> instruction: 0xf853681b
    f410:			; <UNDEFINED> instruction: 0xf504402a
    f414:	cdpcs	8, 0, cr4, cr0, cr0, {4}
    f418:	strb	sp, [fp, r3, asr #3]!
    f41c:	tstcc	fp, r1, lsl #16
    f420:	stc2l	0, cr15, [r6], #8
    f424:	pop	{r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f428:	svclt	0x00008ff8
    f42c:	andeq	r8, r1, r4, ror #19
    f430:	andeq	r0, r0, r4, asr r1
    f434:	andeq	r8, r1, r6, ror pc
    f438:	strdeq	r0, [r0], -r8
    f43c:	andeq	r8, r1, sl, lsl pc
    f440:	andeq	r0, r0, r0, asr r2
    f444:			; <UNDEFINED> instruction: 0x4604b5f8
    f448:			; <UNDEFINED> instruction: 0x3000f9b0
    f44c:	blcs	123128 <cos@plt+0x121348>
    f450:	cfldrsle	mvf4, [r4, #-508]!	; 0xfffffe04
    f454:			; <UNDEFINED> instruction: 0x3c20f934
    f458:	strteq	pc, [r0], -r4, lsr #3
    f45c:	fldmdbxle	r6!, {d2-d1}	;@ Deprecated
    f460:	ldceq	8, cr15, [ip], {84}	; 0x54
    f464:	cmnlt	r5, r5, lsl #16
    f468:			; <UNDEFINED> instruction: 0x2000f9b4
    f46c:	suble	r2, sl, r6, lsl #20
    f470:	suble	r2, r0, r7, lsl #20
    f474:	eorsle	r2, r3, r5, lsl #20
    f478:	strcs	r4, [r0, #-2091]	; 0xfffff7d5
    f47c:			; <UNDEFINED> instruction: 0xf7fa4478
    f480:			; <UNDEFINED> instruction: 0xf854f89f
    f484:	stmdavs	r2, {r2, r3, r4, sl, fp}^
    f488:	bcc	61930 <cos@plt+0x5fb50>
    f48c:	ldmdapl	r9!, {r1, r6, sp, lr}^
    f490:	svclt	0x00181a41
    f494:	bcs	178a0 <cos@plt+0x15ac0>
    f498:	tstcs	r0, r8, lsl pc
    f49c:			; <UNDEFINED> instruction: 0xee07b9d9
    f4a0:			; <UNDEFINED> instruction: 0xf8545a90
    f4a4:	movwcs	r0, #7180	; 0x1c0c
    f4a8:	cdp	6, 11, cr4, cr8, cr9, {1}
    f4ac:			; <UNDEFINED> instruction: 0xf8247b67
    f4b0:	stc	12, cr3, [r4, #-128]	; 0xffffff80
    f4b4:			; <UNDEFINED> instruction: 0xf7fe7b06
    f4b8:	ldrtmi	pc, [r0], -r5, asr #24	; <UNPREDICTABLE>
    f4bc:			; <UNDEFINED> instruction: 0xf7fbbdf8
    f4c0:			; <UNDEFINED> instruction: 0xf934fa5d
    f4c4:			; <UNDEFINED> instruction: 0xf1a43c20
    f4c8:	blcs	50d50 <cos@plt+0x4ef70>
    f4cc:	ldrtmi	sp, [r0], -r8, asr #25
    f4d0:			; <UNDEFINED> instruction: 0xf8a6f7fb
    f4d4:	stmdavs	r1, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    f4d8:			; <UNDEFINED> instruction: 0xf002310b
    f4dc:	ldrb	pc, [lr, r9, lsl #25]	; <UNPREDICTABLE>
    f4e0:	andcc	r6, r8, r2, ror #16
    f4e4:			; <UNDEFINED> instruction: 0xb1b16851
    f4e8:			; <UNDEFINED> instruction: 0xf7ff4629
    f4ec:			; <UNDEFINED> instruction: 0x4605fedd
    f4f0:	ldceq	8, cr15, [ip], {84}	; 0x54
    f4f4:	strtmi	lr, [r9], -r7, asr #15
    f4f8:			; <UNDEFINED> instruction: 0xf7ff3008
    f4fc:			; <UNDEFINED> instruction: 0x4605fed5
    f500:	ldceq	8, cr15, [ip], {84}	; 0x54
    f504:			; <UNDEFINED> instruction: 0x4629e7bf
    f508:			; <UNDEFINED> instruction: 0xf7ff3008
    f50c:	strmi	pc, [r5], -r1, ror #27
    f510:	ldceq	8, cr15, [ip], {84}	; 0x54
    f514:			; <UNDEFINED> instruction: 0x4629e7b7
    f518:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    f51c:			; <UNDEFINED> instruction: 0xf8544605
    f520:			; <UNDEFINED> instruction: 0xe7b00c1c
    f524:	andeq	r8, r1, r4, lsl r9
    f528:	andeq	r6, r0, r4, asr #31
    f52c:	strdeq	r0, [r0], -r8
    f530:	push	{r0, r1, r2, r4, r5, r8, r9, fp, lr}
    f534:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    f538:	ldrsbhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    f53c:	streq	pc, [r8], -r0, lsl #2
    f540:			; <UNDEFINED> instruction: 0x4605681f
    f544:	ldrshlt	r4, [pc, #72]	; f594 <cos@plt+0xd7b4>
    f548:	ldrdge	pc, [r0], -r0
    f54c:			; <UNDEFINED> instruction: 0xf04f463c
    f550:	and	r0, r3, r0, lsl #18
    f554:	strtmi	r6, [r1], r3, lsr #18
    f558:	orrlt	r4, fp, ip, lsl r6
    f55c:	stmdavs	fp, {r0, r5, r6, r7, fp, sp, lr}
    f560:			; <UNDEFINED> instruction: 0xd1f7459a
    f564:	ldrbmi	r3, [r2], -r8, lsl #2
    f568:			; <UNDEFINED> instruction: 0xf7f24630
    f56c:	stmdacs	r0, {r1, r6, r7, r9, fp, sp, lr, pc}
    f570:			; <UNDEFINED> instruction: 0xf1b9d1f0
    f574:	eorle	r0, r4, r0, lsl #30
    f578:			; <UNDEFINED> instruction: 0xf8c96923
    f57c:	ands	r3, ip, r0, lsl r0
    f580:			; <UNDEFINED> instruction: 0xf0022014
    f584:	stmdavs	r9!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    f588:			; <UNDEFINED> instruction: 0xf381fab1
    f58c:	sbcvs	r0, r5, fp, asr r9
    f590:	bvc	aa0da8 <cos@plt+0xa9efc8>
    f594:			; <UNDEFINED> instruction: 0xf1a26868
    f598:	blx	fec8ff18 <cos@plt+0xfec8e138>
    f59c:	andcc	pc, r1, r2, lsl #5
    f5a0:	ldrtmi	r6, [r0], -r8, rrx
    f5a4:	rsbvs	r0, r3, r2, asr r9
    f5a8:			; <UNDEFINED> instruction: 0xf0016022
    f5ac:			; <UNDEFINED> instruction: 0x4607fb77
    f5b0:	cmplt	r0, r0, lsr #1
    f5b4:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    f5b8:	blmi	62963c <cos@plt+0x62785c>
    f5bc:	ldrbtmi	r6, [fp], #-295	; 0xfffffed9
    f5c0:			; <UNDEFINED> instruction: 0x4627601c
    f5c4:	pop	{r3, r4, r5, r9, sl, lr}
    f5c8:			; <UNDEFINED> instruction: 0x211487f0
    f5cc:			; <UNDEFINED> instruction: 0xf0024620
    f5d0:	blmi	50e614 <cos@plt+0x50c834>
    f5d4:	bcc	69784 <cos@plt+0x679a4>
    f5d8:			; <UNDEFINED> instruction: 0xf858606a
    f5dc:			; <UNDEFINED> instruction: 0xf9b33003
    f5e0:	blcs	5b5e8 <cos@plt+0x59808>
    f5e4:			; <UNDEFINED> instruction: 0xf000d10b
    f5e8:	ldrtmi	pc, [r2], -r7, ror #27	; <UNPREDICTABLE>
    f5ec:	stmdami	sp, {r0, r9, sl, lr}
    f5f0:			; <UNDEFINED> instruction: 0xf7fa4478
    f5f4:	blmi	34d608 <cos@plt+0x34b828>
    f5f8:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    f5fc:			; <UNDEFINED> instruction: 0xf000e7dd
    f600:			; <UNDEFINED> instruction: 0x4632fddb
    f604:	stmdami	r9, {r0, r9, sl, lr}
    f608:			; <UNDEFINED> instruction: 0xf7f94478
    f60c:	ldrb	pc, [r9, pc, ror #30]	; <UNPREDICTABLE>
    f610:	ldrdeq	sl, [r1], -lr
    f614:	andeq	r8, r1, r0, lsr #16
    f618:	andeq	sl, r1, lr, asr sp
    f61c:	andeq	sl, r1, r6, asr sp
    f620:	andeq	r0, r0, r0, lsr #3
    f624:	andeq	r6, r0, r4, lsl #29
    f628:	andeq	sl, r1, ip, lsl sp
    f62c:	andeq	r6, r0, ip, ror #28
    f630:	strmi	r4, [r2], -r7, lsl #22
    f634:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    f638:	ldmvs	r2, {r3, r6, r8, ip, sp, pc}
    f63c:	stmdbvs	r0, {r0, sp, lr, pc}
    f640:	stmvs	r3, {r3, r5, r8, ip, sp, pc}
    f644:			; <UNDEFINED> instruction: 0xd1fa4293
    f648:	andcc	r6, r8, r0, asr #17
    f64c:			; <UNDEFINED> instruction: 0x47704770
    f650:	andeq	sl, r1, r0, ror #25
    f654:			; <UNDEFINED> instruction: 0x4606b5f8
    f658:			; <UNDEFINED> instruction: 0x3000f9b0
    f65c:	blcs	2232e8 <cos@plt+0x221508>
    f660:	ldrbtmi	r6, [pc], #-2112	; f668 <cos@plt+0xd888>
    f664:	stmdacs	r0, {r1, r3, r5, ip, lr, pc}
    f668:	ldmdahi	r1!, {r2, r4, r5, ip, lr, pc}^
    f66c:	cdpne	3, 4, cr11, cr13, cr9, {0}
    f670:	adclt	r1, sp, #4, 30
    f674:	streq	lr, [r5, #2816]	; 0xb00
    f678:	adcmi	lr, r5, #1
    f67c:			; <UNDEFINED> instruction: 0xf854d017
    f680:	ldmdami	r9, {r2, r8, r9, sl, fp, ip, sp}
    f684:	rscsle	r2, r8, r0, lsl #22
    f688:	mrcne	8, 2, r6, cr1, cr10, {2}
    f68c:	ldmdapl	sl!, {r0, r3, r4, r6, sp, lr}
    f690:	svclt	0x00181a9a
    f694:	stmdbcs	r0, {r0, r9, sp}
    f698:	andcs	fp, r0, #24, 30	; 0x60
    f69c:	rscle	r2, ip, r0, lsl #20
    f6a0:			; <UNDEFINED> instruction: 0x46186819
    f6a4:			; <UNDEFINED> instruction: 0xf002310b
    f6a8:	adcmi	pc, r5, #166912	; 0x28c00
    f6ac:	ldmdavs	r0!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    f6b0:	pop	{r0, r4, r5, r6, fp, pc}
    f6b4:	strdeq	r4, [r9], r8
    f6b8:	bllt	fe6cb6c8 <cos@plt+0xfe6c98e8>
    f6bc:	stmdbmi	sl, {r0, r1, r6, fp, sp, lr}
    f6c0:	subvs	r1, r2, sl, asr lr
    f6c4:	bne	ff0e58b8 <cos@plt+0xff0e3ad8>
    f6c8:	movwcs	fp, #7960	; 0x1f18
    f6cc:	svclt	0x00182a00
    f6d0:	stmdblt	r3, {r8, r9, sp}
    f6d4:	stmdavs	r1, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    f6d8:	ldrhtmi	lr, [r8], #141	; 0x8d
    f6dc:			; <UNDEFINED> instruction: 0xf002310b
    f6e0:	svclt	0x0000bb87
    f6e4:	andeq	r8, r1, r2, lsl #14
    f6e8:	strdeq	r0, [r0], -r8
    f6ec:	movwcs	fp, #38256	; 0x9570
    f6f0:	strmi	r8, [r6], -sp, asr #16
    f6f4:	strmi	r8, [ip], -r3
    f6f8:	adceq	r8, r8, r5, asr #32
    f6fc:	blx	bcb70e <cos@plt+0xbc992e>
    f700:	stmdavs	r4!, {r4, r5, r6, sp, lr}^
    f704:	stfccd	f3, [r1, #-468]	; 0xfffffe2c
    f708:	adclt	r1, sp, #34, 30	; 0x88
    f70c:	streq	lr, [r5], #2820	; 0xb04
    f710:	svccc	0x0004f852
    f714:	ldmdavs	r9, {r0, r1, r4, r8, ip, sp, pc}^
    f718:	subsvs	r3, r9, r1, lsl #2
    f71c:			; <UNDEFINED> instruction: 0xf84042a2
    f720:	mvnsle	r3, r4, lsl #22
    f724:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    f728:	push	{r0, r2, r5, r6, r8, r9, fp, lr}
    f72c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    f730:			; <UNDEFINED> instruction: 0xf100b083
    f734:			; <UNDEFINED> instruction: 0xf8d30508
    f738:	strmi	r8, [r7], -r4
    f73c:	svceq	0x0000f1b8
    f740:			; <UNDEFINED> instruction: 0x4644d01a
    f744:	and	r2, r3, r0, lsl #12
    f748:	strtmi	r6, [r6], -r3, lsr #16
    f74c:	orrslt	r4, fp, ip, lsl r6
    f750:	strtmi	r6, [r8], -r1, ror #16
    f754:			; <UNDEFINED> instruction: 0xf7f23108
    f758:	stmdacs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    f75c:	stmiavs	r5!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    f760:	stmdavs	r3!, {r1, r2, r4, r5, r8, ip, sp, pc}
    f764:	blmi	15e7838 <cos@plt+0x15e5a58>
    f768:	andhi	pc, r0, r4, asr #17
    f76c:	subsvs	r4, ip, fp, ror r4
    f770:	andlt	r4, r3, r8, lsr #12
    f774:	svchi	0x00f0e8bd
    f778:			; <UNDEFINED> instruction: 0xf8df200c
    f77c:			; <UNDEFINED> instruction: 0xf002914c
    f780:	ldmdavs	fp!, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    f784:	ldrdlt	pc, [r4, #-143]	; 0xffffff71
    f788:	movwcc	r2, #5632	; 0x1600
    f78c:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    f790:			; <UNDEFINED> instruction: 0x460446b2
    f794:	rsbvs	r6, r7, r8, lsr r8
    f798:	rsbsvs	r3, fp, r1
    f79c:	blx	ff7cb7ac <cos@plt+0xff7c99cc>
    f7a0:	strmi	r4, [r2], -r0, lsl #13
    f7a4:	blcs	9ad858 <cos@plt+0x9aba78>
    f7a8:	blcs	17437d4 <cos@plt+0x17419f4>
    f7ac:	movwlt	sp, #45118	; 0xb03e
    f7b0:	strcc	r1, [r1, #-3153]	; 0xfffff3af
    f7b4:			; <UNDEFINED> instruction: 0x460a7013
    f7b8:	blcs	9ad86c <cos@plt+0x9aba8c>
    f7bc:	ldfnep	f5, [r1], #-980	; 0xfffffc2c
    f7c0:			; <UNDEFINED> instruction: 0x46334590
    f7c4:	svclt	0x0008b289
    f7c8:	andle	r4, ip, lr, lsl #12
    f7cc:	andge	pc, r0, r2, lsl #17
    f7d0:	tstls	r1, r0, asr #12
    f7d4:			; <UNDEFINED> instruction: 0xf9eaf7f6
    f7d8:	addeq	lr, r6, #11264	; 0x2c00
    f7dc:	strcc	r9, [r2], -r1, lsl #18
    f7e0:			; <UNDEFINED> instruction: 0x460bb2b6
    f7e4:	bl	267a2c <cos@plt+0x265c4c>
    f7e8:	strcc	r0, [r1, #-899]	; 0xfffffc7d
    f7ec:			; <UNDEFINED> instruction: 0xf8c34642
    f7f0:	ldrb	sl, [r7, r8]
    f7f4:			; <UNDEFINED> instruction: 0xf186fab6
    f7f8:	stmdbeq	r9, {r0, r1, r4, ip, sp, lr}^
    f7fc:	svclt	0x002c4590
    f800:			; <UNDEFINED> instruction: 0xf041460a
    f804:	bcs	10010 <cos@plt+0xe230>
    f808:			; <UNDEFINED> instruction: 0xf5b6d144
    f80c:	ldmdale	r8, {r7, r8, r9, sl, fp, ip, sp, lr}
    f810:			; <UNDEFINED> instruction: 0xf0022010
    f814:	vmlacs.f32	s30, s3, s7
    f818:	cmple	sl, r5, lsl #12
    f81c:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    f820:			; <UNDEFINED> instruction: 0xb1c3689b
    f824:	movwcs	r6, #32835	; 0x8043
    f828:	eor	r8, r8, r3
    f82c:	mrrcne	8, 6, r7, r1, cr8
    f830:	svclt	0x0018285c
    f834:	svclt	0x00022826
    f838:	andsvc	r3, r0, r2, lsl #10
    f83c:			; <UNDEFINED> instruction: 0xd1b8460a
    f840:	stmdami	r4!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    f844:	orrvc	pc, r0, pc, asr #8
    f848:			; <UNDEFINED> instruction: 0xf7f94478
    f84c:	andscs	pc, r0, r7, asr #29
    f850:	blx	fe14b860 <cos@plt+0xfe149a80>
    f854:	adcseq	r4, r0, r5, lsl #12
    f858:	blx	fe04b868 <cos@plt+0xfe049a88>
    f85c:	ldmdbmi	lr, {r3, r5, r6, sp, lr}
    f860:	movwcs	r1, #3842	; 0xf02
    f864:	tstcc	r4, r9, ror r4
    f868:			; <UNDEFINED> instruction: 0xf8513301
    f86c:	addslt	ip, r8, #4, 30
    f870:			; <UNDEFINED> instruction: 0xf8424286
    f874:	ldmle	r7!, {r2, r8, r9, sl, fp, lr, pc}^
    f878:	rsbhi	r2, lr, r9, lsl #6
    f87c:	ldmdavs	r9!, {r0, r1, r3, r5, pc}
    f880:	tstcc	r1, r0, asr #12
    f884:	blx	fed4b894 <cos@plt+0xfed49ab4>
    f888:	adcvs	r4, r5, r4, lsl fp
    f88c:			; <UNDEFINED> instruction: 0xf8d3447b
    f890:	strb	r8, [r8, -r4]!
    f894:	ldclne	6, cr4, [r5], #-256	; 0xffffff00
    f898:			; <UNDEFINED> instruction: 0xf988f7f6
    f89c:	adclt	r4, sp, #16, 22	; 0x4000
    f8a0:	bl	e0a94 <cos@plt+0xdecb4>
    f8a4:	strtmi	r0, [lr], -r6, lsl #7
    f8a8:	svcvc	0x0080f5b6
    f8ac:	stmible	pc!, {r3, r4, r7, sp, lr}	; <UNPREDICTABLE>
    f8b0:	adcseq	lr, r0, r7, asr #15
    f8b4:	blx	14cb8c4 <cos@plt+0x14c9ae4>
    f8b8:	cdpcs	0, 0, cr6, cr0, cr8, {3}
    f8bc:	ldrb	sp, [fp, pc, asr #3]
    f8c0:	andeq	sl, r1, r6, ror #23
    f8c4:	andeq	sl, r1, r8, lsr #23
    f8c8:	andeq	sl, r1, r8, lsl #23
    f8cc:	andeq	sl, r1, r6, lsl #23
    f8d0:	strdeq	sl, [r1], -r6
    f8d4:	andeq	r6, r0, r8, lsl ip
    f8d8:			; <UNDEFINED> instruction: 0x0001aab0
    f8dc:	andeq	sl, r1, r8, lsl #21
    f8e0:	andeq	sl, r1, r4, ror sl
    f8e4:			; <UNDEFINED> instruction: 0x4605b538
    f8e8:			; <UNDEFINED> instruction: 0xf9b04b16
    f8ec:	ldrbtmi	r2, [fp], #-0
    f8f0:	ldmdavs	ip, {r3, r9, fp, sp}^
    f8f4:	teqlt	ip, r6, lsl r0
    f8f8:			; <UNDEFINED> instruction: 0xf9b368a3
    f8fc:	bcs	257904 <cos@plt+0x255b24>
    f900:	stmdavs	r4!, {r2, ip, lr, pc}
    f904:	mvnsle	r2, r0, lsl #24
    f908:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    f90c:	ldmdavs	r9, {r1, r3, r5, r6, fp, pc}^
    f910:	addseq	r6, r2, r8, ror #16
    f914:	stmia	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f918:	mvnsle	r2, r0, lsl #16
    f91c:	strcc	r6, [r8], #-2148	; 0xfffff79c
    f920:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    f924:			; <UNDEFINED> instruction: 0xe7efb91c
    f928:	stccs	8, cr6, [r0], {36}	; 0x24
    f92c:	stmiavs	r3!, {r2, r3, r5, r6, r7, ip, lr, pc}
    f930:			; <UNDEFINED> instruction: 0x2000f9b3
    f934:	mvnsle	r2, r8, lsl #20
    f938:	stmdavs	fp!, {r1, r3, r4, r6, fp, sp, lr}^
    f93c:			; <UNDEFINED> instruction: 0xd1f3429a
    f940:	svclt	0x0000e7ec
    f944:	andeq	sl, r1, r6, lsr #20
    f948:	svcmi	0x00f8e92d
    f94c:			; <UNDEFINED> instruction: 0xf8b04607
    f950:			; <UNDEFINED> instruction: 0xf8df8002
    f954:			; <UNDEFINED> instruction: 0xf8d0b0c4
    f958:	ldrbtmi	r9, [fp], #4
    f95c:	svceq	0x0000f1b8
    f960:			; <UNDEFINED> instruction: 0xf108d04b
    f964:			; <UNDEFINED> instruction: 0x464c35ff
    f968:	strtmi	r2, [fp], -r0
    f96c:	ldmdavs	r2, {r0, r1, sp, lr, pc}
    f970:	ldrmi	r3, [r0], #-2817	; 0xfffff4ff
    f974:			; <UNDEFINED> instruction: 0xf854d30d
    f978:	bcs	1a590 <cos@plt+0x187b0>
    f97c:	ldmib	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    f980:	blcc	68188 <cos@plt+0x663a8>
    f984:	stcne	8, cr15, [r4], {68}	; 0x44
    f988:	andeq	pc, r1, #-2147483648	; 0x80000000
    f98c:	subvs	r4, sl, r0, lsr r4
    f990:	movwcs	sp, #33521	; 0x82f1
    f994:			; <UNDEFINED> instruction: 0xf7f6803b
    f998:	blmi	84dcec <cos@plt+0x84bf0c>
    f99c:	beq	14c048 <cos@plt+0x14a268>
    f9a0:			; <UNDEFINED> instruction: 0xf1006078
    f9a4:			; <UNDEFINED> instruction: 0xf85b0408
    f9a8:	and	r6, r1, r3
    f9ac:	andsle	r1, ip, fp, ror #24
    f9b0:	svcne	0x0004f85a
    f9b4:	stccc	6, cr4, [r1, #-128]	; 0xffffff80
    f9b8:	blcs	24db04 <cos@plt+0x24bd24>
    f9bc:	stm	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f9c0:	ldrdeq	pc, [r0], -sl
    f9c4:	ldmib	r0, {r1, r7, r8, r9, fp, ip}^
    f9c8:	svclt	0x00181300
    f9cc:	blcc	581d8 <cos@plt+0x563f8>
    f9d0:	blcs	27ae4 <cos@plt+0x25d04>
    f9d4:	ldrmi	fp, [r3], -ip, lsl #30
    f9d8:	strmi	r2, [ip], #-768	; 0xfffffd00
    f9dc:	rscle	r2, r5, r0, lsl #22
    f9e0:			; <UNDEFINED> instruction: 0xf002310b
    f9e4:			; <UNDEFINED> instruction: 0x1c6bfa05
    f9e8:	strbmi	sp, [r8], -r2, ror #3
    f9ec:	orreq	lr, r8, pc, asr #20
    f9f0:			; <UNDEFINED> instruction: 0xf9fef002
    f9f4:	pop	{r3, r4, r5, r9, sl, lr}
    f9f8:	movwcs	r8, #36856	; 0x8ff8
    f9fc:	eorshi	r4, fp, r0, asr #12
    fa00:			; <UNDEFINED> instruction: 0xf89ef7f6
    fa04:	orreq	lr, r8, pc, asr #20
    fa08:			; <UNDEFINED> instruction: 0x46486078
    fa0c:			; <UNDEFINED> instruction: 0xf9f0f002
    fa10:	pop	{r3, r4, r5, r9, sl, lr}
    fa14:	svclt	0x00008ff8
    fa18:	andeq	r8, r1, sl, lsl #8
    fa1c:	strdeq	r0, [r0], -r8
    fa20:	strdne	fp, [sp], #64	; 0x40
    fa24:	svceq	0x00e2ebb5
    fa28:	streq	pc, [r7], -r2
    fa2c:	streq	pc, [r7], #-1
    fa30:	movweq	lr, #23296	; 0x5b00
    fa34:	streq	pc, [r1, -r6, lsl #2]
    fa38:	sbcsne	sp, r6, r9, lsl r0
    fa3c:	addsmi	r1, r6, #27136	; 0x6a00
    fa40:			; <UNDEFINED> instruction: 0xf100bfc2
    fa44:	ldmibne	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    fa48:	stfles	f2, [r3, #-1020]	; 0xfffffc04
    fa4c:	svcne	0x0001f803
    fa50:			; <UNDEFINED> instruction: 0xd1fb429a
    fa54:	mvnscs	r5, #4224	; 0x1080
    fa58:			; <UNDEFINED> instruction: 0xf104fa03
    fa5c:	tstmi	r1, #187	; 0xbb
    fa60:	cfstr32pl	mvfx5, [r2, #260]	; 0x104
    fa64:	movweq	lr, #14946	; 0x3a62
    fa68:	cfldr64lt	mvdx5, [r0], #524	; 0x20c
    fa6c:	tstcs	r1, r0, ror r7
    fa70:	blx	66f80 <cos@plt+0x651a0>
    fa74:	adcmi	pc, r1, r7, lsl #6
    fa78:	tstmi	r3, #372736	; 0x5b000
    fa7c:	cfldr64lt	mvdx5, [r0], #268	; 0x10c
    fa80:	svclt	0x00004770
    fa84:			; <UNDEFINED> instruction: 0xf64a1a0a
    fa88:			; <UNDEFINED> instruction: 0xf6ca23ab
    fa8c:	addsne	r2, r2, sl, lsr #7
    fa90:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    fa94:	blcs	dc6a0 <cos@plt+0xda8c0>
    fa98:	stmdavs	r2, {r1, r4, r8, fp, ip, lr, pc}
    fa9c:			; <UNDEFINED> instruction: 0xf64ab470
    faa0:			; <UNDEFINED> instruction: 0xf6c224ab
    faa4:	strcs	r2, [ip, #-1194]	; 0xfffffb56
    faa8:	strcc	pc, [r2], -r4, lsl #23
    faac:	bl	ff0d5a00 <cos@plt+0xff0d3c20>
    fab0:	blx	150852 <cos@plt+0x14ea72>
    fab4:	blcs	1d8708 <cos@plt+0x1d6928>
    fab8:	andcs	sp, r0, r4
    fabc:			; <UNDEFINED> instruction: 0x4770bc70
    fac0:	ldrbmi	r2, [r0, -r0]!
    fac4:	blcs	129cd8 <cos@plt+0x127ef8>
    fac8:	stmiavs	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    facc:	andcc	pc, r2, r4, lsl #23
    fad0:	bl	ff0d5a24 <cos@plt+0xff0d3c44>
    fad4:	blx	15085e <cos@plt+0x14ea7e>
    fad8:	blcs	25872c <cos@plt+0x25694c>
    fadc:			; <UNDEFINED> instruction: 0xf851d1ed
    fae0:	blx	fe11ab4a <cos@plt+0xfe118d6a>
    fae4:	ldrbne	r3, [r3, r2]
    fae8:	cmneq	r0, #199680	; 0x30c00
    faec:	tstcs	r3, #5120	; 0x1400	; <UNPREDICTABLE>
    faf0:	svclt	0x00182b05
    faf4:	stmiale	r0!, {r0, r8, r9, fp, sp}^
    faf8:	stccc	8, cr15, [ip], {81}	; 0x51
    fafc:	strcs	pc, [r3], #-2948	; 0xfffff47c
    fb00:	bl	ff015a68 <cos@plt+0xff013c88>
    fb04:	blx	14fc9e <cos@plt+0x14debe>
    fb08:			; <UNDEFINED> instruction: 0xf1a03010
    fb0c:	blx	fec0fb3c <cos@plt+0xfec0dd5c>
    fb10:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    fb14:	svclt	0x0000e7d2
    fb18:			; <UNDEFINED> instruction: 0x4604b510
    fb1c:	stmda	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fb20:			; <UNDEFINED> instruction: 0xf8336803
    fb24:	ldreq	r3, [sl, #-20]	; 0xffffffec
    fb28:			; <UNDEFINED> instruction: 0xf1a4bf48
    fb2c:	strle	r0, [fp], #-48	; 0xffffffd0
    fb30:	svclt	0x005804db
    fb34:	strle	r2, [r7, #-16]
    fb38:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    fb3c:			; <UNDEFINED> instruction: 0xf8104420
    fb40:	stmdacs	r0, {r0, r6, sl, fp}
    fb44:	andscs	fp, r0, r8, lsl #30
    fb48:	svclt	0x0000bd10
    fb4c:	strdeq	r6, [r0], -r2
    fb50:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
    fb54:	blcs	2dc08 <cos@plt+0x2be28>
    fb58:	blcc	c43d14 <cos@plt+0xc41f34>
    fb5c:	sbcslt	r4, sl, #6291456	; 0x600000
    fb60:	ldmdale	lr!, {r3, r6, r9, fp, sp}
    fb64:	ldmdale	ip!, {r3, r6, r8, r9, fp, sp}
    fb68:			; <UNDEFINED> instruction: 0xf003e8df
    fb6c:	svccc	0x003f3f3f
    fb70:	svccc	0x003f3f3f
    fb74:	blcc	ede868 <cos@plt+0xedca88>
    fb78:	blcc	ede86c <cos@plt+0xedca8c>
    fb7c:	blcc	ede870 <cos@plt+0xedca90>
    fb80:	blcc	ede874 <cos@plt+0xedca94>
    fb84:	blcc	ede878 <cos@plt+0xedca98>
    fb88:	blcc	ede87c <cos@plt+0xedca9c>
    fb8c:	blcc	ede880 <cos@plt+0xedcaa0>
    fb90:	blcc	ede884 <cos@plt+0xedcaa4>
    fb94:	blcc	ede888 <cos@plt+0xedcaa8>
    fb98:	blcc	ede88c <cos@plt+0xedcaac>
    fb9c:	blcc	1762090 <cos@plt+0x17602b0>
    fba0:	blcc	185e894 <cos@plt+0x185cab4>
    fba4:	blcc	ede898 <cos@plt+0xedcab8>
    fba8:	blcc	135e89c <cos@plt+0x135cabc>
    fbac:	blcc	145e8a0 <cos@plt+0x145cac0>
    fbb0:	blcc	165e90c <cos@plt+0x165cb2c>
    fbb4:	stmdavc	r8!, {r0, r2, r5}^
    fbb8:			; <UNDEFINED> instruction: 0xffaef7ff
    fbbc:			; <UNDEFINED> instruction: 0x46042810
    fbc0:	strcc	fp, [r1, #-3842]	; 0xfffff0fe
    fbc4:	ldrbtcs	r6, [r8], #-53	; 0xffffffcb
    fbc8:	stmiavc	r8!, {r0, r3, ip, lr, pc}
    fbcc:			; <UNDEFINED> instruction: 0xffa4f7ff
    fbd0:	svclt	0x00162810
    fbd4:	strne	lr, [r4], #-2816	; 0xfffff500
    fbd8:	strcc	r3, [r3, #-1282]	; 0xfffffafe
    fbdc:			; <UNDEFINED> instruction: 0x46206035
    fbe0:	stclne	13, cr11, [fp], #-448	; 0xfffffe40
    fbe4:	stmdavc	ip!, {r0, r1, r4, r5, sp, lr}
    fbe8:	stmdavc	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    fbec:	rsclt	r3, r2, #48, 24	; 0x3000
    fbf0:	svclt	0x00882a07
    fbf4:	stmdble	r0!, {r0, r8, sl, ip, sp}
    fbf8:	ldrsbtvs	fp, [r5], -ip
    fbfc:	strcc	lr, [r1, #-2031]	; 0xfffff811
    fc00:	andvs	r2, r5, r7, lsl #8
    fc04:	strcc	lr, [r1, #-2027]	; 0xfffff815
    fc08:	andvs	r2, r5, sl, lsl #8
    fc0c:	strcc	lr, [r1, #-2023]	; 0xfffff819
    fc10:	andvs	r2, r5, sp, lsl #8
    fc14:	strcc	lr, [r1, #-2019]	; 0xfffff81d
    fc18:	andvs	r2, r5, r9, lsl #8
    fc1c:	strcc	lr, [r1, #-2015]	; 0xfffff821
    fc20:	andvs	r2, r5, fp, lsl #8
    fc24:	strcc	lr, [r1, #-2011]	; 0xfffff825
    fc28:	andvs	r2, r5, r8, lsl #8
    fc2c:	strcc	lr, [r1, #-2007]	; 0xfffff829
    fc30:	andvs	r2, r5, ip, lsl #8
    fc34:	ldrbcs	lr, [ip], #-2003	; 0xfffff82d
    fc38:	stmiavc	sl!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    fc3c:	biceq	lr, r3, #4, 22	; 0x1000
    fc40:	ldrteq	pc, [r0], #-418	; 0xfffffe5e	; <UNPREDICTABLE>
    fc44:	bcs	1fc7d4 <cos@plt+0x1fa9f4>
    fc48:	strcc	fp, [r2, #-3982]	; 0xfffff072
    fc4c:	bl	11d060 <cos@plt+0x11b280>
    fc50:	ldrb	r0, [r1, r3, asr #7]
    fc54:	strmi	fp, [r4], -r8, lsl #10
    fc58:	tstcs	r1, r4, lsl #22
    fc5c:	ldrbtmi	r4, [fp], #-2564	; 0xfffff5fc
    fc60:	ldmpl	fp, {r2, fp, lr}
    fc64:	andsvs	r4, ip, r8, ror r4
    fc68:	ldmda	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fc6c:	andeq	r8, r1, r6, lsl #2
    fc70:	andeq	r0, r0, ip, lsr #3
    fc74:			; <UNDEFINED> instruction: 0x0001aab8
    fc78:	svcmi	0x00f0e92d
    fc7c:	stmdavs	r6, {r1, r3, r4, r5, r8, sp}
    fc80:	strmi	fp, [r4], -r3, lsl #1
    fc84:			; <UNDEFINED> instruction: 0x60051cb5
    fc88:			; <UNDEFINED> instruction: 0xf7f14628
    fc8c:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    fc90:	teqhi	r2, r0	; <UNPREDICTABLE>
    fc94:	blcs	176dda8 <cos@plt+0x176bfc8>
    fc98:	msrhi	CPSR_fsx, r0, asr #32
    fc9c:	svcne	0x00531b42
    fca0:	vqdmulh.s<illegal width 8>	d2, d0, d1
    fca4:	andcc	r8, r2, r9, lsr #2
    fca8:	ldmvc	r3!, {r5, sp, lr}
    fcac:	blcs	5dea38 <cos@plt+0x5dcc58>
    fcb0:	msrhi	R10_usr, r0
    fcb4:			; <UNDEFINED> instruction: 0xf013e8df
    fcb8:	subseq	r0, lr, r8, lsl r0
    fcbc:	subeq	r0, r3, pc, lsr r0
    fcc0:			; <UNDEFINED> instruction: 0x01200120
    fcc4:			; <UNDEFINED> instruction: 0x01200047
    fcc8:			; <UNDEFINED> instruction: 0x01200120
    fccc:	subeq	r0, sl, r0, lsr #2
    fcd0:			; <UNDEFINED> instruction: 0x01200120
    fcd4:	subeq	r0, lr, r0, lsr #2
    fcd8:			; <UNDEFINED> instruction: 0x01200120
    fcdc:	qsubeq	r0, r6, r0
    fce0:	qsubeq	r0, sl, r0
    fce4:			; <UNDEFINED> instruction: 0x01230120
    fce8:	mulge	r4, r6, r8
    fcec:	beq	1bcc3dc <cos@plt+0x1bca5fc>
    fcf0:			; <UNDEFINED> instruction: 0xf04fbf18
    fcf4:	movwcs	r0, #23041	; 0x5a01
    fcf8:			; <UNDEFINED> instruction: 0xf040429a
    fcfc:	strcs	r8, [ip], #-253	; 0xffffff03
    fd00:	blx	12371a <cos@plt+0x12193a>
    fd04:	ldrbtmi	pc, [lr], #-1034	; 0xfffffbf6	; <UNPREDICTABLE>
    fd08:	ldmdbne	r3!, {r3, r5, r9, sl, lr}
    fd0c:			; <UNDEFINED> instruction: 0xf7f26859
    fd10:	strmi	lr, [r5], -r4, asr #16
    fd14:			; <UNDEFINED> instruction: 0xf0402800
    fd18:	blmi	1ff00dc <cos@plt+0x1fee2fc>
    fd1c:	beq	fe2ca660 <cos@plt+0xfe2c8880>
    fd20:	ldrbmi	r4, [r3], #-1147	; 0xfffffb85
    fd24:	ldrdhi	pc, [r8, r3]
    fd28:	svceq	0x0000f1b8
    fd2c:	strbmi	sp, [r0], -r6, lsr #32
    fd30:	pop	{r0, r1, ip, sp, pc}
    fd34:	movwcs	r8, #24560	; 0x5ff0
    fd38:	beq	10be7c <cos@plt+0x10a09c>
    fd3c:	movwcs	lr, #22492	; 0x57dc
    fd40:	beq	14be84 <cos@plt+0x14a0a4>
    fd44:	movwcs	lr, #22488	; 0x57d8
    fd48:	bfi	r4, sl, #13, #9
    fd4c:			; <UNDEFINED> instruction: 0xf04f2305
    fd50:	ldrb	r0, [r1, r6, lsl #20]
    fd54:	blcs	1cae128 <cos@plt+0x1cac348>
    fd58:			; <UNDEFINED> instruction: 0xf04fbf0c
    fd5c:			; <UNDEFINED> instruction: 0xf04f0a07
    fd60:	strb	r0, [r8, r8, lsl #20]
    fd64:			; <UNDEFINED> instruction: 0xf04f2305
    fd68:	strb	r0, [r5, r9, lsl #20]
    fd6c:			; <UNDEFINED> instruction: 0xf04f2305
    fd70:	strb	r0, [r1, sl, lsl #20]
    fd74:			; <UNDEFINED> instruction: 0xf04f2305
    fd78:	ldr	r0, [sp, r2, lsl #20]!
    fd7c:	ldmdbpl	r4!, {r5, sp}
    fd80:	mrc	7, 7, APSR_nzcv, cr10, cr1, {7}
    fd84:	streq	pc, [r1, -pc, rrx]
    fd88:	strtmi	r4, [fp], sl, lsr #12
    fd8c:			; <UNDEFINED> instruction: 0xf04f462e
    fd90:	ldrtmi	r0, [sp], -r4, lsl #18
    fd94:	movwmi	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    fd98:	mvnsvc	pc, #217055232	; 0xcf00000
    fd9c:	strmi	r9, [r0], r1, lsl #6
    fda0:	stmdale	r1, {r2, r3, sl, fp, sp}^
    fda4:			; <UNDEFINED> instruction: 0xf004e8df
    fda8:	strhi	r9, [pc, r7, lsl #14]
    fdac:			; <UNDEFINED> instruction: 0x676f777f
    fdb0:	smlsldpl	r4, r7, pc, pc	; <UNPREDICTABLE>
    fdb4:	stccs	0, cr0, [r0, #-228]	; 0xffffff1c
    fdb8:	andcs	fp, r0, #184, 30	; 0x2e0
    fdbc:	fldmiaxne	r2!, {d13-d18}	;@ Deprecated
    fdc0:			; <UNDEFINED> instruction: 0xf080454a
    fdc4:	bl	23000c <cos@plt+0x22e22c>
    fdc8:			; <UNDEFINED> instruction: 0xf84801c6
    fdcc:			; <UNDEFINED> instruction: 0x36015036
    fdd0:	subvs	r2, pc, r0, lsl #4
    fdd4:	streq	pc, [r1, -pc, rrx]
    fdd8:			; <UNDEFINED> instruction: 0xf10b463d
    fddc:			; <UNDEFINED> instruction: 0xf5bb0b01
    fde0:	bicsle	r7, sp, r0, lsl #31
    fde4:	b	13db1ec <cos@plt+0x13d940c>
    fde8:	blle	251108 <cos@plt+0x24f328>
    fdec:	strbmi	r3, [lr, #-1538]	; 0xfffff9fe
    fdf0:	addhi	pc, r9, r0, lsl #1
    fdf4:	movweq	lr, #19208	; 0x4b08
    fdf8:	andpl	pc, r4, r8, asr #16
    fdfc:	subsvs	r3, pc, r8, lsl #8
    fe00:			; <UNDEFINED> instruction: 0xf04f4b46
    fe04:			; <UNDEFINED> instruction: 0x464032ff
    fe08:	andcs	pc, r4, r8, asr #16
    fe0c:	ldrmi	r4, [sl], #1147	; 0x47b
    fe10:	orrhi	pc, r8, sl, asr #17
    fe14:	pop	{r0, r1, ip, sp, pc}
    fe18:			; <UNDEFINED> instruction: 0xf7f18ff0
    fe1c:	stmdavs	r2, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    fe20:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fe24:	addpl	pc, r0, #33554432	; 0x2000000
    fe28:	sbcle	r2, r4, r0, lsl #20
    fe2c:	ldrbmi	r2, [pc], -r0, lsl #26
    fe30:			; <UNDEFINED> instruction: 0x465dbfb8
    fe34:			; <UNDEFINED> instruction: 0xf7f1e7d1
    fe38:	stmdavs	r2, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    fe3c:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fe40:	andpl	pc, r0, #33554432	; 0x2000000
    fe44:			; <UNDEFINED> instruction: 0xf7f1e7f0
    fe48:	stmdavs	r2, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    fe4c:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fe50:	andeq	pc, r4, #2
    fe54:			; <UNDEFINED> instruction: 0xf7f1e7e8
    fe58:	stmdavs	r2, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    fe5c:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fe60:	addvc	pc, r0, #33554432	; 0x2000000
    fe64:			; <UNDEFINED> instruction: 0xf7f1e7e0
    fe68:	stmdavs	r2, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    fe6c:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fe70:	addmi	pc, r0, #33554432	; 0x2000000
    fe74:			; <UNDEFINED> instruction: 0xf7f1e7d8
    fe78:	stmdavs	r2, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    fe7c:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fe80:	andvc	pc, r0, #33554432	; 0x2000000
    fe84:			; <UNDEFINED> instruction: 0xf7f1e7d0
    fe88:	blls	8b960 <cos@plt+0x89b80>
    fe8c:			; <UNDEFINED> instruction: 0xf8326802
    fe90:	andsmi	r2, sl, fp, lsl r0
    fe94:			; <UNDEFINED> instruction: 0xf7f1e7c8
    fe98:	stmdavs	r2, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    fe9c:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fea0:	andvs	pc, r0, #33554432	; 0x2000000
    fea4:			; <UNDEFINED> instruction: 0xf7f1e7c0
    fea8:	stmdavs	r2, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    feac:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    feb0:	andeq	pc, r2, #2
    feb4:			; <UNDEFINED> instruction: 0xf7f1e7b8
    feb8:	stmdavs	r2, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    febc:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fec0:	andeq	pc, r1, #2
    fec4:			; <UNDEFINED> instruction: 0xf7f1e7b0
    fec8:	stmdavs	r2, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    fecc:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fed0:	addvs	pc, r0, #33554432	; 0x2000000
    fed4:			; <UNDEFINED> instruction: 0xf7f1e7a8
    fed8:	stmdavs	r2, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    fedc:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    fee0:	andeq	pc, r8, #2
    fee4:	b	1409d6c <cos@plt+0x1407f8c>
    fee8:	strbmi	r1, [r0], -r9, lsl #2
    feec:	mcr	7, 0, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
    fef0:	stmdbeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    fef4:	strb	r4, [r6, -r0, lsl #13]!
    fef8:			; <UNDEFINED> instruction: 0xf7ff2003
    fefc:	movwcs	pc, #28331	; 0x6eab	; <UNPREDICTABLE>
    ff00:	beq	30c044 <cos@plt+0x30a264>
    ff04:			; <UNDEFINED> instruction: 0x4640e6f8
    ff08:	tstne	r9, pc, asr #20
    ff0c:	ldcl	7, cr15, [ip, #964]!	; 0x3c4
    ff10:	strb	r4, [pc, -r0, lsl #13]!
    ff14:	andeq	r7, r1, r2, asr #23
    ff18:	strdeq	sl, [r1], -ip
    ff1c:	andeq	sl, r1, r0, lsl r9
    ff20:			; <UNDEFINED> instruction: 0x4605b570
    ff24:			; <UNDEFINED> instruction: 0x460e2018
    ff28:			; <UNDEFINED> instruction: 0xf7f14614
    ff2c:	teqlt	r8, r6, lsr #28
    ff30:	andeq	pc, ip, #0, 2
    ff34:	eorsvs	r2, r0, fp, lsl #6
    ff38:	eorvs	r6, r2, r5
    ff3c:	ldcllt	0, cr6, [r0, #-780]!	; 0xfffffcf4
    ff40:			; <UNDEFINED> instruction: 0xf7ff2005
    ff44:	svclt	0x0000fe87
    ff48:	vst3.16	{d27,d29,d31}, [pc :256], r0
    ff4c:	stcmi	0, cr7, [fp], {192}	; 0xc0
    ff50:			; <UNDEFINED> instruction: 0xf7f1447c
    ff54:	cmnlt	r8, r2, lsl lr
    ff58:			; <UNDEFINED> instruction: 0xf5004b09
    ff5c:	bmi	26d664 <cos@plt+0x26b884>
    ff60:	tsteq	r8, r0, lsr #3	; <UNPREDICTABLE>
    ff64:	blmi	226304 <cos@plt+0x224524>
    ff68:	stmiapl	r2!, {r4, r5, sp, lr}
    ff6c:	stmiapl	r3!, {r0, r2, r4, sp, lr}^
    ff70:	ldcllt	0, cr6, [r0, #-100]!	; 0xffffff9c
    ff74:			; <UNDEFINED> instruction: 0xf7ff2005
    ff78:	svclt	0x0000fe6d
    ff7c:	andeq	r7, r1, r4, lsl lr
    ff80:	andeq	r0, r0, ip, asr #4
    ff84:	andeq	r0, r0, r0, lsr #4
    ff88:	andeq	r0, r0, r8, asr #4
    ff8c:	strdcs	fp, [r0], #88	; 0x58
    ff90:	ldrbtmi	r4, [ip], #-3084	; 0xfffff3f4
    ff94:	ldcl	7, cr15, [r0, #964]!	; 0x3c4
    ff98:	blmi	2fc5c0 <cos@plt+0x2fa7e0>
    ff9c:	strbeq	pc, [r0], r0, lsl #2	; <UNPREDICTABLE>
    ffa0:	tstcs	r0, sl, lsl #20
    ffa4:	ldrbcc	pc, [pc, #79]!	; fffb <cos@plt+0xe21b>	; <UNPREDICTABLE>
    ffa8:	blmi	26634c <cos@plt+0x26456c>
    ffac:	stmiapl	r2!, {r3, r4, r5, sp, lr}
    ffb0:	stmiapl	r3!, {r1, r2, r4, sp, lr}^
    ffb4:	addvs	r6, r1, r1
    ffb8:	subvs	r6, r5, r8, lsl r0
    ffbc:	strdcs	fp, [r5], -r8
    ffc0:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    ffc4:	ldrdeq	r7, [r1], -r2
    ffc8:	andeq	r0, r0, r8, lsr r2
    ffcc:	muleq	r0, r4, r2
    ffd0:	andeq	r0, r0, ip, lsr r2
    ffd4:	svcmi	0x00f0e92d
    ffd8:	cdpmi	6, 4, cr4, cr1, cr5, {0}
    ffdc:	bmi	107c200 <cos@plt+0x107a420>
    ffe0:	ldrbtmi	r4, [lr], #-1672	; 0xfffff978
    ffe4:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
    ffe8:	stmdbmi	lr!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}^
    ffec:			; <UNDEFINED> instruction: 0x464858d3
    fff0:	movwls	r6, #22555	; 0x581b
    fff4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fff8:	ldc	7, cr15, [lr, #964]!	; 0x3c4
    fffc:	rsble	r2, sl, r0, lsl #16
   10000:	ldrdge	pc, [r0, #134]	; 0x86
   10004:	stfeqd	f7, [r1], {4}
   10008:	strmi	r4, [r7], -r3, lsl #12
   1000c:	andeq	lr, sl, #172, 22	; 0x2b000
   10010:	blpl	8e024 <cos@plt+0x8c244>
   10014:	ble	16e1544 <cos@plt+0x16df764>
   10018:	ldrsblt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   1001c:	ldrmi	sl, [lr], -r3, lsl #18
   10020:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   10024:	strcs	r4, [r1, #-1275]	; 0xfffffb05
   10028:	ldrtmi	r7, [r3], -r0, lsr #16
   1002c:	andeq	lr, r0, #11264	; 0x2c00
   10030:	mlacs	r8, r2, r8, pc	; <UNPREDICTABLE>
   10034:	eorsle	r2, sl, ip, lsl #20
   10038:	tstle	ip, sp, lsl #20
   1003c:			; <UNDEFINED> instruction: 0xf8034662
   10040:			; <UNDEFINED> instruction: 0xf1020b01
   10044:	strtmi	r0, [r6], r1, lsl #24
   10048:	andeq	lr, sl, ip, lsr #23
   1004c:	strbmi	r3, [r8, #-1281]	; 0xfffffaff
   10050:			; <UNDEFINED> instruction: 0x4614461e
   10054:	vstrcs	d13, [r1, #-928]	; 0xfffffc60
   10058:	stmdavc	r2!, {r1, r2, r8, fp, ip, lr, pc}
   1005c:	msreq	CPSR_fx, r2, lsr #3
   10060:	svclt	0x00182a3f
   10064:	stmdble	lr!, {r0, r8, fp, sp}
   10068:	bmi	857214 <cos@plt+0x855434>
   1006c:			; <UNDEFINED> instruction: 0x26004638
   10070:	ldrbtmi	r7, [sl], #-30	; 0xffffffe2
   10074:			; <UNDEFINED> instruction: 0x41b8f8c2
   10078:	stcl	7, cr15, [r6, #-964]	; 0xfffffc3c
   1007c:	cmplt	r0, #4, 12	; 0x400000
   10080:	stmdbge	r3, {r2, r9, fp, sp, pc}
   10084:			; <UNDEFINED> instruction: 0xf7ff4630
   10088:	ldmib	sp, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   1008c:	stmib	r3, {r0, r1, r9, ip, sp}^
   10090:	stmib	r8, {r0, sl, ip, lr}^
   10094:	bmi	5dc89c <cos@plt+0x5daabc>
   10098:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   1009c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   100a0:	subsmi	r9, sl, r5, lsl #22
   100a4:	andcs	sp, lr, sl, lsl r1
   100a8:	pop	{r0, r1, r2, ip, sp, pc}
   100ac:			; <UNDEFINED> instruction: 0x46088ff0
   100b0:			; <UNDEFINED> instruction: 0xf8cd9101
   100b4:			; <UNDEFINED> instruction: 0xf7ffc00c
   100b8:	ldrtmi	pc, [r3], -fp, asr #26	; <UNPREDICTABLE>
   100bc:	stmdbls	r1, {r0, r1, r9, fp, ip, pc}
   100c0:	bleq	8e0d4 <cos@plt+0x8c2f4>
   100c4:			; <UNDEFINED> instruction: 0x4629e7bd
   100c8:	vstrcc	d3, [r1, #-4]
   100cc:			; <UNDEFINED> instruction: 0xe7cc4674
   100d0:	strcs	r2, [r1, #-258]	; 0xfffffefe
   100d4:	andcs	lr, r5, r9, asr #15
   100d8:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
   100dc:	stc	7, cr15, [lr, #-964]	; 0xfffffc3c
   100e0:	andeq	sl, r1, sl, lsr r7
   100e4:	andeq	r7, r1, lr, ror sp
   100e8:	andeq	r0, r0, r0, lsl #3
   100ec:	andeq	r6, r0, r8, lsl #14
   100f0:	andeq	sl, r1, sl, lsr #13
   100f4:	andeq	r7, r1, sl, asr #25
   100f8:			; <UNDEFINED> instruction: 0xf100b538
   100fc:	strmi	r0, [r5], -ip, lsl #8
   10100:	stccc	8, cr15, [ip], {84}	; 0x54
   10104:	blcs	2fc5d8 <cos@plt+0x2fa7f8>
   10108:	strtmi	sp, [r8], -sl, lsl #2
   1010c:	ldrhtmi	lr, [r8], -sp
   10110:	stcllt	7, cr15, [r0], {241}	; 0xf1
   10114:	stceq	8, cr15, [r4], {84}	; 0x54
   10118:	ldc	7, cr15, [lr], #964	; 0x3c4
   1011c:	strb	r3, [pc, ip, lsl #8]!
   10120:	ldmible	fp!, {r3, r4, r8, r9, fp, sp}^
   10124:	pop	{r3, r5, r9, sl, lr}
   10128:			; <UNDEFINED> instruction: 0xf7f14038
   1012c:	svclt	0x0000bcb3
   10130:			; <UNDEFINED> instruction: 0x4603b538
   10134:	tstcs	r1, r7, lsl #24
   10138:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
   1013c:	strtmi	r4, [r0], -r7, lsl #20
   10140:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
   10144:			; <UNDEFINED> instruction: 0xf7f16800
   10148:	pop	{r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   1014c:	rsbcs	r4, r4, r8, lsr r0
   10150:	stcllt	7, cr15, [sl, #-980]	; 0xfffffc2c
   10154:	andeq	r7, r1, sl, lsr #24
   10158:			; <UNDEFINED> instruction: 0x000001b4
   1015c:	andeq	r6, r0, lr, asr r3
   10160:			; <UNDEFINED> instruction: 0xf64a4a12
   10164:	ldrblt	r2, [r0, #-939]!	; 0xfffffc55
   10168:	mrcmi	4, 0, r4, cr1, cr10, {3}
   1016c:	stmdavs	r5, {r2, r3, sl, sp}
   10170:			; <UNDEFINED> instruction: 0x23aaf6ca
   10174:	stmiavs	sl!, {r1, r2, r4, r7, r8, fp, ip, lr}
   10178:	blx	12a25a <cos@plt+0x12847a>
   1017c:	blne	fe2651cc <cos@plt+0xfe2633ec>
   10180:	blx	d44ae <cos@plt+0xd26ce>
   10184:	stmdavs	r3!, {r0, r8, ip, sp, lr, pc}^
   10188:	svclt	0x0008428b
   1018c:	andle	r6, r4, r4
   10190:	andle	r4, r4, r5, lsr #5
   10194:	ldrmi	r6, [sl], #-2211	; 0xfffff75d
   10198:	stmdavs	r0!, {r1, r3, r5, r7, sp, lr}
   1019c:	stmdami	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   101a0:			; <UNDEFINED> instruction: 0xf7ff4478
   101a4:	stmdavs	r0!, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   101a8:	svclt	0x0000bd70
   101ac:	strdeq	r7, [r1], -ip
   101b0:	andeq	r0, r0, ip, asr #4
   101b4:	andeq	r6, r0, ip, lsl r3
   101b8:	bmi	1a25d4 <cos@plt+0x1a07f4>
   101bc:	blmi	1a13a8 <cos@plt+0x19f5c8>
   101c0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   101c4:	bl	ea214 <cos@plt+0xe8434>
   101c8:			; <UNDEFINED> instruction: 0xf8d30382
   101cc:			; <UNDEFINED> instruction: 0x47700090
   101d0:	andeq	r7, r1, r8, lsr #23
   101d4:	andeq	r0, r0, ip, lsr #3
   101d8:	andeq	r7, r1, r6, lsl #14
   101dc:	tstcc	r1, r0, lsl r5
   101e0:			; <UNDEFINED> instruction: 0x4c124b11
   101e4:	ldrbtmi	r4, [fp], #-2578	; 0xfffff5ee
   101e8:			; <UNDEFINED> instruction: 0xf8c3447c
   101ec:			; <UNDEFINED> instruction: 0xf8c301b8
   101f0:			; <UNDEFINED> instruction: 0xf04f01c0
   101f4:			; <UNDEFINED> instruction: 0xf8c330ff
   101f8:			; <UNDEFINED> instruction: 0x210011bc
   101fc:	biceq	pc, r4, r3, asr #17
   10200:	bicne	pc, r8, r3, asr #17
   10204:	ldmdavs	fp, {r0, r1, r5, r7, fp, ip, lr}
   10208:	blmi	2bc69c <cos@plt+0x2ba8bc>
   1020c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   10210:	ldfltd	f3, [r0, #-236]	; 0xffffff14
   10214:	mrc2	7, 4, pc, cr8, cr15, {7}
   10218:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
   1021c:	blcs	2a290 <cos@plt+0x284b0>
   10220:	pop	{r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10224:	ssat	r4, #18, r0
   10228:	andeq	sl, r1, r6, lsr r5
   1022c:	andeq	r7, r1, ip, ror fp
   10230:	andeq	r0, r0, ip, asr #4
   10234:	andeq	r0, r0, r8, lsr r2
   10238:	ldrcc	pc, [r0, #2271]	; 0x8df
   1023c:	ldrne	pc, [r0, #2271]	; 0x8df
   10240:			; <UNDEFINED> instruction: 0xf8df447b
   10244:	push	{r4, r7, r8, sl, sp}
   10248:	ldrbtmi	r4, [r9], #-4080	; 0xfffff010
   1024c:			; <UNDEFINED> instruction: 0x61b8f8d3
   10250:			; <UNDEFINED> instruction: 0xf8d3b087
   10254:	stmpl	sl, {r6, r7, r8, ip, sp, lr}
   10258:			; <UNDEFINED> instruction: 0xf8d31c75
   1025c:	blne	ffad4954 <cos@plt+0xffad2b74>
   10260:	andls	r6, r5, #1179648	; 0x120000
   10264:	andeq	pc, r0, #79	; 0x4f
   10268:	eorle	r4, sp, #-1342177272	; 0xb0000008
   1026c:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   10270:	ldmdavc	r2!, {r2, r9, sl, lr}
   10274:	ldrmi	r4, [r3], #-1147	; 0xfffffb85
   10278:	mlacc	r8, r3, r8, pc	; <UNPREDICTABLE>
   1027c:	ldmdale	r2, {r0, r1, r2, r8, r9, fp, sp}^
   10280:			; <UNDEFINED> instruction: 0xf003e8df
   10284:	ldrbeq	r0, [r1], #-3106	; 0xfffff3de
   10288:	eormi	r0, r4, #4, 24	; 0x400
   1028c:	strbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   10290:			; <UNDEFINED> instruction: 0xf8d2447a
   10294:	bcs	2189ac <cos@plt+0x216bcc>
   10298:	addhi	pc, sl, #0
   1029c:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   102a0:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
   102a4:			; <UNDEFINED> instruction: 0x51b8f8c2
   102a8:	biccc	pc, r4, r2, asr #17
   102ac:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
   102b0:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   102b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   102b8:	blls	16a328 <cos@plt+0x168548>
   102bc:			; <UNDEFINED> instruction: 0xf040405a
   102c0:	andlt	r8, r7, r0, ror r2
   102c4:	svchi	0x00f0e8bd
   102c8:	strb	r2, [pc, r0]!
   102cc:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
   102d0:			; <UNDEFINED> instruction: 0xf8d3447b
   102d4:	blcc	dc9ec <cos@plt+0xdac0c>
   102d8:	ldmdale	sl!, {r2, r3, r8, r9, fp, sp}
   102dc:			; <UNDEFINED> instruction: 0xf003e8df
   102e0:	stmdbcc	ip, {r2, r3, sl, fp}
   102e4:	ldceq	12, cr0, [r9], #-48	; 0xffffffd0
   102e8:			; <UNDEFINED> instruction: 0x0c0c390c
   102ec:			; <UNDEFINED> instruction: 0xf8d3000c
   102f0:	andcc	r2, r1, #196, 2	; 0x31
   102f4:	ldmdble	r9!, {r0, r1, r2, r9, fp, sp}
   102f8:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   102fc:	ldrmi	r2, [r0], -r2, lsl #4
   10300:			; <UNDEFINED> instruction: 0xf8c3447b
   10304:	ldrb	r2, [r1, r4, asr #3]
   10308:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1030c:			; <UNDEFINED> instruction: 0xf8d3447b
   10310:	bcs	18a38 <cos@plt+0x16c58>
   10314:	smlattcs	r7, fp, r0, sp
   10318:	strmi	r3, [r8], -r1, lsl #20
   1031c:			; <UNDEFINED> instruction: 0x51b8f8c3
   10320:	rsbsne	lr, r1, #3194880	; 0x30c000
   10324:			; <UNDEFINED> instruction: 0xf8dfe7c2
   10328:	ldrbtmi	r2, [sl], #-1228	; 0xfffffb34
   1032c:	ldrdeq	pc, [r4, #130]	; 0x82
   10330:	stmdacs	r7, {r0, ip, sp}
   10334:	andcs	sp, r1, #224, 16	; 0xe00000
   10338:			; <UNDEFINED> instruction: 0xf0124082
   1033c:	sbcsle	r0, fp, sp, lsl #31
   10340:	blcs	15ef68 <cos@plt+0x15d188>
   10344:	eorshi	pc, r7, #0, 4
   10348:			; <UNDEFINED> instruction: 0xf003e8df
   1034c:	cmnmi	r1, r7, lsr #11
   10350:			; <UNDEFINED> instruction: 0xf8df1530
   10354:	smlatbcs	r6, r4, r4, r3
   10358:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
   1035c:	ldrdcs	pc, [r8, #131]	; 0x83
   10360:			; <UNDEFINED> instruction: 0x51b8f8c3
   10364:	stmib	r3, {r0, r9, ip, sp}^
   10368:			; <UNDEFINED> instruction: 0xe79f1271
   1036c:	addsmi	r2, r3, r1, lsl #6
   10370:	svceq	0x008df013
   10374:			; <UNDEFINED> instruction: 0xf8dfd0c0
   10378:	strtmi	r7, [r1], -r4, lsl #9
   1037c:			; <UNDEFINED> instruction: 0xf8c7447f
   10380:	ldmdavc	r0!, {r3, r4, r5, r7, r8, ip, lr}
   10384:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   10388:			; <UNDEFINED> instruction: 0x31b8f8d7
   1038c:	biceq	pc, r4, r7, asr #17
   10390:	bcs	92e400 <cos@plt+0x92c620>
   10394:	stmdavs	r4!, {r1, r3, r7, r8, ip, lr, pc}
   10398:			; <UNDEFINED> instruction: 0xf8df3301
   1039c:	stmdavs	r1!, {r2, r5, r6, sl, sp}
   103a0:	tstcc	r8, sl, ror r4
   103a4:			; <UNDEFINED> instruction: 0xf8c26021
   103a8:			; <UNDEFINED> instruction: 0xe77f31b8
   103ac:	ldrbvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   103b0:			; <UNDEFINED> instruction: 0xf506447e
   103b4:			; <UNDEFINED> instruction: 0xf8c670dc
   103b8:			; <UNDEFINED> instruction: 0xf7ff51b8
   103bc:	strtmi	pc, [r1], -r9, asr #23
   103c0:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   103c4:			; <UNDEFINED> instruction: 0x31b8f8d6
   103c8:	biceq	pc, r4, r6, asr #17
   103cc:	strls	lr, [r2, #-2016]	; 0xfffff820
   103d0:	bcs	16ee5a0 <cos@plt+0x16ec7c0>
   103d4:	msrhi	SPSR_sxc, r0
   103d8:			; <UNDEFINED> instruction: 0xf0002a5d
   103dc:	bcs	17b0964 <cos@plt+0x17aeb84>
   103e0:	qadd16mi	fp, fp, r8
   103e4:	stmdavc	fp!, {r3, r8, ip, lr, pc}^
   103e8:			; <UNDEFINED> instruction: 0xf0002b5b
   103ec:	blcs	1770ab0 <cos@plt+0x176ecd0>
   103f0:			; <UNDEFINED> instruction: 0x81a8f000
   103f4:	strtmi	r7, [fp], -sl, lsr #16
   103f8:	andcs	r3, r0, r1, lsl #18
   103fc:	and	r4, fp, pc, lsl #8
   10400:	subsle	r2, pc, sp, asr sl	; <UNPREDICTABLE>
   10404:	svclt	0x00042a5c
   10408:	movwcc	r7, #6234	; 0x185a
   1040c:	adcsmi	fp, fp, #294912	; 0x48000
   10410:	bichi	pc, r4, r0
   10414:	movwcc	r7, #6234	; 0x185a
   10418:	mvnsle	r2, fp, asr sl
   1041c:	bcs	eae58c <cos@plt+0xeac7ac>
   10420:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   10424:			; <UNDEFINED> instruction: 0x81baf040
   10428:	andcs	r3, r1, r1, lsl #6
   1042c:	svcmi	0x00f6e7f2
   10430:			; <UNDEFINED> instruction: 0xf8c7447f
   10434:	ldmdavc	r3!, {r3, r4, r5, r7, r8, ip, lr}^
   10438:			; <UNDEFINED> instruction: 0xf0002b2a
   1043c:	blcs	af0abc <cos@plt+0xaeecdc>
   10440:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   10444:	ldrdcc	pc, [ip, #135]	; 0x87
   10448:	stmdbge	r3, {r2, r9, fp, sp, pc}
   1044c:			; <UNDEFINED> instruction: 0xf0002b00
   10450:	andcs	r8, r5, r1, ror #2
   10454:			; <UNDEFINED> instruction: 0xf8c73602
   10458:			; <UNDEFINED> instruction: 0xf7ff61b8
   1045c:	stmdbls	r3, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   10460:	bls	1190a4 <cos@plt+0x1172c4>
   10464:			; <UNDEFINED> instruction: 0xf8c74618
   10468:	movwcs	r3, #452	; 0x1c4
   1046c:	biccc	pc, ip, r7, asr #17
   10470:	andne	lr, r0, #196, 18	; 0x310000
   10474:	mcrmi	7, 7, lr, cr5, cr10, {0}
   10478:	stmdbge	r3, {r2, r9, fp, sp, pc}
   1047c:	ldrbtmi	r2, [lr], #-4
   10480:			; <UNDEFINED> instruction: 0x51b8f8c6
   10484:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   10488:	movwcs	r9, #39171	; 0x9903
   1048c:	ldrmi	r9, [r8], -r4, lsl #20
   10490:	biccc	pc, r4, r6, asr #17
   10494:	andne	lr, r0, #196, 18	; 0x310000
   10498:	bge	14a0c0 <cos@plt+0x1482e0>
   1049c:	andcs	sl, r3, r3, lsl #18
   104a0:	ldc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
   104a4:	stmdals	r3, {r1, r3, r4, r6, r7, r9, fp, lr}
   104a8:	ldrbtmi	r2, [sl], #-264	; 0xfffffef8
   104ac:			; <UNDEFINED> instruction: 0xf8d29d04
   104b0:			; <UNDEFINED> instruction: 0xf8c231b8
   104b4:	eorvs	r1, r0, r4, asr #3
   104b8:	strmi	r3, [r8], -r1, lsl #6
   104bc:			; <UNDEFINED> instruction: 0x31b8f8c2
   104c0:	strb	r6, [r5, -r5, rrx]!
   104c4:			; <UNDEFINED> instruction: 0xf813b1a8
   104c8:	bcs	e9b4d4 <cos@plt+0xe996f4>
   104cc:	msrhi	SPSR_sx, r0, asr #32
   104d0:			; <UNDEFINED> instruction: 0xf815461d
   104d4:	bcs	16dc0e0 <cos@plt+0x16da300>
   104d8:	bcs	17844f0 <cos@plt+0x1782710>
   104dc:	strtmi	sp, [fp], -sl
   104e0:	str	r2, [pc, r0]
   104e4:	blcs	eae758 <cos@plt+0xeac978>
   104e8:	svclt	0x0018462b
   104ec:	orrsle	r2, r1, r0
   104f0:			; <UNDEFINED> instruction: 0x461de79a
   104f4:	smlabtcs	r1, r7, fp, r4
   104f8:	stmdane	sl!, {r5, sp}^
   104fc:			; <UNDEFINED> instruction: 0xf8d3447b
   10500:			; <UNDEFINED> instruction: 0xf8c381b8
   10504:	bl	218bec <cos@plt+0x216e0c>
   10508:	strls	r0, [r2], -r1, lsl #12
   1050c:	b	1f4e4d8 <cos@plt+0x1f4c6f8>
   10510:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   10514:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
   10518:	mulcs	r1, r8, r8
   1051c:			; <UNDEFINED> instruction: 0xf0002a5e
   10520:	adcmi	r8, lr, #208	; 0xd0
   10524:	movwcs	fp, #3900	; 0xf3c
   10528:	subsle	r9, sp, #0, 6
   1052c:	bleq	34c968 <cos@plt+0x34ab88>
   10530:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   10534:	bcc	c678 <cos@plt+0xa898>
   10538:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1053c:	bcs	b8858c <cos@plt+0xb867ac>
   10540:	ldclne	0, cr13, [r2], #-164	; 0xffffff5c
   10544:			; <UNDEFINED> instruction: 0xf8969202
   10548:	ldrmi	sl, [r6], -r0
   1054c:	mvneq	lr, pc, asr #20
   10550:	andeq	pc, r7, #10
   10554:	vpmax.s8	d15, d2, d8
   10558:	movwmi	r5, #11384	; 0x2c78
   1055c:	adcsmi	r5, r5, #2046820352	; 0x7a000000
   10560:	ldmdavc	r2!, {r2, r4, r5, r8, fp, ip, lr, pc}
   10564:	andle	r2, r9, fp, asr sl
   10568:	mvnle	r2, ip, asr sl
   1056c:	strcc	r4, [r1], -r8, asr #12
   10570:			; <UNDEFINED> instruction: 0xf7ff9602
   10574:	vmlsls.f32	s30, s5, s27
   10578:	strb	r4, [r7, r2, lsl #13]!
   1057c:	ldmdavc	r2!, {r0, r1, r9, sl, ip, pc}
   10580:	tstle	r2, fp, asr sl
   10584:	bcs	eae754 <cos@plt+0xeac974>
   10588:	bls	c475c <cos@plt+0xc297c>
   1058c:			; <UNDEFINED> instruction: 0x96021c56
   10590:	mulge	r0, r2, r8
   10594:			; <UNDEFINED> instruction: 0xf1bae7da
   10598:			; <UNDEFINED> instruction: 0xf1063fff
   1059c:	andle	r0, ip, r1, lsl #2
   105a0:	andle	r4, sl, sp, lsl #5
   105a4:	ldfned	f1, [r3], #8
   105a8:	bcs	172e778 <cos@plt+0x172c998>
   105ac:	sbchi	pc, r2, r0
   105b0:	ldmdavc	r2!, {r1, r8, r9, ip, pc}^
   105b4:	vorr.i32	q2, #131072	; 0x00020000
   105b8:	ldmdbvc	sl!, {r4, r7, pc}^
   105bc:			; <UNDEFINED> instruction: 0xf04f460e
   105c0:	tstls	r2, sp, lsr #20
   105c4:	eoreq	pc, r0, #66	; 0x42
   105c8:			; <UNDEFINED> instruction: 0xe7c8717a
   105cc:	cmplt	fp, r0, lsl #22
   105d0:	msreq	CPSR_, r7, lsl #2
   105d4:	smladxls	r2, fp, r6, r4
   105d8:	bicsmi	r7, r2, #1703936	; 0x1a0000
   105dc:	blls	ac64c <cos@plt+0xaa86c>
   105e0:	movwls	r3, #8961	; 0x2301
   105e4:	mvnsle	r4, #-1342177272	; 0xb0000008
   105e8:	ldrbtmi	r4, [sp], #-3467	; 0xfffff275
   105ec:	ldrsbls	pc, [r0, #133]	; 0x85	; <UNPREDICTABLE>
   105f0:	cmneq	r5, #3489792	; 0x354000
   105f4:			; <UNDEFINED> instruction: 0xd0774599
   105f8:			; <UNDEFINED> instruction: 0xf8c94605
   105fc:	strtmi	r7, [r8], r0
   10600:	blvs	14e75c <cos@plt+0x14c97c>
   10604:	ldrtmi	r2, [r9], -r0, lsr #4
   10608:			; <UNDEFINED> instruction: 0xf7f14630
   1060c:	stmdacs	r0, {r1, r4, r5, r6, r9, fp, sp, lr, pc}
   10610:	strbmi	sp, [r8, #501]	; 0x1f5
   10614:	ldrtmi	sp, [r8], -r6, lsr #32
   10618:	b	fce5e4 <cos@plt+0xfcc804>
   1061c:	ldrdvs	pc, [r0], -r8
   10620:	stmdbge	r3, {r2, r9, fp, sp, pc}
   10624:			; <UNDEFINED> instruction: 0xf7ff2001
   10628:	blmi	1f4f81c <cos@plt+0x1f4da3c>
   1062c:	strne	lr, [r3, #-2525]	; 0xfffff623
   10630:	ldrbtmi	r2, [fp], #-523	; 0xfffffdf5
   10634:	addvs	r4, lr, r0, lsl r6
   10638:	biccs	pc, r4, r3, asr #17
   1063c:	strne	lr, [r0, #-2500]	; 0xfffff63c
   10640:			; <UNDEFINED> instruction: 0x31b8f8d3
   10644:	bge	14a0dc <cos@plt+0x1482fc>
   10648:	stmdbge	r3, {r1, sp}
   1064c:	stc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   10650:	movwcs	lr, #14813	; 0x39dd
   10654:			; <UNDEFINED> instruction: 0xf8c7200a
   10658:	stmib	r4, {r2, r6, r7, r8}^
   1065c:			; <UNDEFINED> instruction: 0xf8d72300
   10660:			; <UNDEFINED> instruction: 0xe69531b8
   10664:			; <UNDEFINED> instruction: 0xf1094a6e
   10668:	ldrbtmi	r0, [sl], #-772	; 0xfffffcfc
   1066c:	bicscc	pc, r0, r2, asr #17
   10670:			; <UNDEFINED> instruction: 0x4658e7d6
   10674:	blx	4e67a <cos@plt+0x4c89a>
   10678:	andls	r9, r2, #12288	; 0x3000
   1067c:	addle	r2, r5, r0, lsl #16
   10680:	stmdbcs	r0, {r0, fp, sp, lr}
   10684:	addhi	pc, pc, r0, asr #5
   10688:	ldmdavs	r2!, {r1, r2, r9, sl, lr}^
   1068c:			; <UNDEFINED> instruction: 0xf7ff4638
   10690:			; <UNDEFINED> instruction: 0xf856f9c7
   10694:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip}
   10698:			; <UNDEFINED> instruction: 0x9e02daf7
   1069c:	stclne	7, cr14, [fp], #-380	; 0xfffffe84
   106a0:	stmdavc	sl!, {r1, r8, r9, ip, pc}^
   106a4:	strls	lr, [r3, #-1704]	; 0xfffff958
   106a8:	blcs	eae97c <cos@plt+0xeacb9c>
   106ac:	stmdage	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   106b0:			; <UNDEFINED> instruction: 0xf7ff9100
   106b4:	stmdbls	r0, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   106b8:	stmdacs	r0, {r1, r8, sl, fp, ip, pc}
   106bc:	stmdavc	sl!, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
   106c0:			; <UNDEFINED> instruction: 0xf108e68a
   106c4:	strls	r0, [r2], -r2, lsl #12
   106c8:	svclt	0x003e42ae
   106cc:			; <UNDEFINED> instruction: 0xf8982301
   106d0:	movwls	r2, #2
   106d4:	svcge	0x002af4ff
   106d8:			; <UNDEFINED> instruction: 0x4651e77a
   106dc:			; <UNDEFINED> instruction: 0xf04f4638
   106e0:			; <UNDEFINED> instruction: 0xf7ff3aff
   106e4:	bfi	pc, sp, #19, #6	; <UNPREDICTABLE>
   106e8:	eorsle	r2, lr, r0, lsl #16
   106ec:	stmdbeq	r0, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   106f0:	tsteq	r8, r9, lsl #2	; <UNPREDICTABLE>
   106f4:	b	24e6c0 <cos@plt+0x24c8e0>
   106f8:	subsle	r2, r6, r0, lsl #16
   106fc:			; <UNDEFINED> instruction: 0xf8c54481
   10700:	blmi	1210e58 <cos@plt+0x120f078>
   10704:	andseq	pc, r8, #1073741826	; 0x40000002
   10708:			; <UNDEFINED> instruction: 0xf8c3447b
   1070c:			; <UNDEFINED> instruction: 0xf8c391d0
   10710:			; <UNDEFINED> instruction: 0xe77121d8
   10714:	movwcs	r2, #4098	; 0x1002
   10718:			; <UNDEFINED> instruction: 0x61b8f8c7
   1071c:	biccc	pc, ip, r7, asr #17
   10720:	blx	fffce726 <cos@plt+0xfffcc946>
   10724:	movwcs	lr, #14813	; 0x39dd
   10728:			; <UNDEFINED> instruction: 0xf8c7200a
   1072c:	stmib	r4, {r2, r6, r7, r8}^
   10730:	ldr	r2, [fp, #768]!	; 0x300
   10734:	tstls	r1, r8, asr #12
   10738:			; <UNDEFINED> instruction: 0xf7ff9302
   1073c:	stmdbls	r1, {r0, r3, r9, fp, ip, sp, lr, pc}
   10740:	ldr	r4, [r7, -r2, lsl #12]!
   10744:	movwls	r1, #11435	; 0x2cab
   10748:	ldrb	r7, [r5], -sl, lsr #17
   1074c:	movwls	r1, #15467	; 0x3c6b
   10750:	blcs	eaea04 <cos@plt+0xeacc24>
   10754:	stmdage	r3, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10758:			; <UNDEFINED> instruction: 0xf7ff9100
   1075c:	stmdbls	r0, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   10760:	stmdacs	r0, {r1, r8, sl, fp, ip, pc}
   10764:	stmdavc	fp!, {r1, r2, r3, r5, r6, r7, ip, lr, pc}^
   10768:	andscs	lr, r8, r1, asr #12
   1076c:	b	14e738 <cos@plt+0x14c958>
   10770:	pkhtbmi	fp, r1, r8, asr #3
   10774:	bicseq	pc, r4, r5, asr #17
   10778:	bge	14a68c <cos@plt+0x1488ac>
   1077c:	andcs	sl, r5, r3, lsl #18
   10780:			; <UNDEFINED> instruction: 0xf8c73602
   10784:			; <UNDEFINED> instruction: 0xf7ff61b8
   10788:	stmdbls	r3, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1078c:	bls	1193d0 <cos@plt+0x1175f0>
   10790:			; <UNDEFINED> instruction: 0xf8c74618
   10794:	stmib	r4, {r2, r6, r7, r8, ip, sp}^
   10798:	str	r1, [r7, #512]	; 0x200
   1079c:			; <UNDEFINED> instruction: 0xf7ff2003
   107a0:			; <UNDEFINED> instruction: 0xf7f1fa59
   107a4:	ldrmi	lr, [r6], -ip, lsr #19
   107a8:	ldrdcs	lr, [r5], -r9
   107ac:	blx	14ce7b0 <cos@plt+0x14cc9d0>
   107b0:			; <UNDEFINED> instruction: 0xf7ff2006
   107b4:	ldmdami	ip, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
   107b8:			; <UNDEFINED> instruction: 0xf7ff4478
   107bc:	bmi	70faa8 <cos@plt+0x70dcc8>
   107c0:			; <UNDEFINED> instruction: 0xf8d2447a
   107c4:			; <UNDEFINED> instruction: 0xf8d231b8
   107c8:	strb	r0, [r1, #452]!	; 0x1c4
   107cc:	ldrdeq	sl, [r1], -ip
   107d0:	andeq	r7, r1, sl, lsl fp
   107d4:	andeq	r0, r0, r0, lsl #3
   107d8:			; <UNDEFINED> instruction: 0x000064b8
   107dc:	andeq	sl, r1, ip, lsl #9
   107e0:	andeq	sl, r1, sl, ror r4
   107e4:			; <UNDEFINED> instruction: 0x00017ab0
   107e8:	andeq	sl, r1, ip, asr #8
   107ec:	andeq	sl, r1, ip, lsl r4
   107f0:	andeq	sl, r1, r0, lsl r4
   107f4:	strdeq	sl, [r1], -r2
   107f8:	andeq	sl, r1, r2, asr #7
   107fc:	andeq	sl, r1, r0, lsr #7
   10800:	andeq	sl, r1, ip, ror r3
   10804:	andeq	sl, r1, ip, ror #6
   10808:	andeq	sl, r1, ip, ror #5
   1080c:	muleq	r1, lr, r2
   10810:	andeq	sl, r1, r2, ror r2
   10814:	andeq	sl, r1, r0, lsr #4
   10818:	andeq	sl, r1, r2, lsr r1
   1081c:	andeq	sl, r1, sl, ror #1
   10820:	strheq	sl, [r1], -r2
   10824:	andeq	sl, r1, r4, lsl r0
   10828:	andeq	r5, r0, r4, lsr #26
   1082c:	andeq	r9, r1, ip, asr pc
   10830:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   10834:	ldrlt	r4, [r0, #-2833]!	; 0xfffff4ef
   10838:	strdlt	r4, [r5], ip
   1083c:	stcge	6, cr4, [r1], {5}
   10840:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   10844:	andcs	sl, r2, r2, lsl #20
   10848:	ldmdavs	fp, {r0, r5, r9, sl, lr}
   1084c:			; <UNDEFINED> instruction: 0xf04f9303
   10850:			; <UNDEFINED> instruction: 0xf7ff0300
   10854:	bmi	2cf5f0 <cos@plt+0x2cd810>
   10858:	muleq	r3, r4, r8
   1085c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   10860:	andeq	lr, r3, r5, lsl #17
   10864:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10868:	subsmi	r9, sl, r3, lsl #22
   1086c:	strtmi	sp, [r8], -r2, lsl #2
   10870:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   10874:	stmdb	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10878:	andeq	r7, r1, ip, lsr #10
   1087c:	andeq	r0, r0, r0, lsl #3
   10880:	andeq	r7, r1, r6, lsl #10
   10884:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   10888:	ldrlt	r4, [r0, #-2833]!	; 0xfffff4ef
   1088c:	strdlt	r4, [r5], ip
   10890:	stcge	6, cr4, [r1], {5}
   10894:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   10898:	andcs	sl, r3, r2, lsl #20
   1089c:	ldmdavs	fp, {r0, r5, r9, sl, lr}
   108a0:			; <UNDEFINED> instruction: 0xf04f9303
   108a4:			; <UNDEFINED> instruction: 0xf7ff0300
   108a8:	bmi	2cf59c <cos@plt+0x2cd7bc>
   108ac:	muleq	r3, r4, r8
   108b0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   108b4:	andeq	lr, r3, r5, lsl #17
   108b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   108bc:	subsmi	r9, sl, r3, lsl #22
   108c0:	strtmi	sp, [r8], -r2, lsl #2
   108c4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   108c8:	ldmdb	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   108cc:	ldrdeq	r7, [r1], -r8
   108d0:	andeq	r0, r0, r0, lsl #3
   108d4:			; <UNDEFINED> instruction: 0x000174b2
   108d8:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   108dc:	ldrlt	r4, [r0, #-2834]!	; 0xfffff4ee
   108e0:	strdlt	r4, [r5], ip
   108e4:	andcs	r4, r4, r5, lsl #12
   108e8:	streq	lr, [r0], #-2829	; 0xfffff4f3
   108ec:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   108f0:	strtmi	sl, [r1], -r2, lsl #20
   108f4:	movwls	r6, #14363	; 0x381b
   108f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   108fc:	blx	44e902 <cos@plt+0x44cb22>
   10900:	ldm	r4, {r1, r3, r9, fp, lr}
   10904:	blmi	210918 <cos@plt+0x20eb38>
   10908:	stm	r5, {r1, r3, r4, r5, r6, sl, lr}
   1090c:	ldmpl	r3, {r0, r1}^
   10910:	blls	ea980 <cos@plt+0xe8ba0>
   10914:	qaddle	r4, sl, r2
   10918:	andlt	r4, r5, r8, lsr #12
   1091c:			; <UNDEFINED> instruction: 0xf7f1bd30
   10920:	svclt	0x0000e8ee
   10924:	andeq	r7, r1, r4, lsl #9
   10928:	andeq	r0, r0, r0, lsl #3
   1092c:	andeq	r7, r1, ip, asr r4
   10930:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   10934:	ldrblt	r4, [r0, #-2835]!	; 0xfffff4ed
   10938:	strdlt	r4, [r4], ip
   1093c:	stcge	6, cr4, [r1], {5}
   10940:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   10944:	strmi	sl, [lr], -r2, lsl #20
   10948:	strtmi	r2, [r1], -r1
   1094c:	movwls	r6, #14363	; 0x381b
   10950:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10954:	blx	ff94e958 <cos@plt+0xff94cb78>
   10958:	bmi	2f7564 <cos@plt+0x2f5784>
   1095c:	muleq	r3, r4, r8
   10960:	ldrbtmi	r6, [sl], #-158	; 0xffffff62
   10964:	stm	r5, {r0, r1, r2, r8, r9, fp, lr}
   10968:	ldmpl	r3, {r0, r1}^
   1096c:	blls	ea9dc <cos@plt+0xe8bfc>
   10970:	qaddle	r4, sl, r2
   10974:	andlt	r4, r4, r8, lsr #12
   10978:			; <UNDEFINED> instruction: 0xf7f1bd70
   1097c:	svclt	0x0000e8c0
   10980:	andeq	r7, r1, ip, lsr #8
   10984:	andeq	r0, r0, r0, lsl #3
   10988:	andeq	r7, r1, r2, lsl #8
   1098c:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   10990:	ldrlt	r4, [r0, #-2833]!	; 0xfffff4ef
   10994:	strdlt	r4, [r5], ip
   10998:	stcge	6, cr4, [r1], {5}
   1099c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   109a0:	andcs	sl, r5, r2, lsl #20
   109a4:	ldmdavs	fp, {r0, r5, r9, sl, lr}
   109a8:			; <UNDEFINED> instruction: 0xf04f9303
   109ac:			; <UNDEFINED> instruction: 0xf7ff0300
   109b0:	bmi	2cf494 <cos@plt+0x2cd6b4>
   109b4:	muleq	r3, r4, r8
   109b8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   109bc:	andeq	lr, r3, r5, lsl #17
   109c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   109c4:	subsmi	r9, sl, r3, lsl #22
   109c8:	strtmi	sp, [r8], -r2, lsl #2
   109cc:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   109d0:	ldm	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   109d4:	ldrdeq	r7, [r1], -r0
   109d8:	andeq	r0, r0, r0, lsl #3
   109dc:	andeq	r7, r1, sl, lsr #7
   109e0:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   109e4:	ldrblt	r4, [r0, #2836]!	; 0xb14
   109e8:	strdlt	r4, [r5], ip
   109ec:	stcge	6, cr4, [r1], {5}
   109f0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   109f4:	ldrmi	r4, [r7], -lr, lsl #12
   109f8:	bge	a2284 <cos@plt+0xa04a4>
   109fc:	ldmdavs	fp, {sp}
   10a00:			; <UNDEFINED> instruction: 0xf04f9303
   10a04:			; <UNDEFINED> instruction: 0xf7ff0300
   10a08:	blls	8f43c <cos@plt+0x8d65c>
   10a0c:	ldm	r4, {r0, r1, r3, r9, fp, lr}
   10a10:	stmib	r3, {r0, r1}^
   10a14:	ldrbtmi	r7, [sl], #-1537	; 0xfffff9ff
   10a18:	stm	r5, {r0, r1, r2, r8, r9, fp, lr}
   10a1c:	ldmpl	r3, {r0, r1}^
   10a20:	blls	eaa90 <cos@plt+0xe8cb0>
   10a24:	qaddle	r4, sl, r2
   10a28:	andlt	r4, r5, r8, lsr #12
   10a2c:			; <UNDEFINED> instruction: 0xf7f1bdf0
   10a30:	svclt	0x0000e866
   10a34:	andeq	r7, r1, ip, ror r3
   10a38:	andeq	r0, r0, r0, lsl #3
   10a3c:	andeq	r7, r1, lr, asr #6
   10a40:			; <UNDEFINED> instruction: 0xf64a684b
   10a44:	stmdavs	sl, {r0, r1, r3, r5, r7, sl, fp, sp}
   10a48:	stccs	6, cr15, [sl], #808	; 0x328
   10a4c:	mvnsmi	lr, sp, lsr #18
   10a50:	stmdaeq	r2, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   10a54:	stmdavs	r0, {r1, r2, r9, sl, lr}
   10a58:			; <UNDEFINED> instruction: 0x03a8ea4f
   10a5c:			; <UNDEFINED> instruction: 0x460d6877
   10a60:	blx	319a9a <cos@plt+0x317cba>
   10a64:	bne	100d678 <cos@plt+0x100b898>
   10a68:	movwcc	r1, #4281	; 0x10b9
   10a6c:	movwcc	pc, #6924	; 0x1b0c	; <UNPREDICTABLE>
   10a70:			; <UNDEFINED> instruction: 0xf403fb04
   10a74:			; <UNDEFINED> instruction: 0xf7f14621
   10a78:	cmnlt	r0, r8, asr #16
   10a7c:	eorsvs	r3, r0, ip, lsl #24
   10a80:	stmdavs	r9!, {r2, sl, lr}
   10a84:	andeq	pc, ip, #8, 2
   10a88:	rsbsvs	r4, r4, r8, lsr r4
   10a8c:	ldmda	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10a90:	pop	{r3, r5, fp, sp, lr}
   10a94:			; <UNDEFINED> instruction: 0xf7f041f0
   10a98:	strdcs	fp, [r5], -sp
   10a9c:			; <UNDEFINED> instruction: 0xf8daf7ff
   10aa0:	svcmi	0x00f0e92d
   10aa4:	stmdavs	sl, {r0, r7, r9, sl, lr}
   10aa8:	stmdavs	r8, {r1, r3, r7, r9, sl, lr}^
   10aac:	strcs	pc, [fp, #1610]!	; 0x64a
   10ab0:	ldrdne	pc, [r0], -r9
   10ab4:	strcs	pc, [sl, #1738]!	; 0x6ca
   10ab8:	ldrdvc	pc, [r4], -r9
   10abc:	strcs	r1, [ip], -r3, lsl #21
   10ac0:	bne	1ffccd4 <cos@plt+0x1ffaef4>
   10ac4:	stmiaeq	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   10ac8:	adcsne	r9, sl, r0, lsl #2
   10acc:	blx	1756da <cos@plt+0x1738fa>
   10ad0:	blx	18eafa <cos@plt+0x18cd1a>
   10ad4:			; <UNDEFINED> instruction: 0xf108f502
   10ad8:	bl	212ae4 <cos@plt+0x210d04>
   10adc:	andcc	r0, r2, #1342177280	; 0x50000000
   10ae0:			; <UNDEFINED> instruction: 0xf602fb06
   10ae4:			; <UNDEFINED> instruction: 0xf7f14630
   10ae8:	stmdbls	r0, {r3, r6, fp, sp, lr, pc}
   10aec:			; <UNDEFINED> instruction: 0xf107b370
   10af0:	strmi	r0, [r4], -ip, lsl #22
   10af4:	tstls	r0, ip
   10af8:	mcrcc	6, 0, r4, cr12, cr10, {2}
   10afc:	svc	0x00e6f7f0
   10b00:	ldrcc	r9, [r8, -r0, lsl #18]
   10b04:	strmi	r3, [r8], -r2, lsl #10
   10b08:	svc	0x00c6f7f0
   10b0c:			; <UNDEFINED> instruction: 0xf8c99a01
   10b10:	stmibne	r0!, {lr}^
   10b14:	ldrdne	pc, [r0], -sl
   10b18:	stmibne	r3!, {r2, r3, r9, ip, sp}
   10b1c:			; <UNDEFINED> instruction: 0xf8c9270b
   10b20:	movwcs	r3, #28676	; 0x7004
   10b24:	eorvs	r5, r3, r7, lsr #3
   10b28:	smlatbls	r0, r5, r0, r6
   10b2c:	svc	0x00cef7f0
   10b30:	strmi	r9, [r8], -r0, lsl #18
   10b34:	svc	0x00b0f7f0
   10b38:	movweq	lr, #47876	; 0xbb04
   10b3c:			; <UNDEFINED> instruction: 0xf8442206
   10b40:			; <UNDEFINED> instruction: 0xf8c3200b
   10b44:	andlt	r8, r3, r8
   10b48:	svchi	0x00f0e8bd
   10b4c:			; <UNDEFINED> instruction: 0xf7ff2005
   10b50:	svclt	0x0000f881
   10b54:	mvnsmi	lr, sp, lsr #18
   10b58:	ldmib	r0, {r0, r2, r9, sl, lr}^
   10b5c:	addlt	r8, r2, r0, lsl #2
   10b60:			; <UNDEFINED> instruction: 0xf7fe4640
   10b64:	tstlt	r0, pc, lsl #31	; <UNPREDICTABLE>
   10b68:	pop	{r1, ip, sp, pc}
   10b6c:	bl	fe871334 <cos@plt+0xfe86f554>
   10b70:			; <UNDEFINED> instruction: 0xf64a0408
   10b74:			; <UNDEFINED> instruction: 0xf6ca27ab
   10b78:			; <UNDEFINED> instruction: 0xf10427aa
   10b7c:	adcne	r0, r3, r0, lsr r0
   10b80:	andeq	pc, ip, #4, 2
   10b84:	blx	1f5392 <cos@plt+0x1f35b2>
   10b88:			; <UNDEFINED> instruction: 0xf7f0f703
   10b8c:	bls	8cb6c <cos@plt+0x8ad8c>
   10b90:	mvnlt	r4, r6, lsl #12
   10b94:	andscc	r4, r8, r1, asr #12
   10b98:	svc	0x0098f7f0
   10b9c:			; <UNDEFINED> instruction: 0xf7f04640
   10ba0:			; <UNDEFINED> instruction: 0xf104ef7c
   10ba4:	ldmne	r3!, {r3, r4, r9}
   10ba8:	cfldrdne	mvd3, [r9], #144	; 0x90
   10bac:	adcsvs	r4, r1, r4, lsr r4
   10bb0:	mvnsmi	r2, #7
   10bb4:	tstcs	r9, r0, lsr r0
   10bb8:	rscsvs	r2, r1, sl
   10bbc:	adcspl	r2, r0, fp, lsl #2
   10bc0:	rsbvs	r6, ip, lr, lsr #32
   10bc4:	smlabtvc	r2, r3, r9, lr
   10bc8:	pop	{r1, ip, sp, pc}
   10bcc:	strdcs	r8, [r5], -r0
   10bd0:			; <UNDEFINED> instruction: 0xf840f7ff
   10bd4:	mvnsmi	lr, #737280	; 0xb4000
   10bd8:	ldmib	r0, {r0, r2, r9, sl, lr}^
   10bdc:	ldrtmi	r7, [r8], -r0, lsl #2
   10be0:			; <UNDEFINED> instruction: 0xff50f7fe
   10be4:	pop	{r3, r8, ip, sp, pc}
   10be8:	blne	ff331bd0 <cos@plt+0xff32fdf0>
   10bec:			; <UNDEFINED> instruction: 0x23abf64a
   10bf0:			; <UNDEFINED> instruction: 0x23aaf6ca
   10bf4:	eoreq	pc, r4, r4, lsl #2
   10bf8:	stmibeq	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   10bfc:	stmdaeq	ip, {r2, r8, ip, sp, lr, pc}
   10c00:			; <UNDEFINED> instruction: 0xf909fb03
   10c04:	svc	0x00b8f7f0
   10c08:	bicslt	r4, r0, r6, lsl #12
   10c0c:	ldrtmi	r4, [r9], -r2, asr #12
   10c10:			; <UNDEFINED> instruction: 0xf7f0300c
   10c14:	shsaxmi	lr, r8, ip
   10c18:	svc	0x003ef7f0
   10c1c:	andeq	lr, r8, r6, lsl #22
   10c20:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   10c24:	ldrtmi	r2, [r1], #-521	; 0xfffffdf7
   10c28:	b	1be8cf8 <cos@plt+0x1be6f18>
   10c2c:	andcs	r0, fp, #603979776	; 0x24000000
   10c30:	smlabtvs	r0, r5, r9, lr
   10c34:			; <UNDEFINED> instruction: 0xf846210a
   10c38:	stmib	r0, {r3, ip}^
   10c3c:	pop	{r1, r9, ip, sp}
   10c40:	strdcs	r8, [r5], -r8	; <UNPREDICTABLE>
   10c44:			; <UNDEFINED> instruction: 0xf806f7ff
   10c48:	mvnsmi	lr, sp, lsr #18
   10c4c:			; <UNDEFINED> instruction: 0x23abf64a
   10c50:	strhi	lr, [r0], #-2512	; 0xfffff630
   10c54:			; <UNDEFINED> instruction: 0x23aaf6ca
   10c58:	bl	fe922478 <cos@plt+0xfe920698>
   10c5c:			; <UNDEFINED> instruction: 0xf1040408
   10c60:	adcne	r0, r2, r8, lsl r0
   10c64:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   10c68:			; <UNDEFINED> instruction: 0xf7f01c5f
   10c6c:	orrlt	lr, r8, r6, lsl #31
   10c70:	strmi	r3, [r5], -ip, lsl #8
   10c74:	andcc	r4, ip, r1, asr #12
   10c78:	strtmi	r4, [ip], #-1570	; 0xfffff9de
   10c7c:	svc	0x0026f7f0
   10c80:			; <UNDEFINED> instruction: 0xf7f04640
   10c84:	movwcs	lr, #36618	; 0x8f0a
   10c88:	rsbsvs	r6, r4, r5, lsr r0
   10c8c:	eorvs	r6, fp, pc, lsr #1
   10c90:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10c94:			; <UNDEFINED> instruction: 0xf7fe2005
   10c98:	svclt	0x0000ffdd
   10c9c:	svcmi	0x00f0e92d
   10ca0:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   10ca4:	bmi	18b38b4 <cos@plt+0x18b1ad4>
   10ca8:	ldrbtmi	r4, [sl], #-2914	; 0xfffff49e
   10cac:	sfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   10cb0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10cb4:	strcc	pc, [r4], #-2253	; 0xfffff733
   10cb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10cbc:	blx	fe3cecc0 <cos@plt+0xfe3ccee0>
   10cc0:			; <UNDEFINED> instruction: 0xf0002c00
   10cc4:	ldmdami	ip, {r5, r7, pc}^
   10cc8:			; <UNDEFINED> instruction: 0xf7f04478
   10ccc:			; <UNDEFINED> instruction: 0x4603eed8
   10cd0:	cmple	r3, r0, lsl #16
   10cd4:	stmdage	r1, {r0, r7, r9, fp, sp, pc}
   10cd8:			; <UNDEFINED> instruction: 0xf1ad9381
   10cdc:	ldrmi	r0, [r7], -r4, lsl #12
   10ce0:	blx	feacece4 <cos@plt+0xfeaccf04>
   10ce4:			; <UNDEFINED> instruction: 0xf8df4b55
   10ce8:			; <UNDEFINED> instruction: 0xf8df8158
   10cec:	ldrbtmi	r9, [fp], #-344	; 0xfffffea8
   10cf0:	ldrbtmi	r4, [r9], #1272	; 0x4f8
   10cf4:	bcc	44c51c <cos@plt+0x44a73c>
   10cf8:	eor	r4, r7, r4, lsl #12
   10cfc:	ldcle	12, cr2, [sp], #-28	; 0xffffffe4
   10d00:	ldmdavs	sp!, {r2, r4, r6, r8, r9, fp, ip, sp, pc}
   10d04:	blge	7f200 <cos@plt+0x7d420>
   10d08:			; <UNDEFINED> instruction: 0xf000429e
   10d0c:	cdp	0, 1, cr8, cr8, cr3, {4}
   10d10:			; <UNDEFINED> instruction: 0xf7ff0a10
   10d14:	bl	14f550 <cos@plt+0x14d770>
   10d18:	bl	211c34 <cos@plt+0x20fe54>
   10d1c:			; <UNDEFINED> instruction: 0xf9b30343
   10d20:	stmdacs	r2, {r3, r5, r8}
   10d24:	eorsle	r6, r1, r8, ror r0
   10d28:	blle	a5ad30 <cos@plt+0xa58f50>
   10d2c:	movweq	pc, #33031	; 0x8107	; <UNPREDICTABLE>
   10d30:	andmi	pc, r4, #-805306368	; 0xd0000000
   10d34:	mlsle	pc, r3, r2, r4	; <UNPREDICTABLE>
   10d38:			; <UNDEFINED> instruction: 0x461f60bc
   10d3c:	addsmi	sl, lr, #130048	; 0x1fc00
   10d40:			; <UNDEFINED> instruction: 0xf106d06a
   10d44:			; <UNDEFINED> instruction: 0xf7ff0008
   10d48:			; <UNDEFINED> instruction: 0x4604fa77
   10d4c:	ldclle	12, cr2, [r5, #44]	; 0x2c
   10d50:	movweq	pc, #57764	; 0xe1a4	; <UNPREDICTABLE>
   10d54:	ldmdble	r1, {r0, r8, r9, fp, sp}
   10d58:			; <UNDEFINED> instruction: 0xe7dc683d
   10d5c:	bmi	e98d64 <cos@plt+0xe96f84>
   10d60:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
   10d64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10d68:	strcc	pc, [r4], #-2269	; 0xfffff723
   10d6c:	cmple	ip, sl, asr r0
   10d70:	sfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   10d74:	blhi	cc070 <cos@plt+0xca290>
   10d78:	svchi	0x00f0e8bd
   10d7c:	ldrb	r3, [sp, r8, lsl #12]
   10d80:	smlalbtle	r1, pc, r3, sp	; <UNPREDICTABLE>
   10d84:			; <UNDEFINED> instruction: 0xf7ff4648
   10d88:			; <UNDEFINED> instruction: 0xe7cff9d3
   10d8c:	bleq	24d430 <cos@plt+0x24b650>
   10d90:	beq	14d1cc <cos@plt+0x14b3ec>
   10d94:	stcle	13, cr2, [r9], {2}
   10d98:	andcs	fp, r1, #12, 30	; 0x30
   10d9c:	ldrbmi	r2, [r6, #-512]	; 0xfffffe00
   10da0:	andcs	fp, r0, #20, 30	; 0x50
   10da4:	andeq	pc, r1, #2
   10da8:	bllt	12a05d0 <cos@plt+0x129e7f0>
   10dac:	teqle	r6, #360710144	; 0x15800000
   10db0:	stccs	13, cr3, [r4, #-4]
   10db4:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   10db8:	ldrne	pc, [sp, -r5]
   10dbc:	andeq	r0, r3, r3, lsl pc
   10dc0:			; <UNDEFINED> instruction: 0xf7ff4630
   10dc4:	ldrbmi	pc, [pc], -r1, asr #30	; <UNPREDICTABLE>
   10dc8:			; <UNDEFINED> instruction: 0xf1ab687a
   10dcc:	bcs	139f4 <cos@plt+0x11c14>
   10dd0:			; <UNDEFINED> instruction: 0xf8dbd0bc
   10dd4:	ldrb	r5, [sp, r8]
   10dd8:			; <UNDEFINED> instruction: 0xf7ff4630
   10ddc:	udf	#12267	; 0x2feb
   10de0:			; <UNDEFINED> instruction: 0xf7ff4630
   10de4:			; <UNDEFINED> instruction: 0xe7eefeb7
   10de8:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
   10dec:			; <UNDEFINED> instruction: 0xf7ff4630
   10df0:	strb	pc, [r8, r7, lsr #28]!	; <UNPREDICTABLE>
   10df4:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
   10df8:			; <UNDEFINED> instruction: 0xf7ff4630
   10dfc:	ubfx	pc, r1, #28, #3
   10e00:			; <UNDEFINED> instruction: 0x4656465f
   10e04:	andcs	lr, ip, r0, ror #15
   10e08:	mrc	7, 5, APSR_nzcv, cr6, cr0, {7}
   10e0c:	movwcs	fp, #45344	; 0xb120
   10e10:	str	r6, [r4, r3]!
   10e14:			; <UNDEFINED> instruction: 0xe7a26830
   10e18:			; <UNDEFINED> instruction: 0xf7fe2005
   10e1c:	andcs	pc, r4, fp, lsl pc	; <UNPREDICTABLE>
   10e20:			; <UNDEFINED> instruction: 0xff18f7fe
   10e24:			; <UNDEFINED> instruction: 0xf7fe4240
   10e28:			; <UNDEFINED> instruction: 0xf7f0ff15
   10e2c:	svclt	0x0000ee68
   10e30:	strheq	r7, [r1], -sl
   10e34:	andeq	r0, r0, r0, lsl #3
   10e38:	andeq	r9, r1, r4, asr sl
   10e3c:	andeq	r5, r0, r6, lsl #16
   10e40:	andeq	r5, r0, ip, lsr sl
   10e44:	andeq	r5, r0, r2, lsr #16
   10e48:	andeq	r7, r1, r2
   10e4c:			; <UNDEFINED> instruction: 0xf7f0b508
   10e50:			; <UNDEFINED> instruction: 0xb100ee94
   10e54:	andcs	fp, r5, r8, lsl #26
   10e58:	mrc2	7, 7, pc, cr12, cr14, {7}
   10e5c:			; <UNDEFINED> instruction: 0xf7f0b508
   10e60:	tstlt	r0, r4, asr lr
   10e64:	andcs	fp, r5, r8, lsl #26
   10e68:	mrc2	7, 7, pc, cr4, cr14, {7}
   10e6c:	bmi	163a84 <cos@plt+0x161ca4>
   10e70:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10e74:	tstlt	r3, fp, lsl r8
   10e78:			; <UNDEFINED> instruction: 0xf7ff4770
   10e7c:	svclt	0x0000b865
   10e80:	strdeq	r6, [r1], -r4
   10e84:	andeq	r0, r0, ip, asr #4
   10e88:	bmi	163aa0 <cos@plt+0x161cc0>
   10e8c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10e90:	tstlt	r3, fp, lsl r8
   10e94:			; <UNDEFINED> instruction: 0xf7ff4770
   10e98:	svclt	0x0000b879
   10e9c:	ldrdeq	r6, [r1], -r8
   10ea0:	andeq	r0, r0, r8, lsr r2
   10ea4:	mvnsmi	lr, sp, lsr #18
   10ea8:	blmi	5a3f04 <cos@plt+0x5a2124>
   10eac:	ldrbtmi	r4, [ip], #-2582	; 0xfffff5ea
   10eb0:			; <UNDEFINED> instruction: 0xf85458e7
   10eb4:	ldmdavs	sp!, {r1, pc}
   10eb8:	ldrdeq	pc, [r0], -r8
   10ebc:			; <UNDEFINED> instruction: 0xf5051a2d
   10ec0:	ldrtmi	r7, [r1], -r0, asr #13
   10ec4:	mcr	7, 1, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   10ec8:			; <UNDEFINED> instruction: 0xf8c84603
   10ecc:	mrslt	r0, (UNDEF: 64)
   10ed0:	ldrmi	r4, [lr], #-2574	; 0xfffff5f2
   10ed4:	ldmdbne	r8, {r1, r2, r3, r4, r5, sp, lr}^
   10ed8:	stmiapl	r2!, {r3, r4, r8, r9, fp, ip, sp}
   10edc:	pop	{r0, r1, r4, sp, lr}
   10ee0:	blmi	2f16a8 <cos@plt+0x2ef8c8>
   10ee4:	stmdami	fp, {r2, r5, r9, sp}
   10ee8:	stmiapl	r3!, {r0, r8, sp}^
   10eec:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   10ef0:	mrc	7, 0, APSR_nzcv, cr14, cr0, {7}
   10ef4:			; <UNDEFINED> instruction: 0xf7f42064
   10ef8:			; <UNDEFINED> instruction: 0xf8d8fe77
   10efc:	strb	r3, [r7, r0]!
   10f00:			; <UNDEFINED> instruction: 0x00016eb6
   10f04:	andeq	r0, r0, r0, lsr #4
   10f08:	andeq	r0, r0, ip, asr #4
   10f0c:	andeq	r0, r0, r8, asr #4
   10f10:			; <UNDEFINED> instruction: 0x000001b4
   10f14:	andeq	r5, r0, ip, lsr r6
   10f18:	mvnsmi	lr, sp, lsr #18
   10f1c:	blmi	5a3f78 <cos@plt+0x5a2198>
   10f20:	ldrbtmi	r4, [ip], #-2582	; 0xfffff5ea
   10f24:			; <UNDEFINED> instruction: 0xf85458e7
   10f28:	ldmdavs	sp!, {r1, pc}
   10f2c:	ldrdeq	pc, [r0], -r8
   10f30:			; <UNDEFINED> instruction: 0xf1051a2d
   10f34:	ldrtmi	r0, [r1], -r0, asr #13
   10f38:	stcl	7, cr15, [r6, #960]!	; 0x3c0
   10f3c:			; <UNDEFINED> instruction: 0xf8c84603
   10f40:	teqlt	r8, r0
   10f44:	ldrmi	r4, [lr], #-2574	; 0xfffff5f2
   10f48:	ldmdbne	r8, {r1, r2, r3, r4, r5, sp, lr}^
   10f4c:	andsvs	r5, r3, r2, lsr #17
   10f50:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10f54:	eorcs	r4, fp, #11264	; 0x2c00
   10f58:	tstcs	r1, fp, lsl #16
   10f5c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   10f60:			; <UNDEFINED> instruction: 0xf7f0681b
   10f64:	rsbcs	lr, r4, r6, ror #27
   10f68:	mrc2	7, 1, pc, cr14, cr4, {7}
   10f6c:	ldrdcc	pc, [r0], -r8
   10f70:	svclt	0x0000e7e8
   10f74:	andeq	r6, r1, r2, asr #28
   10f78:	muleq	r0, r4, r2
   10f7c:	andeq	r0, r0, r8, lsr r2
   10f80:	andeq	r0, r0, ip, lsr r2
   10f84:			; <UNDEFINED> instruction: 0x000001b4
   10f88:	strdeq	r5, [r0], -r2
   10f8c:	svcmi	0x00f0e92d
   10f90:	bmi	fffa27ec <cos@plt+0xfffa0a0c>
   10f94:	blmi	fffbd1b8 <cos@plt+0xfffbb3d8>
   10f98:	ldrbtmi	r1, [sl], #-2119	; 0xfffff7b9
   10f9c:	mvnshi	pc, #14614528	; 0xdf0000
   10fa0:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   10fa4:	ldmdavs	fp, {r1, r3, r5, fp, sp, lr}
   10fa8:			; <UNDEFINED> instruction: 0xf04f9305
   10fac:	andls	r0, r0, r0, lsl #6
   10fb0:	stmiavs	fp!, {r1, r3, r4, r8, fp, ip, sp, pc}^
   10fb4:			; <UNDEFINED> instruction: 0xf0002b0b
   10fb8:	ldmibmi	r7!, {r1, r6, r7, r8, pc}^
   10fbc:	ldmmi	r7!, {r2, r3, r8, r9, sp}^
   10fc0:	blcs	feb0e8f0 <cos@plt+0xfeb0cb10>
   10fc4:			; <UNDEFINED> instruction: 0xf6ca9e00
   10fc8:			; <UNDEFINED> instruction: 0xf8582baa
   10fcc:	stmdbge	r4, {r0, sp, pc}
   10fd0:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   10fd4:			; <UNDEFINED> instruction: 0x91014699
   10fd8:	ldrdmi	pc, [r0], -sl
   10fdc:	tstls	r4, r1, lsl #16
   10fe0:	bcs	9e2050 <cos@plt+0x9e0270>
   10fe4:	ldm	pc, {r1, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   10fe8:	rsceq	pc, r3, r2, lsl r0	; <UNPREDICTABLE>
   10fec:	ldrsbeq	r0, [r0], #5
   10ff0:	smulleq	r0, ip, r3, r0
   10ff4:	umulleq	r0, ip, r0, r0
   10ff8:	sbceq	r0, r9, sp, rrx
   10ffc:	subeq	r0, r4, sp, lsr #1
   11000:	orreq	r0, r3, r8, lsr #32
   11004:	tsteq	r4, r0, lsr #2
   11008:	smlalseq	r0, sp, r3, r0
   1100c:	umulleq	r0, ip, r0, r0
   11010:	sbceq	r0, r9, sp, rrx
   11014:	subeq	r0, r4, sp, lsr #1
   11018:	rscseq	r0, r1, r8, lsr #32
   1101c:	cmpeq	r5, lr, asr r1
   11020:	eorseq	r0, r5, sl, lsr r0
   11024:	eorseq	r0, r5, r5, lsr r0
   11028:	eorseq	r0, r5, r5, lsr r0
   1102c:	eorseq	r0, r5, r5, lsr r0
   11030:	cmneq	r3, r5, lsr r0
   11034:	teqeq	ip, r3, asr #2
   11038:	andcs	r0, r1, sl, lsr r0
   1103c:	blmi	ff523ba4 <cos@plt+0xff521dc4>
   11040:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11044:	blls	16b0b4 <cos@plt+0x1692d4>
   11048:			; <UNDEFINED> instruction: 0xf040405a
   1104c:	mullt	r7, sp, r1
   11050:	svchi	0x00f0e8bd
   11054:	ldrbtmi	r4, [r8], #-2259	; 0xfffff72d
   11058:			; <UNDEFINED> instruction: 0xf86af7ff
   1105c:	blls	4b01c <cos@plt+0x4923c>
   11060:	svclt	0x002842be
   11064:	svclt	0x0014429e
   11068:	movwcs	r2, #769	; 0x301
   1106c:	strcc	sp, [ip, #-342]	; 0xfffffeaa
   11070:	strtmi	lr, [r1], -r6, lsr #32
   11074:	movwls	r9, #10241	; 0x2801
   11078:			; <UNDEFINED> instruction: 0xf872f7ff
   1107c:			; <UNDEFINED> instruction: 0xf1059b02
   11080:	addmi	r0, r6, #12, 2
   11084:	msrhi	SPSR_fsc, r0
   11088:	bcs	2eb438 <cos@plt+0x2e9658>
   1108c:	bmi	ff1c53e8 <cos@plt+0xff1c3608>
   11090:			; <UNDEFINED> instruction: 0xf8583418
   11094:	ldmdavs	r2, {r1, sp}
   11098:			; <UNDEFINED> instruction: 0xf00042a2
   1109c:	bmi	ff0f1604 <cos@plt+0xff0ef824>
   110a0:	subeq	lr, sl, r4, lsl #17
   110a4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   110a8:	stmiavs	r9!, {r2, fp, ip, pc}
   110ac:	bne	fe0ab0fc <cos@plt+0xfe0a931c>
   110b0:	blx	26b2ba <cos@plt+0x2694da>
   110b4:	addsne	r5, r2, r1, lsl #10
   110b8:	blx	2e9542 <cos@plt+0x2e7762>
   110bc:	rscvs	pc, r2, r2, lsl #4
   110c0:	str	r6, [sp, sl, lsr #16]
   110c4:	blx	26b376 <cos@plt+0x269596>
   110c8:	stmiane	r9!, {r1, r9, ip, sp, lr, pc}
   110cc:	bcs	2e737c <cos@plt+0x2e559c>
   110d0:	bmi	fed853a4 <cos@plt+0xfed835c4>
   110d4:			; <UNDEFINED> instruction: 0xf8583418
   110d8:	ldmdavs	r2, {r1, sp}
   110dc:			; <UNDEFINED> instruction: 0xf00042a2
   110e0:	bmi	fecb1604 <cos@plt+0xfecaf824>
   110e4:	stm	r4, {r2, r3, r8, sl, ip, sp}
   110e8:			; <UNDEFINED> instruction: 0xf858004a
   110ec:	bls	1150fc <cos@plt+0x11331c>
   110f0:	ldmvs	r1, {r3, fp, sp, lr}
   110f4:	addsne	r1, r2, r2, lsl sl
   110f8:	blx	2e9586 <cos@plt+0x2e77a6>
   110fc:	rscvs	pc, r2, r2, lsl #4
   11100:	stmiavs	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   11104:	strpl	pc, [r2, #-2825]	; 0xfffff4f7
   11108:	strcc	lr, [ip, #-2010]	; 0xfffff826
   1110c:	ldrb	r2, [r7, ip, lsl #6]
   11110:	addsmi	r9, lr, #0, 22
   11114:	strcc	fp, [ip, #-3844]	; 0xfffff0fc
   11118:	sbcsle	r2, r1, r0, lsl #6
   1111c:	ldrdcc	pc, [r0], -sl
   11120:			; <UNDEFINED> instruction: 0xf00042a3
   11124:	blmi	fe87159c <cos@plt+0xfe86f7bc>
   11128:	ldrdcs	lr, [r3, -r4]
   1112c:	stmibvs	r5!, {r3, r4, sl, fp, ip, sp}
   11130:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11134:	ldmdavs	r8, {r1, r2, r5, r9, fp, sp, lr}
   11138:	blx	26b8ce <cos@plt+0x269aee>
   1113c:	andls	r0, r4, #536870912	; 0x20000000
   11140:			; <UNDEFINED> instruction: 0xe7bd6091
   11144:			; <UNDEFINED> instruction: 0xc010f8dd
   11148:	ldmibmi	sl, {r0, r3, r4, r7, r9, fp, lr}
   1114c:	andeq	pc, ip, ip, lsl #2
   11150:	andvs	pc, r0, ip, asr #17
   11154:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   11158:	bne	fe8ab1a8 <cos@plt+0xfe8a93c8>
   1115c:	blx	2d54ae <cos@plt+0x2d36ce>
   11160:			; <UNDEFINED> instruction: 0xf8ccf202
   11164:			; <UNDEFINED> instruction: 0xf8582004
   11168:	ldmdavs	r2, {r0, sp}
   1116c:			; <UNDEFINED> instruction: 0xf0004290
   11170:	andcs	r8, r1, #250	; 0xfa
   11174:	andls	r3, r4, ip, lsl #10
   11178:	str	r6, [r1, r2, lsl #1]!
   1117c:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   11180:	adcsmi	lr, lr, #34078720	; 0x2080000
   11184:	strcc	sp, [ip, #-970]	; 0xfffffc36
   11188:	adcsmi	lr, lr, #40370176	; 0x2680000
   1118c:	strcc	sp, [r1], -r6, asr #5
   11190:	ldr	r3, [r5, ip, lsl #10]
   11194:	sbcle	r4, r1, #-536870901	; 0xe000000b
   11198:	stmiavs	r9!, {r1, r4, r5, fp, ip, sp, lr}
   1119c:	andeq	pc, r7, r2
   111a0:	stcpl	8, cr0, [sl], {210}	; 0xd2
   111a4:	ldrbeq	r4, [r0, r2, lsl #2]
   111a8:			; <UNDEFINED> instruction: 0x3601d5b8
   111ac:	str	r3, [r7, ip, lsl #10]
   111b0:	ldrtmi	r6, [r0], -sl, ror #16
   111b4:	movwls	r6, #14505	; 0x38a9
   111b8:			; <UNDEFINED> instruction: 0xf7f09202
   111bc:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   111c0:	bls	c5878 <cos@plt+0xc3a98>
   111c4:	blls	de5fc <cos@plt+0xdc81c>
   111c8:			; <UNDEFINED> instruction: 0xe7794416
   111cc:	ldrtmi	r6, [r0], -r9, lsr #17
   111d0:			; <UNDEFINED> instruction: 0xf7f09302
   111d4:	stmdacs	r0, {r3, r5, sl, fp, sp, lr, pc}
   111d8:	stmdavs	sl!, {r5, r7, r8, ip, lr, pc}^
   111dc:	blls	9e614 <cos@plt+0x9c834>
   111e0:			; <UNDEFINED> instruction: 0xe76d4416
   111e4:	strcc	r4, [ip, #-1584]	; 0xfffff9d0
   111e8:	ldc	7, cr15, [r4, #-960]	; 0xfffffc40
   111ec:	strmi	r2, [r6], #-768	; 0xfffffd00
   111f0:	adcsmi	lr, lr, #26738688	; 0x1980000
   111f4:	blmi	1b45c44 <cos@plt+0x1b43e64>
   111f8:			; <UNDEFINED> instruction: 0x36013418
   111fc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11200:	adcmi	r6, r3, #1769472	; 0x1b0000
   11204:	bmi	1a852b0 <cos@plt+0x1a834d0>
   11208:	eorvs	r2, r5, r0, lsl #6
   1120c:	stmib	r4, {r2, r3, r8, sl, ip, sp}^
   11210:			; <UNDEFINED> instruction: 0xf8589601
   11214:	stmdbls	r4, {r1, sp}
   11218:	bne	fe2ab268 <cos@plt+0xfe2a9488>
   1121c:	addsne	r6, r2, r9, lsl #17
   11220:	blx	2e96ae <cos@plt+0x2e78ce>
   11224:	rscvs	pc, r2, r2, lsl #4
   11228:	adcsmi	lr, lr, #19398656	; 0x1280000
   1122c:	svcge	0x0076f4bf
   11230:	and	r6, r2, r9, lsr #17
   11234:			; <UNDEFINED> instruction: 0xf43f42b7
   11238:			; <UNDEFINED> instruction: 0xf816af71
   1123c:			; <UNDEFINED> instruction: 0xf0033b01
   11240:	ldmeq	fp, {r0, r1, r2, r9}^
   11244:	tstmi	r3, fp, asr #25
   11248:	ldrble	r0, [r3, #2010]!	; 0x7da
   1124c:	ldrcc	r4, [r8], #-2902	; 0xfffff4aa
   11250:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11254:	adcmi	r6, r3, #1769472	; 0x1b0000
   11258:			; <UNDEFINED> instruction: 0xf7ffd1d5
   1125c:	strmi	pc, [r4], -r3, lsr #28
   11260:	adcsmi	lr, lr, #54788096	; 0x3440000
   11264:	svcge	0x005af4bf
   11268:	ldrtmi	r3, [lr], -ip, lsl #10
   1126c:	str	r2, [r7, -r0, lsl #6]!
   11270:			; <UNDEFINED> instruction: 0xf4bf42be
   11274:			; <UNDEFINED> instruction: 0xf817af53
   11278:	stmiavs	r9!, {r0, sl, fp, ip, sp}
   1127c:	andeq	pc, r7, #3
   11280:	stclpl	8, cr0, [fp], {219}	; 0xdb
   11284:	bfieq	r4, r3, #2, #26
   11288:	svcge	0x0048f57f
   1128c:	ldrtmi	r3, [lr], -ip, lsl #10
   11290:	ldr	r2, [r5, -r0, lsl #6]
   11294:			; <UNDEFINED> instruction: 0xf4bf42be
   11298:	strcc	sl, [r1], -r1, asr #30
   1129c:			; <UNDEFINED> instruction: 0xf4ff42be
   112a0:	strcc	sl, [ip, #-3901]	; 0xfffff0c3
   112a4:	adcsmi	lr, lr, #12, 14	; 0x300000
   112a8:	svcge	0x0038f4bf
   112ac:	adcsmi	r1, r8, #112, 24	; 0x7000
   112b0:	svcge	0x0034f4ff
   112b4:	stmiavs	r9!, {r1, r4, r5, fp, ip, sp, lr}
   112b8:	streq	pc, [r7], -r2
   112bc:	stcpl	8, cr0, [sl], {210}	; 0xd2
   112c0:			; <UNDEFINED> instruction: 0x07d14132
   112c4:	strcc	fp, [ip, #-3908]	; 0xfffff0bc
   112c8:			; <UNDEFINED> instruction: 0xf53f4606
   112cc:			; <UNDEFINED> instruction: 0xe725aef9
   112d0:	blne	fee2b480 <cos@plt+0xfee296a0>
   112d4:			; <UNDEFINED> instruction: 0xf53f1a80
   112d8:	stmiavs	r9!, {r0, r5, r8, r9, sl, fp, sp, pc}
   112dc:			; <UNDEFINED> instruction: 0xf7f04430
   112e0:	strcc	lr, [ip, #-3080]	; 0xfffff3f8
   112e4:			; <UNDEFINED> instruction: 0x4603463e
   112e8:			; <UNDEFINED> instruction: 0xf43f2800
   112ec:	ldr	sl, [r5, -r9, ror #29]
   112f0:			; <UNDEFINED> instruction: 0x46301bb9
   112f4:	stmiavs	sl!, {r0, r1, r3, r5, r6, fp, sp, lr}
   112f8:			; <UNDEFINED> instruction: 0xf85ef7fb
   112fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   11300:	svcge	0x000cf43f
   11304:	ldrcc	r4, [r8], #-2856	; 0xfffff4d8
   11308:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1130c:	adcmi	r6, r3, #1769472	; 0x1b0000
   11310:	bmi	9c53f0 <cos@plt+0x9c3610>
   11314:	eorvs	r1, r5, r1, ror ip
   11318:	stmib	r4, {r8, r9, sp}^
   1131c:	strcc	r9, [ip, #-257]	; 0xfffffeff
   11320:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   11324:	ldmdavs	r2, {r2, r8, fp, ip, pc}
   11328:	stmvs	r9, {r1, r3, r7, r9, fp, ip}
   1132c:			; <UNDEFINED> instruction: 0x61211092
   11330:	vqdmulh.s<illegal width 8>	d15, d2, d11
   11334:	stcne	8, cr15, [r8], {85}	; 0x55
   11338:	rscvs	r4, r2, lr, lsl #8
   1133c:	ldmib	r5, {r6, r7, r9, sl, sp, lr, pc}^
   11340:			; <UNDEFINED> instruction: 0xf7fb3201
   11344:	stmdacc	r0, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
   11348:	andcs	fp, r1, r8, lsl pc
   1134c:	stmib	sp, {r1, r2, r4, r5, r6, r9, sl, sp, lr, pc}^
   11350:			; <UNDEFINED> instruction: 0xf7ff1302
   11354:	ldmib	sp, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   11358:	strmi	r1, [r4], -r2, lsl #6
   1135c:	mulcs	r0, pc, r6	; <UNPREDICTABLE>
   11360:	strmi	lr, [sp], -ip, ror #12
   11364:	movwls	lr, #9900	; 0x26ac
   11368:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
   1136c:	str	r9, [r0, -r2, lsl #22]
   11370:	movwne	lr, #10701	; 0x29cd
   11374:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   11378:	movwne	lr, #10717	; 0x29dd
   1137c:	ldrt	r4, [r0], r4, lsl #12
   11380:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
   11384:	strb	r4, [r4, r4, lsl #12]
   11388:	bl	fee4f350 <cos@plt+0xfee4d570>
   1138c:	andeq	r6, r1, sl, asr #27
   11390:	andeq	r0, r0, r0, lsl #3
   11394:	andeq	r6, r1, r2, asr #27
   11398:	andeq	r0, r0, r8, asr #4
   1139c:	andeq	r0, r0, ip, lsr r2
   113a0:	andeq	r6, r1, r4, lsr #26
   113a4:	andeq	r5, r0, r6, lsr #10
   113a8:	andeq	r0, r0, r0, lsr #4
   113ac:	andeq	r0, r0, r8, lsr r2
   113b0:	andeq	r0, r0, ip, asr #4
   113b4:	muleq	r0, r4, r2
   113b8:	svcmi	0x00f0e92d
   113bc:	ldrmi	fp, [r1], fp, lsl #1
   113c0:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   113c4:	ldrmi	r9, [ip], -r5, lsl #6
   113c8:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   113cc:			; <UNDEFINED> instruction: 0xf8df447a
   113d0:	bl	3ef58 <cos@plt+0x3d178>
   113d4:	ldmpl	r3, {r0, fp}^
   113d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   113dc:			; <UNDEFINED> instruction: 0xf04f9309
   113e0:	movwcs	r0, #768	; 0x300
   113e4:			; <UNDEFINED> instruction: 0xf8d96023
   113e8:	andls	r2, r2, r0
   113ec:			; <UNDEFINED> instruction: 0xf8d9b922
   113f0:	blcs	2dd428 <cos@plt+0x2db648>
   113f4:	rscshi	pc, sl, #0
   113f8:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   113fc:	beq	4d540 <cos@plt+0x4b760>
   11400:	ssateq	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   11404:	stcls	3, cr2, [r2, #-48]	; 0xffffffd0
   11408:			; <UNDEFINED> instruction: 0xf85b4657
   1140c:			; <UNDEFINED> instruction: 0xf64a6001
   11410:			; <UNDEFINED> instruction: 0xf85b21ab
   11414:			; <UNDEFINED> instruction: 0xf6ca0000
   11418:	smlatbls	r4, sl, r1, r2
   1141c:			; <UNDEFINED> instruction: 0x96014654
   11420:	stmdage	r8, {r0, fp, sp, lr}
   11424:	andls	r6, r6, r6, lsr r8
   11428:	ldrmi	r9, [sl], #-264	; 0xfffffef8
   1142c:	stmdale	r9!, {r0, r1, r2, r5, r9, fp, sp}
   11430:			; <UNDEFINED> instruction: 0xf012e8df
   11434:	teqeq	pc, r0, asr r1	; <UNPREDICTABLE>
   11438:	addseq	r0, sp, r5, lsr r1
   1143c:	rscseq	r0, r4, ip, lsr #2
   11440:	ldrsheq	r0, [r9], #-11
   11444:	rsbseq	r0, sp, lr, asr #1
   11448:	tsteq	r1, sp, asr #32
   1144c:			; <UNDEFINED> instruction: 0x019401d6
   11450:	addseq	r0, sp, sp, ror #2
   11454:	rscseq	r0, r4, r5, ror #2
   11458:	ldrsheq	r0, [r9], #-11
   1145c:	rsbseq	r0, sp, lr, asr #1
   11460:	addeq	r0, r6, #77	; 0x4d
   11464:	subseq	r0, r6, #116, 4	; 0x40000007
   11468:	eorseq	r0, ip, r8, asr #4
   1146c:	eoreq	r0, r8, r8, lsr #32
   11470:	eoreq	r0, r8, r8, lsr #32
   11474:	eoreq	r0, r8, r8, lsr #32
   11478:	eoreq	r0, r8, r8, lsr #32
   1147c:	eorseq	r0, r5, #-536870912	; 0xe0000000
   11480:	eorseq	r0, ip, r6, lsr #4
   11484:			; <UNDEFINED> instruction: 0x0634f8df
   11488:			; <UNDEFINED> instruction: 0xf7fe4478
   1148c:			; <UNDEFINED> instruction: 0xf8dffe51
   11490:			; <UNDEFINED> instruction: 0xf8df2630
   11494:	ldrbtmi	r3, [sl], #-1560	; 0xfffff9e8
   11498:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1149c:	subsmi	r9, sl, r9, lsl #22
   114a0:	movwhi	pc, #64	; 0x40	; <UNPREDICTABLE>
   114a4:	andlt	r4, fp, r8, lsr r6
   114a8:	svchi	0x00f0e8bd
   114ac:	bls	5380bc <cos@plt+0x5362dc>
   114b0:	svclt	0x00284545
   114b4:	svclt	0x0014429d
   114b8:	movwcs	r2, #769	; 0x301
   114bc:	svclt	0x00182a00
   114c0:	blcs	1a0cc <cos@plt+0x182ec>
   114c4:			; <UNDEFINED> instruction: 0xf109d15c
   114c8:	strtmi	r0, [ip], -ip, lsl #18
   114cc:	ldrtmi	lr, [r1], -r3, lsr #1
   114d0:	movwls	r9, #14342	; 0x3806
   114d4:	mcr2	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   114d8:			; <UNDEFINED> instruction: 0xf1099b03
   114dc:	addmi	r0, r5, #12, 2
   114e0:			; <UNDEFINED> instruction: 0x4689d178
   114e4:			; <UNDEFINED> instruction: 0xf8dfe097
   114e8:			; <UNDEFINED> instruction: 0x361825dc
   114ec:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   114f0:	adcsmi	r6, r2, #1179648	; 0x120000
   114f4:	adcshi	pc, fp, #0
   114f8:	ldrdeq	pc, [r8], -r9
   114fc:			; <UNDEFINED> instruction: 0xf8df220c
   11500:	adcsvs	r1, r5, r8, asr #11
   11504:	andls	pc, r0, r2, lsl #22
   11508:			; <UNDEFINED> instruction: 0xf1099a08
   1150c:			; <UNDEFINED> instruction: 0xf8d2090c
   11510:	eorsvs	ip, r0, r8
   11514:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
   11518:	strgt	lr, [r4], #-2502	; 0xfffff63a
   1151c:	stmdavs	r9, {r0, r1, r4, r5, r6, sp, lr}
   11520:	stmdbls	r4, {r1, r4, r6, r9, fp, ip}
   11524:	blx	55776 <cos@plt+0x53996>
   11528:	rscsvs	pc, r2, r2, lsl #4
   1152c:			; <UNDEFINED> instruction: 0xf8dde073
   11530:			; <UNDEFINED> instruction: 0xf8dfc020
   11534:	stmdbls	r4, {r3, r4, r7, r8, sl, sp}
   11538:	andeq	pc, ip, ip, lsl #2
   1153c:	andpl	pc, r0, ip, asr #17
   11540:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   11544:	str	pc, [r8, #2271]	; 0x8df
   11548:	bne	fecab598 <cos@plt+0xfeca97b8>
   1154c:	blx	5589e <cos@plt+0x53abe>
   11550:			; <UNDEFINED> instruction: 0xf8ccf202
   11554:			; <UNDEFINED> instruction: 0xf85b2004
   11558:	ldmdavs	r2, {r1, r2, r3, sp}
   1155c:			; <UNDEFINED> instruction: 0xf0004290
   11560:	andcs	r8, r1, #140, 4	; 0xc0000008
   11564:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   11568:	addvs	r9, r2, r8
   1156c:	blls	c96c0 <cos@plt+0xc78e0>
   11570:	bcs	37dc8 <cos@plt+0x35fe8>
   11574:	addsmi	fp, sp, #8, 30
   11578:	movwcs	fp, #7956	; 0x1f14
   1157c:	adcle	r2, r2, r0, lsl #6
   11580:	ldmdavs	r9, {r0, r8, r9, fp, ip, pc}
   11584:			; <UNDEFINED> instruction: 0xf000428e
   11588:	ldmdbvs	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, pc}^
   1158c:	tsteq	r8, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   11590:	svccs	0x000068b5
   11594:	mvnshi	pc, r0
   11598:	adcmi	fp, r7, #188, 2	; 0x2f
   1159c:	svclt	0x000cd30a
   115a0:	andcs	r2, r0, #268435456	; 0x10000000
   115a4:	svclt	0x001445d0
   115a8:			; <UNDEFINED> instruction: 0xf0022200
   115ac:	bcs	11db8 <cos@plt+0xffd8>
   115b0:	mvnshi	pc, r0
   115b4:			; <UNDEFINED> instruction: 0xf0004299
   115b8:	ldmdbvs	ip, {r3, r5, r6, r7, r8, pc}^
   115bc:	andseq	pc, r8, #-1073741784	; 0xc0000028
   115c0:			; <UNDEFINED> instruction: 0x461e689d
   115c4:	stccs	6, cr4, [r0], {19}
   115c8:	adcsmi	sp, sp, #-1073741767	; 0xc0000039
   115cc:	ldrb	sp, [r1, r7, ror #19]!
   115d0:	tsteq	ip, r9, lsl #2	; <UNPREDICTABLE>
   115d4:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   115d8:			; <UNDEFINED> instruction: 0xf85b3618
   115dc:	ldmdavs	r2, {r1, sp}
   115e0:			; <UNDEFINED> instruction: 0xf00042b2
   115e4:			; <UNDEFINED> instruction: 0xf8df8236
   115e8:			; <UNDEFINED> instruction: 0xf04f24e0
   115ec:	eorsvs	r0, r1, ip, lsl #24
   115f0:			; <UNDEFINED> instruction: 0xf85b60b5
   115f4:			; <UNDEFINED> instruction: 0xf8d92002
   115f8:	stmdals	r8, {r3, ip}
   115fc:	blx	32b64e <cos@plt+0x32986e>
   11600:	bne	fe0b7a0c <cos@plt+0xfe0b5c2c>
   11604:	addsne	r9, r2, r4, lsl #18
   11608:	cmnvs	r4, r0, lsl #17
   1160c:	vqdmulh.s<illegal width 8>	d15, d2, d1
   11610:	rsbsvs	r6, r3, r0, lsr r1
   11614:			; <UNDEFINED> instruction: 0xf8d960f2
   11618:	str	r2, [r6, -r0]
   1161c:			; <UNDEFINED> instruction: 0xf0002c00
   11620:			; <UNDEFINED> instruction: 0xf10981d3
   11624:	movwcs	r0, #51468	; 0xc90c
   11628:			; <UNDEFINED> instruction: 0xf8d9e7f5
   1162c:	tstcs	ip, r8
   11630:	stmdbls	r2, {r0, r8, r9, fp, ip, sp, lr, pc}
   11634:	stccs	7, cr14, [r0], {239}	; 0xef
   11638:	strtmi	fp, [ip], -r8, lsl #30
   1163c:	svclt	0x002c42bc
   11640:	movwcs	r2, #4864	; 0x1300
   11644:	svclt	0x00082f00
   11648:	blcs	1a254 <cos@plt+0x18474>
   1164c:	bichi	pc, fp, r0, asr #32
   11650:	blx	fecd85e4 <cos@plt+0xfecd6804>
   11654:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   11658:	svclt	0x00944555
   1165c:			; <UNDEFINED> instruction: 0xf0032200
   11660:	bcs	11e6c <cos@plt+0x1008c>
   11664:			; <UNDEFINED> instruction: 0x81bff040
   11668:	svclt	0x00144555
   1166c:			; <UNDEFINED> instruction: 0xf0032300
   11670:	blcs	1227c <cos@plt+0x1049c>
   11674:	orrhi	pc, r9, r0, asr #32
   11678:	ldmdavs	r9, {r0, r8, r9, fp, ip, pc}
   1167c:			; <UNDEFINED> instruction: 0xf000428e
   11680:	ldmdbvs	r4!, {r0, r7, r8, pc}^
   11684:	tsteq	r8, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   11688:			; <UNDEFINED> instruction: 0xe78568b5
   1168c:			; <UNDEFINED> instruction: 0xf4ff4545
   11690:	stccs	15, cr10, [r0], {119}	; 0x77
   11694:			; <UNDEFINED> instruction: 0x81bdf000
   11698:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   1169c:	strbmi	lr, [r5, #-1979]	; 0xfffff845
   116a0:	svcge	0x006ef4bf
   116a4:			; <UNDEFINED> instruction: 0xf0002c00
   116a8:	strcc	r8, [r1, #-392]	; 0xfffffe78
   116ac:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   116b0:	strbmi	lr, [r5, #-1969]	; 0xfffff84f
   116b4:	svcge	0x0064f4bf
   116b8:			; <UNDEFINED> instruction: 0xf8d9782a
   116bc:			; <UNDEFINED> instruction: 0xf0021008
   116c0:	ldmeq	r2, {r0, r1, r2}^
   116c4:	smlabbmi	r2, sl, ip, r5
   116c8:			; <UNDEFINED> instruction: 0xf57f07d0
   116cc:	stccs	15, cr10, [r0], {89}	; 0x59
   116d0:	cmn	r2, fp, ror #3
   116d4:	ldrdcs	pc, [r4], -r9
   116d8:			; <UNDEFINED> instruction: 0xf8d94628
   116dc:	movwls	r1, #28680	; 0x7008
   116e0:			; <UNDEFINED> instruction: 0xf7f09203
   116e4:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   116e8:	svcge	0x004af47f
   116ec:	blls	1f7f00 <cos@plt+0x1f6120>
   116f0:			; <UNDEFINED> instruction: 0xf0002c00
   116f4:	ldrmi	r8, [r5], #-405	; 0xfffffe6b
   116f8:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   116fc:	stccs	7, cr14, [r0], {139}	; 0x8b
   11700:	msrhi	SPSR_fc, r0
   11704:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   11708:	movwcs	r4, #1605	; 0x645
   1170c:	strbmi	lr, [r5, #-1923]	; 0xfffff87d
   11710:	svcge	0x0036f4bf
   11714:	ldrcc	r4, [r8], -fp, ror #23
   11718:			; <UNDEFINED> instruction: 0xf85b1c6a
   1171c:	ldmdavs	fp, {r0, r1, ip, sp}
   11720:			; <UNDEFINED> instruction: 0xf00042b3
   11724:	blmi	ffa31de8 <cos@plt+0xffa30008>
   11728:	andls	pc, r0, r6, asr #17
   1172c:			; <UNDEFINED> instruction: 0xf85b60b2
   11730:	blls	215744 <cos@plt+0x213964>
   11734:	ldmvs	r9, {r3, fp, sp, lr}
   11738:	cmnvs	r4, fp, lsl sl
   1173c:	rsbsvs	r2, r0, ip
   11740:	addsne	r6, fp, r1, lsr r1
   11744:	blx	77b5e <cos@plt+0x75d7e>
   11748:	rscsvs	pc, r3, r3, lsl #6
   1174c:			; <UNDEFINED> instruction: 0xf0002c00
   11750:			; <UNDEFINED> instruction: 0xf109815a
   11754:	ldrmi	r0, [r5], -ip, lsl #18
   11758:	ldrb	r2, [ip, -r0, lsl #6]
   1175c:			; <UNDEFINED> instruction: 0xf4bf4545
   11760:	stmdavc	fp!, {r0, r1, r2, r3, r8, r9, sl, fp, sp, pc}
   11764:	ldrdne	pc, [r8], -r9
   11768:	andeq	pc, r7, #3
   1176c:	stclpl	8, cr0, [fp], {219}	; 0xdb
   11770:	bfieq	r4, r3, #2, #26
   11774:	and	sp, lr, r3, lsl #10
   11778:			; <UNDEFINED> instruction: 0xf43f45a8
   1177c:			; <UNDEFINED> instruction: 0xf815af01
   11780:			; <UNDEFINED> instruction: 0xf0033f01
   11784:	ldmeq	fp, {r0, r1, r2, r9}^
   11788:	tstmi	r3, fp, asr #25
   1178c:	ldrble	r0, [r3, #2008]!	; 0x7d8
   11790:			; <UNDEFINED> instruction: 0xf67f45a8
   11794:	blmi	ff2fd370 <cos@plt+0xff2fb590>
   11798:	stclne	6, cr3, [sl], #-96	; 0xffffffa0
   1179c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   117a0:	adcsmi	r6, r3, #1769472	; 0x1b0000
   117a4:	cmnhi	r8, r0	; <UNPREDICTABLE>
   117a8:			; <UNDEFINED> instruction: 0xf8c64bc7
   117ac:	adcsvs	r9, r2, r0
   117b0:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   117b4:	stmdavs	r8, {r3, r8, r9, fp, ip, pc}
   117b8:	bne	6eba24 <cos@plt+0x6e9c44>
   117bc:	andcs	r6, ip, r4, ror r1
   117c0:	teqvs	r1, r0, ror r0
   117c4:	stmdbls	r4, {r0, r1, r3, r4, r7, ip}
   117c8:	vqrdmulh.s<illegal width 8>	d15, d3, d1
   117cc:	stccs	0, cr6, [r0], {243}	; 0xf3
   117d0:	svccs	0x0000d1bf
   117d4:	adcmi	fp, pc, #24, 30	; 0x60
   117d8:	sbchi	pc, pc, r0, asr #1
   117dc:	ldr	r4, [r8, ip, lsr #12]!
   117e0:			; <UNDEFINED> instruction: 0xf4bf4545
   117e4:	bl	fea3d320 <cos@plt+0xfea3b540>
   117e8:	strtmi	r0, [r8], -r5, lsl #2
   117ec:	ldrdcc	pc, [r4], -r9
   117f0:	ldrdcs	pc, [r8], -r9
   117f4:	stc2l	7, cr15, [r0, #1000]!	; 0x3e8
   117f8:	svclt	0x00182800
   117fc:	strmi	r4, [r5], -r0, lsl #11
   11800:	mrcge	6, 5, APSR_nzcv, cr14, cr15, {3}
   11804:	ldrcc	r4, [r8], -pc, lsr #23
   11808:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1180c:	adcsmi	r6, r3, #1769472	; 0x1b0000
   11810:	teqhi	lr, r0	; <UNPREDICTABLE>
   11814:			; <UNDEFINED> instruction: 0x1c6a4bac
   11818:	andls	pc, r0, r6, asr #17
   1181c:			; <UNDEFINED> instruction: 0xf85b60b2
   11820:	blls	219834 <cos@plt+0x217a54>
   11824:	ldmvs	sl, {r0, r4, fp, sp, lr}
   11828:	cmnvs	r4, fp, asr sl
   1182c:	rsbsvs	r2, r1, ip, lsl #2
   11830:	addsne	r6, fp, r2, lsr r1
   11834:	blx	b804e <cos@plt+0xb626e>
   11838:	rscsvs	pc, r3, r3, lsl #6
   1183c:			; <UNDEFINED> instruction: 0xf0002c00
   11840:			; <UNDEFINED> instruction: 0xf8d98110
   11844:	movwcs	r2, #4
   11848:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   1184c:	usat	r4, #2, r5, lsl #8
   11850:	ldrdcs	pc, [r4], -r9
   11854:	movweq	lr, #23464	; 0x5ba8
   11858:			; <UNDEFINED> instruction: 0xf53f1a9b
   1185c:	ldrmi	sl, [sp], #-3729	; 0xfffff16f
   11860:	ldrdne	pc, [r8], -r9
   11864:			; <UNDEFINED> instruction: 0xf7f04628
   11868:	strmi	lr, [r3], -r4, asr #18
   1186c:			; <UNDEFINED> instruction: 0xf47f2800
   11870:	stccs	14, cr10, [r0], {135}	; 0x87
   11874:	rschi	pc, r1, r0
   11878:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   1187c:	strb	r4, [sl], r5, asr #12
   11880:			; <UNDEFINED> instruction: 0xf4bf4545
   11884:	stccs	14, cr10, [r0], {125}	; 0x7d
   11888:	svcge	0x003cf47f
   1188c:	ldrbtcc	pc, [pc], #264	; 11894 <cos@plt+0xfab4>	; <UNPREDICTABLE>
   11890:			; <UNDEFINED> instruction: 0xf43f2f00
   11894:	adcmi	sl, r7, #55, 30	; 0xdc
   11898:	svcge	0x0034f4bf
   1189c:	strbmi	lr, [r5, #-109]	; 0xffffff93
   118a0:	mcrge	4, 3, pc, cr14, cr15, {5}	; <UNPREDICTABLE>
   118a4:	stccc	8, cr15, [r1], {24}
   118a8:	ldrdne	pc, [r8], -r9
   118ac:	andeq	pc, r7, #3
   118b0:	stclpl	8, cr0, [fp], {219}	; 0xdb
   118b4:	bfieq	r4, r3, #2, #26
   118b8:	mcrge	5, 3, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   118bc:			; <UNDEFINED> instruction: 0xf47f2c00
   118c0:	strb	sl, [r3, r1, lsr #30]!
   118c4:			; <UNDEFINED> instruction: 0xf4bf4545
   118c8:	stclne	14, cr10, [sl], #-364	; 0xfffffe94
   118cc:			; <UNDEFINED> instruction: 0xf4ff4542
   118d0:	stccs	14, cr10, [r0], {87}	; 0x57
   118d4:	adcshi	pc, r7, r0
   118d8:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   118dc:			; <UNDEFINED> instruction: 0xe69a4615
   118e0:			; <UNDEFINED> instruction: 0xf4bf4545
   118e4:	stmdavc	sl!, {r0, r2, r3, r6, r9, sl, fp, sp, pc}^
   118e8:			; <UNDEFINED> instruction: 0xf47f2a00
   118ec:	stmdavc	sl!, {r0, r3, r6, r9, sl, fp, sp, pc}
   118f0:	ldrdne	pc, [r8], -r9
   118f4:	andeq	pc, r7, r2
   118f8:	stcpl	8, cr0, [sl], {210}	; 0xd2
   118fc:	ldrbeq	r4, [r1, r2, lsl #2]
   11900:	mrcge	5, 1, APSR_nzcv, cr14, cr15, {3}
   11904:			; <UNDEFINED> instruction: 0xf47f2c00
   11908:	svccs	0x0000aed0
   1190c:	adcsmi	fp, sp, #24, 30	; 0x60
   11910:			; <UNDEFINED> instruction: 0x462cd833
   11914:			; <UNDEFINED> instruction: 0xf1093501
   11918:	ldrbt	r0, [ip], -ip, lsl #18
   1191c:	ldrdne	pc, [r8], -r9
   11920:	movwls	r4, #13864	; 0x3628
   11924:	ldmda	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11928:			; <UNDEFINED> instruction: 0xf47f2800
   1192c:	blls	fd1d8 <cos@plt+0xfb3f8>
   11930:	rsbsle	r2, ip, r0, lsl #24
   11934:	ldrdcs	pc, [r4], -r9
   11938:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   1193c:			; <UNDEFINED> instruction: 0xe66a4415
   11940:	suble	r2, lr, r0, lsl #24
   11944:	adcsmi	r4, ip, #72351744	; 0x4500000
   11948:	movwcs	fp, #3884	; 0xf2c
   1194c:	svccs	0x00002301
   11950:	movwcs	fp, #7944	; 0x1f08
   11954:	cmple	r6, r0, lsl #22
   11958:	blx	fecd88ec <cos@plt+0xfecd6b0c>
   1195c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   11960:	svclt	0x00944555
   11964:			; <UNDEFINED> instruction: 0xf0032200
   11968:	bcs	12174 <cos@plt+0x10394>
   1196c:	ldrbmi	sp, [r5, #-315]	; 0xfffffec5
   11970:	movwcs	fp, #3860	; 0xf14
   11974:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   11978:	blls	7fe6c <cos@plt+0x7e08c>
   1197c:	adcsmi	r6, r1, #1638400	; 0x190000
   11980:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {3}
   11984:			; <UNDEFINED> instruction: 0xf43f2f00
   11988:	bls	17cf98 <cos@plt+0x17b1b8>
   1198c:	movweq	lr, #31658	; 0x7baa
   11990:	ldrb	r6, [ip, #-19]!	; 0xffffffed
   11994:			; <UNDEFINED> instruction: 0x461e4631
   11998:			; <UNDEFINED> instruction: 0xf04f4b4b
   1199c:	ldmib	r1, {r2, r3, sl, fp}^
   119a0:			; <UNDEFINED> instruction: 0xf85b2003
   119a4:	movwls	r3, #12291	; 0x3003
   119a8:	movwls	lr, #2513	; 0x9d1
   119ac:	stmdavs	r9, {r0, r1, r8, fp, ip, pc}
   119b0:	andne	pc, r2, #12, 22	; 0x3000
   119b4:	andls	r6, r8, #144	; 0x90
   119b8:	svccs	0x0000e62d
   119bc:	adcsmi	fp, sp, #24, 30	; 0x60
   119c0:	mrcge	6, 2, APSR_nzcv, cr10, cr15, {1}
   119c4:	str	r4, [r5, ip, lsr #12]!
   119c8:	svclt	0x00182f00
   119cc:			; <UNDEFINED> instruction: 0xf63f42bd
   119d0:			; <UNDEFINED> instruction: 0x462cae53
   119d4:	svccs	0x0000e625
   119d8:	strbmi	fp, [r7, #-3864]	; 0xfffff0e8
   119dc:	strbmi	sp, [r4], -sp, asr #7
   119e0:			; <UNDEFINED> instruction: 0x462ce690
   119e4:	strtmi	lr, [sl], pc, lsr #15
   119e8:	strb	r4, [r9, #1575]	; 0x627
   119ec:	andcc	lr, r1, #3555328	; 0x364000
   119f0:	stc2l	7, cr15, [r2], #1000	; 0x3e8
   119f4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   119f8:	cfstrdge	mvd15, [r9, #-252]	; 0xffffff04
   119fc:	ldrdcc	pc, [r4], -r9
   11a00:	andsvs	r9, r3, r5, lsl #20
   11a04:	svccs	0x0000e543
   11a08:	adcsmi	fp, sp, #24, 30	; 0x60
   11a0c:			; <UNDEFINED> instruction: 0x462cd8b5
   11a10:	svccs	0x0000e69f
   11a14:	adcsmi	fp, sp, #24, 30	; 0x60
   11a18:	mcrge	6, 1, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   11a1c:	ldrt	r4, [fp], -ip, lsr #12
   11a20:	svclt	0x00182f00
   11a24:			; <UNDEFINED> instruction: 0xf63f42bd
   11a28:	strtmi	sl, [ip], -r7, lsr #28
   11a2c:	svccs	0x0000e663
   11a30:	adcsmi	fp, sp, #24, 30	; 0x60
   11a34:	strtmi	sp, [ip], -r1, lsr #17
   11a38:	svccs	0x0000e77c
   11a3c:	adcmi	fp, pc, #24, 30	; 0x60
   11a40:			; <UNDEFINED> instruction: 0x462cd39b
   11a44:	svccs	0x0000e718
   11a48:	adcsmi	fp, sp, #24, 30	; 0x60
   11a4c:			; <UNDEFINED> instruction: 0x462cd895
   11a50:	movwls	lr, #30530	; 0x7742
   11a54:			; <UNDEFINED> instruction: 0xf7ff9103
   11a58:	blls	2102f4 <cos@plt+0x20e514>
   11a5c:	strmi	r9, [r6], -r3, lsl #18
   11a60:	svccs	0x0000e5c1
   11a64:	adcmi	fp, pc, #24, 30	; 0x60
   11a68:	strtmi	sp, [ip], -r7, lsl #7
   11a6c:	movwls	lr, #14057	; 0x36e9
   11a70:	blx	64fa74 <cos@plt+0x64dc94>
   11a74:	strmi	r9, [r6], -r3, lsl #22
   11a78:	movwls	lr, #13630	; 0x353e
   11a7c:	blx	134fa80 <cos@plt+0x134dca0>
   11a80:	strb	r9, [lr, #-2819]!	; 0xfffff4fd
   11a84:			; <UNDEFINED> instruction: 0xf7ff9203
   11a88:	bls	1102c4 <cos@plt+0x10e4e4>
   11a8c:	strb	r4, [sl], -r6, lsl #12
   11a90:	blx	24fa94 <cos@plt+0x24dcb4>
   11a94:	ldrt	r4, [sp], r6, lsl #12
   11a98:			; <UNDEFINED> instruction: 0xf7ff9203
   11a9c:	bls	1102b0 <cos@plt+0x10e4d0>
   11aa0:	str	r4, [r1], r6, lsl #12
   11aa4:	stmda	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11aa8:	muleq	r1, r8, r9
   11aac:	andeq	r0, r0, r0, lsl #3
   11ab0:	andeq	r6, r1, ip, lsl #19
   11ab4:	andeq	r0, r0, r8, asr #4
   11ab8:	andeq	r0, r0, ip, lsr r2
   11abc:	andeq	r5, r0, r0, lsl r1
   11ac0:	andeq	r6, r1, lr, asr #17
   11ac4:	andeq	r0, r0, r0, lsr #4
   11ac8:	andeq	r0, r0, r8, lsr r2
   11acc:	andeq	r0, r0, ip, asr #4
   11ad0:	muleq	r0, r4, r2
   11ad4:	stmdavs	r3, {r3, r6, r8, ip, sp, pc}
   11ad8:	stmiavs	r2, {r0, r1, r6, r8, fp, ip, sp, pc}^
   11adc:	tstle	r3, fp, lsl #20
   11ae0:	andvs	r6, fp, r3, asr #16
   11ae4:	ldrbmi	r6, [r0, -r0, lsl #17]!
   11ae8:			; <UNDEFINED> instruction: 0x47704618
   11aec:	ldrbmi	r2, [r0, -r0]!
   11af0:			; <UNDEFINED> instruction: 0xf64a7801
   11af4:			; <UNDEFINED> instruction: 0xf6ca23ab
   11af8:	andcs	r2, ip, sl, lsr #7
   11afc:	blx	fe8e431e <cos@plt+0xfe8e253e>
   11b00:	ldrbtmi	ip, [sl], #-769	; 0xfffffcff
   11b04:	blx	13e7a <cos@plt+0x1209a>
   11b08:	sbcslt	r1, fp, #1275068416	; 0x4c000000
   11b0c:	orreq	lr, r3, #2048	; 0x800
   11b10:	ldrdeq	pc, [ip], r3	; <UNPREDICTABLE>
   11b14:	svclt	0x00004770
   11b18:	andeq	r5, r1, r6, asr #27
   11b1c:	svcmi	0x00f0e92d
   11b20:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   11b24:			; <UNDEFINED> instruction: 0xf8df8b02
   11b28:	blmi	1bba210 <cos@plt+0x1bb8430>
   11b2c:	strdlt	r4, [r5], sl
   11b30:	andls	r4, r3, fp, ror r4
   11b34:	bcc	44d35c <cos@plt+0x44b57c>
   11b38:	movwcc	r4, #50691	; 0xc603
   11b3c:			; <UNDEFINED> instruction: 0xf64a9300
   11b40:			; <UNDEFINED> instruction: 0xf6ca23ab
   11b44:	movwls	r2, #5034	; 0x13aa
   11b48:	ldrtmi	r9, [r8], -r0, lsl #24
   11b4c:			; <UNDEFINED> instruction: 0xf1a49903
   11b50:	stcls	3, cr0, [r1, #-48]	; 0xffffffd0
   11b54:	bmi	19184c8 <cos@plt+0x19166e8>
   11b58:	addsne	r2, fp, r1, lsl #2
   11b5c:	blx	162d4e <cos@plt+0x160f6e>
   11b60:			; <UNDEFINED> instruction: 0xf7f0f303
   11b64:	stmdami	r1!, {r2, r3, r4, r7, fp, sp, lr, pc}^
   11b68:	andcs	r4, r2, #61865984	; 0x3b00000
   11b6c:	tstcs	r1, r8, ror r4
   11b70:	svc	0x00def7ef
   11b74:	stccc	8, cr15, [ip], {84}	; 0x54
   11b78:	vqrdmlah.s<illegal width 8>	d18, d0, d7
   11b7c:	blcc	631dd0 <cos@plt+0x62fff0>
   11b80:	blcs	5e44f4 <cos@plt+0x5e2714>
   11b84:	stccc	8, cr15, [ip], {68}	; 0x44
   11b88:	andls	r4, r2, #2046820352	; 0x7a000000
   11b8c:	addshi	pc, r0, r0, lsl #4
   11b90:	sbcslt	r9, fp, #4096	; 0x1000
   11b94:	ldmdami	r7, {r2, r3, sl, sp}^
   11b98:	blx	fe8a3486 <cos@plt+0xfe8a16a6>
   11b9c:	ldrbtmi	r5, [r8], #-515	; 0xfffffdfd
   11ba0:	blx	113ef2 <cos@plt+0x112112>
   11ba4:	sbcslt	r3, fp, #1207959552	; 0x48000000
   11ba8:	orreq	lr, r3, #0, 22
   11bac:	ldrdeq	pc, [ip], r3	; <UNPREDICTABLE>
   11bb0:	stmia	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11bb4:			; <UNDEFINED> instruction: 0xf8539b00
   11bb8:	blcs	2a0bf0 <cos@plt+0x29ee10>
   11bbc:	ldm	pc, {r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   11bc0:	stmdacs	r4!, {r0, r1, ip, sp, lr, pc}^
   11bc4:	svceq	0x000f0f0f
   11bc8:	svceq	0x00060606
   11bcc:	blls	11bec <cos@plt+0xfe0c>
   11bd0:	bmi	1259fdc <cos@plt+0x12581fc>
   11bd4:			; <UNDEFINED> instruction: 0xf8534638
   11bd8:	ldrbtmi	r3, [sl], #-3076	; 0xfffff3fc
   11bdc:	ldmda	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11be0:	tstcs	r1, r2, lsl #24
   11be4:	ldrtmi	r4, [r8], -r5, asr #20
   11be8:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   11bec:	ldmda	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11bf0:	blcs	2fc84 <cos@plt+0x2dea4>
   11bf4:	blls	46198 <cos@plt+0x443b8>
   11bf8:	stccc	8, cr15, [ip], {83}	; 0x53
   11bfc:	blcs	2f8404 <cos@plt+0x2f6624>
   11c00:	andeq	pc, ip, #-2147483648	; 0x80000000
   11c04:	orrsle	r9, pc, r0, lsl #4
   11c08:	ldc	0, cr11, [sp], #20
   11c0c:	pop	{r1, r8, r9, fp, pc}
   11c10:	stcls	15, cr8, [r0], {240}	; 0xf0
   11c14:	ldmdami	sl!, {r0, r1, r3, r4, r5, r9, sl, lr}
   11c18:	tstcs	r1, r2, lsl #4
   11c1c:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
   11c20:	stcls	8, cr15, [r4], {84}	; 0x54
   11c24:	svc	0x0084f7ef
   11c28:	strcc	lr, [r8], -r3
   11c2c:	svcvc	0x0080f5b6
   11c30:			; <UNDEFINED> instruction: 0xf819d050
   11c34:	vstrcs	d5, [r0, #-4]
   11c38:			; <UNDEFINED> instruction: 0x46b3d0f7
   11c3c:			; <UNDEFINED> instruction: 0xf04f2400
   11c40:	ands	r0, r0, r1, lsl #16
   11c44:	svc	0x00ecf7ef
   11c48:			; <UNDEFINED> instruction: 0x46024639
   11c4c:	qaddlt	r2, ip, sl
   11c50:	stmda	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11c54:			; <UNDEFINED> instruction: 0x46584639
   11c58:	stmda	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11c5c:			; <UNDEFINED> instruction: 0xf10b3401
   11c60:			; <UNDEFINED> instruction: 0x2c080b01
   11c64:	blx	245ff0 <cos@plt+0x244210>
   11c68:			; <UNDEFINED> instruction: 0xf1abf204
   11c6c:	eormi	r0, sl, #32, 2
   11c70:	ldmdbcs	pc, {r2, r4, r5, r6, r7, ip, lr, pc}^	; <UNPREDICTABLE>
   11c74:			; <UNDEFINED> instruction: 0x46594650
   11c78:	vnmla.f16	s26, s17, s9
   11c7c:			; <UNDEFINED> instruction: 0x465b2a10
   11c80:	ldrtmi	r2, [r8], -r1, lsl #2
   11c84:	stmda	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11c88:	ldrtmi	lr, [r9], -r8, ror #15
   11c8c:			; <UNDEFINED> instruction: 0xf7f02009
   11c90:	blls	4bdc8 <cos@plt+0x49fe8>
   11c94:			; <UNDEFINED> instruction: 0xf8534638
   11c98:			; <UNDEFINED> instruction: 0xf8532c08
   11c9c:			; <UNDEFINED> instruction: 0xf7f61c04
   11ca0:			; <UNDEFINED> instruction: 0xe79dff3d
   11ca4:	blcs	5e4508 <cos@plt+0x5e2728>
   11ca8:	andls	r4, r2, #2046820352	; 0x7a000000
   11cac:	svcge	0x0070f67f
   11cb0:			; <UNDEFINED> instruction: 0x46384a15
   11cb4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   11cb8:	ldc	0, cr11, [sp], #20
   11cbc:	pop	{r1, r8, r9, fp, pc}
   11cc0:			; <UNDEFINED> instruction: 0xf7ef4ff0
   11cc4:	bls	41c70 <cos@plt+0x3fe90>
   11cc8:	stccc	8, cr15, [ip], {82}	; 0x52
   11ccc:			; <UNDEFINED> instruction: 0xf8423318
   11cd0:	ldr	r3, [r3, ip, lsl #24]
   11cd4:	subscs	r4, sp, r9, lsr r6
   11cd8:	stmda	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11cdc:	svclt	0x0000e780
   11ce0:			; <UNDEFINED> instruction: 0x00004ab0
   11ce4:	andeq	r3, r0, ip, lsl r8
   11ce8:	andeq	r4, r0, r8, asr sl
   11cec:	andeq	r3, r0, r8, lsl r8
   11cf0:	muleq	r0, r8, lr
   11cf4:	andeq	r5, r1, sl, lsr #26
   11cf8:	strdeq	r4, [r0], -sl
   11cfc:	strdeq	r3, [r0], -r2
   11d00:			; <UNDEFINED> instruction: 0x000049ba
   11d04:	andeq	r3, r0, ip, ror #14
   11d08:	andeq	r4, r0, r6, lsl #18
   11d0c:	blmi	37f134 <cos@plt+0x37d354>
   11d10:	ldrbtmi	r4, [fp], #-2573	; 0xfffff5f3
   11d14:			; <UNDEFINED> instruction: 0xf9b3589b
   11d18:	blcs	5dd20 <cos@plt+0x5bf40>
   11d1c:	stmdbmi	fp, {r1, r3, ip, lr, pc}
   11d20:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   11d24:			; <UNDEFINED> instruction: 0xf7f74478
   11d28:	pop	{r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   11d2c:	andcs	r4, r2, r8
   11d30:	svclt	0x005af7f3
   11d34:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   11d38:			; <UNDEFINED> instruction: 0x4008e8bd
   11d3c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11d40:	mrrclt	7, 15, pc, ip, cr7	; <UNPREDICTABLE>
   11d44:	andeq	r6, r1, r2, asr r0
   11d48:	andeq	r0, r0, r0, lsr #3
   11d4c:	andeq	r6, r1, r2, asr r3
   11d50:	ldrdeq	r3, [r0], -ip
   11d54:	andeq	r6, r1, r8, lsr r3
   11d58:	andeq	r3, r0, r2, asr #27
   11d5c:	stmcs	r7, {r0, r1, r2, ip, sp}
   11d60:			; <UNDEFINED> instruction: 0xf020b570
   11d64:	stmdale	ip!, {r0, r1, r2, r9, sl}
   11d68:	stmiaeq	r5, {r1, r2, r3, r4, r8, r9, fp, lr}^
   11d6c:	ldrbtmi	r1, [fp], #-3690	; 0xfffff196
   11d70:	eormi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   11d74:	stmdavs	r1!, {r2, r5, r8, ip, sp, pc}
   11d78:	eorne	pc, r2, r3, asr #16
   11d7c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   11d80:	adcmi	r6, sl, #6656	; 0x1a00
   11d84:	mrrcvs	15, 2, fp, ip, cr8
   11d88:	teqlt	r2, r2, lsl r2
   11d8c:	mrrcvs	10, 0, r3, r9, cr1
   11d90:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   11d94:	eorne	pc, r2, r3, asr #16
   11d98:	vst4.8	{d22-d25}, [pc], r8
   11d9c:			; <UNDEFINED> instruction: 0xf7ef6000
   11da0:	blmi	48d958 <cos@plt+0x48bb78>
   11da4:	addvc	pc, r0, #1325400064	; 0x4f000000
   11da8:			; <UNDEFINED> instruction: 0x4604447b
   11dac:	orrlt	r6, r8, r8, asr r4
   11db0:	blne	14a49f0 <cos@plt+0x14a2c10>
   11db4:	bl	12363c <cos@plt+0x12185c>
   11db8:	ldrbtmi	r0, [fp], #-1477	; 0xfffffa3b
   11dbc:	ldrcs	lr, [r0, #-2499]	; 0xfffff63d
   11dc0:			; <UNDEFINED> instruction: 0x4630bd70
   11dc4:	cdp	7, 13, cr15, cr8, cr15, {7}
   11dc8:	stmdacs	r0, {r2, r9, sl, lr}
   11dcc:			; <UNDEFINED> instruction: 0xf7ffd1d6
   11dd0:	bfi	pc, sp, (invalid: 31:19)	; <UNPREDICTABLE>
   11dd4:	ldrvs	r4, [ip], #-1584	; 0xfffff9d0
   11dd8:	cdp	7, 12, cr15, cr14, cr15, {7}
   11ddc:	stmdacs	r0, {r2, r9, sl, lr}
   11de0:	ldrb	sp, [r4, ip, asr #3]!
   11de4:	andeq	r8, r1, sl, lsl #23
   11de8:	andeq	r8, r1, r0, asr fp
   11dec:	andeq	r8, r1, lr, lsr fp
   11df0:	strmi	r3, [r3], -r7, lsl #2
   11df4:	b	13dc418 <cos@plt+0x13da638>
   11df8:	stmdale	r8, {r0, r4, r6, r7, r9}
   11dfc:	bcc	64218 <cos@plt+0x62438>
   11e00:			; <UNDEFINED> instruction: 0xf8514479
   11e04:			; <UNDEFINED> instruction: 0xf8410022
   11e08:	andsvs	r3, r8, r2, lsr #32
   11e0c:			; <UNDEFINED> instruction: 0xf7ef4770
   11e10:	svclt	0x0000be41
   11e14:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   11e18:	svclt	0x00882a80
   11e1c:	ldrblt	r2, [r0, #-2432]!	; 0xfffff680
   11e20:	stmdble	r6, {r0, r2, r4, r9, sl, lr}
   11e24:			; <UNDEFINED> instruction: 0xf7ef4611
   11e28:			; <UNDEFINED> instruction: 0x4605ee70
   11e2c:			; <UNDEFINED> instruction: 0x4628b310
   11e30:			; <UNDEFINED> instruction: 0x4606bd70
   11e34:			; <UNDEFINED> instruction: 0x460c4610
   11e38:			; <UNDEFINED> instruction: 0xff90f7ff
   11e3c:	strtmi	r4, [sl], -r5, lsr #5
   11e40:	svclt	0x00284631
   11e44:	strcc	r4, [r7], #-1570	; 0xfffff9de
   11e48:			; <UNDEFINED> instruction: 0xf7ef4605
   11e4c:	stccs	14, cr14, [r7], {64}	; 0x40
   11e50:	bicseq	lr, r4, #323584	; 0x4f000
   11e54:	bmi	287e80 <cos@plt+0x2860a0>
   11e58:	strtmi	r3, [r8], -r1, lsl #22
   11e5c:			; <UNDEFINED> instruction: 0xf852447a
   11e60:			; <UNDEFINED> instruction: 0xf8421023
   11e64:	eorsvs	r6, r1, r3, lsr #32
   11e68:			; <UNDEFINED> instruction: 0x4630bd70
   11e6c:	cdp	7, 1, cr15, cr4, cr15, {7}
   11e70:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   11e74:			; <UNDEFINED> instruction: 0xff4af7ff
   11e78:	svclt	0x0000e7d9
   11e7c:	muleq	r1, ip, sl
   11e80:	bmi	19e4420 <cos@plt+0x19e2640>
   11e84:	blmi	19e3070 <cos@plt+0x19e1290>
   11e88:	mvnsmi	lr, #737280	; 0xb4000
   11e8c:	svcmi	0x0066b089
   11e90:	stmpl	sl, {r2, r6, sl, fp, ip}
   11e94:	ldrbtmi	r4, [pc], #-1542	; 11e9c <cos@plt+0x100bc>
   11e98:	andls	r6, r7, #1179648	; 0x120000
   11e9c:	andeq	pc, r0, #79	; 0x4f
   11ea0:	ldmpl	sp!, {r1, r6, fp, ip, sp, lr}^
   11ea4:	blcc	569158 <cos@plt+0x567378>
   11ea8:	stmdale	r5, {r0, r8, r9, fp, sp}
   11eac:	svccs	0x0001f814
   11eb0:	blcc	569164 <cos@plt+0x567384>
   11eb4:	ldmible	r9!, {r0, r8, r9, fp, sp}^
   11eb8:	svclt	0x00182a3d
   11ebc:	andle	r2, fp, r0
   11ec0:	blmi	15e4830 <cos@plt+0x15e2a50>
   11ec4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11ec8:	blls	1ebf38 <cos@plt+0x1ea158>
   11ecc:			; <UNDEFINED> instruction: 0xf040405a
   11ed0:	andlt	r8, r9, sl, lsl #1
   11ed4:	mvnshi	lr, #12386304	; 0xbd0000
   11ed8:	movwcs	r4, #1696	; 0x6a0
   11edc:			; <UNDEFINED> instruction: 0xf8084630
   11ee0:			; <UNDEFINED> instruction: 0xf7f33b01
   11ee4:	stmdbvc	r3, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   11ee8:	blcs	1e3704 <cos@plt+0x1e1924>
   11eec:	ldm	pc, {r0, r2, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   11ef0:	ldrbeq	pc, [r0], #-3	; <UNPREDICTABLE>
   11ef4:	ldclne	12, cr7, [ip, #-496]!	; 0xfffffe10
   11ef8:	stmvs	r6, {r2, r3, r4, r5, r6, sl}
   11efc:	blcc	b3fd0 <cos@plt+0xb21f0>
   11f00:	blcs	be974 <cos@plt+0xbcb94>
   11f04:	ldmdavs	r0!, {r2, r3, r6, fp, ip, lr, pc}^
   11f08:	stmdavs	r3, {r0, r3, r6, r9, fp, lr}^
   11f0c:	subvs	r3, r3, r1, lsl #22
   11f10:	bne	fe0a8200 <cos@plt+0xfe0a6420>
   11f14:	andcs	fp, r1, #24, 30	; 0x60
   11f18:	svclt	0x00182b00
   11f1c:	bcs	1a724 <cos@plt+0x18944>
   11f20:	stmdavs	r1, {r1, r2, r3, r4, r5, ip, lr, pc}
   11f24:			; <UNDEFINED> instruction: 0xf7ff310b
   11f28:	eors	pc, r9, r3, ror #30
   11f2c:	stmvs	r6, {r0, r2, r3, r4, r5, r8, r9, sp}
   11f30:	strbmi	r7, [r0], -r3, lsr #32
   11f34:	cdp	7, 6, cr15, cr14, cr15, {7}
   11f38:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   11f3c:	strtmi	r1, [r0], -r4, asr #24
   11f40:			; <UNDEFINED> instruction: 0xff0cf7ff
   11f44:			; <UNDEFINED> instruction: 0xf7ef4641
   11f48:	stmdbge	r1, {r9, sl, fp, sp, lr, pc}
   11f4c:	stc2	7, cr15, [r2, #-968]	; 0xfffffc38
   11f50:	strmi	r9, [r5], -r1, lsl #18
   11f54:	mcr2	7, 0, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   11f58:	strmi	r4, [r3], -r1, lsr #12
   11f5c:	movwls	r4, #13864	; 0x3628
   11f60:			; <UNDEFINED> instruction: 0xff46f7ff
   11f64:			; <UNDEFINED> instruction: 0xf7f84648
   11f68:	orrlt	pc, r6, r9, lsr #27
   11f6c:	ldrtmi	r4, [r0], -r9, asr #12
   11f70:	ldc2	7, cr15, [sl], {252}	; 0xfc
   11f74:	stmdbmi	lr!, {r0, r1, fp, ip, pc}
   11f78:	cdpne	8, 5, cr6, cr10, cr3, {2}
   11f7c:	ldmdapl	fp!, {r1, r6, sp, lr}^
   11f80:	svclt	0x00181ac3
   11f84:	bcs	1ab90 <cos@plt+0x18db0>
   11f88:	movwcs	fp, #3864	; 0xf18
   11f8c:	andcs	fp, r1, fp, lsr #22
   11f90:	movwcs	lr, #6038	; 0x1796
   11f94:			; <UNDEFINED> instruction: 0x712b2010
   11f98:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   11f9c:	adcvs	r4, r8, r6, lsl #12
   11fa0:			; <UNDEFINED> instruction: 0x4640233d
   11fa4:			; <UNDEFINED> instruction: 0xf7ef7023
   11fa8:	mcrrne	14, 3, lr, r4, cr6
   11fac:			; <UNDEFINED> instruction: 0xf7ff4620
   11fb0:			; <UNDEFINED> instruction: 0x4641fed5
   11fb4:	stcl	7, cr15, [r8, #956]	; 0x3bc
   11fb8:			; <UNDEFINED> instruction: 0xf7f2a901
   11fbc:	stmdbls	r1, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   11fc0:			; <UNDEFINED> instruction: 0xf7f34605
   11fc4:			; <UNDEFINED> instruction: 0x4621fdd3
   11fc8:	strtmi	r4, [r8], -r3, lsl #12
   11fcc:			; <UNDEFINED> instruction: 0xf7ff6073
   11fd0:	ldrtmi	pc, [r0], -pc, lsl #30	; <UNPREDICTABLE>
   11fd4:	ldc2l	7, cr15, [r2, #-992]!	; 0xfffffc20
   11fd8:	stmdavs	r1, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   11fdc:			; <UNDEFINED> instruction: 0xf7ff310b
   11fe0:	andcs	pc, r1, r7, lsl #30
   11fe4:			; <UNDEFINED> instruction: 0xf7efe76c
   11fe8:	ldmdami	r2, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
   11fec:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   11ff0:	blx	14ffd6 <cos@plt+0x14e1f6>
   11ff4:			; <UNDEFINED> instruction: 0x4640233d
   11ff8:			; <UNDEFINED> instruction: 0xf7ef7023
   11ffc:	andcc	lr, r1, ip, lsl #28
   12000:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   12004:			; <UNDEFINED> instruction: 0xf7ef4641
   12008:	stmdbge	r1, {r5, r7, r8, sl, fp, sp, lr, pc}
   1200c:	stc2	7, cr15, [r2], #968	; 0x3c8
   12010:			; <UNDEFINED> instruction: 0xf7f39901
   12014:	movwcs	pc, #3499	; 0xdab	; <UNPREDICTABLE>
   12018:	mrcle	0, 7, r6, cr15, cr8, {2}
   1201c:	andeq	r5, r1, r0, ror #29
   12020:	andeq	r0, r0, r0, lsl #3
   12024:	andeq	r0, r0, ip, lsl #5
   12028:	andeq	r5, r1, lr, asr #29
   1202c:	andeq	r5, r1, r0, lsr #29
   12030:	strdeq	r0, [r0], -r8
   12034:	andeq	r4, r0, r6, ror #17
   12038:			; <UNDEFINED> instruction: 0x4605b570
   1203c:			; <UNDEFINED> instruction: 0x460e201c
   12040:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   12044:	svclt	0x00142e00
   12048:	movwcs	r2, #17157	; 0x4305
   1204c:	andvs	r4, r5, r4, lsl #12
   12050:	vrhadd.s8	d22, d17, d19
   12054:			; <UNDEFINED> instruction: 0xf7ff0001
   12058:	smlabbcs	r1, r1, lr, pc	; <UNPREDICTABLE>
   1205c:	strmi	r2, [r3], -r0, lsl #4
   12060:	rscvs	r6, r0, r0, lsr #1
   12064:	stmib	r4, {r3, r5, r9, sl, lr}^
   12068:	andsvc	r3, sl, r4, lsl #2
   1206c:	cdp	7, 8, cr15, cr8, cr15, {7}
   12070:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   12074:	bmi	73e53c <cos@plt+0x73c75c>
   12078:	tstcs	r1, r0, asr #12	; <UNPREDICTABLE>
   1207c:	ldmdahi	r2, {r1, r3, r4, r7, fp, ip, lr}
   12080:	andle	r4, r7, sl, lsl #5
   12084:	ldmpl	sl, {r0, r3, r4, r9, fp, lr}
   12088:			; <UNDEFINED> instruction: 0x2000f9b2
   1208c:	rsbvs	fp, r2, r2, lsl r9
   12090:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   12094:	bmi	5c0550 <cos@plt+0x5be770>
   12098:	ldmpl	fp, {r5, r9, sl, lr}
   1209c:	rsbvs	r6, r3, fp, lsl r8
   120a0:	ldmdbmi	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   120a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   120a8:	stc	7, cr15, [r8], #956	; 0x3bc
   120ac:	stmdacs	r0, {r5, r6, sp, lr}
   120b0:			; <UNDEFINED> instruction: 0xf7efd1ee
   120b4:	ldmdbmi	r0, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
   120b8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   120bc:			; <UNDEFINED> instruction: 0xf9c0f7f7
   120c0:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   120c4:	mulle	r9, ip, r2
   120c8:	stmiavs	r0!, {r0, r5, r6, r8, fp, sp, lr}
   120cc:	tstcc	r1, r9, lsl #6
   120d0:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   120d4:			; <UNDEFINED> instruction: 0x4620211c
   120d8:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   120dc:			; <UNDEFINED> instruction: 0xf7f32002
   120e0:	ldrb	pc, [r5, r3, lsl #27]	; <UNPREDICTABLE>
   120e4:	strdeq	r5, [r1], -r2
   120e8:	andeq	r0, r0, r4, lsl r2
   120ec:	ldrdeq	r0, [r0], -ip
   120f0:	strdeq	r0, [r0], -ip
   120f4:	ldrdeq	r3, [r0], -r2
   120f8:	andeq	r4, r0, r4, asr r8
   120fc:	andeq	r5, r1, sl, asr #31
   12100:	cfstr32mi	mvfx11, [r5, #-992]!	; 0xfffffc20
   12104:	ldrbtmi	r4, [sp], #-2853	; 0xfffff4db
   12108:	cdphi	8, 2, cr5, cr3, cr12, {7}
   1210c:	addslt	r3, fp, #2048	; 0x800
   12110:	stmdale	sp, {r1, r8, r9, fp, sp}
   12114:	bmi	8ace9c <cos@plt+0x8ab0bc>
   12118:	blcc	6c22c <cos@plt+0x6a44c>
   1211c:	stmiapl	sl!, {r0, r1, r6, sp, lr}
   12120:	svclt	0x00181a82
   12124:	blcs	1a930 <cos@plt+0x18b50>
   12128:	andcs	fp, r0, #24, 30	; 0x60
   1212c:			; <UNDEFINED> instruction: 0xd12d2a00
   12130:	movwcs	r4, #10268	; 0x281c
   12134:	ldrbtmi	r8, [r8], #-1571	; 0xfffff9dd
   12138:	ldc2	7, cr15, [r8, #-972]!	; 0xfffffc34
   1213c:	blcc	b49d0 <cos@plt+0xb2bf0>
   12140:	blcs	bebb4 <cos@plt+0xbcdd4>
   12144:	stmdale	ip, {r5, r6, r8, r9, sp, lr}
   12148:	bmi	56c6d0 <cos@plt+0x56a8f0>
   1214c:	blcc	6c260 <cos@plt+0x6a480>
   12150:	stmiapl	sl!, {r0, r1, r6, sp, lr}
   12154:	svclt	0x00181a82
   12158:	blcs	1a964 <cos@plt+0x18b84>
   1215c:	andcs	fp, r0, #24, 30	; 0x60
   12160:	blmi	480750 <cos@plt+0x47e970>
   12164:	strcs	r2, [r0], -r1, lsl #2
   12168:	strcs	r8, [r0, -r1, lsr #4]
   1216c:	strvs	lr, [r6, -r4, asr #19]
   12170:	andcs	r5, r0, fp, ror #17
   12174:			; <UNDEFINED> instruction: 0xf7ff6018
   12178:	blmi	351efc <cos@plt+0x35011c>
   1217c:	andsvs	r5, r8, fp, ror #17
   12180:	stmdavs	r1, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   12184:			; <UNDEFINED> instruction: 0xf7ff310b
   12188:			; <UNDEFINED> instruction: 0xe7eafe33
   1218c:	tstcc	fp, r1, lsl #16
   12190:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   12194:	svclt	0x0000e7cc
   12198:	andeq	r5, r1, lr, asr ip
   1219c:	andeq	r0, r0, r8, lsl #3
   121a0:	strdeq	r0, [r0], -r8
   121a4:	andeq	r3, r0, sl, asr #17
   121a8:	andeq	r0, r0, r8, lsr #3
   121ac:	andeq	r0, r0, ip, lsr #4
   121b0:			; <UNDEFINED> instruction: 0x4604b538
   121b4:	strmi	r7, [sp], -r3, lsl #16
   121b8:	andle	r2, ip, sp, lsr #22
   121bc:	tstle	sp, pc, lsr #22
   121c0:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   121c4:	stc	7, cr15, [lr], #-956	; 0xfffffc44
   121c8:	strtmi	fp, [r9], -r0, asr #18
   121cc:	ldmfd	sp!, {sp}
   121d0:			; <UNDEFINED> instruction: 0xf7ff4038
   121d4:	stmdavc	r3, {r0, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   121d8:	rscsle	r2, r6, r0, lsl #22
   121dc:	strtmi	r2, [r0], -r0, lsl #4
   121e0:			; <UNDEFINED> instruction: 0xf7ef4611
   121e4:	mcrrne	12, 11, lr, r3, cr14
   121e8:	strtmi	sp, [r9], -r4
   121ec:	ldrhtmi	lr, [r8], -sp
   121f0:	svclt	0x0022f7ff
   121f4:	ldclt	0, cr2, [r8, #-0]
   121f8:	andeq	r4, r0, sl, asr r7
   121fc:	ldrlt	r4, [r0, #-2831]	; 0xfffff4f1
   12200:	stmvs	r0, {r2, r9, sl, lr}
   12204:	addsmi	r4, r8, #2063597568	; 0x7b000000
   12208:	stmdbvs	r1!, {r0, r1, r4, ip, lr, pc}^
   1220c:	tstcc	r1, r9, lsl #6
   12210:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
   12214:	tstlt	fp, r3, lsr #16
   12218:	cmplt	r8, r0, ror #16
   1221c:	ldcl	7, cr15, [r2, #-956]	; 0xfffffc44
   12220:	blmi	1ec8b0 <cos@plt+0x1eaad0>
   12224:	andeq	pc, r2, #66	; 0x42
   12228:	ldrbtmi	r6, [fp], #-418	; 0xfffffe5e
   1222c:	adcvs	r6, r3, r3, ror #1
   12230:	ldflts	f6, [r0, #-140]	; 0xffffff74
   12234:			; <UNDEFINED> instruction: 0xf7ef4618
   12238:			; <UNDEFINED> instruction: 0xe7f1edbc
   1223c:	andeq	r8, r1, ip, lsr r7
   12240:	andeq	r8, r1, r6, lsl r7
   12244:	svcmi	0x00f0e92d
   12248:	stc	6, cr2, [sp, #-0]
   1224c:	strmi	r8, [r1], r2, lsl #22
   12250:	blmi	fe964ce8 <cos@plt+0xfe962f08>
   12254:	cfstrsmi	mvf4, [r5, #488]!	; 0x1e8
   12258:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   1225c:	andcs	r4, r1, #2097152000	; 0x7d000000
   12260:	movwls	r6, #55323	; 0xd81b
   12264:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12268:			; <UNDEFINED> instruction: 0xf8ad4ba1
   1226c:			; <UNDEFINED> instruction: 0xf8ad6020
   12270:			; <UNDEFINED> instruction: 0xf8552010
   12274:			; <UNDEFINED> instruction: 0xf8d88003
   12278:	mrslt	r4, (UNDEF: 68)
   1227c:			; <UNDEFINED> instruction: 0xf7ff4620
   12280:			; <UNDEFINED> instruction: 0x4620ffbd
   12284:			; <UNDEFINED> instruction: 0xf7ff211c
   12288:			; <UNDEFINED> instruction: 0xf8c8fdb3
   1228c:	blmi	fe66a294 <cos@plt+0xfe6684b4>
   12290:	strtmi	r4, [r0], -ip, ror #12
   12294:			; <UNDEFINED> instruction: 0xf10658ee
   12298:			; <UNDEFINED> instruction: 0xf7f30120
   1229c:			; <UNDEFINED> instruction: 0xf9b0ff49
   122a0:	blcs	5e2a8 <cos@plt+0x5c4c8>
   122a4:	strtmi	sp, [r0], -r2
   122a8:			; <UNDEFINED> instruction: 0xf8d2f7f8
   122ac:	blhi	4dd90 <cos@plt+0x4bfb0>
   122b0:	ldrbtmi	r4, [pc], #-3985	; 122b8 <cos@plt+0x104d8>
   122b4:	beq	44e6f0 <cos@plt+0x44c910>
   122b8:	blvc	4d91c <cos@plt+0x4bb3c>
   122bc:	blvs	cd938 <cos@plt+0xcbb58>
   122c0:	blvs	ff20dd98 <cos@plt+0xff20bfb8>
   122c4:	blx	44de90 <cos@plt+0x44c0b0>
   122c8:	rschi	pc, r4, r0, asr #6
   122cc:	blvs	24dbb0 <cos@plt+0x24bdd0>
   122d0:	vstr	d4, [sp, #552]	; 0x228
   122d4:	andcs	r7, r0, #6144	; 0x1800
   122d8:	stc	6, cr4, [r7, #324]	; 0x144
   122dc:	stmiapl	fp!, {r8, r9, fp, sp, lr}^
   122e0:			; <UNDEFINED> instruction: 0xf7fb6818
   122e4:			; <UNDEFINED> instruction: 0x4604fa7d
   122e8:	rscle	r2, r5, r0, lsl #16
   122ec:	strhtcc	pc, [r0], -sp	; <UNPREDICTABLE>
   122f0:	addslt	r3, fp, #2048	; 0x800
   122f4:	stmdale	lr, {r1, r8, r9, fp, sp}
   122f8:	bmi	fe078324 <cos@plt+0xfe076544>
   122fc:	blcc	6c410 <cos@plt+0x6a630>
   12300:	stmiapl	sl!, {r0, r1, r6, sp, lr}
   12304:	svclt	0x00181a82
   12308:	blcs	1ab14 <cos@plt+0x18d34>
   1230c:	andcs	fp, r0, #24, 30	; 0x60
   12310:			; <UNDEFINED> instruction: 0xf0402a00
   12314:			; <UNDEFINED> instruction: 0x4621809e
   12318:			; <UNDEFINED> instruction: 0xf7f3a808
   1231c:			; <UNDEFINED> instruction: 0xf9b0ff09
   12320:	strmi	r3, [r4], -r0
   12324:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   12328:	stmdavs	r3!, {r0, r4, r7, pc}^
   1232c:	bcs	2c39c <cos@plt+0x2a5bc>
   12330:	bmi	1d464b8 <cos@plt+0x1d446d8>
   12334:	andeq	pc, r8, r3, lsl #2
   12338:	stmiapl	sl!, {r0, r1, r3, r4, r9, fp, ip, sp, lr}
   1233c:	blcs	569690 <cos@plt+0x5678b0>
   12340:			; <UNDEFINED> instruction: 0xf7ffd105
   12344:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   12348:	stmdavs	r0!, {r2, r4, r5, r7, r8, ip, lr, pc}^
   1234c:	tstcs	r1, r8
   12350:			; <UNDEFINED> instruction: 0xff2ef7ff
   12354:	andeq	pc, r0, r8, asr #17
   12358:			; <UNDEFINED> instruction: 0xf0002800
   1235c:	cdphi	0, 3, cr8, cr3, cr14, {4}
   12360:	addslt	r3, fp, #2048	; 0x800
   12364:	stmdale	sp, {r1, r8, r9, fp, sp}
   12368:	bmi	196d130 <cos@plt+0x196b350>
   1236c:	blcc	6c480 <cos@plt+0x6a6a0>
   12370:	stmiapl	sl!, {r0, r1, r6, sp, lr}
   12374:	svclt	0x00181a82
   12378:	blcs	1ab84 <cos@plt+0x18da4>
   1237c:	andcs	fp, r0, #24, 30	; 0x60
   12380:	cmnle	fp, r0, lsl #20
   12384:	eorseq	pc, r0, r6, lsl #2
   12388:			; <UNDEFINED> instruction: 0xf7f34621
   1238c:	stmdahi	r3!, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   12390:	addslt	r3, fp, #2048	; 0x800
   12394:	stmdale	sp, {r1, r8, r9, fp, sp}
   12398:	bmi	166c520 <cos@plt+0x166a740>
   1239c:	blcc	6c4b0 <cos@plt+0x6a6d0>
   123a0:	stmiapl	sl!, {r0, r1, r6, sp, lr}
   123a4:	svclt	0x00181a82
   123a8:	blcs	1abb4 <cos@plt+0x18dd4>
   123ac:	andcs	fp, r0, #24, 30	; 0x60
   123b0:	cmple	r8, r0, lsl #20
   123b4:	blcc	b4c88 <cos@plt+0xb2ea8>
   123b8:	blcs	bee2c <cos@plt+0xbd04c>
   123bc:	movwcs	sp, #6451	; 0x1933
   123c0:	blmi	1472c94 <cos@plt+0x1470eb4>
   123c4:	beq	4e508 <cos@plt+0x4c728>
   123c8:	bleq	4e50c <cos@plt+0x4c72c>
   123cc:	ldrdeq	pc, [r0], -r8
   123d0:	blge	1ccaf0 <cos@plt+0x1cad10>
   123d4:	stmiapl	fp!, {r9, sp}^
   123d8:	bmi	132a448 <cos@plt+0x1328668>
   123dc:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
   123e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   123e4:	subsmi	r9, sl, sp, lsl #22
   123e8:	andlt	sp, pc, r9, ror r1	; <UNPREDICTABLE>
   123ec:	blhi	cd6e8 <cos@plt+0xcb908>
   123f0:	svchi	0x00f0e8bd
   123f4:	bcc	b4484 <cos@plt+0xb26a4>
   123f8:	bcs	bee48 <cos@plt+0xbd068>
   123fc:	svcge	0x005af63f
   12400:	ldmdavs	sl, {r0, r1, r2, r3, r4, r5, fp, lr}^
   12404:	subsvs	r1, r9, r1, asr lr
   12408:	bne	fe6a84b8 <cos@plt+0xfe6a66d8>
   1240c:	andcs	fp, r1, #24, 30	; 0x60
   12410:	svclt	0x00182900
   12414:	bcs	1ac1c <cos@plt+0x18e3c>
   12418:	svcge	0x004cf43f
   1241c:	tstcs	fp, r8, lsl r6
   12420:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   12424:	ldmdbvs	r0!, {r1, r2, r6, r8, r9, sl, sp, lr, pc}^
   12428:	stmdavs	r3, {r0, r2, r4, r5, r9, fp, lr}^
   1242c:	subvs	r3, r3, r1, lsl #22
   12430:	bne	fe0a86e0 <cos@plt+0xfe0a6900>
   12434:	andcs	fp, r1, #24, 30	; 0x60
   12438:	svclt	0x00182b00
   1243c:	bcs	1ac44 <cos@plt+0x18e64>
   12440:	stmdavs	r1, {r0, r2, r3, r4, r5, r7, ip, lr, pc}
   12444:			; <UNDEFINED> instruction: 0xf7ff310b
   12448:	sbfx	pc, r3, #25, #25
   1244c:			; <UNDEFINED> instruction: 0xf8e8f7f8
   12450:	stmdavs	r1, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   12454:			; <UNDEFINED> instruction: 0xf7ff310b
   12458:	ldrb	pc, [ip, -fp, asr #25]	; <UNPREDICTABLE>
   1245c:	tstcc	fp, r1, lsl #16
   12460:	stc2l	7, cr15, [r6], {255}	; 0xff
   12464:	stmdavs	r1, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   12468:			; <UNDEFINED> instruction: 0xf7ff310b
   1246c:	bhi	d11778 <cos@plt+0xd0f998>
   12470:	addslt	r3, fp, #2048	; 0x800
   12474:	stmiale	r2!, {r1, r8, r9, fp, sp}
   12478:			; <UNDEFINED> instruction: 0xf7efe7d5
   1247c:	stmdavs	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
   12480:	andcc	r4, r8, #573440	; 0x8c000
   12484:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   12488:			; <UNDEFINED> instruction: 0xffdaf7f6
   1248c:			; <UNDEFINED> instruction: 0xf7f32002
   12490:	strb	pc, [r4, -fp, lsr #23]!	; <UNPREDICTABLE>
   12494:	strhtcc	pc, [r0], -sp	; <UNPREDICTABLE>
   12498:	addslt	r3, fp, #2048	; 0x800
   1249c:	ldmdale	r0, {r1, r8, r9, fp, sp}
   124a0:	bmi	5f84cc <cos@plt+0x5f66ec>
   124a4:	blcc	6c5b8 <cos@plt+0x6a7d8>
   124a8:	stmiapl	sl!, {r0, r1, r6, sp, lr}
   124ac:	svclt	0x00181a82
   124b0:	blcs	1acbc <cos@plt+0x18edc>
   124b4:	andcs	fp, r0, #24, 30	; 0x60
   124b8:	stmdavs	r1, {r1, r3, r4, r8, ip, sp, pc}
   124bc:			; <UNDEFINED> instruction: 0xf7ff310b
   124c0:			; <UNDEFINED> instruction: 0xf1b9fc97
   124c4:	tstle	r5, r0, lsl #30
   124c8:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   124cc:	andcc	pc, r0, r8, asr #17
   124d0:	usada8	r2, r8, r6, r4
   124d4:	mrc2	7, 0, pc, cr4, cr15, {7}
   124d8:	ldrdeq	pc, [r0], -r8
   124dc:			; <UNDEFINED> instruction: 0xf7efe77d
   124e0:	svclt	0x0000eb0e
   124e4:	andeq	r5, r1, r0, lsl fp
   124e8:	andeq	r0, r0, r0, lsl #3
   124ec:	andeq	r5, r1, r8, lsl #22
   124f0:	andeq	r0, r0, ip, lsr #4
   124f4:	andeq	r0, r0, r8, lsl #3
   124f8:	ldrdeq	r5, [r1], -r2
   124fc:	andeq	r0, r0, r0, asr #3
   12500:	strdeq	r0, [r0], -r8
   12504:	andeq	r0, r0, ip, lsl #5
   12508:	andeq	r0, r0, r8, lsr #3
   1250c:	andeq	r5, r1, r6, lsl #19
   12510:	andeq	r2, r0, r4, asr ip
   12514:	andeq	r5, r1, r2, asr #23
   12518:			; <UNDEFINED> instruction: 0x4604b510
   1251c:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   12520:	tstcs	ip, r0, lsr #12
   12524:			; <UNDEFINED> instruction: 0x4010e8bd
   12528:	stcllt	7, cr15, [r2], #-1020	; 0xfffffc04
   1252c:			; <UNDEFINED> instruction: 0x460db5f8
   12530:	cmnlt	r2, r4, lsl r6
   12534:	ldrmi	r4, [r6], -r7, lsl #12
   12538:			; <UNDEFINED> instruction: 0x46294632
   1253c:			; <UNDEFINED> instruction: 0xf7ef4638
   12540:	mcrrne	10, 8, lr, r3, cr10
   12544:	cmnlt	r0, r5
   12548:	strmi	r1, [r5], #-2614	; 0xfffff5ca
   1254c:			; <UNDEFINED> instruction: 0x4620d1f4
   12550:			; <UNDEFINED> instruction: 0xf7efe00a
   12554:	stmdbmi	r6, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   12558:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1255c:			; <UNDEFINED> instruction: 0xff70f7f6
   12560:			; <UNDEFINED> instruction: 0xf7f32002
   12564:	blne	fe851270 <cos@plt+0xfe84f490>
   12568:	eorvc	r2, fp, r0, lsl #6
   1256c:	svclt	0x0000bdf8
   12570:	ldrdeq	r4, [r0], -r0
   12574:	svcmi	0x00f0e92d
   12578:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   1257c:	strmi	r8, [r9], r2, lsl #22
   12580:	blmi	ff2250a4 <cos@plt+0xff2232c4>
   12584:	stmiavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
   12588:			; <UNDEFINED> instruction: 0xf8dfb085
   1258c:	ldmpl	r3, {r2, r3, r4, r8, r9, sp, pc}^
   12590:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
   12594:			; <UNDEFINED> instruction: 0xf04f9303
   12598:	stmdbvs	r3, {r8, r9}
   1259c:	svclt	0x009c42b3
   125a0:	vmla.i8	d22, d17, d3
   125a4:	vadd.i8	d0, d0, d1
   125a8:			; <UNDEFINED> instruction: 0xf0138145
   125ac:	andsle	r0, r0, r2, lsl #14
   125b0:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   125b4:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
   125b8:			; <UNDEFINED> instruction: 0xf7ff2000
   125bc:	ldmib	r0, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}^
   125c0:	strmi	r6, [r5], -r3, lsl #6
   125c4:	vqsub.s8	d4, d16, d19
   125c8:	stmibvs	fp!, {r0, r2, r4, r5, r8, pc}
   125cc:	smuadeq	r2, r3, r0
   125d0:	ldmib	r5, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   125d4:	bcs	1b5e0 <cos@plt+0x19800>
   125d8:	vqadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, q5
   125dc:	strtmi	r0, [r0], -r1, lsl #2
   125e0:	b	18505a4 <cos@plt+0x184e7c4>
   125e4:	stmdavc	r3!, {r3, r4, r6, r8, r9, ip, sp, pc}
   125e8:	svclt	0x00182b00
   125ec:	andle	r2, r5, sl, lsl #22
   125f0:	svccc	0x0001f814
   125f4:	svclt	0x00182b0a
   125f8:	mvnsle	r2, r0, lsl #22
   125fc:	eorle	r2, ip, sl, lsl #22
   12600:			; <UNDEFINED> instruction: 0x1c73696e
   12604:	teqeq	r6, #-1073741798	; 0xc000001a
   12608:	andeq	lr, r8, r6, lsl #22
   1260c:	blx	fe9d0612 <cos@plt+0xfe9ce832>
   12610:	addmi	r6, r1, #11075584	; 0xa90000
   12614:	andle	r4, r8, r7, lsl #12
   12618:	stmne	r4, {r1, r5, r6, r9, fp, ip}
   1261c:	b	15d05e0 <cos@plt+0x15ce800>
   12620:	ldclne	8, cr6, [r1], #-672	; 0xfffffd60
   12624:	blx	ff95062a <cos@plt+0xff94e84a>
   12628:	stmdavs	sl!, {r0, r1, r2, r3, r5, r7, sp, lr}^
   1262c:	tsteq	r1, r1, asr #4	; <UNPREDICTABLE>
   12630:	strtmi	r4, [r6], -r0, lsr #12
   12634:			; <UNDEFINED> instruction: 0xf7ef2701
   12638:	stmdacs	r0, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
   1263c:	stmiavs	sl!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
   12640:			; <UNDEFINED> instruction: 0xf0402f00
   12644:	stmibvs	fp!, {r3, r5, r8, pc}
   12648:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1264c:	andsvc	r6, r7, fp, lsr #3
   12650:	stmibvs	fp!, {r1, r2, r3, r5, r7, fp, sp, lr}
   12654:	strvs	lr, [r3], -r5, asr #19
   12658:	movwcs	lr, #1959	; 0x7a7
   1265c:	stmiavs	lr!, {r0, r1, r5, ip, sp, lr}
   12660:	strtmi	r1, [r0], -r3, lsr #23
   12664:	andcc	pc, r0, r9, asr #17
   12668:			; <UNDEFINED> instruction: 0xf7ef60ec
   1266c:	strmi	lr, [r4], #-2772	; 0xfffff52c
   12670:	bmi	fe3aab28 <cos@plt+0xfe3a8d48>
   12674:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   12678:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1267c:	subsmi	r9, sl, r3, lsl #22
   12680:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   12684:	andlt	r4, r5, r0, lsr r6
   12688:	blhi	cd984 <cos@plt+0xcbba4>
   1268c:	svchi	0x00f0e8bd
   12690:	strtmi	r6, [r1], -sl, ror #18
   12694:	tsteq	r2, #40, 16	; 0x280000
   12698:			; <UNDEFINED> instruction: 0xff48f7ff
   1269c:	stmiavs	lr!, {r3, r4, r5, r8, fp, ip, sp, pc}
   126a0:	rscvs	r6, lr, fp, lsr #19
   126a4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   126a8:			; <UNDEFINED> instruction: 0x61ab612e
   126ac:	ldmib	r5, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   126b0:	stmiavs	lr!, {r0, r2, r8, r9, sp}
   126b4:	svccc	0x0002ebb0
   126b8:	svclt	0x00384a7d
   126bc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   126c0:	svclt	0x00384430
   126c4:	stmib	r5, {r0, r1, r3, r5, r7, r8, sp, lr}^
   126c8:			; <UNDEFINED> instruction: 0xf85a6003
   126cc:	ldrbeq	r4, [sl, -r2]
   126d0:	strle	r7, [pc, #-2087]	; 11eb1 <cos@plt+0x100d1>
   126d4:			; <UNDEFINED> instruction: 0xf0232f04
   126d8:			; <UNDEFINED> instruction: 0x61ab0304
   126dc:	ldmdavc	r2!, {r1, r3, r8, ip, lr, pc}
   126e0:	tstle	r3, sl, lsl #20
   126e4:	svccs	0x0001f816
   126e8:	rscsle	r2, fp, sl, lsl #20
   126ec:	strhtvs	r4, [lr], #32
   126f0:	svcge	0x005bf67f
   126f4:			; <UNDEFINED> instruction: 0xa1bcf8df
   126f8:	svccs	0x0002ab02
   126fc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12700:	mcr	4, 0, r4, cr8, cr10, {7}
   12704:	eorsle	r3, sl, r0, lsl sl
   12708:	svccs	0x0001d844
   1270c:	stmdbvs	sl!, {r3, r5, r6, r8, ip, lr, pc}
   12710:	stmdavc	r1!, {r4, r5, r9, sl, lr}^
   12714:			; <UNDEFINED> instruction: 0xf7ef1b92
   12718:			; <UNDEFINED> instruction: 0x9702ead0
   1271c:			; <UNDEFINED> instruction: 0xf1b84680
   12720:	cmple	r1, r0, lsl #30
   12724:	ldreq	r6, [sl, fp, lsr #19]
   12728:	addshi	pc, r2, r0, lsl #2
   1272c:	ldmib	r5, {r3, r5, r7, fp, sp, lr}^
   12730:	adcsmi	r2, r0, #4, 14	; 0x100000
   12734:	bleq	1cd5c4 <cos@plt+0x1cb7e4>
   12738:	strcc	lr, [r7, -pc, asr #20]
   1273c:	ldrmi	sp, [fp, #84]!	; 0x54
   12740:	andeq	pc, r8, #67	; 0x43
   12744:	ldmdale	lr!, {r1, r3, r5, r7, r8, sp, lr}^
   12748:			; <UNDEFINED> instruction: 0x465a4631
   1274c:	ldmib	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12750:	streq	lr, [fp, -r7, lsr #23]
   12754:	bl	24044 <cos@plt+0x22264>
   12758:	strmi	r0, [r6], -fp, lsl #16
   1275c:	strbmi	r6, [r1], -r8, lsr #16
   12760:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   12764:	stmdble	r7, {r0, r1, r2, r7, r9, lr}
   12768:	ldrbmi	r6, [r8], #-2474	; 0xfffff656
   1276c:			; <UNDEFINED> instruction: 0xf04268ab
   12770:			; <UNDEFINED> instruction: 0x61aa0202
   12774:			; <UNDEFINED> instruction: 0x61284418
   12778:	svccs	0x00027827
   1277c:	stmdavs	r2!, {r2, r6, r7, r8, ip, lr, pc}^
   12780:	stmdbvs	r9!, {r4, r5, r9, sl, lr}
   12784:	blcc	2508d4 <cos@plt+0x24eaf4>
   12788:	movwls	r1, #11145	; 0x2b89
   1278c:	mrc2	7, 0, pc, cr4, cr9, {7}
   12790:	strb	r4, [r4, r0, lsl #13]
   12794:	svccs	0x00013f03
   12798:	stmiavs	fp!, {r1, r5, fp, ip, lr, pc}
   1279c:	stmdbvs	r9!, {r4, r5, r9, sl, lr}
   127a0:	stmdavs	r2!, {r0, r1, r4, r5, r7, r9, lr}^
   127a4:	smlatbeq	r6, r1, fp, lr
   127a8:	stmibvs	fp!, {r1, r3, r8, r9, sl, fp, ip, sp, pc}
   127ac:	vsubw.u8	q9, <illegal reg q1.5>, d1
   127b0:	movwls	r0, #960	; 0x3c0
   127b4:	bcc	44e01c <cos@plt+0x44c23c>
   127b8:	stc2l	7, cr15, [r0], #1008	; 0x3f0
   127bc:	stmdacs	r0, {r7, r9, sl, lr}
   127c0:	blls	c6a88 <cos@plt+0xc4ca8>
   127c4:	orrlt	r5, r3, #49920	; 0xc300
   127c8:			; <UNDEFINED> instruction: 0xf8882300
   127cc:	blls	9e7d4 <cos@plt+0x9c9f4>
   127d0:	andeq	lr, r6, #168, 22	; 0x2a000
   127d4:	andcs	pc, r0, r9, asr #17
   127d8:	tsteq	r3, r8, lsl #22
   127dc:	strb	r6, [r8, -r9, ror #1]
   127e0:			; <UNDEFINED> instruction: 0xf7f64650
   127e4:	ldr	pc, [sl, sp, ror #29]
   127e8:	addpl	pc, r0, #29360128	; 0x1c00000
   127ec:	andcc	r1, r1, #30976	; 0x7900
   127f0:			; <UNDEFINED> instruction: 0xf7ff4630
   127f4:	stmdbvs	fp!, {r0, r4, r8, r9, fp, ip, sp, lr, pc}^
   127f8:	addpl	pc, r0, #1325400064	; 0x4f000000
   127fc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12800:	cmnvs	fp, r1, lsl #6
   12804:	stmib	r5, {r0, r6, r7, r8, fp, ip}^
   12808:	stmdavs	r8!, {r1}
   1280c:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   12810:			; <UNDEFINED> instruction: 0xf5b068ae
   12814:	svclt	0x003e5f80
   12818:			; <UNDEFINED> instruction: 0xf04369ab
   1281c:			; <UNDEFINED> instruction: 0x61ab0302
   12820:	movweq	lr, #47872	; 0xbb00
   12824:			; <UNDEFINED> instruction: 0x612b4433
   12828:	stmibvs	fp!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   1282c:			; <UNDEFINED> instruction: 0xf57f0799
   12830:			; <UNDEFINED> instruction: 0xe7c9af7d
   12834:			; <UNDEFINED> instruction: 0xf85a4b1e
   12838:	stmdavc	r7!, {r0, r1, lr}
   1283c:			; <UNDEFINED> instruction: 0x461ee75a
   12840:	andcc	pc, r0, r9, asr #17
   12844:			; <UNDEFINED> instruction: 0xf043e715
   12848:	strcs	r0, [r0], -sl, lsl #6
   1284c:	ldr	r6, [r0, -fp, lsr #3]
   12850:	blne	fe6acd04 <cos@plt+0xfe6aaf24>
   12854:	andcs	pc, r0, r9, asr #17
   12858:	rscvs	r7, fp, r1, lsr #16
   1285c:			; <UNDEFINED> instruction: 0xf47f2904
   12860:			; <UNDEFINED> instruction: 0xf813af08
   12864:	bcs	19870 <cos@plt+0x17a90>
   12868:	smlatbeq	sl, r1, r1, pc	; <UNPREDICTABLE>
   1286c:			; <UNDEFINED> instruction: 0xf181fab1
   12870:	cmpne	r1, pc, asr #20
   12874:	tstcs	r0, r8, lsl #30
   12878:			; <UNDEFINED> instruction: 0xf43f2900
   1287c:	bcc	7e46c <cos@plt+0x7c68c>
   12880:			; <UNDEFINED> instruction: 0xf8c91e59
   12884:	andcs	r2, r0, #0
   12888:			; <UNDEFINED> instruction: 0xf80360e9
   1288c:	stmdbvs	fp!, {r0, sl, fp, sp}
   12890:			; <UNDEFINED> instruction: 0x612b3b01
   12894:	ldrtmi	lr, [r4], -sp, ror #13
   12898:	usat	r4, #1, r6, lsl #12
   1289c:	stmdb	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   128a0:	andeq	r5, r1, r0, ror #15
   128a4:	andeq	r0, r0, r0, lsl #3
   128a8:	ldrdeq	r5, [r1], -r4
   128ac:	andeq	r5, r1, lr, ror #13
   128b0:	andeq	r0, r0, r4, lsl r2
   128b4:	andeq	r4, r0, r4, lsr r2
   128b8:	bmi	6e4d28 <cos@plt+0x6e2f48>
   128bc:	blmi	6e3aa8 <cos@plt+0x6e1cc8>
   128c0:	addlt	fp, r6, r0, lsl r5
   128c4:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   128c8:	ldmdavs	r2, {r2, r3, r5, r6, r9, sl, lr}
   128cc:			; <UNDEFINED> instruction: 0xf04f9205
   128d0:	bmi	5d30d8 <cos@plt+0x5d12f8>
   128d4:	ldmpl	r9, {r5, r9, sl, lr}
   128d8:			; <UNDEFINED> instruction: 0xf7f33120
   128dc:			; <UNDEFINED> instruction: 0xf9bdfc29
   128e0:	blcs	5e8e8 <cos@plt+0x5cb08>
   128e4:	strtmi	sp, [r0], -r2
   128e8:	ldc2	7, cr15, [r2, #988]!	; 0x3dc
   128ec:	blvc	4e3d0 <cos@plt+0x4c5f0>
   128f0:	blvs	cdf6c <cos@plt+0xcc18c>
   128f4:	blvs	120e3cc <cos@plt+0x120c5ec>
   128f8:	blx	44e4c4 <cos@plt+0x44c6e4>
   128fc:			; <UNDEFINED> instruction: 0xf7ffd10b
   12900:	bmi	351904 <cos@plt+0x34fb24>
   12904:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   12908:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1290c:	subsmi	r9, sl, r5, lsl #22
   12910:	andlt	sp, r6, r5, lsl #2
   12914:	andcs	fp, r1, r0, lsl sp
   12918:	ldc2	7, cr15, [r4], {255}	; 0xff
   1291c:			; <UNDEFINED> instruction: 0xf7efe7f1
   12920:	svclt	0x0000e8ee
   12924:	andeq	r5, r1, r8, lsr #9
   12928:	andeq	r0, r0, r0, lsl #3
   1292c:	muleq	r1, lr, r4
   12930:	andeq	r0, r0, r8, lsl #3
   12934:	andeq	r5, r1, lr, asr r4
   12938:	bmi	1a5554 <cos@plt+0x1a3774>
   1293c:	stmdavc	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   12940:	mrrcpl	8, 9, r5, fp, cr11
   12944:	tstle	r1, r5, lsl fp
   12948:	blt	fe6d094c <cos@plt+0xfe6ceb6c>
   1294c:	ldrbmi	r2, [r0, -r0]!
   12950:	andeq	r5, r1, r8, lsr #8
   12954:	andeq	r0, r0, ip, lsl #5
   12958:			; <UNDEFINED> instruction: 0xf7efb510
   1295c:			; <UNDEFINED> instruction: 0x4604e9fa
   12960:			; <UNDEFINED> instruction: 0xf7efb120
   12964:			; <UNDEFINED> instruction: 0xf7efe994
   12968:	stmdblt	r8, {r2, r3, r9, fp, sp, lr, pc}
   1296c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   12970:	tstcs	r0, r0, lsr #12
   12974:	stmda	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12978:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1297c:	addlt	fp, r3, r0, lsl #10
   12980:			; <UNDEFINED> instruction: 0xf7ef9001
   12984:	stmdbmi	r6, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
   12988:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   1298c:			; <UNDEFINED> instruction: 0xf7f66800
   12990:	andcs	pc, r2, r7, asr sp	; <UNPREDICTABLE>
   12994:			; <UNDEFINED> instruction: 0xf85db003
   12998:			; <UNDEFINED> instruction: 0xf7f3eb04
   1299c:	svclt	0x0000b925
   129a0:			; <UNDEFINED> instruction: 0x00003fbe
   129a4:			; <UNDEFINED> instruction: 0x4604b510
   129a8:	stmdb	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   129ac:			; <UNDEFINED> instruction: 0xf1044905
   129b0:	ldrbtmi	r0, [r9], #-520	; 0xfffffdf8
   129b4:			; <UNDEFINED> instruction: 0xf7f66800
   129b8:	pop	{r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}
   129bc:	andcs	r4, r2, r0, lsl r0
   129c0:	ldmdblt	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   129c4:			; <UNDEFINED> instruction: 0x00003fb2
   129c8:			; <UNDEFINED> instruction: 0xf7efb508
   129cc:	stmdbmi	r3, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   129d0:			; <UNDEFINED> instruction: 0x4008e8bd
   129d4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   129d8:	ldclt	7, cr15, [r2, #-984]!	; 0xfffffc28
   129dc:	andeq	r3, r0, r8, lsr #31
   129e0:	rsbseq	pc, pc, #16
   129e4:	vaddw.u8	<illegal reg q14.5>, q0, d2
   129e8:	ldrbmi	r2, [r0, -r7]!
   129ec:	vqrdmlsh.s<illegal width 8>	<illegal reg q8.5>, <illegal reg q1.5>, <illegal reg q1.5>
   129f0:	blcs	13710 <cos@plt+0x11930>
   129f4:			; <UNDEFINED> instruction: 0xf502bfc8
   129f8:	ldrbmi	r7, [r0, -r0, lsl #1]!
   129fc:	blmi	43fee4 <cos@plt+0x43e104>
   12a00:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12a04:	strcs	fp, [r0, #-460]	; 0xfffffe34
   12a08:	stmdavs	r4!, {r0, sp, lr, pc}
   12a0c:			; <UNDEFINED> instruction: 0xf9b4b174
   12a10:	movwcc	r3, #12296	; 0x3008
   12a14:	stmdbvs	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   12a18:	stmda	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12a1c:	blle	1dca24 <cos@plt+0x1dac44>
   12a20:	svclt	0x00186824
   12a24:	ldrbcc	pc, [pc, #79]!	; 12a7b <cos@plt+0x10c9b>	; <UNPREDICTABLE>
   12a28:	mvnsle	r2, r0, lsl #24
   12a2c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   12a30:			; <UNDEFINED> instruction: 0xffcaf7ff
   12a34:	ldrbcc	pc, [pc, #79]!	; 12a8b <cos@plt+0x10cab>	; <UNPREDICTABLE>
   12a38:	strtmi	lr, [r5], -r7, ror #15
   12a3c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   12a40:	andeq	r7, r1, r4, asr #30
   12a44:	mvnsmi	lr, sp, lsr #18
   12a48:	movtlt	r6, #55301	; 0xd805
   12a4c:	smladcs	r0, sl, fp, r4
   12a50:	streq	pc, [r8], -r0, lsl #2
   12a54:	ldrbtmi	r4, [fp], #-1720	; 0xfffff948
   12a58:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
   12a5c:	stmdavs	r4!, {r0, r3, r5, sp, lr, pc}
   12a60:			; <UNDEFINED> instruction: 0xf9b4b1d4
   12a64:	movwcc	r3, #12296	; 0x3008
   12a68:	stmdavs	r1!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
   12a6c:	adcmi	r6, fp, #720896	; 0xb0000
   12a70:	strdcc	sp, [r8, -r5]
   12a74:			; <UNDEFINED> instruction: 0xf7ee4630
   12a78:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12a7c:	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   12a80:			; <UNDEFINED> instruction: 0xf7ee2701
   12a84:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12a88:	stmdavs	r4!, {r1, r2, r3, r8, r9, fp, ip, lr, pc}
   12a8c:	smladcs	r1, ip, pc, fp	; <UNPREDICTABLE>
   12a90:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   12a94:	mvnle	r2, r0, lsl #24
   12a98:			; <UNDEFINED> instruction: 0x4640b15f
   12a9c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12aa0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   12aa4:	svclt	0x00aaf7ff
   12aa8:			; <UNDEFINED> instruction: 0xff8ef7ff
   12aac:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   12ab0:			; <UNDEFINED> instruction: 0xf04fe7d5
   12ab4:	udf	#911	; 0x38f
   12ab8:	andeq	r7, r1, lr, ror #29
   12abc:			; <UNDEFINED> instruction: 0x4df0e92d
   12ac0:	bmi	11a431c <cos@plt+0x11a253c>
   12ac4:	blmi	11becec <cos@plt+0x11bcf0c>
   12ac8:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
   12acc:	strmi	sl, [ip], -r5, lsl #16
   12ad0:	ldmpl	r3, {r2, r6, r9, sl, fp, lr}^
   12ad4:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   12ad8:			; <UNDEFINED> instruction: 0xf04f9307
   12adc:			; <UNDEFINED> instruction: 0xf7ef0300
   12ae0:	strdcc	lr, [r1], -r8
   12ae4:	stclne	0, cr13, [r1], #292	; 0x124
   12ae8:	stmdbge	r8, {r0, r1, r2, r3, r4, r5, r9, fp, lr}
   12aec:	movwcs	fp, #3860	; 0xf14
   12af0:	stcne	3, cr2, [r0, #-4]!
   12af4:	bl	68dc4 <cos@plt+0x66fe4>
   12af8:	svclt	0x00140383
   12afc:	bleq	4ec40 <cos@plt+0x4ce60>
   12b00:	bleq	8ec44 <cos@plt+0x8ce64>
   12b04:	orreq	lr, fp, r1, lsl #22
   12b08:			; <UNDEFINED> instruction: 0xf8536810
   12b0c:			; <UNDEFINED> instruction: 0xf8517c0c
   12b10:			; <UNDEFINED> instruction: 0xf7eeac0c
   12b14:	blmi	d8e9d4 <cos@plt+0xd8cbf4>
   12b18:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   12b1c:			; <UNDEFINED> instruction: 0xf7ee9302
   12b20:			; <UNDEFINED> instruction: 0xf7efefa8
   12b24:	eorvs	lr, r8, lr, ror #17
   12b28:	andsle	r1, r0, r5, asr #24
   12b2c:	ldrbmi	fp, [r0], -r8, asr #6
   12b30:	ldmdb	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12b34:	tstcs	r2, r1, lsl #4
   12b38:			; <UNDEFINED> instruction: 0xf7ef4638
   12b3c:	strcc	lr, [r4], #-2262	; 0xfffff72a
   12b40:	andsle	r4, r6, r8, lsr r6
   12b44:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
   12b48:	svc	0x0058f7ee
   12b4c:	ldrtmi	lr, [r8], -r6
   12b50:	stmdb	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12b54:			; <UNDEFINED> instruction: 0xf7ef4650
   12b58:	andcs	lr, r0, ip, lsr #18
   12b5c:	blmi	8253f8 <cos@plt+0x823618>
   12b60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12b64:	blls	1ecbd4 <cos@plt+0x1eadf4>
   12b68:	qaddle	r4, sl, r8
   12b6c:	pop	{r3, ip, sp, pc}
   12b70:	strdcs	r8, [r0, -r0]
   12b74:	blx	1850b78 <cos@plt+0x184ed98>
   12b78:	strdcs	lr, [r0], -r0
   12b7c:			; <UNDEFINED> instruction: 0xf7eee7ee
   12b80:			; <UNDEFINED> instruction: 0x9003efbe
   12b84:			; <UNDEFINED> instruction: 0xf7ef4638
   12b88:			; <UNDEFINED> instruction: 0x4658e914
   12b8c:	ldmdb	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12b90:			; <UNDEFINED> instruction: 0xf7ee4650
   12b94:	blmi	64ea9c <cos@plt+0x64ccbc>
   12b98:	ldmpl	r3!, {r3, r4, sl, fp, lr}^
   12b9c:			; <UNDEFINED> instruction: 0x4601447c
   12ba0:	andsvs	r4, r9, r0, asr r6
   12ba4:	stmdb	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12ba8:	strbmi	r9, [r3], -r3, lsl #20
   12bac:	andls	r6, r0, #2162688	; 0x210000
   12bb0:			; <UNDEFINED> instruction: 0x46084a13
   12bb4:			; <UNDEFINED> instruction: 0xf7ef447a
   12bb8:			; <UNDEFINED> instruction: 0xf7efe8aa
   12bbc:	ldmdbmi	r1, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
   12bc0:	strbmi	r6, [r3], -r2, lsr #16
   12bc4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   12bc8:	ldc2	7, cr15, [sl], #-984	; 0xfffffc28
   12bcc:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
   12bd0:	svc	0x004ef7ee
   12bd4:			; <UNDEFINED> instruction: 0xf7ee2080
   12bd8:	svclt	0x0000ef72
   12bdc:	muleq	r1, sl, r2
   12be0:	andeq	r0, r0, r0, lsl #3
   12be4:	muleq	r1, r0, r2
   12be8:	andeq	r0, r0, r8, lsr #4
   12bec:			; <UNDEFINED> instruction: 0x000001b4
   12bf0:	strdeq	r3, [r0], -lr
   12bf4:	andeq	r5, r1, r4, lsl #4
   12bf8:	andeq	r0, r0, r0, ror #2
   12bfc:	andeq	r5, r1, ip, lsl #10
   12c00:	andeq	r3, r0, r0, ror #27
   12c04:	ldrdeq	r3, [r0], -r4
   12c08:	push	{r1, r2, r3, r4, r5, r8, r9, fp, lr}
   12c0c:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
   12c10:			; <UNDEFINED> instruction: 0xf100b083
   12c14:			; <UNDEFINED> instruction: 0xf8d30508
   12c18:	strmi	r9, [r0], r0
   12c1c:	strcs	r4, [r0], -pc, lsl #12
   12c20:			; <UNDEFINED> instruction: 0xf1b9464c
   12c24:	tstle	r1, r0, lsl #30
   12c28:			; <UNDEFINED> instruction: 0x461ce016
   12c2c:	strtmi	r6, [r8], -r1, ror #16
   12c30:			; <UNDEFINED> instruction: 0xf7ee3108
   12c34:	ldmdblt	r8, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   12c38:	cmplt	fp, r3, lsr #18
   12c3c:			; <UNDEFINED> instruction: 0x2008f9b4
   12c40:			; <UNDEFINED> instruction: 0xd01942ba
   12c44:	svceq	0x0002f112
   12c48:			; <UNDEFINED> instruction: 0xf117bfa8
   12c4c:	ble	4d685c <cos@plt+0x4d4a7c>
   12c50:	strtmi	r6, [r6], -r3, lsr #16
   12c54:	mvnle	r2, r0, lsl #22
   12c58:			; <UNDEFINED> instruction: 0xf7ff2014
   12c5c:	eorslt	pc, fp, #8323072	; 0x7f0000
   12c60:	mrshi	r2, R11_usr
   12c64:	strmi	r3, [r4], -r5, lsl #6
   12c68:	blcs	12b078 <cos@plt+0x129298>
   12c6c:	ldm	pc, {r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   12c70:	svceq	0x0035f003
   12c74:	eorseq	r2, r2, pc, lsl #8
   12c78:	stmdavs	r2!, {r1, r2, r4, r5, r8, ip, sp, pc}
   12c7c:	bmi	8aad4c <cos@plt+0x8a8f6c>
   12c80:	andls	pc, r0, r4, asr #17
   12c84:	andsvs	r4, r4, sl, ror r4
   12c88:	andlt	r4, r3, r8, lsl r6
   12c8c:	mvnshi	lr, #12386304	; 0xbd0000
   12c90:	andeq	pc, ip, #0, 2
   12c94:			; <UNDEFINED> instruction: 0x46284639
   12c98:			; <UNDEFINED> instruction: 0xff10f7ff
   12c9c:			; <UNDEFINED> instruction: 0x61204603
   12ca0:	ldmdbmi	sl, {r3, r4, r6, r8, r9, ip, sp, pc}
   12ca4:	ldrdcs	pc, [r4], -r8
   12ca8:			; <UNDEFINED> instruction: 0xf8c44479
   12cac:	andcc	r8, r1, #4
   12cb0:	andcs	pc, r4, r8, asr #17
   12cb4:	ldrdls	pc, [r0], -r1
   12cb8:	ldmdbmi	r5, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12cbc:			; <UNDEFINED> instruction: 0x46284479
   12cc0:	mcr2	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   12cc4:			; <UNDEFINED> instruction: 0x61204603
   12cc8:	mvnle	r2, r0, lsl #16
   12ccc:			; <UNDEFINED> instruction: 0xf7ff4628
   12cd0:	stmdbvs	r3!, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   12cd4:	stmdbmi	pc, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   12cd8:			; <UNDEFINED> instruction: 0xe7f04479
   12cdc:	tstcs	r0, r8, lsr #12
   12ce0:	blx	19d0ce4 <cos@plt+0x19cef04>
   12ce4:			; <UNDEFINED> instruction: 0x61204603
   12ce8:	bicsle	r2, sl, r0, lsl #16
   12cec:	tstcs	r4, r0, lsr #12
   12cf0:			; <UNDEFINED> instruction: 0xf7ff9301
   12cf4:	blls	90ef0 <cos@plt+0x8f110>
   12cf8:	strcc	lr, [r3, -r6, asr #15]
   12cfc:	ldrb	sp, [r5, r6, ror #1]!
   12d00:	strb	r2, [lr, r0, lsl #6]
   12d04:	andeq	r7, r1, r6, lsr sp
   12d08:	andeq	r7, r1, r0, asr #25
   12d0c:	muleq	r1, ip, ip
   12d10:	andeq	r2, r0, ip, asr #18
   12d14:	andeq	r3, r0, ip, ror #24
   12d18:	blmi	fa5614 <cos@plt+0xfa3834>
   12d1c:	push	{r1, r3, r4, r5, r6, sl, lr}
   12d20:	strdlt	r4, [r7], r0
   12d24:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   12d28:			; <UNDEFINED> instruction: 0xf04f9305
   12d2c:	movwcs	r0, #768	; 0x300
   12d30:	stmdacs	r0, {r0, r8, r9, ip, pc}
   12d34:	blmi	e46e10 <cos@plt+0xe45030>
   12d38:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
   12d3c:	movwls	r6, #18523	; 0x485b
   12d40:	eorsle	r2, lr, r0, lsl #22
   12d44:	and	sl, r3, r2, lsl #16
   12d48:	bcs	245b0 <cos@plt+0x227d0>
   12d4c:			; <UNDEFINED> instruction: 0x4613d039
   12d50:	ldmvs	sl, {r0, r3, r4, fp, sp, lr}
   12d54:	mvnsle	r4, sp, lsl #5
   12d58:	ldrmi	r6, [r8], -r2, lsl #1
   12d5c:	tstcs	ip, pc, lsr #20
   12d60:	ldmdavs	fp, {r2, sl, fp, ip, pc}^
   12d64:	subsvs	r4, r4, sl, ror r4
   12d68:			; <UNDEFINED> instruction: 0xf7ff9301
   12d6c:	stmdals	r1, {r0, r6, fp, ip, sp, lr, pc}
   12d70:	andle	r1, fp, r3, asr #24
   12d74:	blmi	9e5624 <cos@plt+0x9e3844>
   12d78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12d7c:	blls	16cdec <cos@plt+0x16b00c>
   12d80:	qdaddle	r4, sl, r2
   12d84:	pop	{r0, r1, r2, ip, sp, pc}
   12d88:			; <UNDEFINED> instruction: 0xe62943f0
   12d8c:	blmi	865628 <cos@plt+0x863848>
   12d90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12d94:	blls	16ce04 <cos@plt+0x16b024>
   12d98:	teqle	r6, sl, asr r0
   12d9c:	pop	{r0, r1, r2, ip, sp, pc}
   12da0:	stmdage	r1, {r4, r5, r6, r7, r8, r9, pc}
   12da4:	cdp	7, 11, cr15, cr12, cr14, {7}
   12da8:	strmi	r9, [r4], -r1, lsl #26
   12dac:			; <UNDEFINED> instruction: 0xf7fe200c
   12db0:	blmi	792d0c <cos@plt+0x790f2c>
   12db4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   12db8:	subvs	r6, r5, r4
   12dbc:	addvs	r6, r2, r8, asr r0
   12dc0:	mrcmi	7, 0, lr, cr10, cr5, {6}
   12dc4:			; <UNDEFINED> instruction: 0xf8dfaf01
   12dc8:	ldrbtmi	r8, [lr], #-104	; 0xffffff98
   12dcc:			; <UNDEFINED> instruction: 0x463844f8
   12dd0:	cdp	7, 10, cr15, cr6, cr14, {7}
   12dd4:	strmi	r4, [r4], -r5, lsl #5
   12dd8:	stclne	0, cr13, [r2], #-804	; 0xfffffcdc
   12ddc:	andcs	sp, ip, r1, lsl r0
   12de0:	ldrdls	pc, [r4], -sp
   12de4:			; <UNDEFINED> instruction: 0xffbaf7fe
   12de8:	stmib	r0, {r0, r1, r4, r5, r6, fp, sp, lr}^
   12dec:	addvs	r4, r3, r0, lsl #18
   12df0:			; <UNDEFINED> instruction: 0x46386070
   12df4:	cdp	7, 9, cr15, cr4, cr14, {7}
   12df8:	strmi	r4, [r4], -r5, lsl #5
   12dfc:	stclne	0, cr13, [r2], #-732	; 0xfffffd24
   12e00:	strbmi	sp, [r0], -sp, ror #3
   12e04:	blx	ff750de6 <cos@plt+0xff74f006>
   12e08:			; <UNDEFINED> instruction: 0xf7eee7e1
   12e0c:	svclt	0x0000ee78
   12e10:	andeq	r5, r1, r8, asr #32
   12e14:	andeq	r0, r0, r0, lsl #3
   12e18:	andeq	r7, r1, sl, lsl #24
   12e1c:	andeq	r7, r1, r0, ror #23
   12e20:	andeq	r4, r1, ip, ror #31
   12e24:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   12e28:	muleq	r1, r0, fp
   12e2c:	andeq	r7, r1, sl, ror fp
   12e30:	andeq	r3, r0, r4, ror #23
   12e34:	mvnsmi	lr, #737280	; 0xb4000
   12e38:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
   12e3c:	stccs	8, cr6, [r0], {28}
   12e40:			; <UNDEFINED> instruction: 0xf8dfd04f
   12e44:			; <UNDEFINED> instruction: 0xf10080ac
   12e48:			; <UNDEFINED> instruction: 0xf04f0708
   12e4c:	strcs	r3, [r0, #-1791]	; 0xfffff901
   12e50:	stmdavs	r1!, {r3, r4, r5, r6, r7, sl, lr}^
   12e54:	tstcc	r8, r8, lsr r6
   12e58:	stcl	7, cr15, [r4, #952]!	; 0x3b8
   12e5c:	bllt	1e2cef0 <cos@plt+0x1e2b110>
   12e60:	eorsle	r2, r2, r0, lsl #26
   12e64:			; <UNDEFINED> instruction: 0xf9b4602b
   12e68:	movwcc	r3, #20488	; 0x5008
   12e6c:	stmdale	r9, {r2, r8, r9, fp, sp}
   12e70:			; <UNDEFINED> instruction: 0xf003e8df
   12e74:	tsteq	r9, #20, 4	; 0x40000001
   12e78:	stmdbvs	r0!, {r0, r1}
   12e7c:	svc	0x0022f7ee
   12e80:	bllt	a246a0 <cos@plt+0xa228c0>
   12e84:	ldrdls	pc, [r0], -r4
   12e88:	tstcs	r4, r0, lsr #12
   12e8c:			; <UNDEFINED> instruction: 0xffb0f7fe
   12e90:	stccs	6, cr4, [r0], {76}	; 0x4c
   12e94:			; <UNDEFINED> instruction: 0x4630d1dd
   12e98:	mvnshi	lr, #12386304	; 0xbd0000
   12e9c:	strcs	r6, [r0], -r0, lsr #18
   12ea0:	blx	ed0ea6 <cos@plt+0xecf0c6>
   12ea4:	stmdbvs	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12ea8:	svc	0x000cf7ee
   12eac:	stmiavs	r0!, {r3, r5, r7, r8, fp, ip, sp, pc}^
   12eb0:			; <UNDEFINED> instruction: 0xff32f7ff
   12eb4:	strb	r4, [r5, r6, lsl #12]!
   12eb8:			; <UNDEFINED> instruction: 0xf7ff6920
   12ebc:	ldrb	pc, [r6, sp, lsr #22]!	; <UNPREDICTABLE>
   12ec0:	ldrmi	r4, [ip], -r5, lsr #12
   12ec4:	bicle	r2, r4, r0, lsl #24
   12ec8:			; <UNDEFINED> instruction: 0xf8c8e7e5
   12ecc:	strb	r3, [sl, r0]
   12ed0:	strcs	r6, [r0], -r0, ror #16
   12ed4:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   12ed8:	stmdavs	r0!, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   12edc:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   12ee0:			; <UNDEFINED> instruction: 0xf04fe7e5
   12ee4:			; <UNDEFINED> instruction: 0x463036ff
   12ee8:	mvnshi	lr, #12386304	; 0xbd0000
   12eec:	andeq	r7, r1, sl, lsl #22
   12ef0:	strdeq	r7, [r1], -r4
   12ef4:	ldrblt	r4, [r0, #-2837]!	; 0xfffff4eb
   12ef8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12efc:	mrcmi	1, 0, fp, cr4, cr4, {6}
   12f00:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
   12f04:	stmdavs	r3!, {r0, r1, sp, lr, pc}
   12f08:	ldrmi	r4, [ip], -r5, lsr #12
   12f0c:			; <UNDEFINED> instruction: 0xf9b4b193
   12f10:	movwcc	r3, #12296	; 0x3008
   12f14:	stmdbvs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   12f18:	cdp	7, 13, cr15, cr4, cr14, {7}
   12f1c:	stmdavs	r3!, {r3, r4, r6, r8, ip, sp, pc}
   12f20:	eorvs	fp, fp, sp, lsl #3
   12f24:	strtmi	r6, [r5], -r0, ror #16
   12f28:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   12f2c:	ldrmi	r6, [ip], -r3, lsr #16
   12f30:	mvnle	r2, r0, lsl #22
   12f34:			; <UNDEFINED> instruction: 0xf9b4bd70
   12f38:	movwcc	r3, #12296	; 0x3008
   12f3c:	stmiavs	r0!, {r0, r1, r5, r6, r7, r8, ip, lr, pc}^
   12f40:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   12f44:	ldrsbtvs	lr, [r3], -pc
   12f48:	svclt	0x0000e7ec
   12f4c:	andeq	r7, r1, ip, asr #20
   12f50:	andeq	r7, r1, r2, asr #20
   12f54:	andle	r1, r0, r3, asr #24
   12f58:	ldrbmi	lr, [r0, -r2, asr #10]!
   12f5c:	mvnsmi	lr, sp, lsr #18
   12f60:			; <UNDEFINED> instruction: 0xf7fe2014
   12f64:			; <UNDEFINED> instruction: 0x2600fefb
   12f68:	ldmvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   12f6c:	ldrbtmi	r4, [pc], #-3866	; 12f74 <cos@plt+0x11194>
   12f70:	tstvs	r6, r5, lsl #12
   12f74:			; <UNDEFINED> instruction: 0xf8a06006
   12f78:	ldmdami	r8, {r3, pc}
   12f7c:			; <UNDEFINED> instruction: 0xf7f24478
   12f80:	blmi	6127dc <cos@plt+0x6109fc>
   12f84:	rsbvs	r4, sl, r2, lsl #12
   12f88:			; <UNDEFINED> instruction: 0x201458fb
   12f8c:			; <UNDEFINED> instruction: 0x612b681b
   12f90:	mcr2	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   12f94:	ldmdami	r3, {r2, r9, sl, lr}
   12f98:	ldrbtmi	r6, [r8], #-37	; 0xffffffdb
   12f9c:			; <UNDEFINED> instruction: 0xf8a46126
   12fa0:			; <UNDEFINED> instruction: 0xf7f28008
   12fa4:	blmi	4527b8 <cos@plt+0x4509d8>
   12fa8:	rsbvs	r4, r2, r2, lsl #12
   12fac:			; <UNDEFINED> instruction: 0x201458fb
   12fb0:			; <UNDEFINED> instruction: 0x6123681b
   12fb4:	mrc2	7, 6, pc, cr2, cr14, {7}
   12fb8:	mvnsvc	pc, #82837504	; 0x4f00000
   12fbc:	tsthi	r3, r5, lsl #12
   12fc0:	tstvs	r6, r4
   12fc4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   12fc8:	ldc2l	7, cr15, [r0, #968]!	; 0x3c8
   12fcc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   12fd0:	rsbvs	r6, r8, sp, lsl r0
   12fd4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12fd8:	strdeq	r4, [r1], -r6
   12fdc:	andeq	r3, r0, r0, asr #20
   12fe0:			; <UNDEFINED> instruction: 0x000001b4
   12fe4:	andeq	r3, r0, lr, lsr #20
   12fe8:	andeq	r0, r0, r8, lsr #4
   12fec:	andeq	r3, r0, r6, asr r9
   12ff0:	andeq	r7, r1, r6, ror r9
   12ff4:	svclt	0x00004770
   12ff8:	svcmi	0x00f0e92d
   12ffc:	stclmi	0, cr11, [fp], #-532	; 0xfffffdec
   13000:			; <UNDEFINED> instruction: 0xf8df2500
   13004:	ldrmi	r9, [r3], ip, lsr #3
   13008:	andls	r4, r1, ip, ror r4
   1300c:	strdvs	r4, [r5], -r9	; <UNPREDICTABLE>
   13010:			; <UNDEFINED> instruction: 0xf0002a00
   13014:			; <UNDEFINED> instruction: 0xf8df80c2
   13018:			; <UNDEFINED> instruction: 0x460e819c
   1301c:			; <UNDEFINED> instruction: 0xa198f8df
   13020:	movwls	r4, #1272	; 0x4f8
   13024:			; <UNDEFINED> instruction: 0x465c44fa
   13028:	ldrdlt	pc, [r0], -fp
   1302c:			; <UNDEFINED> instruction: 0x3004f9b4
   13030:			; <UNDEFINED> instruction: 0x1006f9b4
   13034:	teqle	r6, r0, lsl #22
   13038:	ldmdbvc	r0, {r1, r5, r8, fp, sp, lr}
   1303c:	rsble	r2, fp, r1, lsl #16
   13040:	rsbsle	r2, r5, r4, lsl #16
   13044:	mcrrpl	8, 3, r6, r1, cr0
   13048:			; <UNDEFINED> instruction: 0xf000290b
   1304c:	stmdbcs	ip, {r0, r1, r7, pc}
   13050:	adchi	sp, r1, r0, lsr #2
   13054:	tstcs	r4, r4, lsl r0
   13058:	movwls	r7, #8465	; 0x2111
   1305c:	mrc2	7, 3, pc, cr14, cr14, {7}
   13060:			; <UNDEFINED> instruction: 0xf04f9b02
   13064:	stmdbvs	r2!, {r0, r4, sl, fp}
   13068:	subvs	r6, r3, r3
   1306c:	sbcvs	r6, r3, r3, lsl #1
   13070:	stmdbvs	r3!, {r0, r1, r8, sp, lr}
   13074:	stmiavs	r2!, {r4, r7, sp, lr}
   13078:	ldmvs	r9, {fp, ip, pc}
   1307c:			; <UNDEFINED> instruction: 0x3004f9b4
   13080:	eorgt	pc, r2, r0, asr #16
   13084:	addeq	lr, r2, #0, 22
   13088:	blcs	2ab1d4 <cos@plt+0x2a93f4>
   1308c:	blcs	42cf4 <cos@plt+0x40f14>
   13090:	addhi	pc, r8, r0, asr #32
   13094:	strtmi	r6, [r5], -r5, lsr #32
   13098:	svceq	0x0000f1bb
   1309c:	strtmi	sp, [r8], -r3, asr #3
   130a0:	pop	{r0, r2, ip, sp, pc}
   130a4:	blcs	2b706c <cos@plt+0x2b528c>
   130a8:	ldmdavs	r0!, {r0, r2, r3, r4, ip, lr, pc}
   130ac:	bcs	2aa1bc <cos@plt+0x2a83dc>
   130b0:	strbpl	fp, [r3], #-3848	; 0xfffff0f8
   130b4:	addsmi	sp, r3, #12
   130b8:	blmi	10470e8 <cos@plt+0x1045308>
   130bc:	bls	5f4c8 <cos@plt+0x5d6e8>
   130c0:	stmiavs	r7!, {r4, r6, r9, sl, lr}^
   130c4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   130c8:	andsvs	r6, pc, r2, lsl r8	; <UNPREDICTABLE>
   130cc:	blx	3d10ac <cos@plt+0x3cf2cc>
   130d0:	tstcs	r8, r0, lsr #12
   130d4:	mcr2	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   130d8:			; <UNDEFINED> instruction: 0xf8c82301
   130dc:			; <UNDEFINED> instruction: 0xf1bb3000
   130e0:	lslle	r0, r0, #30
   130e4:	stmdbvs	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   130e8:	stmdacs	fp, {r3, r4, fp, ip, sp, lr}
   130ec:	adchi	fp, r0, r4, lsl #30
   130f0:	sbcsle	r4, sl, r3, lsl #12
   130f4:	suble	r2, r3, ip, lsl #16
   130f8:	mrrcpl	8, 3, r6, r2, cr2
   130fc:	suble	r2, r7, fp, lsl #20
   13100:	bicle	r2, r7, ip, lsl #20
   13104:	tstcs	r4, r2, lsr #1
   13108:	stmdals	r0, {r1, r3, r4, ip, sp, lr}
   1310c:			; <UNDEFINED> instruction: 0xf9b468a2
   13110:			; <UNDEFINED> instruction: 0xf8403004
   13114:	ldr	r1, [r8, r2, lsr #32]!
   13118:			; <UNDEFINED> instruction: 0xf04f68a0
   1311c:	ldmvs	r2, {r0, r1, r3, sl, fp}
   13120:	svcls	0x00004663
   13124:			; <UNDEFINED> instruction: 0xf8a43001
   13128:			; <UNDEFINED> instruction: 0xf847c004
   1312c:	ldr	r2, [ip, r0, lsr #32]!
   13130:			; <UNDEFINED> instruction: 0xf04f68a0
   13134:	svcls	0x00000c0c
   13138:			; <UNDEFINED> instruction: 0xf8d24663
   1313c:	bl	20b164 <cos@plt+0x209384>
   13140:			; <UNDEFINED> instruction: 0xf8a40280
   13144:			; <UNDEFINED> instruction: 0xf04fc004
   13148:			; <UNDEFINED> instruction: 0xf8470c11
   1314c:			; <UNDEFINED> instruction: 0xf8c2c020
   13150:	str	lr, [sl, r4]!
   13154:	andscs	r8, r0, r1, lsr #1
   13158:	tstvc	r1, r1, lsl #2
   1315c:	andls	r9, r2, #201326592	; 0xc000000
   13160:	ldc2l	7, cr15, [ip, #1016]!	; 0x3f8
   13164:	bls	ad5f0 <cos@plt+0xab810>
   13168:	addsvs	r9, r0, r3, lsl #22
   1316c:	stmiavs	r2!, {r0, r3, r7, fp, sp, lr}
   13170:	andcc	r8, r1, #11
   13174:			; <UNDEFINED> instruction: 0xf8439b00
   13178:			; <UNDEFINED> instruction: 0xf9b41022
   1317c:	str	r3, [r4, r4]
   13180:	strmi	r6, [r3], -r2, lsr #17
   13184:	adchi	r9, r0, r0, lsl #30
   13188:			; <UNDEFINED> instruction: 0xf8472014
   1318c:	str	r0, [ip, r2, lsr #32]
   13190:	andsvc	r8, sl, r2, lsr #1
   13194:			; <UNDEFINED> instruction: 0x3004f9b4
   13198:			; <UNDEFINED> instruction: 0x4615e777
   1319c:	andlt	r4, r5, r8, lsr #12
   131a0:	svchi	0x00f0e8bd
   131a4:			; <UNDEFINED> instruction: 0x1006f9b4
   131a8:	svclt	0x0000e77f
   131ac:	andeq	r7, r1, r4, asr #18
   131b0:	andeq	r4, r1, r8, asr sp
   131b4:	andeq	r7, r1, ip, lsr #18
   131b8:			; <UNDEFINED> instruction: 0x000039b8
   131bc:	muleq	r0, r8, r1
   131c0:	blmi	1425b04 <cos@plt+0x1423d24>
   131c4:	push	{r1, r3, r4, r5, r6, sl, lr}
   131c8:	strdlt	r4, [r8], r0
   131cc:			; <UNDEFINED> instruction: 0xf8df58d3
   131d0:	ldmdavs	fp, {r3, r4, r5, r8, pc}
   131d4:			; <UNDEFINED> instruction: 0xf04f9307
   131d8:	blmi	1313de0 <cos@plt+0x1312000>
   131dc:			; <UNDEFINED> instruction: 0xf85844f8
   131e0:	ldmdavs	ip, {r0, r1, ip, sp}
   131e4:			; <UNDEFINED> instruction: 0xb3249400
   131e8:	strbtmi	r4, [pc], -r9, asr #28
   131ec:	ldrbtmi	r4, [lr], #-3401	; 0xfffff2b7
   131f0:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   131f4:	bcs	2d364 <cos@plt+0x2b584>
   131f8:	stmdbvs	r2!, {r1, r2, r5, r6, ip, lr, pc}^
   131fc:	subsle	r2, r9, r0, lsl #20
   13200:			; <UNDEFINED> instruction: 0x1018f9b4
   13204:			; <UNDEFINED> instruction: 0xf9b2b921
   13208:	ldmibhi	r9, {r1, r2}
   1320c:	ble	11e3c34 <cos@plt+0x11e1e54>
   13210:			; <UNDEFINED> instruction: 0x3008f9b4
   13214:	blcs	ed2a4 <cos@plt+0xeb4c4>
   13218:	ldm	pc, {r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1321c:	ldrtcc	pc, [r8], -r3	; <UNPREDICTABLE>
   13220:	stmiavs	r3!, {r2, r3, r5, r9}^
   13224:	ldmdavs	fp, {r0, r1, r2, r5, r9, sl, lr}^
   13228:	ldrmi	r6, [r4], -r3, lsr #2
   1322c:	mvnle	r2, r0, lsl #24
   13230:	svcmi	0x00399c00
   13234:	strtmi	r2, [lr], -r0, lsl #10
   13238:	orrlt	r4, ip, pc, ror r4
   1323c:	stmdbvs	r3!, {r5, r6, fp, sp, lr}
   13240:			; <UNDEFINED> instruction: 0xf1006962
   13244:			; <UNDEFINED> instruction: 0xf8d40110
   13248:			; <UNDEFINED> instruction: 0xf7ff8000
   1324c:	ldrdvs	pc, [r0, #-229]!	; 0xffffff1b
   13250:	ldmdavs	fp!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
   13254:	strtmi	r6, [r6], -r6, lsr #32
   13258:			; <UNDEFINED> instruction: 0x4644431d
   1325c:	mvnle	r2, r0, lsl #24
   13260:			; <UNDEFINED> instruction: 0xf585fab5
   13264:	vmlscs.f16	s0, s0, s27	; <UNPREDICTABLE>
   13268:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   1326c:	teqle	r4, r0, lsl #26
   13270:			; <UNDEFINED> instruction: 0x462e4634
   13274:	blmi	a8d204 <cos@plt+0xa8b424>
   13278:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1327c:	ldmdavs	fp, {r0, r1, r2, r5, r9, sl, lr}
   13280:	ldrmi	r6, [r4], -r3, lsr #2
   13284:			; <UNDEFINED> instruction: 0xd1b42c00
   13288:	blmi	98d1d8 <cos@plt+0x98b3f8>
   1328c:	blmi	98d264 <cos@plt+0x98b484>
   13290:			; <UNDEFINED> instruction: 0x4620e7f2
   13294:			; <UNDEFINED> instruction: 0xf7fe211c
   13298:	strcs	pc, [r1, #-3499]	; 0xfffff255
   1329c:	ldrb	r4, [sp, r4, asr #12]
   132a0:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   132a4:	ldmdavs	r9, {r4, r5, r9, sl, lr}
   132a8:			; <UNDEFINED> instruction: 0xf85868d2
   132ac:	andsvs	r3, sl, ip
   132b0:			; <UNDEFINED> instruction: 0xf91cf7f6
   132b4:	strtmi	r6, [r0], -r3, lsr #16
   132b8:	eorsvs	r2, fp, ip, lsl r1
   132bc:	ldc2	7, cr15, [r8, #1016]	; 0x3f8
   132c0:	stccs	8, cr6, [r0], {60}	; 0x3c
   132c4:			; <UNDEFINED> instruction: 0xe7b3d195
   132c8:			; <UNDEFINED> instruction: 0x46286819
   132cc:			; <UNDEFINED> instruction: 0xf90ef7f6
   132d0:	eorsvs	r6, ip, r4, lsr #16
   132d4:	orrle	r2, ip, r0, lsl #24
   132d8:	bmi	54d188 <cos@plt+0x54b3a8>
   132dc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   132e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   132e4:	subsmi	r9, sl, r7, lsl #22
   132e8:	andlt	sp, r8, r2, lsl #2
   132ec:	ldrhhi	lr, [r0, #141]!	; 0x8d
   132f0:	stc	7, cr15, [r4], {238}	; 0xee
   132f4:	ldrmi	r4, [r4], -r7, lsr #12
   132f8:			; <UNDEFINED> instruction: 0xf47f2c00
   132fc:			; <UNDEFINED> instruction: 0xe797af7a
   13300:	andeq	r4, r1, r0, lsr #23
   13304:	andeq	r0, r0, r0, lsl #3
   13308:	andeq	r4, r1, r8, lsl #23
   1330c:	andeq	r0, r0, r8, asr #3
   13310:	andeq	r3, r0, lr, lsr #16
   13314:	andeq	r3, r0, r0, lsl r8
   13318:	andeq	r7, r1, r4, lsl r7
   1331c:	ldrdeq	r0, [r0], -r8
   13320:	andeq	r0, r0, r8, lsl #5
   13324:	andeq	r0, r0, r4, ror #3
   13328:	muleq	r0, r8, r1
   1332c:	andeq	r4, r1, r6, lsl #21
   13330:	mvnsmi	lr, #737280	; 0xb4000
   13334:			; <UNDEFINED> instruction: 0xf8d0b083
   13338:	ldrmi	r9, [r6], -r4
   1333c:			; <UNDEFINED> instruction: 0x809cf8df
   13340:	strmi	r4, [pc], -r4, lsl #12
   13344:	ldrbtmi	r4, [r8], #1565	; 0x61d
   13348:			; <UNDEFINED> instruction: 0xf1b99a0a
   1334c:	eorsle	r0, r0, r0, lsl #30
   13350:			; <UNDEFINED> instruction: 0xf9b2b1fa
   13354:	stmibhi	r3, {r1, r2, ip}
   13358:	ble	763dc4 <cos@plt+0x761fe4>
   1335c:			; <UNDEFINED> instruction: 0xf1004b20
   13360:			; <UNDEFINED> instruction: 0xf8580110
   13364:	ldmdavs	fp, {r0, r1, ip, sp}
   13368:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   1336c:	orrlt	r4, r0, r1, lsl #13
   13370:			; <UNDEFINED> instruction: 0xf7fe201c
   13374:	bmi	712748 <cos@plt+0x710968>
   13378:	subvs	r2, r4, r1, lsl #2
   1337c:	tsthi	r7, r1, lsl #6
   13380:	sbcvs	r8, r5, r6, asr #2
   13384:	andsls	pc, r4, r0, asr #17
   13388:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1338c:	andvs	r6, r1, r1, lsl r8
   13390:	andlt	r6, r3, r0, lsl r0
   13394:	mvnshi	lr, #12386304	; 0xbd0000
   13398:	ldmvs	r2, {r0, r1, r4, r8, r9, fp, lr}^
   1339c:			; <UNDEFINED> instruction: 0xf8586801
   133a0:	ldmdami	r2, {r0, r1, ip, sp}
   133a4:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
   133a8:	pop	{r0, r1, ip, sp, pc}
   133ac:			; <UNDEFINED> instruction: 0xf7f643f0
   133b0:	mulscs	ip, sp, r8
   133b4:			; <UNDEFINED> instruction: 0xf7fe9201
   133b8:	bls	92704 <cos@plt+0x90924>
   133bc:	cmpvs	r2, r9, lsl #22
   133c0:	tsthi	r7, r4, asr #32
   133c4:	sbcvs	r8, r5, r6, asr #2
   133c8:	andsls	pc, r8, r0, lsr #17
   133cc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   133d0:	andvs	r6, r2, sl, lsl r8
   133d4:	andlt	r6, r3, r8, lsl r0
   133d8:	mvnshi	lr, #12386304	; 0xbd0000
   133dc:	andeq	r4, r1, lr, lsl sl
   133e0:	muleq	r0, r4, r1
   133e4:	andeq	r0, r0, r8, asr #3
   133e8:	muleq	r0, r8, r1
   133ec:	andeq	r3, r0, r6, ror r6
   133f0:	cfldrsmi	mvf11, [r7], {240}	; 0xf0
   133f4:	ldrbtmi	r4, [ip], #-3351	; 0xfffff2e9
   133f8:	stmdbpl	r5!, {r0, r2, r8, r9, sl, fp, ip, pc}^
   133fc:	movwlt	r6, #51244	; 0xc82c
   13400:	bl	fa818 <cos@plt+0xf8a38>
   13404:	and	r0, r1, r5, lsl #24
   13408:	bicslt	r6, ip, r4, lsr #16
   1340c:			; <UNDEFINED> instruction: 0x5008f9b4
   13410:	mvnsle	r4, r5, lsl #5
   13414:			; <UNDEFINED> instruction: 0x500af9b4
   13418:	mvnsle	r4, sp, lsl #5
   1341c:	andsle	r2, r3, r3, lsl #16
   13420:	vstrcs.16	s12, [r0, #-202]	; 0xffffff36	; <UNPREDICTABLE>
   13424:	stmiavs	lr!, {r4, r5, r6, r7, ip, lr, pc}
   13428:	sfmle	f4, 2, [sp], #716	; 0x2cc
   1342c:	movwle	r4, #5478	; 0x1566
   13430:	stmiavs	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   13434:	adcvs	r4, lr, lr, lsr r4
   13438:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1343c:	stmdavs	r4!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   13440:	mvnle	r2, r0, lsl #24
   13444:			; <UNDEFINED> instruction: 0x4770bcf0
   13448:	addsmi	r6, r5, #15007744	; 0xe50000
   1344c:	ubfx	sp, ip, #3, #8
   13450:	andeq	r4, r1, lr, ror #18
   13454:	andeq	r0, r0, r8, asr #3
   13458:	strdlt	fp, [r5], r0
   1345c:	andcs	r4, r1, #44, 26	; 0xb00
   13460:	ldrmi	r4, [r0], -ip, lsr #24
   13464:	ldrbtmi	r4, [sp], #-2348	; 0xfffff6d4
   13468:	movwcs	r4, #13436	; 0x347c
   1346c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   13470:	cfstrsmi	mvf4, [sl], #-484	; 0xfffffe1c
   13474:	bl	fffd1434 <cos@plt+0xfffcf654>
   13478:	strcs	r4, [r0, -r9, lsr #22]
   1347c:	mcrmi	4, 1, r4, cr9, cr12, {3}
   13480:	vqdmull.s<illegal width 8>	q10, d4, d25
   13484:	stmiapl	r3!, {r6, r7, r8, r9, sl}^
   13488:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
   1348c:			; <UNDEFINED> instruction: 0xf7ee6818
   13490:	stmdami	r6!, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
   13494:	ldrtmi	r9, [r2], -r3, lsl #12
   13498:	stmdapl	r4!, {r0, r2, r5, r8, fp, lr}
   1349c:	ldrbtmi	r4, [r9], #-2853	; 0xfffff4db
   134a0:	mrscs	r9, (UNDEF: 17)
   134a4:	ldrbtmi	r6, [fp], #-2080	; 0xfffff7e0
   134a8:	bl	ffe51468 <cos@plt+0xffe4f688>
   134ac:	blmi	8e6d3c <cos@plt+0x8e4f5c>
   134b0:	stmdavs	r0!, {r0, r8, sp}
   134b4:	bls	e46b4 <cos@plt+0xe28d4>
   134b8:			; <UNDEFINED> instruction: 0x9600447b
   134bc:			; <UNDEFINED> instruction: 0xf7ee2600
   134c0:	ldmdami	pc, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   134c4:	andscs	r6, r1, #2293760	; 0x230000
   134c8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   134cc:	bl	c5148c <cos@plt+0xc4f6ac>
   134d0:	stmdavs	r0!, {r2, r3, r4, r8, r9, fp, lr}
   134d4:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
   134d8:	stmib	sp, {r0, r8, sp}^
   134dc:	strls	r6, [r3, #-1792]	; 0xfffff900
   134e0:	bl	ff7514a0 <cos@plt+0xff74f6c0>
   134e4:	tstcs	r1, r0, lsr #16
   134e8:	ldmib	r5, {r0, r1, r2, r8, sl, sp, pc}^
   134ec:	blmi	5a48f4 <cos@plt+0x5a2b14>
   134f0:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
   134f4:	strmi	lr, [r0, #-2509]	; 0xfffff633
   134f8:	bl	ff4514b8 <cos@plt+0xff44f6d8>
   134fc:	andlt	r2, r5, r0
   13500:	ldrhtmi	lr, [r0], #141	; 0x8d
   13504:	bllt	1c514d4 <cos@plt+0x1c4f6f4>
   13508:			; <UNDEFINED> instruction: 0xffc00000
   1350c:	ldrshmi	pc, [pc, #255]	; 13613 <cos@plt+0x11833>	; <UNPREDICTABLE>
   13510:	andeq	r3, r0, r6, asr #12
   13514:	andeq	r3, r0, r0, asr r6
   13518:	ldrdeq	r3, [r0], -r0
   1351c:	andeq	r4, r1, r8, ror #17
   13520:	andeq	r0, r0, r8, lsr #4
   13524:	andeq	r3, r0, r4, asr #12
   13528:	andeq	r3, r0, lr, lsl #13
   1352c:			; <UNDEFINED> instruction: 0x000001b4
   13530:	andeq	r3, r0, sl, lsr r6
   13534:	andeq	r3, r0, r6, lsl r6
   13538:	andeq	r3, r0, r4, asr #12
   1353c:	andeq	r3, r0, r0, lsr r6
   13540:	andeq	r3, r0, sl, lsr r6
   13544:			; <UNDEFINED> instruction: 0x00002cb6
   13548:	andeq	r3, r0, r2, lsr r6
   1354c:	mvnsmi	lr, #737280	; 0xb4000
   13550:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   13554:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   13558:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   1355c:	b	fd151c <cos@plt+0xfcf73c>
   13560:	blne	1da475c <cos@plt+0x1da297c>
   13564:	strhle	r1, [sl], -r6
   13568:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1356c:	svccc	0x0004f855
   13570:	strbmi	r3, [sl], -r1, lsl #8
   13574:	ldrtmi	r4, [r8], -r1, asr #12
   13578:	adcmi	r4, r6, #152, 14	; 0x2600000
   1357c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   13580:	svclt	0x000083f8
   13584:	andeq	r3, r1, lr, ror #31
   13588:	andeq	r3, r1, r4, ror #31
   1358c:	svclt	0x00004770

Disassembly of section .fini:

00013590 <.fini>:
   13590:	push	{r3, lr}
   13594:	pop	{r3, pc}
