# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# File: D:\2024\FPGA\codeFPGAL_LIB\IP RAM\top.csv
# Generated on: Tue Jul 16 07:46:04 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clock_50mhz,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
pin_addr[7],Input,PIN_AB26,5,B5_N1,PIN_AB26,2.5 V,,,,,
pin_addr[6],Input,PIN_AD26,5,B5_N2,PIN_AD26,2.5 V,,,,,
pin_addr[5],Input,PIN_AC26,5,B5_N2,PIN_AC26,2.5 V,,,,,
pin_addr[4],Input,PIN_AB27,5,B5_N1,PIN_AB27,2.5 V,,,,,
pin_addr[3],Input,PIN_AD27,5,B5_N2,PIN_AD27,2.5 V,,,,,
pin_addr[2],Input,PIN_AC27,5,B5_N2,PIN_AC27,2.5 V,,,,,
pin_addr[1],Input,PIN_AC28,5,B5_N2,PIN_AC28,2.5 V,,,,,
pin_addr[0],Input,PIN_AB28,5,B5_N1,PIN_AB28,2.5 V,,,,,
pin_dataIn[7],Input,PIN_Y23,5,B5_N2,PIN_Y23,2.5 V,,,,,
pin_dataIn[6],Input,PIN_Y24,5,B5_N2,PIN_Y24,2.5 V,,,,,
pin_dataIn[5],Input,PIN_AA22,5,B5_N2,PIN_AA22,2.5 V,,,,,
pin_dataIn[4],Input,PIN_AA23,5,B5_N2,PIN_AA23,2.5 V,,,,,
pin_dataIn[3],Input,PIN_AA24,5,B5_N2,PIN_AA24,2.5 V,,,,,
pin_dataIn[2],Input,PIN_AB23,5,B5_N2,PIN_AB23,2.5 V,,,,,
pin_dataIn[1],Input,PIN_AB24,5,B5_N2,PIN_AB24,2.5 V,,,,,
pin_dataIn[0],Input,PIN_AC24,5,B5_N2,PIN_AC24,2.5 V,,,,,
pin_dataOut[7],Output,PIN_H19,7,B7_N2,PIN_H19,2.5 V,,,,,
pin_dataOut[6],Output,PIN_J19,7,B7_N2,PIN_J19,2.5 V,,,,,
pin_dataOut[5],Output,PIN_E18,7,B7_N1,PIN_E18,2.5 V,,,,,
pin_dataOut[4],Output,PIN_F18,7,B7_N1,PIN_F18,2.5 V,,,,,
pin_dataOut[3],Output,PIN_F21,7,B7_N0,PIN_F21,2.5 V,,,,,
pin_dataOut[2],Output,PIN_E19,7,B7_N0,PIN_E19,2.5 V,,,,,
pin_dataOut[1],Output,PIN_F19,7,B7_N0,PIN_F19,2.5 V,,,,,
pin_dataOut[0],Output,PIN_G19,7,B7_N2,PIN_G19,2.5 V,,,,,
pin_write,Input,PIN_AB25,5,B5_N1,PIN_AA25,,,,,,
