Anant Agarwal , Beng-Hong Lim , David Kranz , John Kubiatowicz, APRIL: a processor architecture for multiprocessing, ACM SIGARCH Computer Architecture News, v.18 n.2SI, p.104-114, June 1990[doi>10.1145/325096.325119]
Anant Agarwal , Ricardo Bianchini , David Chaiken , Kirk L. Johnson , David Kranz , John Kubiatowicz , Beng-Hong Lim , Kenneth Mackenzie , Donald Yeung, The MIT Alewife machine: architecture and performance, Proceedings of the 22nd annual international symposium on Computer architecture, p.2-13, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223985]
Haitham Akkary , Srikanth T. Srinivasan , Rajendar Koltur , Yogesh Patil , Wael Refaai, Perceptron-Based Branch Confidence Estimation, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.265, February 14-18, 2004[doi>10.1109/HPCA.2004.10002]
Saisanthosh Balakrishnan , Ravi Rajwar , Mike Upton , Konrad Lai, The Impact of Performance Asymmetry in Emerging Multicore Architectures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.506-517, June 04-08, 2005[doi>10.1109/ISCA.2005.51]
Cyrus Bazeghi , Francisco J. Mesa-Martinez , Jose Renau, uComplexity: Estimating Processor Design Effort, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.209-218, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.37]
J. M. Borkenhagen , R. J. Eickemeyer , R. N. Kalla , S. R. Kunkel, A multithreaded PowerPC processor for commercial servers, IBM Journal of Research and Development, v.44 n.6, p.885-898, November 2000[doi>10.1147/rd.446.0885]
George Z. N. Cai, Power-Sensitive Multithreaded Architecture, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.199, September 17-20, 2000
Cazorla, F. J., Knijnenburg, P. M., Sakellariou, R., Fernandez, E., Ramirez, A., and Valero, M. 2004a. Feasibility of QoS for SMT by resource allocation. In Intl. EuroPar Conference. 535--540.
Francisco J. Cazorla , Alex Ramirez , Mateo Valero , Enrique Fernandez, Dynamically Controlled Resource Allocation in SMT Processors, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.171-182, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.17]
Robert Cooksey , Stephan Jourdan , Dirk Grunwald, A stateless, content-directed data prefetching mechanism, ACM SIGPLAN Notices, v.37 n.10, October 2002[doi>10.1145/605432.605427]
CPU2000. Standard performance evaluation corporation, Spec CPU2000.
John D. Davis , James Laudon , Kunle Olukotun, Maximizing CMP Throughput with Mediocre Cores, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.51-62, September 17-21, 2005[doi>10.1109/PACT.2005.42]
Kenneth J. Duda , David R. Cheriton, Borrowed-virtual-time (BVT) scheduling: supporting latency-sensitive threads in a general-purpose scheduler, Proceedings of the seventeenth ACM symposium on Operating systems principles, p.261-276, December 12-15, 1999, Charleston, South Carolina, USA[doi>10.1145/319151.319169]
Richard J. Eickemeyer , Ross E. Johnson , Steven R. Kunkel , Beng-Hong Lim , Mark S. Squillante , Ching-Farn Eric Wu, Evaluation of Multithreaded Processors and Thread-Switch Policies, Proceedings of the International Symposium on High Performance Computing, p.75-90, November 04-06, 1997
Ayose Falcon , Jared Stark , Alex Ramirez , Konrad Lai , Mateo Valero, Prophet/Critic Hybrid Branch Prediction, ACM SIGARCH Computer Architecture News, v.32 n.2, p.250, March 2004[doi>http://doi.acm.org/10.1145/1028176.1006722]
Matthew K. Farrens , Andrew R. Pleszkun, Strategies for achieving improved processor throughput, Proceedings of the 18th annual international symposium on Computer architecture, p.362-369, May 27-30, 1991, Toronto, Ontario, Canada[doi>10.1145/115952.115988]
Glaskowsky, P. N. 2003. IBM previews Power5. Microprocessor Report.
Gochman, S., Mendelson, A., Naveh, A., and Rotem, E. 2006. Introduction to Intel Core Duo processor architecture. Intel Technology Journal.
Winfried Gruenewald , Theo Ungerer, A Multithreaded Processor Designed for Distributed Shared Memory Systems, Proceedings of the 1997 Advances in Parallel and Distributed Computing Conference (APDC '97), p.206, March 19-21, 1997
Anoop Gupta , John Hennessy , Kourosh Gharachorloo , Todd Mowry , Wolf-Dietrich Weber, Comparative evaluation of latency reducing and tolerating techniques, ACM SIGARCH Computer Architecture News, v.19 n.3, p.254-263, May 1991[doi>10.1145/115953.115978]
Gwennap, L. 1995. Intel's P6 uses decoupled superscalar design. Microprocessor Report 9, 2 (Feb.).
Haskins, J. W. and Skadron, J. 2001. Inexpensive throughput enhancement in small-scale embedded microprocessors with block multithreading: Extensions characterization, and tradeoffs. In Proc. of the 20th IEEE International Performance, Computing, and Communications Conference. 319--328.
Michael B. Jones , Daniela Roşu , Marcel-Cătălin Roşu, CPU reservations and time constraints: efficient, predictable scheduling of independent activities, ACM SIGOPS Operating Systems Review, v.31 n.5, p.198-211, Dec. 1997[doi>10.1145/269005.266689]
Jim Kahle, The Cell Processor Architecture, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.3, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.33]
Kalla, R., Sinharoy, B., and Tendler, J. 2004. IBM Power5 chip: A dual-core multithreaded processor. In Proc. of MICRO-37. 40--47.
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004[doi>10.1109/PACT.2004.15]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Krewell, K. 2004. AMD vs. Intel in dual-core duel. Microprocessor Report.
Krewell, K. 2006. Intel looks to core for success. Microprocessor Report.
Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi , Parthasarathy Ranganathan, Heterogeneous Chip Multiprocessors, Computer, v.38 n.11, p.32-38, November 2005[doi>10.1109/MC.2005.379]
Luo, K., Gummaraju, J., and Franklin, M. 2001. Balancing throughput and fairness in SMT processors. In Proc. of the International Symposium on Performance Analysis of Systems and Software. 164--171.
Marr, D., Binns, F., Hill, D., Hinton, G., Koufaty, D., Miller, J., and Upton, M. 2002. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal 6.
Cameron McNairy , Rohit Bhatia, Montecito: A Dual-Core, Dual-Thread Itanium Processor, IEEE Micro, v.25 n.2, p.10-20, March 2005[doi>10.1109/MM.2005.34]
Mowry, T. and Ramkissoon, S. 2000. Software-controlled multithreading using informing memory operations. In Proc. of the 6th International Symposium on High-Performance Computer Architecture (HPCA '00). 121--132.
Onur Mutlu , Jared Stark , Chris Wilkerson , Yale N. Patt, Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.129, February 08-12, 2003
Raasch, S. E. and Reinhardt, S. K. 1999. Applications of thread prioritization in SMT processors. In Proc. of the Workshop on Multithreaded Execution And Compilation.
Steven E. Raasch , Steven K. Reinhardt, The Impact of Resource Partitioning on SMT Processors, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.15, September 27-October 01, 2003
Justin Rattner, Multi-Core to the Masses, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.3, September 17-21, 2005[doi>10.1109/PACT.2005.31]
Sazeides, Y. and Juan, T. 2001. How to compare the performance of two SMT microarchitectures. In Performance Analysis of Systems and Software, 2001. ISPASS. 2001 IEEE International Symposium on, 180--183.
M. Shreedhar , George Varghese, Efficient fair queueing using deficit round-robin, IEEE/ACM Transactions on Networking (TON), v.4 n.3, p.375-385, June 1996[doi>10.1109/90.502236]
Singhal, R., Venkatraman, K., Cohn, E., Holm, J., Koufaty, D., Lin, M.-J., Madhav, M., Mattwandel, M., Nidhi, N., Pearce, J., and Seshadri, M. 2004. Performance analysis and validation of the Intel Pentium4 processor on 90nm technology. Intel Technology Journal 8.
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous mutlithreading processor, ACM SIGPLAN Notices, v.35 n.11, p.234-244, Nov. 2000[doi>10.1145/356989.357011]
Lawrence Spracklen , Santosh G. Abraham, Chip Multithreading: Opportunities and Challenges, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.248-252, February 12-16, 2005[doi>10.1109/HPCA.2005.10]
Caixia Sun , Hongwei Tang , Minxuan Zhang, An Instruction Fetch Policy Handling L2 Cache Misses in SMT Processors, Proceedings of the Eighth International Conference on High-Performance Computing in Asia-Pacific Region, p.519, November 30-December 03, 2005[doi>10.1109/HPCASIA.2005.22]
J. M. Tendler , J. S. Dodson , J. S. Fields , H. Le , B. Sinharoy, POWER4 system microarchitecture, IBM Journal of Research and Development, v.46 n.1, p.5-25, January 2002[doi>10.1147/rd.461.0005]
Radhika Thekkath , Susan J. Eggers, The effectiveness of multiple hardware contexts, ACM SIGPLAN Notices, v.29 n.11, p.328-337, Nov. 1994[doi>10.1145/195470.195583]
Dean M. Tullsen , Jeffery A. Brown, Handling long-latency loads in a simultaneous multithreading processor, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, 25 years of the international symposia on Computer architecture (selected papers), p.533-544, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/285930.286011]
Eric Tune , Rakesh Kumar , Dean M. Tullsen , Brad Calder, Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.183-194, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.8]
Theo Ungerer , Borut Robič , Jurij Šilc, A survey of processors with explicit multithreading, ACM Computing Surveys (CSUR), v.35 n.1, p.29-63, March 2003[doi>10.1145/641865.641867]
