# Reading E:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FourBitAdder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/HDL/FullAdder {D:/HDL/FullAdder/FullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:45 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/FullAdder" D:/HDL/FullAdder/FullAdder.v 
# -- Compiling module HalfAdder
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 22:38:45 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/HDL/4BitAdder {D:/HDL/4BitAdder/FourBitAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:45 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/4BitAdder" D:/HDL/4BitAdder/FourBitAdder.v 
# -- Compiling module FourBitAdder
# 
# Top level modules:
# 	FourBitAdder
# End time: 22:38:45 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/HDL/4BitAdder {D:/HDL/4BitAdder/tb_FourBitAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:45 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/4BitAdder" D:/HDL/4BitAdder/tb_FourBitAdder.v 
# -- Compiling module tb_FourBitAdder
# 
# Top level modules:
# 	tb_FourBitAdder
# End time: 22:38:45 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_FourBitAdder
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_FourBitAdder 
# Start time: 22:38:47 on Sep 14,2024
# Loading work.tb_FourBitAdder
# Loading work.FullAdder
# Loading work.HalfAdder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/HDL/4BitAdder/tb_FourBitAdder.v(33)
#    Time: 100 ns  Iteration: 0  Instance: /tb_FourBitAdder
# Break in Module tb_FourBitAdder at D:/HDL/4BitAdder/tb_FourBitAdder.v line 33
# End time: 22:40:54 on Sep 14,2024, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
