#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13fe09290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13fe09400 .scope module, "random_tb" "random_tb" 3 3;
 .timescale -9 -12;
P_0x600000eba100 .param/l "NUM_BITS" 1 3 5, +C4<00000000000000000000000000000100>;
v0x6000029bcea0_0 .var "r_Clk", 0 0;
v0x6000029bcf30_0 .var "r_Enable", 0 0;
v0x6000029bcfc0_0 .net "w_Random_Data", 3 0, L_0x6000030bd960;  1 drivers
v0x6000029bd050_0 .net "w_Random_Done", 0 0, L_0x600002abc140;  1 drivers
E_0x600000eba180 .event anyedge, v0x6000029bc630_0;
S_0x13fe087c0 .scope module, "rand_0" "random" 3 15, 4 5 0, S_0x13fe09400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clk";
    .port_info 1 /INPUT 1 "i_Enable";
    .port_info 2 /OUTPUT 4 "o_Random_Data";
    .port_info 3 /OUTPUT 1 "o_Random_Done";
P_0x600002ebce40 .param/l "NUM_BITS" 0 4 7, +C4<00000000000000000000000000000100>;
P_0x600002ebce80 .param/l "STATE_IDLE" 1 4 23, C4<0>;
P_0x600002ebcec0 .param/l "STATE_SEED_LOADED" 1 4 24, C4<1>;
v0x6000029bcab0_0 .net "i_Clk", 0 0, v0x6000029bcea0_0;  1 drivers
v0x6000029bcb40_0 .net "i_Enable", 0 0, v0x6000029bcf30_0;  1 drivers
v0x6000029bcbd0_0 .net "o_Random_Data", 3 0, L_0x6000030bd960;  alias, 1 drivers
v0x6000029bcc60_0 .net "o_Random_Done", 0 0, L_0x600002abc140;  alias, 1 drivers
v0x6000029bccf0_0 .var "r_Seed_DV", 0 0;
v0x6000029bcd80_0 .var "r_Seed_Data", 3 0;
v0x6000029bce10_0 .var "r_State", 0 0;
E_0x600000eba280 .event negedge, v0x6000029bc630_0;
S_0x13fe08930 .scope module, "lfsr_0" "lfsr" 4 44, 5 14 0, S_0x13fe087c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clk";
    .port_info 1 /INPUT 1 "i_Enable";
    .port_info 2 /INPUT 1 "i_Seed_DV";
    .port_info 3 /INPUT 4 "i_Seed_Data";
    .port_info 4 /OUTPUT 4 "o_LFSR_Data";
    .port_info 5 /OUTPUT 1 "o_LFSR_Done";
P_0x600000eba2c0 .param/l "NUM_BITS" 0 5 16, +C4<00000000000000000000000000000100>;
L_0x6000030bd960 .functor BUFZ 4, v0x6000029bc990_0, C4<0000>, C4<0000>, C4<0000>;
v0x6000029bc480_0 .net *"_ivl_2", 0 0, L_0x600002abc0a0;  1 drivers
L_0x140060010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000029bc510_0 .net/2u *"_ivl_4", 0 0, L_0x140060010;  1 drivers
L_0x140060058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000029bc5a0_0 .net/2u *"_ivl_6", 0 0, L_0x140060058;  1 drivers
v0x6000029bc630_0 .net "i_Clk", 0 0, v0x6000029bcea0_0;  alias, 1 drivers
v0x6000029bc6c0_0 .net "i_Enable", 0 0, v0x6000029bcf30_0;  alias, 1 drivers
v0x6000029bc750_0 .net "i_Seed_DV", 0 0, v0x6000029bccf0_0;  1 drivers
v0x6000029bc7e0_0 .net "i_Seed_Data", 3 0, v0x6000029bcd80_0;  1 drivers
v0x6000029bc870_0 .net "o_LFSR_Data", 3 0, L_0x6000030bd960;  alias, 1 drivers
v0x6000029bc900_0 .net "o_LFSR_Done", 0 0, L_0x600002abc140;  alias, 1 drivers
v0x6000029bc990_0 .var "r_LFSR", 4 1;
v0x6000029bca20_0 .var "r_XNOR", 0 0;
E_0x600000eba340 .event anyedge, v0x6000029bc990_0;
E_0x600000eba380 .event posedge, v0x6000029bc630_0;
L_0x600002abc0a0 .cmp/eq 4, v0x6000029bc990_0, v0x6000029bcd80_0;
L_0x600002abc140 .functor MUXZ 1, L_0x140060058, L_0x140060010, L_0x600002abc0a0, C4<>;
    .scope S_0x13fe08930;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000029bc990_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x13fe08930;
T_1 ;
    %wait E_0x600000eba380;
    %load/vec4 v0x6000029bc6c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x6000029bc750_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x6000029bc7e0_0;
    %assign/vec4 v0x6000029bc990_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x6000029bca20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000029bc990_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13fe08930;
T_2 ;
    %wait E_0x600000eba340;
    %pushi/vec4 4, 0, 32;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 32;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 32;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 32;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 32;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 32;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 32;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 32;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 32;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 32;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 32;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 32;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.0 ;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.1 ;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.2 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.5 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.7 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.8 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.9 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.10 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.11 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.12 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.13 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.14 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.15 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.16 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.17 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.18 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.19 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.20 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.21 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.22 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.23 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.24 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.25 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.26 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.27 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.28 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.29 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x6000029bc990_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x6000029bca20_0, 0, 1;
    %jmp T_2.31;
T_2.31 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13fe087c0;
T_3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000029bcd80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029bce10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13fe087c0;
T_4 ;
    %wait E_0x600000eba280;
    %load/vec4 v0x6000029bcb40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x6000029bce10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029bccf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029bce10_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029bccf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000029bce10_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13fe09400;
T_5 ;
    %vpi_call/w 3 23 "$dumpfile", "random.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029bcea0_0, 0, 1;
    %wait E_0x600000eba280;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029bcf30_0, 0, 1;
    %wait E_0x600000eba280;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000029bcf30_0, 0, 1;
    %delay 5000, 0;
    %wait E_0x600000eba280;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000029bcf30_0, 0, 1;
    %delay 64000, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13fe09400;
T_6 ;
    %wait E_0x600000eba180;
    %delay 1000, 0;
    %load/vec4 v0x6000029bcea0_0;
    %inv;
    %assign/vec4 v0x6000029bcea0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/random_tb.sv";
    "design/random.sv";
    "design/lfsr.sv";
