// Seed: 3457607925
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2
);
  initial begin : LABEL_0
    assert (1 + -1 + (id_0) - id_2);
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5
);
  assign id_1 = -1 * id_0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6
    , id_9,
    output logic id_7
);
  always @(1) begin : LABEL_0
    if ('b0)
      if (1) begin : LABEL_1
        if (1) id_7 <= -1;
        else id_7 <= "";
      end else if (1) id_9 <= -1 * id_4;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
