FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LE_ASYNC_DELAY\I";
2"CLK\I";
3"DATA\I";
4"ASYNC_DELAY_OUT\I";
5"ASYNC_DELAY_IN\I";
6"LE_ASYNC_PULSE\I";
7"ASYNC_PULSE_IN\I";
8"ASYNC_PULSE_OUT\I";
9"ALLOW_COUNT\I";
10"TEST_DISPLAY\I";
11"PULSE\I";
12"LATCH_DISPLAY\I";
13"CLR_CNT\I";
14"DISPLAY_ZEROES\I";
%"GENERIC_PULSE"
"1","(1600,4275)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"8;
"LE_ASYNC_PULSE"6;
"CLK"2;
"DATA"3;
"ASYNC_PULSE_IN"7;
%"RIBBONDELAY"
"1","(1550,1825)","0","tubii_lib","I12";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"PULSE_SCALER"
"1","(1350,1175)","0","tubii_lib","I13";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"LEADING_ZEROES"14;
"TEST"10;
"ALLOW_CNT"9;
"CLR_CNT"13;
"LATCH_DISPLAY"12;
"PULSE"11;
%"GENERIC_DELAYS"
"1","(1600,3350)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_DELAY_IN"5;
"ASYNC_DELAY_OUT"4;
"DATA"3;
"CLK"2;
"LE"1;
%"PULSE_INVERTER"
"1","(1600,2475)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
END.
