[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated\\IF\\D"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DBtIFID|DBtIFID>io_outToID_iRRdDt",
    "sources":[
      "~DBtIFID|DBtIFID>io_inFromIF_iRRdDt"
    ]
  }
]