; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o..\output\tim6.o --asm_dir=..\Listing\ --list_dir=..\Listing\ --depend=..\output\tim6.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=9931,870 -I..\APP -I..\drive -I..\Include -I..\Libraries\CMSIS\inc -I..\Libraries\CMSIS\src -I..\Libraries\FWlib\inc -I..\Libraries\FWlib\src -I..\Listing -I..\Output -I..\Project -I..\STemWinLibrary522\Config -I..\STemWinLibrary522\emWinTask -I..\STemWinLibrary522\GUILib -I..\STemWinLibrary522\inc -I..\User -I..\USB\STM32_USB_HOST_Library\Class\HID\inc -I..\USB\STM32_USB_HOST_Library\Class\MSC\src -I..\USB\STM32_USB_HOST_Library\Core\src -I..\USB\USB_APP -I..\USB\STM32_USB_HOST_Library\Class\HID\src -I..\USB\STM32_USB_HOST_Library\Class\MSC\inc -I..\USB\STM32_USB_HOST_Library\Core\inc -I..\USB\STM32_USB_OTG_Driver\inc -I..\FATFS\exfuns -I..\FATFS\src\option -I..\FATFS\src -I..\MALLOC -I..\FATFS -I..\IAP -ID:\Keil_v5\ARM\RV31\INC -ID:\Keil_v5\ARM\CMSIS\Include -ID:\Keil_v5\ARM\INC\ST\STM32F4xx -D__UVISION_VERSION=525 -DUSE_STDPERIPH_DRIVER -DSTM32F40XX -DUSE_USB_OTG_FS -DUSE_EMBEDDED_PHY -DUSE_USB_OTG_HS -DSTM32F40XX --omf_browse=..\output\tim6.crf --no_multibyte_chars ..\drive\TIM6.c]
                          THUMB

                          AREA ||i.MODS_Poll||, CODE, READONLY, ALIGN=2

                  MODS_Poll PROC
;;;616    
;;;617    void MODS_Poll(void)
000000  b510              PUSH     {r4,lr}
;;;618    {
;;;619    	uint16_t addr;
;;;620    	static uint16_t crc1;
;;;621        static u32 testi;
;;;622    	/* è¶…è¿‡3.5ä¸ªå­—ç¬¦æ—¶é—´åŽæ‰§è¡ŒMODH_RxTimeOut()å‡½æ•°ã€‚å…¨å±€å˜é‡ g_rtu_timeout = 1; é€šçŸ¥ä¸»ç¨‹åºå¼€å§‹è§£ç ?*/
;;;623    //	if (g_mods_timeout == 0)	
;;;624    //	{
;;;625    //		return;								/* æ²¡æœ‰è¶…æ—¶ï¼Œç»§ç»­æŽ¥æ”¶ã€‚ä¸è¦æ¸…é›?g_tModS.RxCount */
;;;626    //	}
;;;627    
;;;628        testi=g_tModS.RxCount;
000002  4c13              LDR      r4,|L1.80|
000004  4a13              LDR      r2,|L1.84|
000006  f894009e          LDRB     r0,[r4,#0x9e]  ; g_tModS
00000a  6250              STR      r0,[r2,#0x24]  ; testi
;;;629        testi=g_tModS.RxCount;
;;;630        testi=g_tModS.RxCount;
;;;631    	if(testi>7)				/* ½ÓÊÕµ½µÄÊý¾ÝÐ¡ÓÚ4¸ö×Ö½Ú¾ÍÈÏÎª´íÎó */
;;;632    	{
;;;633    		testi=testi;
;;;634    	}
;;;635    	testi=g_tModS.RxCount;
;;;636        if(testi==8)				/* ½ÓÊÕµ½µÄÊý¾ÝÐ¡ÓÚ4¸ö×Ö½Ú¾ÍÈÏÎª´íÎó */
00000c  2808              CMP      r0,#8
00000e  d101              BNE      |L1.20|
;;;637    	{
;;;638    		testi=testi+1;
000010  2109              MOVS     r1,#9
000012  6251              STR      r1,[r2,#0x24]  ; testi
                  |L1.20|
;;;639    	}
;;;640    	//ÅÐ¶ÏÍ¨Ñ¶½ÓÊÕÊÇ·ñ³¬Ê±
;;;641    	if(OldTick!=Tick_10ms)
000014  6b53              LDR      r3,[r2,#0x34]  ; OldTick
000016  6911              LDR      r1,[r2,#0x10]  ; Tick_10ms
000018  428b              CMP      r3,r1
00001a  d014              BEQ      |L1.70|
;;;642      	{  
;;;643    	  OldTick=Tick_10ms;
00001c  6351              STR      r1,[r2,#0x34]  ; OldTick
;;;644    	   if(g_mods_timeout>0)
00001e  4a0e              LDR      r2,|L1.88|
000020  7811              LDRB     r1,[r2,#0]  ; g_mods_timeout
000022  b109              CBZ      r1,|L1.40|
;;;645          { 
;;;646    	    g_mods_timeout--;
000024  1e49              SUBS     r1,r1,#1
000026  7011              STRB     r1,[r2,#0]
                  |L1.40|
;;;647          }
;;;648    	  if(g_mods_timeout==0 && g_tModS.RxCount>0)   //ÓÐÊýµ«³¬Ê±ÁË
000028  7811              LDRB     r1,[r2,#0]  ; g_mods_timeout
00002a  2900              CMP      r1,#0
00002c  d10b              BNE      |L1.70|
00002e  2800              CMP      r0,#0
000030  d009              BEQ      |L1.70|
;;;649          { 
;;;650    		// goto err_ret;
;;;651    	
;;;652          }
;;;653          else if(g_mods_timeout==0 && g_tModS.RxCount==0) //Ã»Êý³¬Ê±ÁË
;;;654             return;
;;;655          else //Ã»³¬Ê±ÁË£¬¼ÌÐøÊÕ
;;;656             return;
;;;657    	}
;;;658    	else   //Ã»ÓÐµ½10ms£¬²»½øÈë½âÎö
;;;659    		return;
;;;660    	//g_mods_timeout = 0;	 					/* Çå±êÖ¾ */
;;;661    
;;;662    	if (g_tModS.RxCount < 4)				/* ½ÓÊÕµ½µÄÊý¾ÝÐ¡ÓÚ4¸ö×Ö½Ú¾ÍÈÏÎª´íÎó */
000032  2804              CMP      r0,#4
000034  d304              BCC      |L1.64|
;;;663    	{
;;;664    		goto err_ret;
;;;665    	}
;;;666    
;;;667    	/* ¼ÆËãCRCÐ£ÑéºÍ */
;;;668    // 	crc1 = CRC16(g_tModS.RxBuf, g_tModS.RxCount);
;;;669    // 	if (crc1 != 0)
;;;670    // 	{
;;;671    // 		goto err_ret;
;;;672    // 	}
;;;673    
;;;674    // 	/* Õ¾µØÖ· (1×Ö½Ú£© */
;;;675    // 	addr = g_tModS.RxBuf[0];				/* µÚ1×Ö½Ú Õ¾ºÅ */
;;;676    // 	if (addr != SADDR485)		 			/* ÅÐ¶ÏÖ÷»ú·¢ËÍµÄÃüÁîµØÖ·ÊÇ·ñ·ûºÏ */
;;;677    // 	{
;;;678    // 		goto err_ret;
;;;679    // 	}
;;;680    
;;;681    	/* åˆ†æžåº”ç”¨å±‚åè®?*/
;;;682        if(g_tModS.RxBuf[2] == 0xA5)
000036  78a0              LDRB     r0,[r4,#2]  ; g_tModS
000038  28a5              CMP      r0,#0xa5
00003a  d005              BEQ      |L1.72|
;;;683        {
;;;684            UART_Action();
;;;685        }else{
;;;686    //        usartocflag = 1;
;;;687            RecHandle();
00003c  f7fffffe          BL       RecHandle
                  |L1.64|
;;;688        }
;;;689    							
;;;690    	
;;;691    err_ret:
;;;692    #if 0										/* æ­¤éƒ¨åˆ†ä¸ºäº†ä¸²å£æ‰“å°ç»“æž?å®žé™…è¿ç”¨ä¸­å¯ä¸è¦ */
;;;693    	g_tPrint.Rxlen = g_tModS.RxCount;
;;;694    	memcpy(g_tPrint.RxBuf, g_tModS.RxBuf, g_tModS.RxCount);
;;;695    #endif
;;;696    	
;;;697     	g_tModS.RxCount = 0;					/* å¿…é¡»æ¸…é›¶è®¡æ•°å™¨ï¼Œæ–¹ä¾¿ä¸‹æ¬¡å¸§åŒæ­?*/
000040  2000              MOVS     r0,#0
000042  f884009e          STRB     r0,[r4,#0x9e]
                  |L1.70|
;;;698    }
000046  bd10              POP      {r4,pc}
                  |L1.72|
000048  f7fffffe          BL       UART_Action
00004c  e7f8              B        |L1.64|
;;;699    
                          ENDP

00004e  0000              DCW      0x0000
                  |L1.80|
                          DCD      g_tModS
                  |L1.84|
                          DCD      ||.data||
                  |L1.88|
                          DCD      g_mods_timeout

                          AREA ||i.TIM3_IRQHandler||, CODE, READONLY, ALIGN=2

                  TIM3_IRQHandler PROC
;;;433    //??? 3 ??????
;;;434    void TIM3_IRQHandler(void)
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;435    {
000004  ed2d8b02          VPUSH    {d8}
;;;436        static vu8 calert = 0;
;;;437        static vu16 resetcount;
;;;438        static vu8 read1963;
;;;439        static vu16 scancount;
;;;440        static vu32 ctime,dctime;
;;;441        
;;;442        if(TIM_GetITStatus(TIM3,TIM_IT_Update)==SET) //????
000008  2101              MOVS     r1,#1
00000a  4c92              LDR      r4,|L2.596|
00000c  4620              MOV      r0,r4
00000e  f7fffffe          BL       TIM_GetITStatus
000012  2801              CMP      r0,#1
000014  d123              BNE      |L2.94|
;;;443        {
;;;444            TIM_ClearITPendingBit(TIM3,TIM_IT_Update); //??????¦Ë
000016  2101              MOVS     r1,#1
000018  4620              MOV      r0,r4
00001a  f7fffffe          BL       TIM_ClearITPendingBit
;;;445    //         if(page_sw != face_starter)
;;;446    //         {
;;;447    //              if(resetflag == 1)
;;;448    //              {
;;;449    //                  if(resetcount == 1)
;;;450    //                  {
;;;451    //                      LCD_Initializtion();
;;;452    //                      sLCD_WR_REG(0xf1);
;;;453    //                      GUI_Init();
;;;454    //                      if(page_sw == face_menu)
;;;455    //                      {
;;;456    //                          ResetPow();
;;;457    //                      }else if(page_sw == face_cdc){
;;;458    //                          ResetCDC();
;;;459    //                      }else if(page_sw == face_r){
;;;460    //                          ResetR();
;;;461    //                      }else if(page_sw == face_load){
;;;462    //                          ResetLoad();
;;;463    //                      }else if(page_sw == face_graph){
;;;464    //                          ResetG();
;;;465    //                      }else if(page_sw == face_set){
;;;466    //                          ResetSET();
;;;467    //                      }
;;;468    //                      resdone = 1;
;;;469    // //                     resetflag = 0;
;;;470    //                      resetcount = 0;
;;;471    //                  }else{
;;;472    //                      resetcount++;
;;;473    //                  }                
;;;474    //              }
;;;475    //          }
;;;476            switch(page_sw)
00001e  488e              LDR      r0,|L2.600|
000020  f890c000          LDRB     r12,[r0,#0]  ; page_sw
000024  2600              MOVS     r6,#0
;;;477            {
;;;478                case face_menu:
;;;479                {
;;;480                    if(pow_sw == pow_on)
000026  4a8d              LDR      r2,|L2.604|
;;;481                    {
;;;482                        bc_raw += DISS_POW_Current * 1000 * 1/3600;
000028  4b8d              LDR      r3,|L2.608|
;;;483                    }else{
;;;484                        bc_raw = 0;
;;;485                    }
;;;486                }break;
;;;487                case face_cdc:
;;;488                {
;;;489                    if(mode_sw == mode_pow && cdc_sw == cdc_on)
;;;490                    {
;;;491                        ctime++;
;;;492                        second = ctime%60;//ç§’
;;;493                        minute = (ctime/60)%60;//åˆ†
;;;494                        hour   = ctime/3600;//æ—¶
;;;495                        cbc_raw += DISS_POW_Current * 1000 * 1/3600;
;;;496                        bc_raw = 0;
;;;497    //                    bc_raw += DISS_POW_Current * 1000 * 1/3600;
;;;498                    }else if(mode_sw == mode_load && cdc_sw == cdc_on){
;;;499                        dctime++;
;;;500                        second1 = dctime%60;//ç§’
;;;501                        minute1 = (dctime/60)%60;//åˆ†
;;;502                        hour1   = dctime/3600;//æ—¶
;;;503                        bc_raw += DISS_Current * 1000 * 1/3600;
00002a  4d8e              LDR      r5,|L2.612|
;;;504    //                    c_sum += DISS_Current * 1000 * 1/3600;
;;;505                        cbc_raw = 0;
;;;506                    }else if(cdc_sw == cdc_off){
;;;507                        bc_raw = 0;
;;;508                        cbc_raw = 0;
;;;509                        c_sum = 0;
;;;510                        ctime=0;
;;;511                        dctime=0;
;;;512                    }
;;;513                }break;
;;;514                case face_load:
;;;515                {
;;;516                    if(load_sw == load_on)
;;;517                    {
;;;518                        if(alert_flag == 1)
00002c  488e              LDR      r0,|L2.616|
00002e  498f              LDR      r1,|L2.620|
000030  f8df823c          LDR      r8,|L2.624|
000034  4f8f              LDR      r7,|L2.628|
000036  ed9f8a90          VLDR     s16,|L2.632|
00003a  eddf8a90          VLDR     s17,|L2.636|
00003e  ed9f0a90          VLDR     s0,|L2.640|
000042  4c90              LDR      r4,|L2.644|
000044  f1bc0f05          CMP      r12,#5                ;476
000048  d209              BCS      |L2.94|
00004a  e8dff00c          TBB      [pc,r12]              ;476
00004e  af19              DCB      0xaf,0x19
000050  03f08700          DCB      0x03,0xf0,0x87,0x00
000054  7810              LDRB     r0,[r2,#0]            ;480  ; pow_sw
000056  2801              CMP      r0,#1                 ;480
000058  d005              BEQ      |L2.102|
00005a  ed840a0a          VSTR     s0,[r4,#0x28]         ;484
                  |L2.94|
;;;519                        {
;;;520                            calert ++;
;;;521                            if(calert == 3)
;;;522                            {
;;;523                                t_onoff = 0;
;;;524                                GPIO_SetBits(GPIOA,GPIO_Pin_15);//????OFF
;;;525                                mode_sw = 0;
;;;526                                load_sw = load_off;
;;;527                                calert = 0;                                
;;;528                            }
;;;529                        }
;;;530                        bc_raw += DISS_Current * 1000 * 1/3600;
;;;531                    }else{
;;;532                        bc_raw = 0;
;;;533                    }
;;;534                }break;
;;;535                case face_graph:
;;;536                {
;;;537                    if(mode_sw == mode_pow)
;;;538                    {
;;;539                        if(pow_sw == pow_on)
;;;540                        {
;;;541                            bc_raw += DISS_POW_Current * 1000 * 1/3600;
;;;542                        }else if(mode_sw == mode_pow && cdc_sw == cdc_on)
;;;543                        {
;;;544                            bc_raw += DISS_POW_Current * 1000 * 1/3600;
;;;545                        }
;;;546                        else{
;;;547                            bc_raw = 0;
;;;548                        }
;;;549                    }               
;;;550                    
;;;551                    if(mode_sw == mode_load)
;;;552                    {
;;;553                        if(load_sw == load_on)
;;;554                        {
;;;555                            bc_raw += DISS_Current * 1000 * 1/3600;
;;;556                        }else{
;;;557                            bc_raw = 0;
;;;558                        }
;;;559                    }
;;;560                }break;
;;;561                case face_r:
;;;562                {
;;;563                    if(oct_sw == oct_on)
;;;564                    {
;;;565                        if(alert_flag == 1)
;;;566                        {
;;;567                            calert ++;
;;;568                            if(calert == 3)
;;;569                            {
;;;570                                ocstop = 1;
;;;571                                calert = 0;
;;;572                            }
;;;573                        }
;;;574                    }
;;;575                }break;
;;;576            }
;;;577    //         GPIO_ResetBits(GPIOD,GPIO_Pin_12);
;;;578    //         TM1650_SET_LED(0x48,0x71);
;;;579    //         TM1650_SET_LED(0x68,0xF2);//PASS?
;;;580        }    
;;;581        
;;;582    }
00005e  ecbd8b02          VPOP     {d8}
000062  e8bd87f0          POP      {r4-r10,pc}
                  |L2.102|
000066  ed930a00          VLDR     s0,[r3,#0]            ;482
00006a  ee200a08          VMUL.F32 s0,s0,s16             ;482
00006e  eec00a28          VDIV.F32 s1,s0,s17             ;482
000072  ed940a0a          VLDR     s0,[r4,#0x28]         ;482
000076  ee300a80          VADD.F32 s0,s1,s0              ;482
00007a  ed840a0a          VSTR     s0,[r4,#0x28]         ;482
00007e  e7ee              B        |L2.94|
000080  f897c000          LDRB     r12,[r7,#0]           ;489  ; mode_sw
000084  203c              MOVS     r0,#0x3c              ;492
000086  f44f6261          MOV      r2,#0xe10             ;494
00008a  f1bc0f03          CMP      r12,#3                ;489
00008e  d104              BNE      |L2.154|
000090  f891c000          LDRB     r12,[r1,#0]           ;489  ; cdc_sw
000094  f1bc0f01          CMP      r12,#1                ;489
000098  d003              BEQ      |L2.162|
                  |L2.154|
00009a  783b              LDRB     r3,[r7,#0]            ;498  ; mode_sw
00009c  2b02              CMP      r3,#2                 ;498
00009e  d027              BEQ      |L2.240|
0000a0  e029              B        |L2.246|
                  |L2.162|
0000a2  69e1              LDR      r1,[r4,#0x1c]         ;491  ; ctime
0000a4  1c49              ADDS     r1,r1,#1              ;491
0000a6  61e1              STR      r1,[r4,#0x1c]         ;491  ; ctime
0000a8  69e1              LDR      r1,[r4,#0x1c]         ;492  ; ctime
0000aa  fbb1f5f0          UDIV     r5,r1,r0              ;492
0000ae  fb001115          MLS      r1,r0,r5,r1           ;492
0000b2  4d75              LDR      r5,|L2.648|
0000b4  7029              STRB     r1,[r5,#0]            ;492
0000b6  69e1              LDR      r1,[r4,#0x1c]         ;493  ; ctime
0000b8  fbb1f1f0          UDIV     r1,r1,r0              ;493
0000bc  fbb1f5f0          UDIV     r5,r1,r0              ;493
0000c0  fb001015          MLS      r0,r0,r5,r1           ;493
0000c4  4971              LDR      r1,|L2.652|
0000c6  7008              STRB     r0,[r1,#0]            ;493
0000c8  69e0              LDR      r0,[r4,#0x1c]         ;494  ; ctime
0000ca  4971              LDR      r1,|L2.656|
0000cc  fbb0f0f2          UDIV     r0,r0,r2              ;494
0000d0  7008              STRB     r0,[r1,#0]            ;494
0000d2  edd30a00          VLDR     s1,[r3,#0]            ;495
0000d6  ee600a88          VMUL.F32 s1,s1,s16             ;495
0000da  ee801aa8          VDIV.F32 s2,s1,s17             ;495
0000de  edd40a0b          VLDR     s1,[r4,#0x2c]         ;495
0000e2  ee710a20          VADD.F32 s1,s2,s1              ;495
0000e6  edc40a0b          VSTR     s1,[r4,#0x2c]         ;495
0000ea  ed840a0a          VSTR     s0,[r4,#0x28]         ;496
0000ee  e7b6              B        |L2.94|
                  |L2.240|
0000f0  780b              LDRB     r3,[r1,#0]            ;498  ; cdc_sw
0000f2  2b01              CMP      r3,#1                 ;498
0000f4  d00b              BEQ      |L2.270|
                  |L2.246|
0000f6  7808              LDRB     r0,[r1,#0]            ;506  ; cdc_sw
0000f8  2800              CMP      r0,#0                 ;506
0000fa  d1b0              BNE      |L2.94|
0000fc  ed840a0a          VSTR     s0,[r4,#0x28]         ;507
000100  ed840a0b          VSTR     s0,[r4,#0x2c]         ;508
000104  ed840a0c          VSTR     s0,[r4,#0x30]         ;509
000108  61e6              STR      r6,[r4,#0x1c]         ;510  ; ctime
00010a  6226              STR      r6,[r4,#0x20]         ;511  ; dctime
                  |L2.268|
00010c  e7a7              B        |L2.94|
                  |L2.270|
00010e  6a21              LDR      r1,[r4,#0x20]         ;499  ; dctime
000110  1c49              ADDS     r1,r1,#1              ;499
000112  6221              STR      r1,[r4,#0x20]         ;499  ; dctime
000114  6a21              LDR      r1,[r4,#0x20]         ;500  ; dctime
000116  fbb1f3f0          UDIV     r3,r1,r0              ;500
00011a  fb001113          MLS      r1,r0,r3,r1           ;500
00011e  4b5d              LDR      r3,|L2.660|
000120  7019              STRB     r1,[r3,#0]            ;500
000122  6a21              LDR      r1,[r4,#0x20]         ;501  ; dctime
000124  fbb1f1f0          UDIV     r1,r1,r0              ;501
000128  fbb1f3f0          UDIV     r3,r1,r0              ;501
00012c  fb001013          MLS      r0,r0,r3,r1           ;501
000130  4959              LDR      r1,|L2.664|
000132  7008              STRB     r0,[r1,#0]            ;501
000134  6a20              LDR      r0,[r4,#0x20]         ;502  ; dctime
000136  4959              LDR      r1,|L2.668|
000138  fbb0f0f2          UDIV     r0,r0,r2              ;502
00013c  7008              STRB     r0,[r1,#0]            ;502
00013e  edd50a00          VLDR     s1,[r5,#0]            ;503
000142  ee600a88          VMUL.F32 s1,s1,s16             ;503
000146  ee801aa8          VDIV.F32 s2,s1,s17             ;503
00014a  edd40a0a          VLDR     s1,[r4,#0x28]         ;503
00014e  ee710a20          VADD.F32 s1,s2,s1              ;503
000152  edc40a0a          VSTR     s1,[r4,#0x28]         ;503
000156  ed840a0b          VSTR     s0,[r4,#0x2c]         ;505
                  |L2.346|
00015a  e780              B        |L2.94|
00015c  f8981000          LDRB     r1,[r8,#0]            ;516  ; load_sw
000160  2901              CMP      r1,#1                 ;516
000162  d002              BEQ      |L2.362|
000164  ed840a0a          VSTR     s0,[r4,#0x28]         ;532
000168  e779              B        |L2.94|
                  |L2.362|
00016a  7800              LDRB     r0,[r0,#0]            ;518  ; alert_flag
00016c  2801              CMP      r0,#1                 ;518
00016e  d110              BNE      |L2.402|
000170  78a0              LDRB     r0,[r4,#2]            ;520  ; calert
000172  1c40              ADDS     r0,r0,#1              ;520
000174  70a0              STRB     r0,[r4,#2]            ;520
000176  78a0              LDRB     r0,[r4,#2]            ;521  ; calert
000178  2803              CMP      r0,#3                 ;521
00017a  d10a              BNE      |L2.402|
00017c  4848              LDR      r0,|L2.672|
00017e  7006              STRB     r6,[r0,#0]            ;523
000180  f44f4100          MOV      r1,#0x8000            ;524
000184  4847              LDR      r0,|L2.676|
000186  f7fffffe          BL       GPIO_SetBits
00018a  703e              STRB     r6,[r7,#0]            ;525
00018c  f8886000          STRB     r6,[r8,#0]            ;526
000190  70a6              STRB     r6,[r4,#2]            ;527
                  |L2.402|
000192  ed950a00          VLDR     s0,[r5,#0]            ;530
000196  ee200a08          VMUL.F32 s0,s0,s16             ;530
00019a  eec00a28          VDIV.F32 s1,s0,s17             ;530
00019e  ed940a0a          VLDR     s0,[r4,#0x28]         ;530
0001a2  ee300a80          VADD.F32 s0,s1,s0              ;530
0001a6  ed840a0a          VSTR     s0,[r4,#0x28]         ;530
0001aa  e758              B        |L2.94|
0001ac  7838              LDRB     r0,[r7,#0]            ;537  ; mode_sw
0001ae  2803              CMP      r0,#3                 ;537
0001b0  d118              BNE      |L2.484|
0001b2  7810              LDRB     r0,[r2,#0]            ;539  ; pow_sw
0001b4  2801              CMP      r0,#1                 ;539
0001b6  d003              BEQ      |L2.448|
0001b8  7838              LDRB     r0,[r7,#0]            ;542  ; mode_sw
0001ba  2803              CMP      r0,#3                 ;542
0001bc  d00d              BEQ      |L2.474|
0001be  e00f              B        |L2.480|
                  |L2.448|
0001c0  edd30a00          VLDR     s1,[r3,#0]            ;541
0001c4  ee201a88          VMUL.F32 s2,s1,s16             ;541
0001c8  eec10a28          VDIV.F32 s1,s2,s17             ;541
0001cc  ed941a0a          VLDR     s2,[r4,#0x28]         ;541
0001d0  ee700a81          VADD.F32 s1,s1,s2              ;541
0001d4  edc40a0a          VSTR     s1,[r4,#0x28]         ;541
0001d8  e004              B        |L2.484|
                  |L2.474|
0001da  7808              LDRB     r0,[r1,#0]            ;542  ; cdc_sw
0001dc  2801              CMP      r0,#1                 ;542
0001de  d00b              BEQ      |L2.504|
                  |L2.480|
0001e0  ed840a0a          VSTR     s0,[r4,#0x28]         ;547
                  |L2.484|
0001e4  7838              LDRB     r0,[r7,#0]            ;551  ; mode_sw
0001e6  2802              CMP      r0,#2                 ;551
0001e8  d190              BNE      |L2.268|
0001ea  f8980000          LDRB     r0,[r8,#0]            ;553  ; load_sw
0001ee  2801              CMP      r0,#1                 ;553
0001f0  d00f              BEQ      |L2.530|
0001f2  ed840a0a          VSTR     s0,[r4,#0x28]         ;557
0001f6  e732              B        |L2.94|
                  |L2.504|
0001f8  edd30a00          VLDR     s1,[r3,#0]            ;544
0001fc  ee600a88          VMUL.F32 s1,s1,s16             ;544
000200  ee801aa8          VDIV.F32 s2,s1,s17             ;544
000204  edd40a0a          VLDR     s1,[r4,#0x28]         ;544
000208  ee710a20          VADD.F32 s1,s2,s1              ;544
00020c  edc40a0a          VSTR     s1,[r4,#0x28]         ;544
000210  e7e8              B        |L2.484|
                  |L2.530|
000212  ed950a00          VLDR     s0,[r5,#0]            ;555
000216  ee200a08          VMUL.F32 s0,s0,s16             ;555
00021a  eec00a28          VDIV.F32 s1,s0,s17             ;555
00021e  ed940a0a          VLDR     s0,[r4,#0x28]         ;555
000222  ee300a80          VADD.F32 s0,s1,s0              ;555
000226  ed840a0a          VSTR     s0,[r4,#0x28]         ;555
00022a  e718              B        |L2.94|
00022c  e7ff              B        |L2.558|
                  |L2.558|
00022e  491e              LDR      r1,|L2.680|
000230  7809              LDRB     r1,[r1,#0]            ;563  ; oct_sw
000232  2901              CMP      r1,#1                 ;563
000234  d191              BNE      |L2.346|
000236  7800              LDRB     r0,[r0,#0]            ;565  ; alert_flag
000238  2801              CMP      r0,#1                 ;565
00023a  d18e              BNE      |L2.346|
00023c  78a0              LDRB     r0,[r4,#2]            ;567  ; calert
00023e  1c40              ADDS     r0,r0,#1              ;567
000240  70a0              STRB     r0,[r4,#2]            ;567
000242  78a0              LDRB     r0,[r4,#2]            ;568  ; calert
000244  2803              CMP      r0,#3                 ;568
000246  d188              BNE      |L2.346|
000248  4918              LDR      r1,|L2.684|
00024a  2001              MOVS     r0,#1                 ;570
00024c  7008              STRB     r0,[r1,#0]            ;570
00024e  70a6              STRB     r6,[r4,#2]            ;571
000250  e705              B        |L2.94|
;;;583    
                          ENDP

000252  0000              DCW      0x0000
                  |L2.596|
                          DCD      0x40000400
                  |L2.600|
                          DCD      page_sw
                  |L2.604|
                          DCD      pow_sw
                  |L2.608|
                          DCD      DISS_POW_Current
                  |L2.612|
                          DCD      DISS_Current
                  |L2.616|
                          DCD      alert_flag
                  |L2.620|
                          DCD      cdc_sw
                  |L2.624|
                          DCD      load_sw
                  |L2.628|
                          DCD      mode_sw
                  |L2.632|
000278  447a0000          DCFS     0x447a0000 ; 1000
                  |L2.636|
00027c  45610000          DCFS     0x45610000 ; 3600
                  |L2.640|
000280  00000000          DCFS     0x00000000 ; 0
                  |L2.644|
                          DCD      ||.data||
                  |L2.648|
                          DCD      second
                  |L2.652|
                          DCD      minute
                  |L2.656|
                          DCD      hour
                  |L2.660|
                          DCD      second1
                  |L2.664|
                          DCD      minute1
                  |L2.668|
                          DCD      hour1
                  |L2.672|
                          DCD      t_onoff
                  |L2.676|
                          DCD      0x40020000
                  |L2.680|
                          DCD      oct_sw
                  |L2.684|
                          DCD      ocstop

                          AREA ||i.TIM3_Int_Init||, CODE, READONLY, ALIGN=2

                  TIM3_Int_Init PROC
;;;413    //?o???¡¦??? 3!
;;;414    void TIM3_Int_Init(u16 arr,u16 psc)
000000  b57f              PUSH     {r0-r6,lr}
;;;415    {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;416        TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
;;;417        NVIC_InitTypeDef NVIC_InitStructure;
;;;418        
;;;419        RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3,ENABLE); //¨´?? TIM3 ??
000006  2101              MOVS     r1,#1
000008  2002              MOVS     r0,#2
00000a  f7fffffe          BL       RCC_APB1PeriphClockCmd
;;;420        TIM_TimeBaseInitStructure.TIM_Period = arr; //??????
00000e  9402              STR      r4,[sp,#8]
;;;421        TIM_TimeBaseInitStructure.TIM_Prescaler=psc; //?????
000010  f8ad5004          STRH     r5,[sp,#4]
;;;422        TIM_TimeBaseInitStructure.TIM_CounterMode=TIM_CounterMode_Up; //§Ó?????
000014  2000              MOVS     r0,#0
000016  f8ad0006          STRH     r0,[sp,#6]
;;;423        TIM_TimeBaseInitStructure.TIM_ClockDivision=TIM_CKD_DIV1;
00001a  f8ad000c          STRH     r0,[sp,#0xc]
;;;424        TIM_TimeBaseInit(TIM3,&TIM_TimeBaseInitStructure);// ¨²?????? TIM3
00001e  4c0e              LDR      r4,|L3.88|
000020  a901              ADD      r1,sp,#4
000022  4620              MOV      r0,r4
000024  f7fffffe          BL       TIM_TimeBaseInit
;;;425        TIM_ITConfig(TIM3,TIM_IT_Update,ENABLE); //?????? 3 ?§ä??
000028  2201              MOVS     r2,#1
00002a  4611              MOV      r1,r2
00002c  4620              MOV      r0,r4
00002e  f7fffffe          BL       TIM_ITConfig
;;;426        NVIC_InitStructure.NVIC_IRQChannel=TIM3_IRQn; //??? 3 ??
000032  211d              MOVS     r1,#0x1d
000034  f88d1000          STRB     r1,[sp,#0]
;;;427        NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x01; //????? 1
000038  2101              MOVS     r1,#1
00003a  f88d1001          STRB     r1,[sp,#1]
;;;428        NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x03; //§¾???? 3
00003e  2203              MOVS     r2,#3
000040  f88d2002          STRB     r2,[sp,#2]
;;;429        NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
000044  f88d1003          STRB     r1,[sp,#3]
;;;430        NVIC_Init(&NVIC_InitStructure);// ¨¹??? NVIC
000048  4668              MOV      r0,sp
00004a  f7fffffe          BL       NVIC_Init
;;;431        TIM_Cmd(TIM3,ENABLE); //Y????? 3
00004e  2101              MOVS     r1,#1
000050  4620              MOV      r0,r4
000052  f7fffffe          BL       TIM_Cmd
;;;432    }
000056  bd7f              POP      {r0-r6,pc}
;;;433    //??? 3 ??????
                          ENDP

                  |L3.88|
                          DCD      0x40000400

                          AREA ||i.TIM4_IRQHandler||, CODE, READONLY, ALIGN=2

                  TIM4_IRQHandler PROC
;;;95     //??? 3 ??????
;;;96     void TIM4_IRQHandler(void)
000000  e92d5ff0          PUSH     {r4-r12,lr}
;;;97     {
000004  ed2d8b06          VPUSH    {d8-d10}
;;;98         static vu16 resetcount;
;;;99         static vu8 read1963;
;;;100        static vu16 scancount;
;;;101        static vu16 uocount;
;;;102        static vu16 powcount;
;;;103        static vu16 powflag;
;;;104        static vu16 finishflag;
;;;105        static float crec1,crec2;
;;;106        u8 crec[6];
;;;107        u8 *csend;
;;;108        static u8 *sendbuf;
;;;109        u8 sendlen;
;;;110        static u16 recrc;
;;;111        static u16 scrc;
;;;112    	static vu8 staticloadflag,staticpowflag;
;;;113        u8 i;
;;;114    //     static float crec1,crec2;
;;;115        
;;;116        if(TIM_GetITStatus(TIM4,TIM_IT_Update)==SET) //????
000008  2101              MOVS     r1,#1
00000a  4cfa              LDR      r4,|L4.1012|
00000c  4620              MOV      r0,r4
00000e  f7fffffe          BL       TIM_GetITStatus
000012  2801              CMP      r0,#1
000014  d16f              BNE      |L4.246|
;;;117        {
;;;118            TIM_ClearITPendingBit(TIM4,TIM_IT_Update); //Çå³ýÖÐ¶Ï±êÖ¾Î»
000016  2101              MOVS     r1,#1
000018  4620              MOV      r0,r4
00001a  f7fffffe          BL       TIM_ClearITPendingBit
;;;119            
;;;120            if(page_sw != face_starter)
00001e  4df6              LDR      r5,|L4.1016|
000020  7828              LDRB     r0,[r5,#0]  ; page_sw
;;;121            {
;;;122                 if(resetflag == 1)
;;;123                 {
;;;124                     if(resetcount == 3000)
000022  2400              MOVS     r4,#0
000024  4ef5              LDR      r6,|L4.1020|
000026  f64038b8          MOV      r8,#0xbb8
00002a  2806              CMP      r0,#6                 ;120
00002c  d031              BEQ      |L4.146|
00002e  78f0              LDRB     r0,[r6,#3]            ;122  ; resetflag
000030  2801              CMP      r0,#1                 ;122
000032  d12e              BNE      |L4.146|
000034  88b0              LDRH     r0,[r6,#4]  ; resetcount
000036  4540              CMP      r0,r8
000038  d128              BNE      |L4.140|
;;;125                     {
;;;126    //                     sLCD_GPIO_Config();
;;;127                         sLCD_Init();
00003a  f7fffffe          BL       sLCD_Init
;;;128    //                     sLCD_WR_REG(0xf1);
;;;129                         GUI_Init();
00003e  f7fffffe          BL       GUI_Init
;;;130                         if(page_sw == face_menu)
000042  7828              LDRB     r0,[r5,#0]  ; page_sw
000044  2802              CMP      r0,#2
000046  d00e              BEQ      |L4.102|
;;;131                         {
;;;132                             ResetPow();
;;;133                         }else if(page_sw == face_cdc){
000048  7828              LDRB     r0,[r5,#0]  ; page_sw
00004a  2801              CMP      r0,#1
00004c  d00e              BEQ      |L4.108|
;;;134                             ResetCDC();
;;;135                         }else if(page_sw == face_r){
00004e  7828              LDRB     r0,[r5,#0]  ; page_sw
000050  2803              CMP      r0,#3
000052  d00e              BEQ      |L4.114|
;;;136                             ResetR();
;;;137                         }else if(page_sw == face_load){
000054  7828              LDRB     r0,[r5,#0]  ; page_sw
000056  2804              CMP      r0,#4
000058  d00e              BEQ      |L4.120|
;;;138                             ResetLoad();
;;;139                         }else if(page_sw == face_graph){
00005a  7828              LDRB     r0,[r5,#0]  ; page_sw
00005c  b178              CBZ      r0,|L4.126|
;;;140                             ResetG();
;;;141                         }else if(page_sw == face_set){
00005e  7828              LDRB     r0,[r5,#0]  ; page_sw
000060  2805              CMP      r0,#5
000062  d00f              BEQ      |L4.132|
000064  e010              B        |L4.136|
                  |L4.102|
000066  f7fffffe          BL       ResetPow
00006a  e00d              B        |L4.136|
                  |L4.108|
00006c  f7fffffe          BL       ResetCDC
000070  e00a              B        |L4.136|
                  |L4.114|
000072  f7fffffe          BL       ResetR
000076  e007              B        |L4.136|
                  |L4.120|
000078  f7fffffe          BL       ResetLoad
00007c  e004              B        |L4.136|
                  |L4.126|
00007e  f7fffffe          BL       ResetG
000082  e001              B        |L4.136|
                  |L4.132|
;;;142                             ResetSET();
000084  f7fffffe          BL       ResetSET
                  |L4.136|
;;;143                         }
;;;144    //                     resdone = 1;
;;;145    //                     resetflag = 0;
;;;146                         resetcount = 0;
000088  80b4              STRH     r4,[r6,#4]
00008a  e002              B        |L4.146|
                  |L4.140|
;;;147                     }else{
;;;148                         resetcount++;
00008c  88b0              LDRH     r0,[r6,#4]  ; resetcount
00008e  1c40              ADDS     r0,r0,#1
000090  80b0              STRH     r0,[r6,#4]
                  |L4.146|
;;;149                     }                
;;;150                 }
;;;151             }
;;;152             if(page_sw == face_r)
000092  7828              LDRB     r0,[r5,#0]  ; page_sw
;;;153    		 {
;;;154    			 if(step == 1)
;;;155    			 {
;;;156    				if(powcount < 10000)
;;;157    				{
;;;158    					SET_Current_Laod = set_static_lc;
;;;159    					flag_Load_CC = 1;
;;;160    					GPIO_ResetBits(GPIOC,GPIO_Pin_10);//CC
;;;161    					GPIO_ResetBits(GPIOA,GPIO_Pin_15);//Ö§Ø“ØºÕ˜On
;;;162    					static_lv = DISS_Voltage;
;;;163    					powcount++;																		
;;;164    				}else{
;;;165    					powcount = 0;
;;;166    					step = 2;
;;;167    					IO_OFF();
;;;168    				}
;;;169    			 }else if(step == 2){
;;;170    				if(powcount < 10000)
;;;171    				{
;;;172    					SET_Voltage = set_static_pv;
;;;173    					SET_Current = set_static_pc;
;;;174    					GPIO_SetBits(GPIOA,GPIO_Pin_15);//Ö§Ø“ØºÕ˜OFF
;;;175    					GPIO_ResetBits(GPIOC,GPIO_Pin_13);//Õ²ßªÖ§Ô´Ë¤Ô¶ÝŒÖ§Ç·
;;;176    					GPIO_SetBits(GPIOC,GPIO_Pin_1);//Õ²ßªÖ§Ô´Ë¤Ô¶
;;;177    					powcount++;
;;;178    					static_pc = DISS_POW_Current;
;;;179    				}else{
;;;180    					step = 3;
;;;181    					powcount = 0;
;;;182    					IO_OFF();			
;;;183    				}
;;;184    			 }else if(step == 3){
;;;185    				if(powcount < 5000)
;;;186    				{
;;;187    					powcount++;
;;;188    				}else{
;;;189    					step = 4;
;;;190    					powcount = 0;	
;;;191    					sendload = 200;				
;;;192    					SET_Current_Laod = set_init_c;
;;;193    					GPIO_ResetBits(GPIOA,GPIO_Pin_15);//æ‰“å¼€è´Ÿè½½
;;;194    				}
;;;195    			 }else if(step == 4){
;;;196    				OC_CHECK();
;;;197    				stepcount ++;
;;;198    				if(stepcount == steptime*10)
;;;199    				{
;;;200    					OC_ADD();
;;;201    					stepcount = 0;
;;;202    				}
;;;203    			 }else if(step == 5){
;;;204    				if(powcount < 1000)
;;;205    				{
;;;206    					SET_Voltage = 3000;
;;;207    					SET_Current = 1000;
;;;208    					GPIO_SetBits(GPIOA,GPIO_Pin_15);//Ö§Ø“ØºÕ˜OFF
;;;209    					GPIO_ResetBits(GPIOC,GPIO_Pin_13);//Õ²ßªÖ§Ô´Ë¤Ô¶ÝŒÖ§Ç·
;;;210    					GPIO_SetBits(GPIOC,GPIO_Pin_1);//Õ²ßªÖ§Ô´Ë¤Ô¶
;;;211    					powcount++;
;;;212    				}else{
;;;213    					step = 6;
;;;214    					powcount = 0;
;;;215    					IO_OFF();
;;;216    				}
;;;217    			 }else if(step == 6){
;;;218    				if(flag_Load_CC == 1)
;;;219    				{
;;;220    					SET_Current_Laod = (int)(oc_data*1000)+8000; 
;;;221    					GPIO_ResetBits(GPIOC,GPIO_Pin_10);//CC
;;;222    					flag_Load_CC = 1;                              
;;;223    					GPIO_ResetBits(GPIOC,GPIO_Pin_10);//CC
;;;224    					GPIO_ResetBits(GPIOA,GPIO_Pin_15);//Ö§Ø“ØºÕ˜On
;;;225    				}else if(flag_Load_CC == 0){
;;;226    					SET_Voltage_Laod = 0;
;;;227    					GPIO_SetBits(GPIOC,GPIO_Pin_10);//CV
;;;228    					flag_Load_CC = 0;
;;;229    					GPIO_ResetBits(GPIOA,GPIO_Pin_15);//Ö§Ø“ØºÕ˜On
;;;230    				}
;;;231    				if(((v - DISS_Voltage) > v*0.6) || (DISS_Current < 0.05))
000094  ed9f9bda          VLDR     d9,|L4.1024|
000098  ed9faadb          VLDR     s20,|L4.1032|
00009c  f8df936c          LDR      r9,|L4.1036|
0000a0  4ddb              LDR      r5,|L4.1040|
0000a2  4fdc              LDR      r7,|L4.1044|
0000a4  f44f7a7a          MOV      r10,#0x3e8            ;204
0000a8  2803              CMP      r0,#3                 ;152
0000aa  d123              BNE      |L4.244|
0000ac  f8dfb368          LDR      r11,|L4.1048|
0000b0  f89b1000          LDRB     r1,[r11,#0]           ;154  ; step
0000b4  f2427010          MOV      r0,#0x2710            ;156
0000b8  2901              CMP      r1,#1                 ;154
0000ba  d01d              BEQ      |L4.248|
0000bc  f89b1000          LDRB     r1,[r11,#0]           ;169  ; step
0000c0  2902              CMP      r1,#2                 ;169
0000c2  d040              BEQ      |L4.326|
0000c4  f89b0000          LDRB     r0,[r11,#0]           ;184  ; step
0000c8  2803              CMP      r0,#3                 ;184
0000ca  d064              BEQ      |L4.406|
0000cc  f89b0000          LDRB     r0,[r11,#0]           ;195  ; step
0000d0  2804              CMP      r0,#4                 ;195
0000d2  d07d              BEQ      |L4.464|
0000d4  f89b0000          LDRB     r0,[r11,#0]           ;203  ; step
0000d8  2805              CMP      r0,#5                 ;203
0000da  d075              BEQ      |L4.456|
0000dc  f89b0000          LDRB     r0,[r11,#0]           ;217  ; step
0000e0  2806              CMP      r0,#6                 ;217
0000e2  d072              BEQ      |L4.458|
;;;232    				{
;;;233    					IO_OFF();
;;;234    					step = 7;
;;;235    				}else{
;;;236    					short_time++;                
;;;237    				}
;;;238    			 }else if(step == 7){
0000e4  f89b0000          LDRB     r0,[r11,#0]  ; step
0000e8  2807              CMP      r0,#7
0000ea  d06f              BEQ      |L4.460|
;;;239    				 if(powcount < 4000)
;;;240    				{
;;;241    					SET_Voltage =3000;
;;;242    					SET_Current = 1000;
;;;243    					GPIO_ResetBits(GPIOC,GPIO_Pin_13);//Õ²ßªÖ§Ô´Ë¤Ô¶ÝŒÖ§Ç·
;;;244    					GPIO_SetBits(GPIOC,GPIO_Pin_1);//Õ²ßªÖ§Ô´Ë¤Ô¶
;;;245    					powcount++;
;;;246    	//                 shortv = DISS_Voltage;
;;;247    				}else{
;;;248    					powcount = 0;
;;;249    					step = 0;
;;;250    					IO_OFF();                
;;;251    				}
;;;252    			 }else if(step == 0)
0000ec  f89b0000          LDRB     r0,[r11,#0]  ; step
0000f0  2800              CMP      r0,#0
0000f2  d06c              BEQ      |L4.462|
                  |L4.244|
0000f4  e123              B        |L4.830|
                  |L4.246|
0000f6  e27c              B        |L4.1522|
                  |L4.248|
0000f8  8931              LDRH     r1,[r6,#8]            ;156  ; powcount
0000fa  4281              CMP      r1,r0                 ;156
0000fc  d21c              BCS      |L4.312|
0000fe  f8d500b0          LDR      r0,[r5,#0xb0]         ;158  ; Run_Control
000102  6128              STR      r0,[r5,#0x10]         ;158  ; Run_Control
000104  f8d90000          LDR      r0,[r9,#0]            ;159  ; flagD
000108  f0400080          ORR      r0,r0,#0x80           ;159
00010c  f8c90000          STR      r0,[r9,#0]            ;159  ; flagD
000110  f44f6180          MOV      r1,#0x400             ;160
000114  4638              MOV      r0,r7                 ;160
000116  f7fffffe          BL       GPIO_ResetBits
00011a  f44f4100          MOV      r1,#0x8000            ;161
00011e  48bf              LDR      r0,|L4.1052|
000120  f7fffffe          BL       GPIO_ResetBits
000124  48be              LDR      r0,|L4.1056|
000126  ed900a00          VLDR     s0,[r0,#0]            ;162
00012a  48be              LDR      r0,|L4.1060|
00012c  ed800a00          VSTR     s0,[r0,#0]            ;162
000130  8930              LDRH     r0,[r6,#8]            ;163  ; powcount
000132  1c40              ADDS     r0,r0,#1              ;163
000134  8130              STRH     r0,[r6,#8]            ;163
000136  e102              B        |L4.830|
                  |L4.312|
000138  8134              STRH     r4,[r6,#8]            ;165
00013a  2002              MOVS     r0,#2                 ;166
00013c  f88b0000          STRB     r0,[r11,#0]           ;166
000140  f7fffffe          BL       IO_OFF
000144  e0fb              B        |L4.830|
                  |L4.326|
000146  8931              LDRH     r1,[r6,#8]            ;170  ; powcount
000148  4281              CMP      r1,r0                 ;170
00014a  d21d              BCS      |L4.392|
00014c  f8d500a8          LDR      r0,[r5,#0xa8]         ;172  ; Run_Control
000150  6068              STR      r0,[r5,#4]            ;172  ; Run_Control
000152  f8d500ac          LDR      r0,[r5,#0xac]         ;173  ; Run_Control
000156  60a8              STR      r0,[r5,#8]            ;173  ; Run_Control
000158  f44f4100          MOV      r1,#0x8000            ;174
00015c  48af              LDR      r0,|L4.1052|
00015e  f7fffffe          BL       GPIO_SetBits
000162  f44f5100          MOV      r1,#0x2000            ;175
000166  4638              MOV      r0,r7                 ;175
000168  f7fffffe          BL       GPIO_ResetBits
00016c  2102              MOVS     r1,#2                 ;176
00016e  4638              MOV      r0,r7                 ;176
000170  f7fffffe          BL       GPIO_SetBits
000174  8930              LDRH     r0,[r6,#8]            ;177  ; powcount
000176  1c40              ADDS     r0,r0,#1              ;177
000178  8130              STRH     r0,[r6,#8]            ;177
00017a  48ab              LDR      r0,|L4.1064|
00017c  ed900a00          VLDR     s0,[r0,#0]            ;178
000180  48aa              LDR      r0,|L4.1068|
000182  ed800a00          VSTR     s0,[r0,#0]            ;178
000186  e0da              B        |L4.830|
                  |L4.392|
000188  2003              MOVS     r0,#3                 ;180
00018a  f88b0000          STRB     r0,[r11,#0]           ;180
00018e  8134              STRH     r4,[r6,#8]            ;181
000190  f7fffffe          BL       IO_OFF
000194  e0d3              B        |L4.830|
                  |L4.406|
000196  8931              LDRH     r1,[r6,#8]            ;185  ; powcount
000198  f2413088          MOV      r0,#0x1388            ;185
00019c  4281              CMP      r1,r0                 ;185
00019e  d203              BCS      |L4.424|
0001a0  8930              LDRH     r0,[r6,#8]            ;187  ; powcount
0001a2  1c40              ADDS     r0,r0,#1              ;187
0001a4  8130              STRH     r0,[r6,#8]            ;187
0001a6  e0ca              B        |L4.830|
                  |L4.424|
0001a8  2004              MOVS     r0,#4                 ;189
0001aa  f88b0000          STRB     r0,[r11,#0]           ;189
0001ae  8134              STRH     r4,[r6,#8]            ;190
0001b0  499f              LDR      r1,|L4.1072|
0001b2  20c8              MOVS     r0,#0xc8              ;191
0001b4  8008              STRH     r0,[r1,#0]            ;191
0001b6  6da8              LDR      r0,[r5,#0x58]         ;192  ; Run_Control
0001b8  6128              STR      r0,[r5,#0x10]         ;192  ; Run_Control
0001ba  f44f4100          MOV      r1,#0x8000            ;193
0001be  4897              LDR      r0,|L4.1052|
0001c0  f7fffffe          BL       GPIO_ResetBits
0001c4  e0bb              B        |L4.830|
0001c6  e003              B        |L4.464|
                  |L4.456|
0001c8  e019              B        |L4.510|
                  |L4.458|
0001ca  e038              B        |L4.574|
                  |L4.460|
0001cc  e099              B        |L4.770|
                  |L4.462|
0001ce  e0b3              B        |L4.824|
                  |L4.464|
0001d0  f7fffffe          BL       OC_CHECK
0001d4  f8dfb25c          LDR      r11,|L4.1076|
0001d8  f8bb0000          LDRH     r0,[r11,#0]           ;197  ; stepcount
0001dc  1c40              ADDS     r0,r0,#1              ;197
0001de  f8ab0000          STRH     r0,[r11,#0]           ;197
0001e2  4895              LDR      r0,|L4.1080|
0001e4  8800              LDRH     r0,[r0,#0]            ;198  ; steptime
0001e6  f8bb1000          LDRH     r1,[r11,#0]           ;198  ; stepcount
0001ea  eb000080          ADD      r0,r0,r0,LSL #2       ;198
0001ee  ebb10f40          CMP      r1,r0,LSL #1          ;198
0001f2  d103              BNE      |L4.508|
0001f4  f7fffffe          BL       OC_ADD
0001f8  f8ab4000          STRH     r4,[r11,#0]           ;201
                  |L4.508|
0001fc  e09f              B        |L4.830|
                  |L4.510|
0001fe  8930              LDRH     r0,[r6,#8]            ;204  ; powcount
000200  4550              CMP      r0,r10                ;204
000202  d215              BCS      |L4.560|
000204  f8c58004          STR      r8,[r5,#4]            ;206  ; Run_Control
000208  f8c5a008          STR      r10,[r5,#8]           ;207  ; Run_Control
00020c  f44f4100          MOV      r1,#0x8000            ;208
000210  4882              LDR      r0,|L4.1052|
000212  f7fffffe          BL       GPIO_SetBits
000216  f44f5100          MOV      r1,#0x2000            ;209
00021a  4638              MOV      r0,r7                 ;209
00021c  f7fffffe          BL       GPIO_ResetBits
000220  2102              MOVS     r1,#2                 ;210
000222  4638              MOV      r0,r7                 ;210
000224  f7fffffe          BL       GPIO_SetBits
000228  8930              LDRH     r0,[r6,#8]            ;211  ; powcount
00022a  1c40              ADDS     r0,r0,#1              ;211
00022c  8130              STRH     r0,[r6,#8]            ;211
00022e  e086              B        |L4.830|
                  |L4.560|
000230  2006              MOVS     r0,#6                 ;213
000232  f88b0000          STRB     r0,[r11,#0]           ;213
000236  8134              STRH     r4,[r6,#8]            ;214
000238  f7fffffe          BL       IO_OFF
00023c  e07f              B        |L4.830|
                  |L4.574|
00023e  f8990000          LDRB     r0,[r9,#0]            ;218  ; flagD
000242  0600              LSLS     r0,r0,#24             ;218
000244  d521              BPL      |L4.650|
000246  487d              LDR      r0,|L4.1084|
000248  ed900a00          VLDR     s0,[r0,#0]            ;220
00024c  ee200a0a          VMUL.F32 s0,s0,s20             ;220
000250  eebd0ac0          VCVT.S32.F32 s0,s0                 ;220
000254  ee100a10          VMOV     r0,s0                 ;220
000258  f50050fa          ADD      r0,r0,#0x1f40         ;220
00025c  6128              STR      r0,[r5,#0x10]         ;220  ; Run_Control
00025e  f44f6180          MOV      r1,#0x400             ;221
000262  4638              MOV      r0,r7                 ;221
000264  f7fffffe          BL       GPIO_ResetBits
000268  f8d90000          LDR      r0,[r9,#0]            ;222  ; flagD
00026c  f0400080          ORR      r0,r0,#0x80           ;222
000270  f8c90000          STR      r0,[r9,#0]            ;222  ; flagD
000274  f44f6180          MOV      r1,#0x400             ;223
000278  4638              MOV      r0,r7                 ;223
00027a  f7fffffe          BL       GPIO_ResetBits
00027e  f44f4100          MOV      r1,#0x8000            ;224
000282  4866              LDR      r0,|L4.1052|
000284  f7fffffe          BL       GPIO_ResetBits
000288  e010              B        |L4.684|
                  |L4.650|
00028a  60ec              STR      r4,[r5,#0xc]          ;226  ; Run_Control
00028c  f44f6180          MOV      r1,#0x400             ;227
000290  4638              MOV      r0,r7                 ;227
000292  f7fffffe          BL       GPIO_SetBits
000296  f8d90000          LDR      r0,[r9,#0]            ;228  ; flagD
00029a  f0200080          BIC      r0,r0,#0x80           ;228
00029e  f8c90000          STR      r0,[r9,#0]            ;228  ; flagD
0002a2  f44f4100          MOV      r1,#0x8000            ;229
0002a6  485d              LDR      r0,|L4.1052|
0002a8  f7fffffe          BL       GPIO_ResetBits
                  |L4.684|
0002ac  4864              LDR      r0,|L4.1088|
0002ae  edd0aa00          VLDR     s21,[r0,#0]           ;231
0002b2  ee1a0a90          VMOV     r0,s21                ;231
0002b6  f7fffffe          BL       __aeabi_f2d
0002ba  ec532b19          VMOV     r2,r3,d9              ;231
0002be  f7fffffe          BL       __aeabi_dmul
0002c2  ec410b18          VMOV     d8,r0,r1              ;231
0002c6  4856              LDR      r0,|L4.1056|
0002c8  ed900a00          VLDR     s0,[r0,#0]            ;231
0002cc  ee3a0ac0          VSUB.F32 s0,s21,s0             ;231
0002d0  ee100a10          VMOV     r0,s0                 ;231
0002d4  f7fffffe          BL       __aeabi_f2d
0002d8  ec532b18          VMOV     r2,r3,d8              ;231
0002dc  f7fffffe          BL       __aeabi_cdrcmple
0002e0  d304              BCC      |L4.748|
0002e2  4858              LDR      r0,|L4.1092|
0002e4  6800              LDR      r0,[r0,#0]            ;231  ; DISS_Current
0002e6  4958              LDR      r1,|L4.1096|
0002e8  4288              CMP      r0,r1                 ;231
0002ea  da05              BGE      |L4.760|
                  |L4.748|
0002ec  f7fffffe          BL       IO_OFF
0002f0  2007              MOVS     r0,#7                 ;234
0002f2  f88b0000          STRB     r0,[r11,#0]           ;234
0002f6  e022              B        |L4.830|
                  |L4.760|
0002f8  4854              LDR      r0,|L4.1100|
0002fa  8801              LDRH     r1,[r0,#0]            ;236  ; short_time
0002fc  1c49              ADDS     r1,r1,#1              ;236
0002fe  8001              STRH     r1,[r0,#0]            ;236
000300  e01d              B        |L4.830|
                  |L4.770|
000302  8930              LDRH     r0,[r6,#8]            ;239  ; powcount
000304  f5b06f7a          CMP      r0,#0xfa0             ;239
000308  d210              BCS      |L4.812|
00030a  f8c58004          STR      r8,[r5,#4]            ;241  ; Run_Control
00030e  f8c5a008          STR      r10,[r5,#8]           ;242  ; Run_Control
000312  f44f5100          MOV      r1,#0x2000            ;243
000316  4638              MOV      r0,r7                 ;243
000318  f7fffffe          BL       GPIO_ResetBits
00031c  2102              MOVS     r1,#2                 ;244
00031e  4638              MOV      r0,r7                 ;244
000320  f7fffffe          BL       GPIO_SetBits
000324  8930              LDRH     r0,[r6,#8]            ;245  ; powcount
000326  1c40              ADDS     r0,r0,#1              ;245
000328  8130              STRH     r0,[r6,#8]            ;245
00032a  e008              B        |L4.830|
                  |L4.812|
00032c  8134              STRH     r4,[r6,#8]            ;248
00032e  f88b4000          STRB     r4,[r11,#0]           ;249
000332  f7fffffe          BL       IO_OFF
000336  e002              B        |L4.830|
                  |L4.824|
;;;253    			 {
;;;254    				 powcount = 0;
000338  8134              STRH     r4,[r6,#8]
;;;255    				 IO_OFF();
00033a  f7fffffe          BL       IO_OFF
                  |L4.830|
;;;256    			 }
;;;257    		}
;;;258            
;;;259    		
;;;260            if(usartocflag == 1)
00033e  7830              LDRB     r0,[r6,#0]  ; usartocflag
000340  f04f0b01          MOV      r11,#1                ;116
000344  2801              CMP      r0,#1
000346  d153              BNE      |L4.1008|
;;;261            {
;;;262    
;;;263                if(flag_Load_CC == 1)
000348  f8990000          LDRB     r0,[r9,#0]  ; flagD
00034c  0600              LSLS     r0,r0,#24
00034e  d50a              BPL      |L4.870|
;;;264                {   
;;;265    //				load_sw = load_on;
;;;266                    GPIO_ResetBits(GPIOC,GPIO_Pin_10);//CC
000350  f44f6180          MOV      r1,#0x400
000354  4638              MOV      r0,r7
000356  f7fffffe          BL       GPIO_ResetBits
;;;267                    GPIO_ResetBits(GPIOA,GPIO_Pin_15);//µç×Ó¸ºÔØOn
00035a  f44f4100          MOV      r1,#0x8000
00035e  482f              LDR      r0,|L4.1052|
000360  f7fffffe          BL       GPIO_ResetBits
000364  e010              B        |L4.904|
                  |L4.870|
;;;268                }else if(flag_Load_CC == 0){
;;;269                    SET_Voltage_Laod = 0;
000366  60ec              STR      r4,[r5,#0xc]  ; Run_Control
;;;270                    GPIO_SetBits(GPIOC,GPIO_Pin_10);//CV
000368  f44f6180          MOV      r1,#0x400
00036c  4638              MOV      r0,r7
00036e  f7fffffe          BL       GPIO_SetBits
;;;271                    flag_Load_CC = 0;
000372  f8d90000          LDR      r0,[r9,#0]  ; flagD
000376  f0200080          BIC      r0,r0,#0x80
00037a  f8c90000          STR      r0,[r9,#0]  ; flagD
;;;272                    GPIO_ResetBits(GPIOA,GPIO_Pin_15);//µç×Ó¸ºÔØOn
00037e  f44f4100          MOV      r1,#0x8000
000382  4826              LDR      r0,|L4.1052|
000384  f7fffffe          BL       GPIO_ResetBits
                  |L4.904|
;;;273                }
;;;274                crec2 = crec1;
000388  ed960a05          VLDR     s0,[r6,#0x14]
00038c  ed860a06          VSTR     s0,[r6,#0x18]
;;;275                crec1 = DISS_Current;
000390  482c              LDR      r0,|L4.1092|
000392  edd00a00          VLDR     s1,[r0,#0]
000396  edc60a05          VSTR     s1,[r6,#0x14]
;;;276                if(crec1 < crec2 && crec2 > 0.3)
00039a  eef40ac0          VCMPE.F32 s1,s0
00039e  eef1fa10          VMRS     APSR_nzcv,FPSCR
0003a2  d25d              BCS      |L4.1120|
0003a4  ee100a10          VMOV     r0,s0
0003a8  4929              LDR      r1,|L4.1104|
0003aa  4288              CMP      r0,r1
0003ac  db58              BLT      |L4.1120|
;;;277                {     
;;;278                    oc_data = crec2;
0003ae  4823              LDR      r0,|L4.1084|
0003b0  ed800a00          VSTR     s0,[r0,#0]
;;;279                    g_tModS.TxBuf[13] = (int)(oc_data*1000)>>8;
0003b4  ee200a0a          VMUL.F32 s0,s0,s20
0003b8  4926              LDR      r1,|L4.1108|
0003ba  eebd0ac0          VCVT.S32.F32 s0,s0
0003be  ee100a10          VMOV     r0,s0
0003c2  0a00              LSRS     r0,r0,#8
0003c4  7008              STRB     r0,[r1,#0]
;;;280                    g_tModS.TxBuf[14] = (int)(oc_data*1000);
0003c6  ee100a10          VMOV     r0,s0
0003ca  7048              STRB     r0,[r1,#1]
;;;281                    SET_Current_Laod = set_init_c;
0003cc  6da8              LDR      r0,[r5,#0x58]  ; Run_Control
0003ce  6128              STR      r0,[r5,#0x10]  ; Run_Control
;;;282                    GPIO_SetBits(GPIOA,GPIO_Pin_15);//å…³é—­è´Ÿè½½ 
0003d0  f44f4100          MOV      r1,#0x8000
0003d4  4811              LDR      r0,|L4.1052|
0003d6  f7fffffe          BL       GPIO_SetBits
;;;283    //                MODS_SendWithCRC(g_tModS.TxBuf, g_tModS.TxCount);
;;;284                    t_onoff = 0;
0003da  481f              LDR      r0,|L4.1112|
0003dc  7004              STRB     r4,[r0,#0]
;;;285                    usartocflag = 0;
0003de  7034              STRB     r4,[r6,#0]
;;;286                    crec1 = 0;
0003e0  ed9f0a1e          VLDR     s0,|L4.1116|
0003e4  ed860a05          VSTR     s0,[r6,#0x14]
;;;287                    crec2 = 0;
0003e8  ed860a06          VSTR     s0,[r6,#0x18]
;;;288                    powflag = 1;
0003ec  f8a6b00a          STRH     r11,[r6,#0xa]
                  |L4.1008|
0003f0  e040              B        |L4.1140|
0003f2  0000              DCW      0x0000
                  |L4.1012|
                          DCD      0x40000800
                  |L4.1016|
                          DCD      page_sw
                  |L4.1020|
                          DCD      ||.data||
                  |L4.1024|
000400  33333333          DCFD     0x3fe3333333333333 ; 0.59999999999999998
000404  3fe33333
                  |L4.1032|
000408  447a0000          DCFS     0x447a0000 ; 1000
                  |L4.1036|
                          DCD      flagD
                  |L4.1040|
                          DCD      Run_Control
                  |L4.1044|
                          DCD      0x40020800
                  |L4.1048|
                          DCD      step
                  |L4.1052|
                          DCD      0x40020000
                  |L4.1056|
                          DCD      DISS_Voltage
                  |L4.1060|
                          DCD      static_lv
                  |L4.1064|
                          DCD      DISS_POW_Current
                  |L4.1068|
                          DCD      static_pc
                  |L4.1072|
                          DCD      sendload
                  |L4.1076|
                          DCD      stepcount
                  |L4.1080|
                          DCD      steptime
                  |L4.1084|
                          DCD      oc_data
                  |L4.1088|
                          DCD      v
                  |L4.1092|
                          DCD      DISS_Current
                  |L4.1096|
                          DCD      0x3d4ccccd
                  |L4.1100|
                          DCD      short_time
                  |L4.1104|
                          DCD      0x3e99999a
                  |L4.1108|
                          DCD      g_tModS+0x2b
                  |L4.1112|
                          DCD      t_onoff
                  |L4.1116|
00045c  00000000          DCFS     0x00000000 ; 0
                  |L4.1120|
;;;289                    
;;;290                }else{
;;;291                    if(flag_Load_CC == 1)
000460  f8990000          LDRB     r0,[r9,#0]  ; flagD
000464  0600              LSLS     r0,r0,#24
000466  d505              BPL      |L4.1140|
;;;292                    {
;;;293                        if(uocount == 20)
000468  88f0              LDRH     r0,[r6,#6]  ; uocount
00046a  2814              CMP      r0,#0x14
00046c  d006              BEQ      |L4.1148|
;;;294                        {
;;;295                            SET_Current_Laod = SET_Current_Laod + 10;
;;;296                            uocount = 0;
;;;297                        }else{
;;;298                            uocount++;
00046e  88f0              LDRH     r0,[r6,#6]  ; uocount
000470  1c40              ADDS     r0,r0,#1
000472  80f0              STRH     r0,[r6,#6]
                  |L4.1140|
;;;299                        }
;;;300                    }                    
;;;301                }
;;;302            }
;;;303            if(powflag == 1)
000474  8970              LDRH     r0,[r6,#0xa]  ; powflag
000476  2801              CMP      r0,#1
000478  d005              BEQ      |L4.1158|
00047a  e02a              B        |L4.1234|
                  |L4.1148|
00047c  6928              LDR      r0,[r5,#0x10]         ;295  ; Run_Control
00047e  300a              ADDS     r0,r0,#0xa            ;295
000480  6128              STR      r0,[r5,#0x10]         ;295  ; Run_Control
000482  80f4              STRH     r4,[r6,#6]            ;296
000484  e7f6              B        |L4.1140|
                  |L4.1158|
;;;304            {
;;;305                if(powcount < 1000)
000486  8930              LDRH     r0,[r6,#8]  ; powcount
000488  4550              CMP      r0,r10
00048a  d215              BCS      |L4.1208|
;;;306                {
;;;307                    SET_Voltage =3000;
00048c  f8c58004          STR      r8,[r5,#4]  ; Run_Control
;;;308                    SET_Current = 1000;
000490  f8c5a008          STR      r10,[r5,#8]  ; Run_Control
;;;309                    GPIO_SetBits(GPIOA,GPIO_Pin_15);//µç×Ó¸ºÔØOFF
000494  f44f4100          MOV      r1,#0x8000
000498  485d              LDR      r0,|L4.1552|
00049a  f7fffffe          BL       GPIO_SetBits
;;;310                    GPIO_ResetBits(GPIOC,GPIO_Pin_13);//´ò¿ªµçÔ´Êä³ö¼ÌµçÆ÷
00049e  f44f5100          MOV      r1,#0x2000
0004a2  4638              MOV      r0,r7
0004a4  f7fffffe          BL       GPIO_ResetBits
;;;311                    GPIO_SetBits(GPIOC,GPIO_Pin_1);//´ò¿ªµçÔ´Êä³ö
0004a8  2102              MOVS     r1,#2
0004aa  4638              MOV      r0,r7
0004ac  f7fffffe          BL       GPIO_SetBits
;;;312                    powcount++;
0004b0  8930              LDRH     r0,[r6,#8]  ; powcount
0004b2  1c40              ADDS     r0,r0,#1
0004b4  8130              STRH     r0,[r6,#8]
0004b6  e00c              B        |L4.1234|
                  |L4.1208|
;;;313    //                 shortv = DISS_Voltage;
;;;314                }else{
;;;315                    powcount = 0;
0004b8  8134              STRH     r4,[r6,#8]
;;;316                    powflag = 0;
0004ba  8174              STRH     r4,[r6,#0xa]
;;;317                    GPIO_ResetBits(GPIOC,GPIO_Pin_1);//¹Ø±ÕµçÔ´Êä³ö
0004bc  2102              MOVS     r1,#2
0004be  4638              MOV      r0,r7
0004c0  f7fffffe          BL       GPIO_ResetBits
;;;318                    GPIO_SetBits(GPIOC,GPIO_Pin_13);//¹Ø±ÕµçÔ´Êä³ö¼ÌµçÆ÷ 
0004c4  f44f5100          MOV      r1,#0x2000
0004c8  4638              MOV      r0,r7
0004ca  f7fffffe          BL       GPIO_SetBits
;;;319                    usartshortflag = 1;
0004ce  f886b001          STRB     r11,[r6,#1]
                  |L4.1234|
;;;320                    
;;;321                }
;;;322            }
;;;323            if(usartshortflag == 1)
0004d2  7870              LDRB     r0,[r6,#1]  ; usartshortflag
0004d4  2801              CMP      r0,#1
0004d6  d176              BNE      |L4.1478|
;;;324            {
;;;325                if(flag_Load_CC == 1)
0004d8  f8990000          LDRB     r0,[r9,#0]  ; flagD
0004dc  0600              LSLS     r0,r0,#24
0004de  d522              BPL      |L4.1318|
;;;326                {
;;;327                    SET_Current_Laod = (int)(oc_data*1000)+5000; 
0004e0  484c              LDR      r0,|L4.1556|
0004e2  f2413188          MOV      r1,#0x1388
0004e6  ed900a00          VLDR     s0,[r0,#0]
0004ea  ee200a0a          VMUL.F32 s0,s0,s20
0004ee  eebd0ac0          VCVT.S32.F32 s0,s0
0004f2  ee100a10          VMOV     r0,s0
0004f6  4408              ADD      r0,r0,r1
0004f8  6128              STR      r0,[r5,#0x10]  ; Run_Control
;;;328                    GPIO_ResetBits(GPIOC,GPIO_Pin_10);//CC
0004fa  f44f6180          MOV      r1,#0x400
0004fe  4638              MOV      r0,r7
000500  f7fffffe          BL       GPIO_ResetBits
;;;329                    flag_Load_CC = 1;                              
000504  f8d90000          LDR      r0,[r9,#0]  ; flagD
000508  f0400080          ORR      r0,r0,#0x80
00050c  f8c90000          STR      r0,[r9,#0]  ; flagD
;;;330                    GPIO_ResetBits(GPIOC,GPIO_Pin_10);//CC
000510  f44f6180          MOV      r1,#0x400
000514  4638              MOV      r0,r7
000516  f7fffffe          BL       GPIO_ResetBits
;;;331                    GPIO_ResetBits(GPIOA,GPIO_Pin_15);//µç×Ó¸ºÔØOn
00051a  f44f4100          MOV      r1,#0x8000
00051e  483c              LDR      r0,|L4.1552|
000520  f7fffffe          BL       GPIO_ResetBits
000524  e010              B        |L4.1352|
                  |L4.1318|
;;;332                }else if(flag_Load_CC == 0){
;;;333                    SET_Voltage_Laod = 0;
000526  60ec              STR      r4,[r5,#0xc]  ; Run_Control
;;;334                    GPIO_SetBits(GPIOC,GPIO_Pin_10);//CV
000528  f44f6180          MOV      r1,#0x400
00052c  4638              MOV      r0,r7
00052e  f7fffffe          BL       GPIO_SetBits
;;;335                    flag_Load_CC = 0;
000532  f8d90000          LDR      r0,[r9,#0]  ; flagD
000536  f0200080          BIC      r0,r0,#0x80
00053a  f8c90000          STR      r0,[r9,#0]  ; flagD
;;;336                    GPIO_ResetBits(GPIOA,GPIO_Pin_15);//µç×Ó¸ºÔØOn
00053e  f44f4100          MOV      r1,#0x8000
000542  4833              LDR      r0,|L4.1552|
000544  f7fffffe          BL       GPIO_ResetBits
                  |L4.1352|
;;;337                }
;;;338                if(((shortv - DISS_Voltage) > shortv*0.6) || (DISS_Current < 0.05))
000548  ed96aa0e          VLDR     s20,[r6,#0x38]
00054c  ee1a0a10          VMOV     r0,s20
000550  f7fffffe          BL       __aeabi_f2d
000554  ec532b19          VMOV     r2,r3,d9
000558  f7fffffe          BL       __aeabi_dmul
00055c  ec410b18          VMOV     d8,r0,r1
000560  482d              LDR      r0,|L4.1560|
000562  ed900a00          VLDR     s0,[r0,#0]
000566  ee3a0a40          VSUB.F32 s0,s20,s0
00056a  ee100a10          VMOV     r0,s0
00056e  f7fffffe          BL       __aeabi_f2d
000572  ec532b18          VMOV     r2,r3,d8
000576  f7fffffe          BL       __aeabi_cdrcmple
00057a  d304              BCC      |L4.1414|
00057c  4827              LDR      r0,|L4.1564|
00057e  6800              LDR      r0,[r0,#0]  ; DISS_Current
000580  4927              LDR      r1,|L4.1568|
000582  4288              CMP      r0,r1
000584  da1b              BGE      |L4.1470|
                  |L4.1414|
;;;339                {
;;;340                    IO_OFF();
000586  f7fffffe          BL       IO_OFF
;;;341                    usartshortflag = 0;               
00058a  7074              STRB     r4,[r6,#1]
;;;342                    g_tModS.TxBuf[17] = (short_time/10)>>8;
00058c  f8df9094          LDR      r9,|L4.1572|
000590  f8b90000          LDRH     r0,[r9,#0]  ; short_time
000594  210a              MOVS     r1,#0xa
000596  fbb0f0f1          UDIV     r0,r0,r1
00059a  0a02              LSRS     r2,r0,#8
00059c  4822              LDR      r0,|L4.1576|
00059e  7002              STRB     r2,[r0,#0]
;;;343                    g_tModS.TxBuf[18] = (short_time/10);
0005a0  f8b92000          LDRH     r2,[r9,#0]  ; short_time
0005a4  fbb2f1f1          UDIV     r1,r2,r1
0005a8  7041              STRB     r1,[r0,#1]
;;;344                    MODS_SendWithCRC(g_tModS.TxBuf, g_tModS.TxCount);
0005aa  f8901073          LDRB     r1,[r0,#0x73]  ; g_tModS
0005ae  3811              SUBS     r0,r0,#0x11
0005b0  f7fffffe          BL       MODS_SendWithCRC
;;;345                    finishflag=1;
0005b4  f8a6b00c          STRH     r11,[r6,#0xc]
;;;346                    short_time = 0;
0005b8  f8a94000          STRH     r4,[r9,#0]
0005bc  e003              B        |L4.1478|
                  |L4.1470|
;;;347                }else{
;;;348                    short_time++;                
0005be  4819              LDR      r0,|L4.1572|
0005c0  8801              LDRH     r1,[r0,#0]  ; short_time
0005c2  1c49              ADDS     r1,r1,#1
0005c4  8001              STRH     r1,[r0,#0]
                  |L4.1478|
;;;349                }
;;;350            }
;;;351            if(finishflag == 1)
0005c6  89b0              LDRH     r0,[r6,#0xc]  ; finishflag
0005c8  2801              CMP      r0,#1
0005ca  d112              BNE      |L4.1522|
;;;352            {
;;;353                if(powcount < 1000)
0005cc  8930              LDRH     r0,[r6,#8]  ; powcount
0005ce  4550              CMP      r0,r10
0005d0  d213              BCS      |L4.1530|
;;;354                {
;;;355                    SET_Voltage =3000;
0005d2  f8c58004          STR      r8,[r5,#4]  ; Run_Control
;;;356                    SET_Current = 1000;
0005d6  f8c5a008          STR      r10,[r5,#8]  ; Run_Control
;;;357                    GPIO_ResetBits(GPIOC,GPIO_Pin_13);//´ò¿ªµçÔ´Êä³ö¼ÌµçÆ÷
0005da  f44f5100          MOV      r1,#0x2000
0005de  4638              MOV      r0,r7
0005e0  f7fffffe          BL       GPIO_ResetBits
;;;358                    GPIO_SetBits(GPIOC,GPIO_Pin_1);//´ò¿ªµçÔ´Êä³ö
0005e4  2102              MOVS     r1,#2
0005e6  4638              MOV      r0,r7
0005e8  f7fffffe          BL       GPIO_SetBits
;;;359                    powcount++;
0005ec  8930              LDRH     r0,[r6,#8]  ; powcount
0005ee  1c40              ADDS     r0,r0,#1
0005f0  8130              STRH     r0,[r6,#8]
                  |L4.1522|
;;;360    //                 shortv = DISS_Voltage;
;;;361                }else{
;;;362                    SET_Current_Laod = 1000;
;;;363                    powcount = 0;
;;;364                    finishflag = 0;
;;;365                    IO_OFF();                
;;;366                }
;;;367            }
;;;368        }    
;;;369    }
0005f2  ecbd8b06          VPOP     {d8-d10}
0005f6  e8bd9ff0          POP      {r4-r12,pc}
                  |L4.1530|
0005fa  f8c5a010          STR      r10,[r5,#0x10]        ;362  ; Run_Control
0005fe  8134              STRH     r4,[r6,#8]            ;363
000600  81b4              STRH     r4,[r6,#0xc]          ;364
000602  ecbd8b06          VPOP     {d8-d10}              ;365
000606  e8bd5ff0          POP      {r4-r12,lr}           ;365
00060a  f7ffbffe          B.W      IO_OFF
;;;370    
                          ENDP

00060e  0000              DCW      0x0000
                  |L4.1552|
                          DCD      0x40020000
                  |L4.1556|
                          DCD      oc_data
                  |L4.1560|
                          DCD      DISS_Voltage
                  |L4.1564|
                          DCD      DISS_Current
                  |L4.1568|
                          DCD      0x3d4ccccd
                  |L4.1572|
                          DCD      short_time
                  |L4.1576|
                          DCD      g_tModS+0x2f

                          AREA ||i.TIM4_Int_Init||, CODE, READONLY, ALIGN=2

                  TIM4_Int_Init PROC
;;;75     //?o???¡¦??? 3!
;;;76     void TIM4_Int_Init(u16 arr,u16 psc)
000000  b57f              PUSH     {r0-r6,lr}
;;;77     {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;78         TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
;;;79         NVIC_InitTypeDef NVIC_InitStructure;
;;;80         
;;;81         RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4,ENABLE); //¨´?? TIM3 ??
000006  2101              MOVS     r1,#1
000008  2004              MOVS     r0,#4
00000a  f7fffffe          BL       RCC_APB1PeriphClockCmd
;;;82         TIM_TimeBaseInitStructure.TIM_Period = arr; //??????
00000e  9402              STR      r4,[sp,#8]
;;;83         TIM_TimeBaseInitStructure.TIM_Prescaler=psc; //?????
000010  f8ad5004          STRH     r5,[sp,#4]
;;;84         TIM_TimeBaseInitStructure.TIM_CounterMode=TIM_CounterMode_Up; //§Ó?????
000014  2000              MOVS     r0,#0
000016  f8ad0006          STRH     r0,[sp,#6]
;;;85         TIM_TimeBaseInitStructure.TIM_ClockDivision=TIM_CKD_DIV1;
00001a  f8ad000c          STRH     r0,[sp,#0xc]
;;;86         TIM_TimeBaseInit(TIM4,&TIM_TimeBaseInitStructure);// ¨²?????? TIM3
00001e  4c0e              LDR      r4,|L5.88|
000020  a901              ADD      r1,sp,#4
000022  4620              MOV      r0,r4
000024  f7fffffe          BL       TIM_TimeBaseInit
;;;87         TIM_ITConfig(TIM4,TIM_IT_Update,ENABLE); //?????? 3 ?§ä??
000028  2201              MOVS     r2,#1
00002a  4611              MOV      r1,r2
00002c  4620              MOV      r0,r4
00002e  f7fffffe          BL       TIM_ITConfig
;;;88         NVIC_InitStructure.NVIC_IRQChannel=TIM4_IRQn; //??? 3 ??
000032  211e              MOVS     r1,#0x1e
000034  f88d1000          STRB     r1,[sp,#0]
;;;89         NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x01; //????? 1
000038  2101              MOVS     r1,#1
00003a  f88d1001          STRB     r1,[sp,#1]
;;;90         NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x03; //§¾???? 3
00003e  2203              MOVS     r2,#3
000040  f88d2002          STRB     r2,[sp,#2]
;;;91         NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
000044  f88d1003          STRB     r1,[sp,#3]
;;;92         NVIC_Init(&NVIC_InitStructure);// ¨¹??? NVIC
000048  4668              MOV      r0,sp
00004a  f7fffffe          BL       NVIC_Init
;;;93         TIM_Cmd(TIM4,ENABLE); //Y????? 3
00004e  2101              MOVS     r1,#1
000050  4620              MOV      r0,r4
000052  f7fffffe          BL       TIM_Cmd
;;;94     }
000056  bd7f              POP      {r0-r6,pc}
;;;95     //??? 3 ??????
                          ENDP

                  |L5.88|
                          DCD      0x40000800

                          AREA ||i.TIM5_IRQHandler||, CODE, READONLY, ALIGN=2

                  TIM5_IRQHandler PROC
;;;604    
;;;605    void TIM5_IRQHandler(void)
000000  b510              PUSH     {r4,lr}
;;;606    {
;;;607        
;;;608        if(TIM_GetITStatus(TIM5,TIM_IT_Update)==SET) //Ó§Ô¶××
000002  4c0a              LDR      r4,|L6.44|
000004  2101              MOVS     r1,#1
000006  4620              MOV      r0,r4
000008  f7fffffe          BL       TIM_GetITStatus
00000c  2801              CMP      r0,#1
00000e  d10b              BNE      |L6.40|
;;;609        {
;;;610            TIM_ClearITPendingBit(TIM5,TIM_IT_Update); //æ¸…é™¤ä¸­æ–­æ ‡å¿—ä½?
000010  2101              MOVS     r1,#1
000012  4620              MOV      r0,r4
000014  f7fffffe          BL       TIM_ClearITPendingBit
;;;611            Tick_10ms ++;
000018  4805              LDR      r0,|L6.48|
00001a  6901              LDR      r1,[r0,#0x10]  ; Tick_10ms
00001c  1c49              ADDS     r1,r1,#1
00001e  6101              STR      r1,[r0,#0x10]  ; Tick_10ms
;;;612            MODS_Poll();
000020  e8bd4010          POP      {r4,lr}
000024  f7ffbffe          B.W      MODS_Poll
                  |L6.40|
;;;613        }
;;;614    }
000028  bd10              POP      {r4,pc}
;;;615    
                          ENDP

00002a  0000              DCW      0x0000
                  |L6.44|
                          DCD      0x40000c00
                  |L6.48|
                          DCD      ||.data||

                          AREA ||i.TIM5_Int_Init||, CODE, READONLY, ALIGN=2

                  TIM5_Int_Init PROC
;;;583    
;;;584    void TIM5_Int_Init(u16 arr,u16 psc)
000000  b57f              PUSH     {r0-r6,lr}
;;;585    {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;586        TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
;;;587        NVIC_InitTypeDef NVIC_InitStructure;
;;;588        
;;;589        RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5,ENABLE); //Ã™Ê¹Åœ TIM3 Ê±×“
000006  2101              MOVS     r1,#1
000008  2008              MOVS     r0,#8
00000a  f7fffffe          BL       RCC_APB1PeriphClockCmd
;;;590        TIM_TimeBaseInitStructure.TIM_Period = arr; //Ø”Ö¯×˜×°Õ˜Öµ
00000e  9402              STR      r4,[sp,#8]
;;;591        TIM_TimeBaseInitStructure.TIM_Prescaler=psc; //Ö¨Ê±Ç·Ø–Æµ
000010  f8ad5004          STRH     r5,[sp,#4]
;;;592        TIM_TimeBaseInitStructure.TIM_CounterMode=TIM_CounterMode_Up; //Ð²ÊÝ†Ë½Ä£Ê½
000014  2000              MOVS     r0,#0
000016  f8ad0006          STRH     r0,[sp,#6]
;;;593        TIM_TimeBaseInitStructure.TIM_ClockDivision=TIM_CKD_DIV1;
00001a  f8ad000c          STRH     r0,[sp,#0xc]
;;;594        TIM_TimeBaseInit(TIM5,&TIM_TimeBaseInitStructure);// ÃšÔµÊ¼Û¯Ö¨Ê±Ç· TIM3
00001e  4c0e              LDR      r4,|L7.88|
000020  a901              ADD      r1,sp,#4
000022  4620              MOV      r0,r4
000024  f7fffffe          BL       TIM_TimeBaseInit
;;;595        TIM_ITConfig(TIM5,TIM_IT_Update,ENABLE); //Ã›ÕŠÑ­Ö¨Ê±Ç· 3 Ù¼Ñ‚××
000028  2201              MOVS     r2,#1
00002a  4611              MOV      r1,r2
00002c  4620              MOV      r0,r4
00002e  f7fffffe          BL       TIM_ITConfig
;;;596        NVIC_InitStructure.NVIC_IRQChannel=TIM5_IRQn; //Ö¨Ê±Ç· 3 ××
000032  2132              MOVS     r1,#0x32
000034  f88d1000          STRB     r1,[sp,#0]
;;;597        NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x01; //È€Õ¼Ô…ÐˆÜ¶ 1
000038  2101              MOVS     r1,#1
00003a  f88d1001          STRB     r1,[sp,#1]
;;;598        NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x02; //Ð¬Ó¦Ô…ÐˆÜ¶ 3
00003e  2202              MOVS     r2,#2
000040  f88d2002          STRB     r2,[sp,#2]
;;;599        NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
000044  f88d1003          STRB     r1,[sp,#3]
;;;600        NVIC_Init(&NVIC_InitStructure);// ÃœÔµÊ¼Û¯ NVIC
000048  4668              MOV      r0,sp
00004a  f7fffffe          BL       NVIC_Init
;;;601        TIM_Cmd(TIM5,ENABLE); //ÃÊ¹ÅœÖ¨Ê±Ç· 3
00004e  2101              MOVS     r1,#1
000050  4620              MOV      r0,r4
000052  f7fffffe          BL       TIM_Cmd
;;;602    }
000056  bd7f              POP      {r0-r6,pc}
;;;603    
                          ENDP

                  |L7.88|
                          DCD      0x40000c00

                          AREA ||i.TIM6_Config||, CODE, READONLY, ALIGN=2

                  TIM6_Config PROC
;;;370    
;;;371    void TIM6_Config(void)
000000  b53e              PUSH     {r1-r5,lr}
;;;372    {
;;;373    	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
;;;374    	/* TIM3 ??? ---------------------------------------------------
;;;375       TIM3 ????(TIM3CLK) ??? APB2 ?? (PCLK2)    
;;;376        => TIM3CLK = PCLK2 = SystemCoreClock
;;;377       TIM3CLK = SystemCoreClock, Prescaler = 0, TIM3 counter clock = SystemCoreClock
;;;378       SystemCoreClock ?48 MHz */
;;;379      /* TIM16 ???? */
;;;380      RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6,ENABLE);
000002  2101              MOVS     r1,#1
000004  2010              MOVS     r0,#0x10
000006  f7fffffe          BL       RCC_APB1PeriphClockCmd
;;;381    	
;;;382      /* Time ??????*/
;;;383      TIM_TimeBaseStructure.TIM_Prescaler = 4800-1;//?????
00000a  f24120bf          MOV      r0,#0x12bf
00000e  f8ad0000          STRH     r0,[sp,#0]
;;;384      TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;  /* Time ????????????*/
000012  2000              MOVS     r0,#0
000014  f8ad0002          STRH     r0,[sp,#2]
;;;385      TIM_TimeBaseStructure.TIM_Period = 5000;
000018  f2413188          MOV      r1,#0x1388
00001c  9101              STR      r1,[sp,#4]
;;;386      TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
00001e  f8ad0008          STRH     r0,[sp,#8]
;;;387    //  TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
;;;388    
;;;389      TIM_TimeBaseInit(TIM6,&TIM_TimeBaseStructure);
000022  4c0a              LDR      r4,|L8.76|
000024  4669              MOV      r1,sp
000026  4620              MOV      r0,r4
000028  f7fffffe          BL       TIM_TimeBaseInit
;;;390    	TIM_ITConfig(TIM6,TIM_IT_Update,ENABLE);//??????§ä??
00002c  2201              MOVS     r2,#1
00002e  4611              MOV      r1,r2
000030  4620              MOV      r0,r4
000032  f7fffffe          BL       TIM_ITConfig
;;;391    	TIM_SetAutoreload(TIM6, 0xFF);//??PWM??¨º
000036  21ff              MOVS     r1,#0xff
000038  4620              MOV      r0,r4
00003a  f7fffffe          BL       TIM_SetAutoreload
;;;392    	TIM6_NVIC_Config();
00003e  f7fffffe          BL       TIM6_NVIC_Config
;;;393      /* TIM3 ?????*/
;;;394      TIM_Cmd(TIM6, ENABLE);
000042  2101              MOVS     r1,#1
000044  4620              MOV      r0,r4
000046  f7fffffe          BL       TIM_Cmd
;;;395    }
00004a  bd3e              POP      {r1-r5,pc}
;;;396    /***********************************************************************/
                          ENDP

                  |L8.76|
                          DCD      0x40001000

                          AREA ||i.TIM6_NVIC_Config||, CODE, READONLY, ALIGN=1

                  TIM6_NVIC_Config PROC
;;;396    /***********************************************************************/
;;;397    static void TIM6_NVIC_Config(void)
000000  b508              PUSH     {r3,lr}
;;;398    {
;;;399    	NVIC_InitTypeDef NVIC_InitStructure; 
;;;400    	
;;;401    	/* Enable the USART1 Interrupt */
;;;402    	NVIC_InitStructure.NVIC_IRQChannel = TIM6_DAC_IRQn;	 
000002  2036              MOVS     r0,#0x36
000004  f88d0000          STRB     r0,[sp,#0]
;;;403    	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01;
000008  2001              MOVS     r0,#1
00000a  f88d0001          STRB     r0,[sp,#1]
;;;404    	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x03;
00000e  2103              MOVS     r1,#3
000010  f88d1002          STRB     r1,[sp,#2]
;;;405    	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
000014  f88d0003          STRB     r0,[sp,#3]
;;;406    	NVIC_Init(&NVIC_InitStructure);
000018  4668              MOV      r0,sp
00001a  f7fffffe          BL       NVIC_Init
;;;407    }
00001e  bd08              POP      {r3,pc}
;;;408    
                          ENDP


                          AREA ||.data||, DATA, ALIGN=2

                  usartocflag
000000  00                DCB      0x00
                  usartshortflag
000001  00                DCB      0x00
                  calert
000002  00                DCB      0x00
                  resetflag
000003  00                DCB      0x00
                  resetcount
000004  0000              DCB      0x00,0x00
                  uocount
000006  0000              DCB      0x00,0x00
                  powcount
000008  0000              DCB      0x00,0x00
                  powflag
00000a  0000              DCB      0x00,0x00
                  finishflag
00000c  00000000          DCB      0x00,0x00,0x00,0x00
                  Tick_10ms
                          DCD      0x00000000
                  crec1
                          DCD      0x00000000
                  crec2
                          DCD      0x00000000
                  ctime
                          DCD      0x00000000
                  dctime
                          DCD      0x00000000
                  testi
                          DCD      0x00000000
                  bc_raw
                          DCD      0x00000000
                  cbc_raw
                          DCD      0x00000000
                  c_sum
                          DCD      0x00000000
                  OldTick
                          DCD      0x00000000
                  shortv
                          DCD      0x00000000

                          AREA ||area_number.13||, DATA, ALIGN=1

                          EXPORTAS ||area_number.13||, ||.data||
                  battery_c
000000  0000              DCB      0x00,0x00

                          AREA ||area_number.14||, DATA, ALIGN=0

                          EXPORTAS ||area_number.14||, ||.data||
                  resdone
000000  00                DCB      0x00

                          AREA ||area_number.15||, DATA, ALIGN=2

                          EXPORTAS ||area_number.15||, ||.data||
                  watch
                          DCD      0x00000000

;*** Start embedded assembler ***

#line 1 "..\\drive\\TIM6.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___6_TIM6_c_119e0187____REV16|
#line 129 "D:\\Keil_v5\\ARM\\CMSIS\\Include\\core_cmInstr.h"
|__asm___6_TIM6_c_119e0187____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___6_TIM6_c_119e0187____REVSH|
#line 144
|__asm___6_TIM6_c_119e0187____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
