{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621585015457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621585015457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 13:46:55 2021 " "Processing started: Fri May 21 13:46:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621585015457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585015457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-proc -c IITB-proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-proc -c IITB-proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585015457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621585015785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621585015785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behv " "Found design unit 1: controller-behv" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/controller.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585024860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 8 4 " "Found 8 design units, including 4 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_prop-behv " "Found design unit 1: adder_prop-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-behv " "Found design unit 2: adder-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand16-behv " "Found design unit 3: nand16-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ALU-behv " "Found design unit 4: ALU-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_prop " "Found entity 1: adder_prop" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_ENTITY_NAME" "3 nand16 " "Found entity 3: nand16" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/ALU.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585024860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585024860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behv " "Found design unit 1: RF-behv" {  } { { "RF.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/RF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/RF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585024860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behv " "Found design unit 1: datapath-behv" {  } { { "datapath.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585024860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitbproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitbproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitbproc-behv " "Found design unit 1: iitbproc-behv" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitbproc " "Found entity 1: iitbproc" {  } { { "iitbproc.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585024860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitbproc-tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitbproc-tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cputest-behv " "Found design unit 1: cputest-behv" {  } { { "iitbproc-tb.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc-tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024875 ""} { "Info" "ISGN_ENTITY_NAME" "1 cputest " "Found entity 1: cputest" {  } { { "iitbproc-tb.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc-tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621585024875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585024875 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "in_file iitbproc-tb.vhd(36) " "VHDL error at iitbproc-tb.vhd(36): name \"in_file\" cannot be used because it is already used for a previously declared item" {  } { { "iitbproc-tb.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/src/iitbproc-tb.vhd" 36 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1621585024875 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621585025157 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 21 13:47:05 2021 " "Processing ended: Fri May 21 13:47:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621585025157 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621585025157 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621585025157 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585025157 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621585025750 ""}
