FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
/*
 * Copyright © 2019 Intel Corporation
 */

#ifndef __INTEL_CDCLK_H__
#define __INTEL_CDCLK_H__

#include <linux/types.h>

#include "i915_drv.h"
#include "intel_display.h"
#include "intel_global_state.h"
/* bench 3447.0.0 e57eea263523 */
struct intel_atomic_state;
struct intel_crtc_state;

struct intel_cdclk_vals {
	u32 cdclk;
	u16 refclk;
	u8 divider;	/* CD2X divider * 2 */
	u8 ratio;
};

struct intel_cdclk_state {
	struct intel_global_state base;

	/*
	 * Logical configuration of cdclk (used for all scaling,
	 * watermark, etc. calculations and checks). This is
	 * computed as if all enabled crtcs were active.
	 */
	struct intel_cdclk_config logical;

	/*
	 * Actual configuration of cdclk, can be different from the
	 * logical configuration only when all crtc's are DPMS off.
	 */
	struct intel_cdclk_config actual;

	/* minimum acceptable cdclk for each pipe */
	int min_cdclk[I915_MAX_PIPES];
	/* minimum acceptable voltage level for each pipe */
	u8 min_voltage_level[I915_MAX_PIPES];

	/* pipe to which cd2x update is synchronized */
	enum pipe pipe;

	/* forced minimum cdclk for glk+ audio w/a */
	int force_min_cdclk;

	/* bitmask of active pipes */
	u8 active_pipes;
};

int intel_crtc_compute_min_cdclk(const struct intel_crtc_state *crtc_state);
void intel_cdclk_init_hw(struct drm_i915_private *i915);
void intel_cdclk_uninit_hw(struct drm_i915_private *i915);
void intel_init_cdclk_hooks(struct drm_i915_private *dev_priv);
void intel_update_max_cdclk(struct drm_i915_private *dev_priv);
void intel_update_cdclk(struct drm_i915_private *dev_priv);
u32 intel_read_rawclk(struct drm_i915_private *dev_priv);
bool intel_cdclk_needs_modeset(const struct intel_cdclk_config *a,
			       const struct intel_cdclk_config *b);
void intel_set_cdclk_pre_plane_update(struct intel_atomic_state *state);
void intel_set_cdclk_post_plane_update(struct intel_atomic_state *state);
void intel_dump_cdclk_config(const struct intel_cdclk_config *cdclk_config,
			     const char *context);
int intel_modeset_calc_cdclk(struct intel_atomic_state *state);

struct intel_cdclk_state *
intel_atomic_get_cdclk_state(struct intel_atomic_state *state);

#define to_intel_cdclk_state(x) container_of((x), struct intel_cdclk_state, base)
#define intel_atomic_get_old_cdclk_state(state) \
	to_intel_cdclk_state(intel_atomic_get_old_global_obj_state(state, &to_i915(state->base.dev)->cdclk.obj))
#define intel_atomic_get_new_cdclk_state(state) \
/* bench 3910.1.0 1f38ac4bdaab */
/* bench 3910.1.1 98207d14c874 */
/* bench 3910.1.2 6f019f097aec */
/* bench 3910.1.3 09cdf68255fa */
/* bench 3910.1.4 411263771668 */
/* bench 3910.1.5 6d5b7d4053f0 */
/* bench 3910.1.6 e70894e640a9 */
/* bench 3910.1.7 b6bb6858f418 */
/* bench 3910.1.8 7a2ab7169843 */
/* bench 3910.1.9 f25427ff0f54 */
/* bench 3910.1.10 c6e167e53902 */
/* bench 3910.1.11 12d39922b596 */
/* bench 3910.1.12 8967c409ae29 */
/* bench 3910.1.13 edeef8031457 */
/* bench 26695.1.0 7e5d87cfd199 */
/* bench 26695.1.1 27871b46d952 */
/* bench 26695.1.2 1526b3ef9299 */
/* bench 26695.1.3 d19a1daf1d66 */
	to_intel_cdclk_state(intel_atomic_get_new_global_obj_state(state, &to_i915(state->base.dev)->cdclk.obj))

int intel_cdclk_init(struct drm_i915_private *dev_priv);

#endif /* __INTEL_CDCLK_H__ */
