$date
	Wed Jun 12 14:50:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$var wire 5 ! curr_addr [4:0] $end
$var reg 1 " clk $end
$var reg 5 # jmp_addr [4:0] $end
$var reg 1 $ jmp_en $end
$var reg 1 % rst $end
$var integer 32 & test_idx [31:0] $end
$scope module UUT $end
$var wire 1 " clk_i $end
$var wire 5 ' jmp_addr_i [4:0] $end
$var wire 1 $ jmp_en_i $end
$var wire 1 % rst_i $end
$var reg 5 ( addr_o [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
1%
0$
b0 #
1"
b0 !
$end
#5
0"
#10
b1 !
b1 (
1"
0%
b1 &
#15
0"
#20
b10 !
b10 (
1"
b10 &
#25
0"
#30
b11 !
b11 (
1"
b11 &
#35
0"
#40
b11001 !
b11001 (
1"
b11001 #
b11001 '
1$
b100 &
#45
0"
#50
b0 !
b0 (
1"
0$
1%
b101 &
#55
0"
#60
b1 !
b1 (
1"
0%
b110 &
#65
0"
#70
b10 !
b10 (
1"
b111 &
#75
0"
#80
b11 !
b11 (
1"
b1000 &
