--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml level_0.twx level_0.ncd -o level_0.twr level_0.pcf -ucf
nexys3-test.ucf

Design file:              level_0.ncd
Physical constraint file: level_0.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4667 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.883ns.
--------------------------------------------------------------------------------

Paths for end point divide_clock/blinking_counter_10 (SLICE_X19Y19.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divide_clock/blinking_counter_15 (FF)
  Destination:          divide_clock/blinking_counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divide_clock/blinking_counter_15 to divide_clock/blinking_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.AQ      Tcko                  0.391   divide_clock/blinking_counter<18>
                                                       divide_clock/blinking_counter_15
    SLICE_X19Y21.D3      net (fanout=2)        0.931   divide_clock/blinking_counter<15>
    SLICE_X19Y21.D       Tilo                  0.259   divide_clock/blinking_output
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>2
    SLICE_X20Y21.D1      net (fanout=2)        0.955   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>1
    SLICE_X20Y21.D       Tilo                  0.205   divide_clock/blinking_counter<25>
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>5
    SLICE_X19Y19.D3      net (fanout=19)       0.770   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o
    SLICE_X19Y19.CLK     Tas                   0.322   divide_clock/blinking_counter<10>
                                                       divide_clock/blinking_counter_10_rstpot
                                                       divide_clock/blinking_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.177ns logic, 2.656ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divide_clock/lvl_2_counter_6 (FF)
  Destination:          divide_clock/blinking_counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divide_clock/lvl_2_counter_6 to divide_clock/blinking_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.CQ      Tcko                  0.391   divide_clock/lvl_2_counter<7>
                                                       divide_clock/lvl_2_counter_6
    SLICE_X19Y21.D5      net (fanout=6)        0.878   divide_clock/lvl_2_counter<6>
    SLICE_X19Y21.D       Tilo                  0.259   divide_clock/blinking_output
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>2
    SLICE_X20Y21.D1      net (fanout=2)        0.955   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>1
    SLICE_X20Y21.D       Tilo                  0.205   divide_clock/blinking_counter<25>
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>5
    SLICE_X19Y19.D3      net (fanout=19)       0.770   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o
    SLICE_X19Y19.CLK     Tas                   0.322   divide_clock/blinking_counter<10>
                                                       divide_clock/blinking_counter_10_rstpot
                                                       divide_clock/blinking_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.177ns logic, 2.603ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divide_clock/lvl_2_counter_5 (FF)
  Destination:          divide_clock/blinking_counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divide_clock/lvl_2_counter_5 to divide_clock/blinking_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   divide_clock/lvl_2_counter<7>
                                                       divide_clock/lvl_2_counter_5
    SLICE_X19Y23.D1      net (fanout=10)       0.966   divide_clock/lvl_2_counter<5>
    SLICE_X19Y23.D       Tilo                  0.259   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>2
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>3
    SLICE_X20Y21.D4      net (fanout=2)        0.772   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>2
    SLICE_X20Y21.D       Tilo                  0.205   divide_clock/blinking_counter<25>
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>5
    SLICE_X19Y19.D3      net (fanout=19)       0.770   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o
    SLICE_X19Y19.CLK     Tas                   0.322   divide_clock/blinking_counter<10>
                                                       divide_clock/blinking_counter_10_rstpot
                                                       divide_clock/blinking_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (1.177ns logic, 2.508ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point divide_clock/blinking_counter_25 (SLICE_X20Y21.C3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divide_clock/lvl_2_counter_1 (FF)
  Destination:          divide_clock/blinking_counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divide_clock/lvl_2_counter_1 to divide_clock/blinking_counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.BQ      Tcko                  0.391   divide_clock/lvl_2_counter<3>
                                                       divide_clock/lvl_2_counter_1
    SLICE_X18Y17.B3      net (fanout=14)       1.299   divide_clock/lvl_2_counter<1>
    SLICE_X18Y17.COUT    Topcyb                0.380   divide_clock/Mcount_blinking_counter_cy<3>
                                                       divide_clock/lvl_2_counter<1>_rt.4
                                                       divide_clock/Mcount_blinking_counter_cy<3>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<3>
    SLICE_X18Y18.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<7>
                                                       divide_clock/Mcount_blinking_counter_cy<7>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<7>
    SLICE_X18Y19.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<11>
                                                       divide_clock/Mcount_blinking_counter_cy<11>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<11>
    SLICE_X18Y20.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<15>
                                                       divide_clock/Mcount_blinking_counter_cy<15>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<15>
    SLICE_X18Y21.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<19>
                                                       divide_clock/Mcount_blinking_counter_cy<19>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<19>
    SLICE_X18Y22.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<23>
                                                       divide_clock/Mcount_blinking_counter_cy<23>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<23>
    SLICE_X18Y23.BMUX    Tcinb                 0.292   divide_clock/Result<25>3
                                                       divide_clock/Mcount_blinking_counter_xor<25>
    SLICE_X20Y21.C3      net (fanout=1)        0.717   divide_clock/Result<25>3
    SLICE_X20Y21.CLK     Tas                   0.341   divide_clock/blinking_counter<25>
                                                       divide_clock/blinking_counter_25_rstpot
                                                       divide_clock/blinking_counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (1.784ns logic, 2.034ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divide_clock/lvl_2_counter_5 (FF)
  Destination:          divide_clock/blinking_counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.700ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.242 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divide_clock/lvl_2_counter_5 to divide_clock/blinking_counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   divide_clock/lvl_2_counter<7>
                                                       divide_clock/lvl_2_counter_5
    SLICE_X18Y18.B3      net (fanout=10)       1.260   divide_clock/lvl_2_counter<5>
    SLICE_X18Y18.COUT    Topcyb                0.380   divide_clock/Mcount_blinking_counter_cy<7>
                                                       divide_clock/lvl_2_counter<5>_rt.2
                                                       divide_clock/Mcount_blinking_counter_cy<7>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<7>
    SLICE_X18Y19.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<11>
                                                       divide_clock/Mcount_blinking_counter_cy<11>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<11>
    SLICE_X18Y20.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<15>
                                                       divide_clock/Mcount_blinking_counter_cy<15>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<15>
    SLICE_X18Y21.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<19>
                                                       divide_clock/Mcount_blinking_counter_cy<19>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<19>
    SLICE_X18Y22.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<23>
                                                       divide_clock/Mcount_blinking_counter_cy<23>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<23>
    SLICE_X18Y23.BMUX    Tcinb                 0.292   divide_clock/Result<25>3
                                                       divide_clock/Mcount_blinking_counter_xor<25>
    SLICE_X20Y21.C3      net (fanout=1)        0.717   divide_clock/Result<25>3
    SLICE_X20Y21.CLK     Tas                   0.341   divide_clock/blinking_counter<25>
                                                       divide_clock/blinking_counter_25_rstpot
                                                       divide_clock/blinking_counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (1.708ns logic, 1.992ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divide_clock/lvl_2_counter_0 (FF)
  Destination:          divide_clock/blinking_counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divide_clock/lvl_2_counter_0 to divide_clock/blinking_counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.AQ      Tcko                  0.391   divide_clock/lvl_2_counter<3>
                                                       divide_clock/lvl_2_counter_0
    SLICE_X18Y17.A5      net (fanout=14)       1.165   divide_clock/lvl_2_counter<0>
    SLICE_X18Y17.COUT    Topcya                0.379   divide_clock/Mcount_blinking_counter_cy<3>
                                                       divide_clock/Mcount_blinking_counter_lut<0>_INV_0
                                                       divide_clock/Mcount_blinking_counter_cy<3>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<3>
    SLICE_X18Y18.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<7>
                                                       divide_clock/Mcount_blinking_counter_cy<7>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<7>
    SLICE_X18Y19.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<11>
                                                       divide_clock/Mcount_blinking_counter_cy<11>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<11>
    SLICE_X18Y20.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<15>
                                                       divide_clock/Mcount_blinking_counter_cy<15>
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<15>
    SLICE_X18Y21.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<19>
                                                       divide_clock/Mcount_blinking_counter_cy<19>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<19>
    SLICE_X18Y22.COUT    Tbyp                  0.076   divide_clock/Mcount_blinking_counter_cy<23>
                                                       divide_clock/Mcount_blinking_counter_cy<23>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   divide_clock/Mcount_blinking_counter_cy<23>
    SLICE_X18Y23.BMUX    Tcinb                 0.292   divide_clock/Result<25>3
                                                       divide_clock/Mcount_blinking_counter_xor<25>
    SLICE_X20Y21.C3      net (fanout=1)        0.717   divide_clock/Result<25>3
    SLICE_X20Y21.CLK     Tas                   0.341   divide_clock/blinking_counter<25>
                                                       divide_clock/blinking_counter_25_rstpot
                                                       divide_clock/blinking_counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (1.783ns logic, 1.900ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point divide_clock/blinking_counter_9 (SLICE_X19Y19.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divide_clock/blinking_counter_15 (FF)
  Destination:          divide_clock/blinking_counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divide_clock/blinking_counter_15 to divide_clock/blinking_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.AQ      Tcko                  0.391   divide_clock/blinking_counter<18>
                                                       divide_clock/blinking_counter_15
    SLICE_X19Y21.D3      net (fanout=2)        0.931   divide_clock/blinking_counter<15>
    SLICE_X19Y21.D       Tilo                  0.259   divide_clock/blinking_output
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>2
    SLICE_X20Y21.D1      net (fanout=2)        0.955   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>1
    SLICE_X20Y21.D       Tilo                  0.205   divide_clock/blinking_counter<25>
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>5
    SLICE_X19Y19.C4      net (fanout=19)       0.749   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o
    SLICE_X19Y19.CLK     Tas                   0.322   divide_clock/blinking_counter<10>
                                                       divide_clock/blinking_counter_9_rstpot
                                                       divide_clock/blinking_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.177ns logic, 2.635ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divide_clock/lvl_2_counter_6 (FF)
  Destination:          divide_clock/blinking_counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divide_clock/lvl_2_counter_6 to divide_clock/blinking_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.CQ      Tcko                  0.391   divide_clock/lvl_2_counter<7>
                                                       divide_clock/lvl_2_counter_6
    SLICE_X19Y21.D5      net (fanout=6)        0.878   divide_clock/lvl_2_counter<6>
    SLICE_X19Y21.D       Tilo                  0.259   divide_clock/blinking_output
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>2
    SLICE_X20Y21.D1      net (fanout=2)        0.955   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>1
    SLICE_X20Y21.D       Tilo                  0.205   divide_clock/blinking_counter<25>
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>5
    SLICE_X19Y19.C4      net (fanout=19)       0.749   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o
    SLICE_X19Y19.CLK     Tas                   0.322   divide_clock/blinking_counter<10>
                                                       divide_clock/blinking_counter_9_rstpot
                                                       divide_clock/blinking_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (1.177ns logic, 2.582ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divide_clock/lvl_2_counter_5 (FF)
  Destination:          divide_clock/blinking_counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.241 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divide_clock/lvl_2_counter_5 to divide_clock/blinking_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.391   divide_clock/lvl_2_counter<7>
                                                       divide_clock/lvl_2_counter_5
    SLICE_X19Y23.D1      net (fanout=10)       0.966   divide_clock/lvl_2_counter<5>
    SLICE_X19Y23.D       Tilo                  0.259   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>2
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>3
    SLICE_X20Y21.D4      net (fanout=2)        0.772   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>2
    SLICE_X20Y21.D       Tilo                  0.205   divide_clock/blinking_counter<25>
                                                       divide_clock/blinking_counter[31]_GND_4_o_equal_2_o<31>5
    SLICE_X19Y19.C4      net (fanout=19)       0.749   divide_clock/blinking_counter[31]_GND_4_o_equal_2_o
    SLICE_X19Y19.CLK     Tas                   0.322   divide_clock/blinking_counter<10>
                                                       divide_clock/blinking_counter_9_rstpot
                                                       divide_clock/blinking_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.177ns logic, 2.487ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point divide_clock/lvl_2_output (SLICE_X20Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divide_clock/lvl_2_output (FF)
  Destination:          divide_clock/lvl_2_output (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divide_clock/lvl_2_output to divide_clock/lvl_2_output
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.AQ      Tcko                  0.200   divide_clock/lvl_2_output
                                                       divide_clock/lvl_2_output
    SLICE_X20Y28.A6      net (fanout=2)        0.023   divide_clock/lvl_2_output
    SLICE_X20Y28.CLK     Tah         (-Th)    -0.190   divide_clock/lvl_2_output
                                                       divide_clock/lvl_2_output_rstpot
                                                       divide_clock/lvl_2_output
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point divide_clock/lvl_3_output (SLICE_X23Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divide_clock/lvl_3_output (FF)
  Destination:          divide_clock/lvl_3_output (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divide_clock/lvl_3_output to divide_clock/lvl_3_output
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.AQ      Tcko                  0.198   divide_clock/lvl_3_counter<22>
                                                       divide_clock/lvl_3_output
    SLICE_X23Y37.A6      net (fanout=2)        0.025   divide_clock/lvl_3_output
    SLICE_X23Y37.CLK     Tah         (-Th)    -0.215   divide_clock/lvl_3_counter<22>
                                                       divide_clock/lvl_3_output_rstpot
                                                       divide_clock/lvl_3_output
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point divide_clock/led_output (SLICE_X27Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divide_clock/led_output (FF)
  Destination:          divide_clock/led_output (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divide_clock/led_output to divide_clock/led_output
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y31.AQ      Tcko                  0.198   divide_clock/led_output
                                                       divide_clock/led_output
    SLICE_X27Y31.A6      net (fanout=2)        0.027   divide_clock/led_output
    SLICE_X27Y31.CLK     Tah         (-Th)    -0.215   divide_clock/led_output
                                                       divide_clock/led_output_rstpot
                                                       divide_clock/led_output
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: JC_0/CLK0
  Logical resource: JC_0/CK0
  Location pin: OLOGIC_X0Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: JC_1/CLK0
  Logical resource: JC_1/CK0
  Location pin: OLOGIC_X0Y37.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.883|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4667 paths, 0 nets, and 751 connections

Design statistics:
   Minimum period:   3.883ns{1}   (Maximum frequency: 257.533MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 08 11:35:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



