// Seed: 520920505
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (id_3);
  inout wire id_1;
  always @(id_5["" : 1||!-1] or id_4);
  always @(posedge id_5);
endmodule
