
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019594  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009fc  08019758  08019758  00029758  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a154  0801a154  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801a154  0801a154  0002a154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a15c  0801a15c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801a15c  0801a15c  0002a15c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801a164  0801a164  0002a164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0801a168  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00046ae8  200001e0  0801a344  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  20046cc8  0801a344  00036cc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b15c  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007c10  00000000  00000000  0006b368  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002338  00000000  00000000  00072f78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002068  00000000  00000000  000752b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000354a8  00000000  00000000  00077318  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002655f  00000000  00000000  000ac7c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011107d  00000000  00000000  000d2d1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e3d9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a738  00000000  00000000  001e3e18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0801973c 	.word	0x0801973c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	0801973c 	.word	0x0801973c

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f00a f856 	bl	800b088 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	200447bc 	.word	0x200447bc

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f00a f83e 	bl	800b088 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200447bc 	.word	0x200447bc

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f009 fedf 	bl	800ade4 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f008 fc46 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f008 fc40 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f008 fc3a 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f008 fc34 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f008 fc2e 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f008 fc28 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f008 fc22 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f008 fc1c 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f008 fc16 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f008 fc10 	bl	80098b8 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f008 fc04 	bl	80098b8 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f008 fbfe 	bl	80098b8 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f015 fed1 	bl	8016ed0 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN3ESC20getCounterPeriodTIM3Ef>:
#define ESC_MAX_TIM10_11 7559

//---private---//

uint16_t ESC::getCounterPeriodTIM3(float ratio)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM3 - ESC_MIN_TIM3) * ratio + ESC_MIN_TIM3);
 8001160:	edd7 7a00 	vldr	s15, [r7]
 8001164:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800118c <_ZN3ESC20getCounterPeriodTIM3Ef+0x38>
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001190 <_ZN3ESC20getCounterPeriodTIM3Ef+0x3c>
 8001170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001178:	ee17 3a90 	vmov	r3, s15
 800117c:	b29b      	uxth	r3, r3
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	44ec4000 	.word	0x44ec4000
 8001190:	44ec2000 	.word	0x44ec2000

08001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>:

uint16_t ESC::getCounterPeriodTIM10_11(float ratio)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM10_11 - ESC_MIN_TIM10_11) * ratio + ESC_MIN_TIM10_11);
 80011a0:	edd7 7a00 	vldr	s15, [r7]
 80011a4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011cc <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x38>
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011d0 <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x3c>
 80011b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	b29b      	uxth	r3, r3
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	456cd000 	.word	0x456cd000
 80011d0:	456ba000 	.word	0x456ba000

080011d4 <_ZN3ESCC1Ev>:

//---public---//
ESC::ESC()
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
{

}
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <_ZN3ESC4initEv>:

void ESC::init()
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011f4:	2100      	movs	r1, #0
 80011f6:	4813      	ldr	r0, [pc, #76]	; (8001244 <_ZN3ESC4initEv+0x58>)
 80011f8:	f00d fd0e 	bl	800ec18 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80011fc:	2104      	movs	r1, #4
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001200:	f00d fd0a 	bl	800ec18 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001204:	2100      	movs	r1, #0
 8001206:	4810      	ldr	r0, [pc, #64]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 8001208:	f00d fd06 	bl	800ec18 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 800120c:	2100      	movs	r1, #0
 800120e:	480f      	ldr	r0, [pc, #60]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001210:	f00d fd02 	bl	800ec18 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 8001214:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f240 7261 	movw	r2, #1889	; 0x761
 800121c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f240 7261 	movw	r2, #1889	; 0x761
 8001226:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f640 62ba 	movw	r2, #3770	; 0xeba
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f640 62ba 	movw	r2, #3770	; 0xeba
 800123a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	200448a8 	.word	0x200448a8
 8001248:	20044810 	.word	0x20044810
 800124c:	20044930 	.word	0x20044930

08001250 <_ZN3ESC2onEffff>:

void ESC::on(float FL, float FR, float RL, float RR)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6178      	str	r0, [r7, #20]
 8001258:	ed87 0a04 	vstr	s0, [r7, #16]
 800125c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001260:	ed87 1a02 	vstr	s2, [r7, #8]
 8001264:	edc7 1a01 	vstr	s3, [r7, #4]
	if(FL > 1.0) FL = 1.0;
 8001268:	edd7 7a04 	vldr	s15, [r7, #16]
 800126c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	dd03      	ble.n	8001282 <_ZN3ESC2onEffff+0x32>
 800127a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	e009      	b.n	8001296 <_ZN3ESC2onEffff+0x46>
	else if(FL < 0) FL = 0;
 8001282:	edd7 7a04 	vldr	s15, [r7, #16]
 8001286:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800128a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128e:	d502      	bpl.n	8001296 <_ZN3ESC2onEffff+0x46>
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	613b      	str	r3, [r7, #16]

	if(FR > 1.0) FR = 1.0;
 8001296:	edd7 7a03 	vldr	s15, [r7, #12]
 800129a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800129e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd03      	ble.n	80012b0 <_ZN3ESC2onEffff+0x60>
 80012a8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	e009      	b.n	80012c4 <_ZN3ESC2onEffff+0x74>
	else if(FR < 0) FR = 0;
 80012b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d502      	bpl.n	80012c4 <_ZN3ESC2onEffff+0x74>
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]

	if(RL > 1.0) RL = 1.0;
 80012c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	dd03      	ble.n	80012de <_ZN3ESC2onEffff+0x8e>
 80012d6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	e009      	b.n	80012f2 <_ZN3ESC2onEffff+0xa2>
	else if(RL < 0) RL = 0;
 80012de:	edd7 7a02 	vldr	s15, [r7, #8]
 80012e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ea:	d502      	bpl.n	80012f2 <_ZN3ESC2onEffff+0xa2>
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]

	if(RR > 1.0) RR = 1.0;
 80012f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	dd03      	ble.n	800130c <_ZN3ESC2onEffff+0xbc>
 8001304:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	e009      	b.n	8001320 <_ZN3ESC2onEffff+0xd0>
	else if(RR < 0) RR = 0;
 800130c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001310:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	d502      	bpl.n	8001320 <_ZN3ESC2onEffff+0xd0>
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, getCounterPeriodTIM3(FL));
 8001320:	ed97 0a04 	vldr	s0, [r7, #16]
 8001324:	6978      	ldr	r0, [r7, #20]
 8001326:	f7ff ff15 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, getCounterPeriodTIM10_11(FR));
 8001334:	ed97 0a03 	vldr	s0, [r7, #12]
 8001338:	6978      	ldr	r0, [r7, #20]
 800133a:	f7ff ff2b 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <_ZN3ESC2onEffff+0x12c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, getCounterPeriodTIM3(RL));
 8001348:	ed97 0a02 	vldr	s0, [r7, #8]
 800134c:	6978      	ldr	r0, [r7, #20]
 800134e:	f7ff ff01 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, getCounterPeriodTIM10_11(RR));
 800135c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001360:	6978      	ldr	r0, [r7, #20]
 8001362:	f7ff ff17 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <_ZN3ESC2onEffff+0x130>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001370:	bf00      	nop
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	200448a8 	.word	0x200448a8
 800137c:	20044930 	.word	0x20044930
 8001380:	20044810 	.word	0x20044810

08001384 <_ZN3ESC3offEv>:

void ESC::off()
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 800138c:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f240 7261 	movw	r2, #1889	; 0x761
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f240 7261 	movw	r2, #1889	; 0x761
 800139e:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <_ZN3ESC3offEv+0x40>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013a8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_ZN3ESC3offEv+0x44>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	200448a8 	.word	0x200448a8
 80013c4:	20044810 	.word	0x20044810
 80013c8:	20044930 	.word	0x20044930

080013cc <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
	...

08001424 <_ZN7Encoder4initEv>:

void Encoder::init()
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 800142c:	213c      	movs	r1, #60	; 0x3c
 800142e:	4809      	ldr	r0, [pc, #36]	; (8001454 <_ZN7Encoder4initEv+0x30>)
 8001430:	f00d fcc2 	bl	800edb8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8001434:	213c      	movs	r1, #60	; 0x3c
 8001436:	4808      	ldr	r0, [pc, #32]	; (8001458 <_ZN7Encoder4initEv+0x34>)
 8001438:	f00d fcbe 	bl	800edb8 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <_ZN7Encoder4initEv+0x38>)
 800143e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001442:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <_ZN7Encoder4initEv+0x3c>)
 8001446:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800144a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20044a10 	.word	0x20044a10
 8001458:	200446f4 	.word	0x200446f4
 800145c:	40010000 	.word	0x40010000
 8001460:	40010400 	.word	0x40010400
 8001464:	00000000 	.word	0x00000000

08001468 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 8001468:	b5b0      	push	{r4, r5, r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001470:	4b69      	ldr	r3, [pc, #420]	; (8001618 <_ZN7Encoder6updateEv+0x1b0>)
 8001472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800147c:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800161c <_ZN7Encoder6updateEv+0x1b4>
 8001480:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001484:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001620 <_ZN7Encoder6updateEv+0x1b8>
 8001488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800148c:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001490:	4b64      	ldr	r3, [pc, #400]	; (8001624 <_ZN7Encoder6updateEv+0x1bc>)
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	ee07 3a90 	vmov	s15, r3
 8001498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800149c:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800161c <_ZN7Encoder6updateEv+0x1b4>
 80014a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014a4:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8001620 <_ZN7Encoder6updateEv+0x1b8>
 80014a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ac:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	4a5d      	ldr	r2, [pc, #372]	; (8001628 <_ZN7Encoder6updateEv+0x1c0>)
 80014b4:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff f85d 	bl	8000578 <__aeabi_f2d>
 80014be:	a350      	add	r3, pc, #320	; (adr r3, 8001600 <_ZN7Encoder6updateEv+0x198>)
 80014c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c4:	f7ff f8b0 	bl	8000628 <__aeabi_dmul>
 80014c8:	4603      	mov	r3, r0
 80014ca:	460c      	mov	r4, r1
 80014cc:	4625      	mov	r5, r4
 80014ce:	461c      	mov	r4, r3
 80014d0:	4b56      	ldr	r3, [pc, #344]	; (800162c <_ZN7Encoder6updateEv+0x1c4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff f84f 	bl	8000578 <__aeabi_f2d>
 80014da:	a34b      	add	r3, pc, #300	; (adr r3, 8001608 <_ZN7Encoder6updateEv+0x1a0>)
 80014dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e0:	f7ff f8a2 	bl	8000628 <__aeabi_dmul>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4620      	mov	r0, r4
 80014ea:	4629      	mov	r1, r5
 80014ec:	f7fe fee6 	bl	80002bc <__adddf3>
 80014f0:	4603      	mov	r3, r0
 80014f2:	460c      	mov	r4, r1
 80014f4:	4618      	mov	r0, r3
 80014f6:	4621      	mov	r1, r4
 80014f8:	f7ff fb8e 	bl	8000c18 <__aeabi_d2f>
 80014fc:	4602      	mov	r2, r0
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff f837 	bl	8000578 <__aeabi_f2d>
 800150a:	a33d      	add	r3, pc, #244	; (adr r3, 8001600 <_ZN7Encoder6updateEv+0x198>)
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	f7ff f88a 	bl	8000628 <__aeabi_dmul>
 8001514:	4603      	mov	r3, r0
 8001516:	460c      	mov	r4, r1
 8001518:	4625      	mov	r5, r4
 800151a:	461c      	mov	r4, r3
 800151c:	4b44      	ldr	r3, [pc, #272]	; (8001630 <_ZN7Encoder6updateEv+0x1c8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff f829 	bl	8000578 <__aeabi_f2d>
 8001526:	a338      	add	r3, pc, #224	; (adr r3, 8001608 <_ZN7Encoder6updateEv+0x1a0>)
 8001528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152c:	f7ff f87c 	bl	8000628 <__aeabi_dmul>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4620      	mov	r0, r4
 8001536:	4629      	mov	r1, r5
 8001538:	f7fe fec0 	bl	80002bc <__adddf3>
 800153c:	4603      	mov	r3, r0
 800153e:	460c      	mov	r4, r1
 8001540:	4618      	mov	r0, r3
 8001542:	4621      	mov	r1, r4
 8001544:	f7ff fb68 	bl	8000c18 <__aeabi_d2f>
 8001548:	4602      	mov	r2, r0
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a38      	ldr	r2, [pc, #224]	; (8001634 <_ZN7Encoder6updateEv+0x1cc>)
 8001554:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a34      	ldr	r2, [pc, #208]	; (800162c <_ZN7Encoder6updateEv+0x1c4>)
 800155c:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	4a33      	ldr	r2, [pc, #204]	; (8001630 <_ZN7Encoder6updateEv+0x1c8>)
 8001564:	6013      	str	r3, [r2, #0]

	//total_cnt_l_ += cnt_l_;
	//total_cnt_r_ += cnt_r_;

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	ed93 7a00 	vldr	s14, [r3]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001576:	ee17 0a90 	vmov	r0, s15
 800157a:	f7fe fffd 	bl	8000578 <__aeabi_f2d>
 800157e:	a324      	add	r3, pc, #144	; (adr r3, 8001610 <_ZN7Encoder6updateEv+0x1a8>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	f7ff f850 	bl	8000628 <__aeabi_dmul>
 8001588:	4603      	mov	r3, r0
 800158a:	460c      	mov	r4, r1
 800158c:	4618      	mov	r0, r3
 800158e:	4621      	mov	r1, r4
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001598:	f7ff f970 	bl	800087c <__aeabi_ddiv>
 800159c:	4603      	mov	r3, r0
 800159e:	460c      	mov	r4, r1
 80015a0:	4618      	mov	r0, r3
 80015a2:	4621      	mov	r1, r4
 80015a4:	f7ff fb38 	bl	8000c18 <__aeabi_d2f>
 80015a8:	4602      	mov	r2, r0
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	ed93 7a05 	vldr	s14, [r3, #20]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80015ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	ed93 7a06 	vldr	s14, [r3, #24]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80015d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	ed93 7a07 	vldr	s14, [r3, #28]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80015e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	edc3 7a07 	vstr	s15, [r3, #28]
	monitor_distance = distance_10mm_;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	695b      	ldr	r3, [r3, #20]
 80015f4:	4a10      	ldr	r2, [pc, #64]	; (8001638 <_ZN7Encoder6updateEv+0x1d0>)
 80015f6:	6013      	str	r3, [r2, #0]
}
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001600:	9999999a 	.word	0x9999999a
 8001604:	3fa99999 	.word	0x3fa99999
 8001608:	66666666 	.word	0x66666666
 800160c:	3fee6666 	.word	0x3fee6666
 8001610:	ce73a049 	.word	0xce73a049
 8001614:	3f77a3f6 	.word	0x3f77a3f6
 8001618:	40010000 	.word	0x40010000
 800161c:	47000000 	.word	0x47000000
 8001620:	3f912547 	.word	0x3f912547
 8001624:	40010400 	.word	0x40010400
 8001628:	20000200 	.word	0x20000200
 800162c:	20000208 	.word	0x20000208
 8001630:	2000020c 	.word	0x2000020c
 8001634:	20000204 	.word	0x20000204
 8001638:	200001fc 	.word	0x200001fc

0800163c <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 8001654:	4b08      	ldr	r3, [pc, #32]	; (8001678 <_ZN7Encoder5clearEv+0x3c>)
 8001656:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800165a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 800165c:	4b07      	ldr	r3, [pc, #28]	; (800167c <_ZN7Encoder5clearEv+0x40>)
 800165e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001662:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f04f 0200 	mov.w	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	40010000 	.word	0x40010000
 800167c:	40010400 	.word	0x40010400

08001680 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	685a      	ldr	r2, [r3, #4]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	601a      	str	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	return distance_;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	ee07 3a90 	vmov	s15, r3
}
 80016b8:	eeb0 0a67 	vmov.f32	s0, s15
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <_ZN7Encoder16getTotalDistanceEv>:
{
	return distance_10mm_;
}

float Encoder::getTotalDistance()
{
 80016c6:	b480      	push	{r7}
 80016c8:	b083      	sub	sp, #12
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
	return total_distance_;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	ee07 3a90 	vmov	s15, r3
}
 80016d6:	eeb0 0a67 	vmov.f32	s0, s15
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	615a      	str	r2, [r3, #20]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f04f 0200 	mov.w	r2, #0
 800170e:	619a      	str	r2, [r3, #24]
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	69db      	ldr	r3, [r3, #28]
 8001728:	ee07 3a90 	vmov	s15, r3
}
 800172c:	eeb0 0a67 	vmov.f32	s0, s15
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 800173a:	b480      	push	{r7}
 800173c:	b083      	sub	sp, #12
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f04f 0200 	mov.w	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001756:	b580      	push	{r7, lr}
 8001758:	b084      	sub	sp, #16
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
 800175e:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001764:	6839      	ldr	r1, [r7, #0]
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f000 f9d8 	bl	8001b1c <create_path>

	fopen_folder_and_file();	//
 800176c:	f000 f9ec 	bl	8001b48 <fopen_folder_and_file>

	return ret;
 8001770:	7bfb      	ldrb	r3, [r7, #15]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 8001786:	4804      	ldr	r0, [pc, #16]	; (8001798 <user_fclose+0x1c>)
 8001788:	f012 f870 	bl	801386c <f_close>

	return ret;
 800178c:	79fb      	ldrb	r3, [r7, #7]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20043600 	.word	0x20043600

0800179c <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b087      	sub	sp, #28
 80017a0:	af02      	add	r7, sp, #8
 80017a2:	4603      	mov	r3, r0
 80017a4:	6039      	str	r1, [r7, #0]
 80017a6:	80fb      	strh	r3, [r7, #6]
 80017a8:	4613      	mov	r3, r2
 80017aa:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 80017b0:	2300      	movs	r3, #0
 80017b2:	81fb      	strh	r3, [r7, #14]
 80017b4:	e030      	b.n	8001818 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80017b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	4413      	add	r3, r2
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fed8 	bl	8000578 <__aeabi_f2d>
 80017c8:	4603      	mov	r3, r0
 80017ca:	460c      	mov	r4, r1
 80017cc:	e9cd 3400 	strd	r3, r4, [sp]
 80017d0:	4a17      	ldr	r2, [pc, #92]	; (8001830 <sd_write_float+0x94>)
 80017d2:	2180      	movs	r1, #128	; 0x80
 80017d4:	4817      	ldr	r0, [pc, #92]	; (8001834 <sd_write_float+0x98>)
 80017d6:	f014 fc2f 	bl	8016038 <sniprintf>

		if(state == ADD_WRITE){
 80017da:	797b      	ldrb	r3, [r7, #5]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d106      	bne.n	80017ee <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 80017e0:	4b15      	ldr	r3, [pc, #84]	; (8001838 <sd_write_float+0x9c>)
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	4619      	mov	r1, r3
 80017e6:	4814      	ldr	r0, [pc, #80]	; (8001838 <sd_write_float+0x9c>)
 80017e8:	f012 f8b4 	bl	8013954 <f_lseek>
 80017ec:	e003      	b.n	80017f6 <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 80017ee:	2100      	movs	r1, #0
 80017f0:	4811      	ldr	r0, [pc, #68]	; (8001838 <sd_write_float+0x9c>)
 80017f2:	f012 f8af 	bl	8013954 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80017f6:	480f      	ldr	r0, [pc, #60]	; (8001834 <sd_write_float+0x98>)
 80017f8:	f7fe fd02 	bl	8000200 <strlen>
 80017fc:	4602      	mov	r2, r0
 80017fe:	4b0f      	ldr	r3, [pc, #60]	; (800183c <sd_write_float+0xa0>)
 8001800:	490c      	ldr	r1, [pc, #48]	; (8001834 <sd_write_float+0x98>)
 8001802:	480d      	ldr	r0, [pc, #52]	; (8001838 <sd_write_float+0x9c>)
 8001804:	f011 fe1d 	bl	8013442 <f_write>

		bufclear();	//
 8001808:	f000 f9b8 	bl	8001b7c <bufclear>
	for(short i = 0 ; i < size; i++){
 800180c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001810:	b29b      	uxth	r3, r3
 8001812:	3301      	adds	r3, #1
 8001814:	b29b      	uxth	r3, r3
 8001816:	81fb      	strh	r3, [r7, #14]
 8001818:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800181c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001820:	429a      	cmp	r2, r3
 8001822:	dbc8      	blt.n	80017b6 <sd_write_float+0x1a>
	}
	return ret;
 8001824:	7b7b      	ldrb	r3, [r7, #13]
}
 8001826:	4618      	mov	r0, r3
 8001828:	3714      	adds	r7, #20
 800182a:	46bd      	mov	sp, r7
 800182c:	bd90      	pop	{r4, r7, pc}
 800182e:	bf00      	nop
 8001830:	08019758 	.word	0x08019758
 8001834:	20043570 	.word	0x20043570
 8001838:	20043600 	.word	0x20043600
 800183c:	200435f0 	.word	0x200435f0

08001840 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b089      	sub	sp, #36	; 0x24
 8001844:	af02      	add	r7, sp, #8
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	603b      	str	r3, [r7, #0]
 800184c:	4613      	mov	r3, r2
 800184e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001854:	68b9      	ldr	r1, [r7, #8]
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f000 f960 	bl	8001b1c <create_path>

	if(state == OVER_WRITE){
 800185c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001860:	2b00      	cmp	r3, #0
 8001862:	d108      	bne.n	8001876 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001864:	4822      	ldr	r0, [pc, #136]	; (80018f0 <sd_write_array_float+0xb0>)
 8001866:	f012 f82b 	bl	80138c0 <f_chdir>
		f_unlink(filepath);	//	
 800186a:	4822      	ldr	r0, [pc, #136]	; (80018f4 <sd_write_array_float+0xb4>)
 800186c:	f012 fa96 	bl	8013d9c <f_unlink>
		f_chdir("..");
 8001870:	4821      	ldr	r0, [pc, #132]	; (80018f8 <sd_write_array_float+0xb8>)
 8001872:	f012 f825 	bl	80138c0 <f_chdir>
	}

	fopen_folder_and_file();	//	
 8001876:	f000 f967 	bl	8001b48 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800187a:	2300      	movs	r3, #0
 800187c:	82fb      	strh	r3, [r7, #22]
 800187e:	e028      	b.n	80018d2 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001880:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	4413      	add	r3, r2
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4618      	mov	r0, r3
 800188e:	f7fe fe73 	bl	8000578 <__aeabi_f2d>
 8001892:	4603      	mov	r3, r0
 8001894:	460c      	mov	r4, r1
 8001896:	e9cd 3400 	strd	r3, r4, [sp]
 800189a:	4a18      	ldr	r2, [pc, #96]	; (80018fc <sd_write_array_float+0xbc>)
 800189c:	2180      	movs	r1, #128	; 0x80
 800189e:	4818      	ldr	r0, [pc, #96]	; (8001900 <sd_write_array_float+0xc0>)
 80018a0:	f014 fbca 	bl	8016038 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 80018a4:	4b17      	ldr	r3, [pc, #92]	; (8001904 <sd_write_array_float+0xc4>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	4619      	mov	r1, r3
 80018aa:	4816      	ldr	r0, [pc, #88]	; (8001904 <sd_write_array_float+0xc4>)
 80018ac:	f012 f852 	bl	8013954 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 80018b0:	4813      	ldr	r0, [pc, #76]	; (8001900 <sd_write_array_float+0xc0>)
 80018b2:	f7fe fca5 	bl	8000200 <strlen>
 80018b6:	4602      	mov	r2, r0
 80018b8:	4b13      	ldr	r3, [pc, #76]	; (8001908 <sd_write_array_float+0xc8>)
 80018ba:	4911      	ldr	r1, [pc, #68]	; (8001900 <sd_write_array_float+0xc0>)
 80018bc:	4811      	ldr	r0, [pc, #68]	; (8001904 <sd_write_array_float+0xc4>)
 80018be:	f011 fdc0 	bl	8013442 <f_write>

		bufclear();	//	
 80018c2:	f000 f95b 	bl	8001b7c <bufclear>
	for(short i = 0 ; i < size; i++){
 80018c6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	3301      	adds	r3, #1
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	82fb      	strh	r3, [r7, #22]
 80018d2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80018d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018da:	429a      	cmp	r2, r3
 80018dc:	dbd0      	blt.n	8001880 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 80018de:	4809      	ldr	r0, [pc, #36]	; (8001904 <sd_write_array_float+0xc4>)
 80018e0:	f011 ffc4 	bl	801386c <f_close>

	return ret;
 80018e4:	7d7b      	ldrb	r3, [r7, #21]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	371c      	adds	r7, #28
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd90      	pop	{r4, r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20043470 	.word	0x20043470
 80018f4:	20042330 	.word	0x20042330
 80018f8:	08019774 	.word	0x08019774
 80018fc:	08019758 	.word	0x08019758
 8001900:	20043570 	.word	0x20043570
 8001904:	20043600 	.word	0x20043600
 8001908:	200435f0 	.word	0x200435f0

0800190c <sd_read_array_float>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	603b      	str	r3, [r7, #0]
 8001918:	4613      	mov	r3, r2
 800191a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001924:	68b9      	ldr	r1, [r7, #8]
 8001926:	68f8      	ldr	r0, [r7, #12]
 8001928:	f000 f8f8 	bl	8001b1c <create_path>
	fopen_folder_and_file();	//
 800192c:	f000 f90c 	bl	8001b48 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001930:	e019      	b.n	8001966 <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 8001932:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	4413      	add	r3, r2
 800193c:	461a      	mov	r2, r3
 800193e:	4913      	ldr	r1, [pc, #76]	; (800198c <sd_read_array_float+0x80>)
 8001940:	4813      	ldr	r0, [pc, #76]	; (8001990 <sd_read_array_float+0x84>)
 8001942:	f014 fbcd 	bl	80160e0 <siscanf>
		i++;
 8001946:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800194a:	b29b      	uxth	r3, r3
 800194c:	3301      	adds	r3, #1
 800194e:	b29b      	uxth	r3, r3
 8001950:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001952:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001956:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800195a:	429a      	cmp	r2, r3
 800195c:	db03      	blt.n	8001966 <sd_read_array_float+0x5a>
 800195e:	88fb      	ldrh	r3, [r7, #6]
 8001960:	3b01      	subs	r3, #1
 8001962:	b29b      	uxth	r3, r3
 8001964:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001966:	4a0b      	ldr	r2, [pc, #44]	; (8001994 <sd_read_array_float+0x88>)
 8001968:	2180      	movs	r1, #128	; 0x80
 800196a:	4809      	ldr	r0, [pc, #36]	; (8001990 <sd_read_array_float+0x84>)
 800196c:	f012 fbf4 	bl	8014158 <f_gets>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1dd      	bne.n	8001932 <sd_read_array_float+0x26>

	}

	bufclear();	//
 8001976:	f000 f901 	bl	8001b7c <bufclear>

	f_close(&fil);	//
 800197a:	4806      	ldr	r0, [pc, #24]	; (8001994 <sd_read_array_float+0x88>)
 800197c:	f011 ff76 	bl	801386c <f_close>

	return ret;
 8001980:	7d7b      	ldrb	r3, [r7, #21]
}
 8001982:	4618      	mov	r0, r3
 8001984:	3718      	adds	r7, #24
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	08019764 	.word	0x08019764
 8001990:	20043570 	.word	0x20043570
 8001994:	20043600 	.word	0x20043600

08001998 <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	4613      	mov	r3, r2
 80019a6:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80019b0:	68b9      	ldr	r1, [r7, #8]
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	f000 f8b2 	bl	8001b1c <create_path>
	fopen_folder_and_file();	//
 80019b8:	f000 f8c6 	bl	8001b48 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80019bc:	e019      	b.n	80019f2 <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 80019be:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019c2:	00db      	lsls	r3, r3, #3
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	4413      	add	r3, r2
 80019c8:	461a      	mov	r2, r3
 80019ca:	4913      	ldr	r1, [pc, #76]	; (8001a18 <sd_read_array_double+0x80>)
 80019cc:	4813      	ldr	r0, [pc, #76]	; (8001a1c <sd_read_array_double+0x84>)
 80019ce:	f014 fb87 	bl	80160e0 <siscanf>
		i++;
 80019d2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	3301      	adds	r3, #1
 80019da:	b29b      	uxth	r3, r3
 80019dc:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80019de:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80019e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	db03      	blt.n	80019f2 <sd_read_array_double+0x5a>
 80019ea:	88fb      	ldrh	r3, [r7, #6]
 80019ec:	3b01      	subs	r3, #1
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80019f2:	4a0b      	ldr	r2, [pc, #44]	; (8001a20 <sd_read_array_double+0x88>)
 80019f4:	2180      	movs	r1, #128	; 0x80
 80019f6:	4809      	ldr	r0, [pc, #36]	; (8001a1c <sd_read_array_double+0x84>)
 80019f8:	f012 fbae 	bl	8014158 <f_gets>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1dd      	bne.n	80019be <sd_read_array_double+0x26>

	}

	bufclear();	//
 8001a02:	f000 f8bb 	bl	8001b7c <bufclear>

	f_close(&fil);	//
 8001a06:	4806      	ldr	r0, [pc, #24]	; (8001a20 <sd_read_array_double+0x88>)
 8001a08:	f011 ff30 	bl	801386c <f_close>

	return ret;
 8001a0c:	7d7b      	ldrb	r3, [r7, #21]
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	08019770 	.word	0x08019770
 8001a1c:	20043570 	.word	0x20043570
 8001a20:	20043600 	.word	0x20043600

08001a24 <sd_write_array_int>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_int(const char *p_folder_name, const char *p_file_name, short size, int16_t *data, char state){
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	4613      	mov	r3, r2
 8001a32:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001a38:	68b9      	ldr	r1, [r7, #8]
 8001a3a:	68f8      	ldr	r0, [r7, #12]
 8001a3c:	f000 f86e 	bl	8001b1c <create_path>

	if(state == OVER_WRITE){
 8001a40:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d108      	bne.n	8001a5a <sd_write_array_int+0x36>
		f_chdir(dirpath);
 8001a48:	481f      	ldr	r0, [pc, #124]	; (8001ac8 <sd_write_array_int+0xa4>)
 8001a4a:	f011 ff39 	bl	80138c0 <f_chdir>
		f_unlink(filepath);	//
 8001a4e:	481f      	ldr	r0, [pc, #124]	; (8001acc <sd_write_array_int+0xa8>)
 8001a50:	f012 f9a4 	bl	8013d9c <f_unlink>
		f_chdir("..");
 8001a54:	481e      	ldr	r0, [pc, #120]	; (8001ad0 <sd_write_array_int+0xac>)
 8001a56:	f011 ff33 	bl	80138c0 <f_chdir>
	}

	fopen_folder_and_file();	//
 8001a5a:	f000 f875 	bl	8001b48 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001a5e:	2300      	movs	r3, #0
 8001a60:	82fb      	strh	r3, [r7, #22]
 8001a62:	e022      	b.n	8001aaa <sd_write_array_int+0x86>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatstring
 8001a64:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a72:	4a18      	ldr	r2, [pc, #96]	; (8001ad4 <sd_write_array_int+0xb0>)
 8001a74:	2180      	movs	r1, #128	; 0x80
 8001a76:	4818      	ldr	r0, [pc, #96]	; (8001ad8 <sd_write_array_int+0xb4>)
 8001a78:	f014 fade 	bl	8016038 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//
		}
*/
		f_lseek(&fil, f_size(&fil));	//
 8001a7c:	4b17      	ldr	r3, [pc, #92]	; (8001adc <sd_write_array_int+0xb8>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	4619      	mov	r1, r3
 8001a82:	4816      	ldr	r0, [pc, #88]	; (8001adc <sd_write_array_int+0xb8>)
 8001a84:	f011 ff66 	bl	8013954 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//
 8001a88:	4813      	ldr	r0, [pc, #76]	; (8001ad8 <sd_write_array_int+0xb4>)
 8001a8a:	f7fe fbb9 	bl	8000200 <strlen>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	4b13      	ldr	r3, [pc, #76]	; (8001ae0 <sd_write_array_int+0xbc>)
 8001a92:	4911      	ldr	r1, [pc, #68]	; (8001ad8 <sd_write_array_int+0xb4>)
 8001a94:	4811      	ldr	r0, [pc, #68]	; (8001adc <sd_write_array_int+0xb8>)
 8001a96:	f011 fcd4 	bl	8013442 <f_write>

		bufclear();	//
 8001a9a:	f000 f86f 	bl	8001b7c <bufclear>
	for(short i = 0 ; i < size; i++){
 8001a9e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	82fb      	strh	r3, [r7, #22]
 8001aaa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001aae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	dbd6      	blt.n	8001a64 <sd_write_array_int+0x40>
	}

	f_close(&fil);	//
 8001ab6:	4809      	ldr	r0, [pc, #36]	; (8001adc <sd_write_array_int+0xb8>)
 8001ab8:	f011 fed8 	bl	801386c <f_close>

	return ret;
 8001abc:	7d7b      	ldrb	r3, [r7, #21]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20043470 	.word	0x20043470
 8001acc:	20042330 	.word	0x20042330
 8001ad0:	08019774 	.word	0x08019774
 8001ad4:	08019778 	.word	0x08019778
 8001ad8:	20043570 	.word	0x20043570
 8001adc:	20043600 	.word	0x20043600
 8001ae0:	200435f0 	.word	0x200435f0

08001ae4 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 8001aee:	2201      	movs	r2, #1
 8001af0:	4908      	ldr	r1, [pc, #32]	; (8001b14 <sd_mount+0x30>)
 8001af2:	4809      	ldr	r0, [pc, #36]	; (8001b18 <sd_mount+0x34>)
 8001af4:	f011 f932 	bl	8012d5c <f_mount>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d102      	bne.n	8001b04 <sd_mount+0x20>
 8001afe:	2301      	movs	r3, #1
 8001b00:	71fb      	strb	r3, [r7, #7]
 8001b02:	e001      	b.n	8001b08 <sd_mount+0x24>
	else ret = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001b08:	79fb      	ldrb	r3, [r7, #7]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	08019780 	.word	0x08019780
 8001b18:	20042430 	.word	0x20042430

08001b1c <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	4805      	ldr	r0, [pc, #20]	; (8001b40 <create_path+0x24>)
 8001b2a:	f014 fb05 	bl	8016138 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001b2e:	6839      	ldr	r1, [r7, #0]
 8001b30:	4804      	ldr	r0, [pc, #16]	; (8001b44 <create_path+0x28>)
 8001b32:	f014 fb01 	bl	8016138 <strcpy>

}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20043470 	.word	0x20043470
 8001b44:	20042330 	.word	0x20042330

08001b48 <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001b4c:	4807      	ldr	r0, [pc, #28]	; (8001b6c <fopen_folder_and_file+0x24>)
 8001b4e:	f012 f9e7 	bl	8013f20 <f_mkdir>

	f_chdir(dirpath);
 8001b52:	4806      	ldr	r0, [pc, #24]	; (8001b6c <fopen_folder_and_file+0x24>)
 8001b54:	f011 feb4 	bl	80138c0 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001b58:	2213      	movs	r2, #19
 8001b5a:	4905      	ldr	r1, [pc, #20]	; (8001b70 <fopen_folder_and_file+0x28>)
 8001b5c:	4805      	ldr	r0, [pc, #20]	; (8001b74 <fopen_folder_and_file+0x2c>)
 8001b5e:	f011 f943 	bl	8012de8 <f_open>

	f_chdir("..");
 8001b62:	4805      	ldr	r0, [pc, #20]	; (8001b78 <fopen_folder_and_file+0x30>)
 8001b64:	f011 feac 	bl	80138c0 <f_chdir>


}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20043470 	.word	0x20043470
 8001b70:	20042330 	.word	0x20042330
 8001b74:	20043600 	.word	0x20043600
 8001b78:	08019774 	.word	0x08019774

08001b7c <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001b82:	2300      	movs	r3, #0
 8001b84:	607b      	str	r3, [r7, #4]
 8001b86:	e007      	b.n	8001b98 <bufclear+0x1c>
		buffer[i] = '\0';
 8001b88:	4a08      	ldr	r2, [pc, #32]	; (8001bac <bufclear+0x30>)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	2200      	movs	r2, #0
 8001b90:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	3301      	adds	r3, #1
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2b7f      	cmp	r3, #127	; 0x7f
 8001b9c:	ddf4      	ble.n	8001b88 <bufclear+0xc>
	}
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20043570 	.word	0x20043570

08001bb0 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bca:	480e      	ldr	r0, [pc, #56]	; (8001c04 <read_byte+0x54>)
 8001bcc:	f009 f90a 	bl	800ade4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001bd0:	f107 010f 	add.w	r1, r7, #15
 8001bd4:	2364      	movs	r3, #100	; 0x64
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	480b      	ldr	r0, [pc, #44]	; (8001c08 <read_byte+0x58>)
 8001bda:	f00c fab3 	bl	800e144 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 8001bde:	f107 010e 	add.w	r1, r7, #14
 8001be2:	2364      	movs	r3, #100	; 0x64
 8001be4:	2201      	movs	r2, #1
 8001be6:	4808      	ldr	r0, [pc, #32]	; (8001c08 <read_byte+0x58>)
 8001be8:	f00c fbe0 	bl	800e3ac <HAL_SPI_Receive>
	CS_SET;
 8001bec:	2201      	movs	r2, #1
 8001bee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bf2:	4804      	ldr	r0, [pc, #16]	; (8001c04 <read_byte+0x54>)
 8001bf4:	f009 f8f6 	bl	800ade4 <HAL_GPIO_WritePin>

	return val;
 8001bf8:	7bbb      	ldrb	r3, [r7, #14]
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40020400 	.word	0x40020400
 8001c08:	2004469c 	.word	0x2004469c

08001c0c <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	460a      	mov	r2, r1
 8001c16:	71fb      	strb	r3, [r7, #7]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001c26:	2200      	movs	r2, #0
 8001c28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c2c:	480c      	ldr	r0, [pc, #48]	; (8001c60 <write_byte+0x54>)
 8001c2e:	f009 f8d9 	bl	800ade4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001c32:	f107 010f 	add.w	r1, r7, #15
 8001c36:	2364      	movs	r3, #100	; 0x64
 8001c38:	2201      	movs	r2, #1
 8001c3a:	480a      	ldr	r0, [pc, #40]	; (8001c64 <write_byte+0x58>)
 8001c3c:	f00c fa82 	bl	800e144 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001c40:	1db9      	adds	r1, r7, #6
 8001c42:	2364      	movs	r3, #100	; 0x64
 8001c44:	2201      	movs	r2, #1
 8001c46:	4807      	ldr	r0, [pc, #28]	; (8001c64 <write_byte+0x58>)
 8001c48:	f00c fa7c 	bl	800e144 <HAL_SPI_Transmit>
	CS_SET;
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c52:	4803      	ldr	r0, [pc, #12]	; (8001c60 <write_byte+0x54>)
 8001c54:	f009 f8c6 	bl	800ade4 <HAL_GPIO_WritePin>
}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40020400 	.word	0x40020400
 8001c64:	2004469c 	.word	0x2004469c

08001c68 <IMU_init>:

uint16_t IMU_init() {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001c72:	2000      	movs	r0, #0
 8001c74:	f7ff ff9c 	bl	8001bb0 <read_byte>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001c7c:	797b      	ldrb	r3, [r7, #5]
 8001c7e:	2be0      	cmp	r3, #224	; 0xe0
 8001c80:	d119      	bne.n	8001cb6 <IMU_init+0x4e>
		ret = 1;
 8001c82:	2301      	movs	r3, #1
 8001c84:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 8001c86:	2101      	movs	r1, #1
 8001c88:	2006      	movs	r0, #6
 8001c8a:	f7ff ffbf 	bl	8001c0c <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001c8e:	2110      	movs	r1, #16
 8001c90:	2003      	movs	r0, #3
 8001c92:	f7ff ffbb 	bl	8001c0c <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001c96:	2120      	movs	r1, #32
 8001c98:	207f      	movs	r0, #127	; 0x7f
 8001c9a:	f7ff ffb7 	bl	8001c0c <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001c9e:	2106      	movs	r1, #6
 8001ca0:	2001      	movs	r0, #1
 8001ca2:	f7ff ffb3 	bl	8001c0c <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 8001ca6:	2106      	movs	r1, #6
 8001ca8:	2014      	movs	r0, #20
 8001caa:	f7ff ffaf 	bl	8001c0c <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001cae:	2100      	movs	r1, #0
 8001cb0:	207f      	movs	r0, #127	; 0x7f
 8001cb2:	f7ff ffab 	bl	8001c0c <write_byte>
	}
	return ret;
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <read_gyro_data>:

void read_gyro_data() {
 8001cc0:	b598      	push	{r3, r4, r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001cc4:	2033      	movs	r0, #51	; 0x33
 8001cc6:	f7ff ff73 	bl	8001bb0 <read_byte>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	021b      	lsls	r3, r3, #8
 8001cce:	b21c      	sxth	r4, r3
 8001cd0:	2034      	movs	r0, #52	; 0x34
 8001cd2:	f7ff ff6d 	bl	8001bb0 <read_byte>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	b21b      	sxth	r3, r3
 8001cda:	4323      	orrs	r3, r4
 8001cdc:	b21a      	sxth	r2, r3
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <read_gyro_data+0x64>)
 8001ce0:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001ce2:	2035      	movs	r0, #53	; 0x35
 8001ce4:	f7ff ff64 	bl	8001bb0 <read_byte>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	021b      	lsls	r3, r3, #8
 8001cec:	b21c      	sxth	r4, r3
 8001cee:	2036      	movs	r0, #54	; 0x36
 8001cf0:	f7ff ff5e 	bl	8001bb0 <read_byte>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	b21b      	sxth	r3, r3
 8001cf8:	4323      	orrs	r3, r4
 8001cfa:	b21a      	sxth	r2, r3
 8001cfc:	4b0a      	ldr	r3, [pc, #40]	; (8001d28 <read_gyro_data+0x68>)
 8001cfe:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001d00:	2037      	movs	r0, #55	; 0x37
 8001d02:	f7ff ff55 	bl	8001bb0 <read_byte>
 8001d06:	4603      	mov	r3, r0
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	b21c      	sxth	r4, r3
 8001d0c:	2038      	movs	r0, #56	; 0x38
 8001d0e:	f7ff ff4f 	bl	8001bb0 <read_byte>
 8001d12:	4603      	mov	r3, r0
 8001d14:	b21b      	sxth	r3, r3
 8001d16:	4323      	orrs	r3, r4
 8001d18:	b21a      	sxth	r2, r3
 8001d1a:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <read_gyro_data+0x6c>)
 8001d1c:	801a      	strh	r2, [r3, #0]
}
 8001d1e:	bf00      	nop
 8001d20:	bd98      	pop	{r3, r4, r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20044638 	.word	0x20044638
 8001d28:	20044636 	.word	0x20044636
 8001d2c:	20044630 	.word	0x20044630

08001d30 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

float mon_zg;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	801a      	strh	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	805a      	strh	r2, [r3, #2]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	809a      	strh	r2, [r3, #4]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	80da      	strh	r2, [r3, #6]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	811a      	strh	r2, [r3, #8]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	815a      	strh	r2, [r3, #10]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	60da      	str	r2, [r3, #12]
{

}
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001d7c:	f7ff ff74 	bl	8001c68 <IMU_init>
 8001d80:	4603      	mov	r3, r0
 8001d82:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001d84:	f7ff f98c 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001d88:	2100      	movs	r1, #0
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f7ff f998 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001d90:	4809      	ldr	r0, [pc, #36]	; (8001db8 <_ZN3IMU4initEv+0x44>)
 8001d92:	f7ff f9bf 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001d96:	2101      	movs	r1, #1
 8001d98:	2000      	movs	r0, #0
 8001d9a:	f7ff f991 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001d9e:	89fb      	ldrh	r3, [r7, #14]
 8001da0:	4619      	mov	r1, r3
 8001da2:	4806      	ldr	r0, [pc, #24]	; (8001dbc <_ZN3IMU4initEv+0x48>)
 8001da4:	f7ff f9b6 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001da8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001dac:	f007 fd84 	bl	80098b8 <HAL_Delay>

}
 8001db0:	bf00      	nop
 8001db2:	3710      	adds	r7, #16
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	08019784 	.word	0x08019784
 8001dbc:	08019790 	.word	0x08019790

08001dc0 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001dc0:	b5b0      	push	{r4, r5, r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001dc8:	f7ff ff7a 	bl	8001cc0 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001dcc:	4b2a      	ldr	r3, [pc, #168]	; (8001e78 <_ZN3IMU12updateValuesEv+0xb8>)
 8001dce:	881b      	ldrh	r3, [r3, #0]
 8001dd0:	b21a      	sxth	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001dd6:	4b29      	ldr	r3, [pc, #164]	; (8001e7c <_ZN3IMU12updateValuesEv+0xbc>)
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	b21a      	sxth	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001de0:	4b27      	ldr	r3, [pc, #156]	; (8001e80 <_ZN3IMU12updateValuesEv+0xc0>)
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	b21a      	sxth	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fbaf 	bl	8000554 <__aeabi_i2d>
 8001df6:	a31c      	add	r3, pc, #112	; (adr r3, 8001e68 <_ZN3IMU12updateValuesEv+0xa8>)
 8001df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfc:	f7fe fc14 	bl	8000628 <__aeabi_dmul>
 8001e00:	4603      	mov	r3, r0
 8001e02:	460c      	mov	r4, r1
 8001e04:	4625      	mov	r5, r4
 8001e06:	461c      	mov	r4, r3
 8001e08:	4b1e      	ldr	r3, [pc, #120]	; (8001e84 <_ZN3IMU12updateValuesEv+0xc4>)
 8001e0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fba0 	bl	8000554 <__aeabi_i2d>
 8001e14:	a316      	add	r3, pc, #88	; (adr r3, 8001e70 <_ZN3IMU12updateValuesEv+0xb0>)
 8001e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1a:	f7fe fc05 	bl	8000628 <__aeabi_dmul>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	4620      	mov	r0, r4
 8001e24:	4629      	mov	r1, r5
 8001e26:	f7fe fa49 	bl	80002bc <__adddf3>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	460c      	mov	r4, r1
 8001e2e:	4618      	mov	r0, r3
 8001e30:	4621      	mov	r1, r4
 8001e32:	f7fe fea9 	bl	8000b88 <__aeabi_d2iz>
 8001e36:	4603      	mov	r3, r0
 8001e38:	b21a      	sxth	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001e44:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <_ZN3IMU12updateValuesEv+0xc4>)
 8001e46:	801a      	strh	r2, [r3, #0]

	mon_zg= zg_;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e4e:	ee07 3a90 	vmov	s15, r3
 8001e52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e56:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <_ZN3IMU12updateValuesEv+0xc8>)
 8001e58:	edc3 7a00 	vstr	s15, [r3]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bdb0      	pop	{r4, r5, r7, pc}
 8001e64:	f3af 8000 	nop.w
 8001e68:	9999999a 	.word	0x9999999a
 8001e6c:	3fb99999 	.word	0x3fb99999
 8001e70:	cccccccd 	.word	0xcccccccd
 8001e74:	3feccccc 	.word	0x3feccccc
 8001e78:	20044638 	.word	0x20044638
 8001e7c:	20044636 	.word	0x20044636
 8001e80:	20044630 	.word	0x20044630
 8001e84:	20000214 	.word	0x20000214
 8001e88:	20000210 	.word	0x20000210
 8001e8c:	00000000 	.word	0x00000000

08001e90 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001e90:	b5b0      	push	{r4, r5, r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e9e:	ee07 3a90 	vmov	s15, r3
 8001ea2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001eac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eb0:	edc7 7a03 	vstr	s15, [r7, #12]
	float omega = -(corrected_zg / 16.4) * PI / 180;
 8001eb4:	68f8      	ldr	r0, [r7, #12]
 8001eb6:	f7fe fb5f 	bl	8000578 <__aeabi_f2d>
 8001eba:	a316      	add	r3, pc, #88	; (adr r3, 8001f14 <_ZN3IMU8getOmegaEv+0x84>)
 8001ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec0:	f7fe fcdc 	bl	800087c <__aeabi_ddiv>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4614      	mov	r4, r2
 8001eca:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001ece:	a313      	add	r3, pc, #76	; (adr r3, 8001f1c <_ZN3IMU8getOmegaEv+0x8c>)
 8001ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed4:	4620      	mov	r0, r4
 8001ed6:	4629      	mov	r1, r5
 8001ed8:	f7fe fba6 	bl	8000628 <__aeabi_dmul>
 8001edc:	4603      	mov	r3, r0
 8001ede:	460c      	mov	r4, r1
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	4621      	mov	r1, r4
 8001ee4:	f04f 0200 	mov.w	r2, #0
 8001ee8:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <_ZN3IMU8getOmegaEv+0x80>)
 8001eea:	f7fe fcc7 	bl	800087c <__aeabi_ddiv>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	460c      	mov	r4, r1
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	4621      	mov	r1, r4
 8001ef6:	f7fe fe8f 	bl	8000c18 <__aeabi_d2f>
 8001efa:	4603      	mov	r3, r0
 8001efc:	60bb      	str	r3, [r7, #8]

	return omega;
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	ee07 3a90 	vmov	s15, r3
}
 8001f04:	eeb0 0a67 	vmov.f32	s0, s15
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bdb0      	pop	{r4, r5, r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40668000 	.word	0x40668000
 8001f14:	66666666 	.word	0x66666666
 8001f18:	40306666 	.word	0x40306666
 8001f1c:	54411744 	.word	0x54411744
 8001f20:	400921fb 	.word	0x400921fb

08001f24 <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001f24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f26:	b08b      	sub	sp, #44	; 0x2c
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001f2c:	466b      	mov	r3, sp
 8001f2e:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001f30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f34:	f007 fcc0 	bl	80098b8 <HAL_Delay>
	lcd_clear();
 8001f38:	f7ff f8b2 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f7ff f8be 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001f44:	4840      	ldr	r0, [pc, #256]	; (8002048 <_ZN3IMU11calibrationEv+0x124>)
 8001f46:	f7ff f8e5 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	f7ff f8b7 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001f52:	483e      	ldr	r0, [pc, #248]	; (800204c <_ZN3IMU11calibrationEv+0x128>)
 8001f54:	f7ff f8de 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001f58:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001f5c:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001f5e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f62:	1e5d      	subs	r5, r3, #1
 8001f64:	61bd      	str	r5, [r7, #24]
 8001f66:	462b      	mov	r3, r5
 8001f68:	3301      	adds	r3, #1
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f04f 0200 	mov.w	r2, #0
 8001f70:	f04f 0300 	mov.w	r3, #0
 8001f74:	f04f 0400 	mov.w	r4, #0
 8001f78:	0154      	lsls	r4, r2, #5
 8001f7a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f7e:	014b      	lsls	r3, r1, #5
 8001f80:	462b      	mov	r3, r5
 8001f82:	3301      	adds	r3, #1
 8001f84:	4619      	mov	r1, r3
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	f04f 0300 	mov.w	r3, #0
 8001f8e:	f04f 0400 	mov.w	r4, #0
 8001f92:	0154      	lsls	r4, r2, #5
 8001f94:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f98:	014b      	lsls	r3, r1, #5
 8001f9a:	462b      	mov	r3, r5
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	3303      	adds	r3, #3
 8001fa2:	3307      	adds	r3, #7
 8001fa4:	08db      	lsrs	r3, r3, #3
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	ebad 0d03 	sub.w	sp, sp, r3
 8001fac:	466b      	mov	r3, sp
 8001fae:	3303      	adds	r3, #3
 8001fb0:	089b      	lsrs	r3, r3, #2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	83fb      	strh	r3, [r7, #30]
 8001fba:	8bfa      	ldrh	r2, [r7, #30]
 8001fbc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	da13      	bge.n	8001fec <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001fca:	8bfb      	ldrh	r3, [r7, #30]
 8001fcc:	ee07 2a90 	vmov	s15, r2
 8001fd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fd4:	697a      	ldr	r2, [r7, #20]
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001fde:	2002      	movs	r0, #2
 8001fe0:	f007 fc6a 	bl	80098b8 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001fe4:	8bfb      	ldrh	r3, [r7, #30]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	83fb      	strh	r3, [r7, #30]
 8001fea:	e7e6      	b.n	8001fba <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	627b      	str	r3, [r7, #36]	; 0x24
 8001ff0:	697a      	ldr	r2, [r7, #20]
 8001ff2:	462b      	mov	r3, r5
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4413      	add	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	429a      	cmp	r2, r3
 8002002:	d00e      	beq.n	8002022 <_ZN3IMU11calibrationEv+0xfe>
 8002004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002006:	60fb      	str	r3, [r7, #12]
		sum += v;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	edd3 7a00 	vldr	s15, [r3]
 800200e:	ed97 7a08 	vldr	s14, [r7, #32]
 8002012:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002016:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 800201a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201c:	3304      	adds	r3, #4
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
 8002020:	e7ec      	b.n	8001ffc <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8002022:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002026:	ee07 3a90 	vmov	s15, r3
 800202a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800202e:	edd7 6a08 	vldr	s13, [r7, #32]
 8002032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	edc3 7a03 	vstr	s15, [r3, #12]
 800203c:	46b5      	mov	sp, r6
}
 800203e:	bf00      	nop
 8002040:	372c      	adds	r7, #44	; 0x2c
 8002042:	46bd      	mov	sp, r7
 8002044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002046:	bf00      	nop
 8002048:	08019794 	.word	0x08019794
 800204c:	080197a0 	.word	0x080197a0

08002050 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af02      	add	r7, sp, #8
 8002056:	4603      	mov	r3, r0
 8002058:	460a      	mov	r2, r1
 800205a:	71fb      	strb	r3, [r7, #7]
 800205c:	4613      	mov	r3, r2
 800205e:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8002060:	79bb      	ldrb	r3, [r7, #6]
 8002062:	b299      	uxth	r1, r3
 8002064:	1dfa      	adds	r2, r7, #7
 8002066:	2364      	movs	r3, #100	; 0x64
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	2301      	movs	r3, #1
 800206c:	480c      	ldr	r0, [pc, #48]	; (80020a0 <INA260_read+0x50>)
 800206e:	f009 f80b 	bl	800b088 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8002072:	79bb      	ldrb	r3, [r7, #6]
 8002074:	b299      	uxth	r1, r3
 8002076:	f107 020c 	add.w	r2, r7, #12
 800207a:	2364      	movs	r3, #100	; 0x64
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	2302      	movs	r3, #2
 8002080:	4807      	ldr	r0, [pc, #28]	; (80020a0 <INA260_read+0x50>)
 8002082:	f009 f8ff 	bl	800b284 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8002086:	7b3b      	ldrb	r3, [r7, #12]
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	b21a      	sxth	r2, r3
 800208c:	7b7b      	ldrb	r3, [r7, #13]
 800208e:	b21b      	sxth	r3, r3
 8002090:	4313      	orrs	r3, r2
 8002092:	b21b      	sxth	r3, r3
 8002094:	81fb      	strh	r3, [r7, #14]
	return val;
 8002096:	89fb      	ldrh	r3, [r7, #14]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20044850 	.word	0x20044850

080020a4 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	b087      	sub	sp, #28
 80020a8:	af02      	add	r7, sp, #8
 80020aa:	4604      	mov	r4, r0
 80020ac:	4608      	mov	r0, r1
 80020ae:	4611      	mov	r1, r2
 80020b0:	461a      	mov	r2, r3
 80020b2:	4623      	mov	r3, r4
 80020b4:	71fb      	strb	r3, [r7, #7]
 80020b6:	4603      	mov	r3, r0
 80020b8:	71bb      	strb	r3, [r7, #6]
 80020ba:	460b      	mov	r3, r1
 80020bc:	717b      	strb	r3, [r7, #5]
 80020be:	4613      	mov	r3, r2
 80020c0:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	733b      	strb	r3, [r7, #12]
 80020c6:	79bb      	ldrb	r3, [r7, #6]
 80020c8:	737b      	strb	r3, [r7, #13]
 80020ca:	797b      	ldrb	r3, [r7, #5]
 80020cc:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 80020ce:	793b      	ldrb	r3, [r7, #4]
 80020d0:	b299      	uxth	r1, r3
 80020d2:	f107 020c 	add.w	r2, r7, #12
 80020d6:	2364      	movs	r3, #100	; 0x64
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	2303      	movs	r3, #3
 80020dc:	4803      	ldr	r0, [pc, #12]	; (80020ec <INA260_write+0x48>)
 80020de:	f008 ffd3 	bl	800b088 <HAL_I2C_Master_Transmit>
}
 80020e2:	bf00      	nop
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd90      	pop	{r4, r7, pc}
 80020ea:	bf00      	nop
 80020ec:	20044850 	.word	0x20044850

080020f0 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	71fb      	strb	r3, [r7, #7]
 80020fa:	460b      	mov	r3, r1
 80020fc:	71bb      	strb	r3, [r7, #6]
 80020fe:	4613      	mov	r3, r2
 8002100:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8002102:	797b      	ldrb	r3, [r7, #5]
 8002104:	79ba      	ldrb	r2, [r7, #6]
 8002106:	79f9      	ldrb	r1, [r7, #7]
 8002108:	2000      	movs	r0, #0
 800210a:	f7ff ffcb 	bl	80020a4 <INA260_write>
}
 800210e:	bf00      	nop
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8002116:	b580      	push	{r7, lr}
 8002118:	b082      	sub	sp, #8
 800211a:	af00      	add	r7, sp, #0
 800211c:	4603      	mov	r3, r0
 800211e:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	461a      	mov	r2, r3
 8002124:	21df      	movs	r1, #223	; 0xdf
 8002126:	2000      	movs	r0, #0
 8002128:	f7ff ffe2 	bl	80020f0 <setConfig>
}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
{

}
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4618      	mov	r0, r3
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
	...

0800214c <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8002158:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800215c:	482a      	ldr	r0, [pc, #168]	; (8002208 <_ZN8JoyStick8getValueEv+0xbc>)
 800215e:	f008 fe29 	bl	800adb4 <HAL_GPIO_ReadPin>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	bf0c      	ite	eq
 8002168:	2301      	moveq	r3, #1
 800216a:	2300      	movne	r3, #0
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <_ZN8JoyStick8getValueEv+0x2e>
 8002172:	89fb      	ldrh	r3, [r7, #14]
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 800217a:	2101      	movs	r1, #1
 800217c:	4823      	ldr	r0, [pc, #140]	; (800220c <_ZN8JoyStick8getValueEv+0xc0>)
 800217e:	f008 fe19 	bl	800adb4 <HAL_GPIO_ReadPin>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	bf0c      	ite	eq
 8002188:	2301      	moveq	r3, #1
 800218a:	2300      	movne	r3, #0
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <_ZN8JoyStick8getValueEv+0x4e>
 8002192:	89fb      	ldrh	r3, [r7, #14]
 8002194:	f043 0302 	orr.w	r3, r3, #2
 8002198:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 800219a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800219e:	481a      	ldr	r0, [pc, #104]	; (8002208 <_ZN8JoyStick8getValueEv+0xbc>)
 80021a0:	f008 fe08 	bl	800adb4 <HAL_GPIO_ReadPin>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	bf0c      	ite	eq
 80021aa:	2301      	moveq	r3, #1
 80021ac:	2300      	movne	r3, #0
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <_ZN8JoyStick8getValueEv+0x70>
 80021b4:	89fb      	ldrh	r3, [r7, #14]
 80021b6:	f043 0304 	orr.w	r3, r3, #4
 80021ba:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 80021bc:	2104      	movs	r1, #4
 80021be:	4814      	ldr	r0, [pc, #80]	; (8002210 <_ZN8JoyStick8getValueEv+0xc4>)
 80021c0:	f008 fdf8 	bl	800adb4 <HAL_GPIO_ReadPin>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	bf0c      	ite	eq
 80021ca:	2301      	moveq	r3, #1
 80021cc:	2300      	movne	r3, #0
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <_ZN8JoyStick8getValueEv+0x90>
 80021d4:	89fb      	ldrh	r3, [r7, #14]
 80021d6:	f043 0308 	orr.w	r3, r3, #8
 80021da:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 80021dc:	2180      	movs	r1, #128	; 0x80
 80021de:	480a      	ldr	r0, [pc, #40]	; (8002208 <_ZN8JoyStick8getValueEv+0xbc>)
 80021e0:	f008 fde8 	bl	800adb4 <HAL_GPIO_ReadPin>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	bf0c      	ite	eq
 80021ea:	2301      	moveq	r3, #1
 80021ec:	2300      	movne	r3, #0
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d003      	beq.n	80021fc <_ZN8JoyStick8getValueEv+0xb0>
 80021f4:	89fb      	ldrh	r3, [r7, #14]
 80021f6:	f043 0310 	orr.w	r3, r3, #16
 80021fa:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 80021fc:	89fb      	ldrh	r3, [r7, #14]
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000
 800220c:	40020c00 	.word	0x40020c00
 8002210:	40020400 	.word	0x40020400

08002214 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	460b      	mov	r3, r1
 800221e:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8002220:	78fb      	ldrb	r3, [r7, #3]
 8002222:	2b52      	cmp	r3, #82	; 0x52
 8002224:	d112      	bne.n	800224c <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002226:	2200      	movs	r2, #0
 8002228:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800222c:	4856      	ldr	r0, [pc, #344]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 800222e:	f008 fdd9 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002232:	2201      	movs	r2, #1
 8002234:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002238:	4853      	ldr	r0, [pc, #332]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 800223a:	f008 fdd3 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800223e:	2201      	movs	r2, #1
 8002240:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002244:	4850      	ldr	r0, [pc, #320]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002246:	f008 fdcd 	bl	800ade4 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 800224a:	e098      	b.n	800237e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 800224c:	78fb      	ldrb	r3, [r7, #3]
 800224e:	2b47      	cmp	r3, #71	; 0x47
 8002250:	d112      	bne.n	8002278 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002252:	2201      	movs	r2, #1
 8002254:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002258:	484b      	ldr	r0, [pc, #300]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 800225a:	f008 fdc3 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800225e:	2200      	movs	r2, #0
 8002260:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002264:	4848      	ldr	r0, [pc, #288]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002266:	f008 fdbd 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800226a:	2201      	movs	r2, #1
 800226c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002270:	4845      	ldr	r0, [pc, #276]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002272:	f008 fdb7 	bl	800ade4 <HAL_GPIO_WritePin>
}
 8002276:	e082      	b.n	800237e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8002278:	78fb      	ldrb	r3, [r7, #3]
 800227a:	2b42      	cmp	r3, #66	; 0x42
 800227c:	d112      	bne.n	80022a4 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800227e:	2201      	movs	r2, #1
 8002280:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002284:	4840      	ldr	r0, [pc, #256]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002286:	f008 fdad 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800228a:	2201      	movs	r2, #1
 800228c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002290:	483d      	ldr	r0, [pc, #244]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002292:	f008 fda7 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002296:	2200      	movs	r2, #0
 8002298:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800229c:	483a      	ldr	r0, [pc, #232]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 800229e:	f008 fda1 	bl	800ade4 <HAL_GPIO_WritePin>
}
 80022a2:	e06c      	b.n	800237e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 80022a4:	78fb      	ldrb	r3, [r7, #3]
 80022a6:	2b43      	cmp	r3, #67	; 0x43
 80022a8:	d112      	bne.n	80022d0 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80022aa:	2201      	movs	r2, #1
 80022ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022b0:	4835      	ldr	r0, [pc, #212]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 80022b2:	f008 fd97 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022bc:	4832      	ldr	r0, [pc, #200]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 80022be:	f008 fd91 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80022c2:	2200      	movs	r2, #0
 80022c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022c8:	482f      	ldr	r0, [pc, #188]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 80022ca:	f008 fd8b 	bl	800ade4 <HAL_GPIO_WritePin>
}
 80022ce:	e056      	b.n	800237e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 80022d0:	78fb      	ldrb	r3, [r7, #3]
 80022d2:	2b4d      	cmp	r3, #77	; 0x4d
 80022d4:	d112      	bne.n	80022fc <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80022d6:	2200      	movs	r2, #0
 80022d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022dc:	482a      	ldr	r0, [pc, #168]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 80022de:	f008 fd81 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80022e2:	2201      	movs	r2, #1
 80022e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022e8:	4827      	ldr	r0, [pc, #156]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 80022ea:	f008 fd7b 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80022ee:	2200      	movs	r2, #0
 80022f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022f4:	4824      	ldr	r0, [pc, #144]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 80022f6:	f008 fd75 	bl	800ade4 <HAL_GPIO_WritePin>
}
 80022fa:	e040      	b.n	800237e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 80022fc:	78fb      	ldrb	r3, [r7, #3]
 80022fe:	2b59      	cmp	r3, #89	; 0x59
 8002300:	d112      	bne.n	8002328 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002302:	2200      	movs	r2, #0
 8002304:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002308:	481f      	ldr	r0, [pc, #124]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 800230a:	f008 fd6b 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800230e:	2200      	movs	r2, #0
 8002310:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002314:	481c      	ldr	r0, [pc, #112]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002316:	f008 fd65 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800231a:	2201      	movs	r2, #1
 800231c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002320:	4819      	ldr	r0, [pc, #100]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002322:	f008 fd5f 	bl	800ade4 <HAL_GPIO_WritePin>
}
 8002326:	e02a      	b.n	800237e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002328:	78fb      	ldrb	r3, [r7, #3]
 800232a:	2b57      	cmp	r3, #87	; 0x57
 800232c:	d112      	bne.n	8002354 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800232e:	2200      	movs	r2, #0
 8002330:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002334:	4814      	ldr	r0, [pc, #80]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002336:	f008 fd55 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800233a:	2200      	movs	r2, #0
 800233c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002340:	4811      	ldr	r0, [pc, #68]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002342:	f008 fd4f 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002346:	2200      	movs	r2, #0
 8002348:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800234c:	480e      	ldr	r0, [pc, #56]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 800234e:	f008 fd49 	bl	800ade4 <HAL_GPIO_WritePin>
}
 8002352:	e014      	b.n	800237e <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8002354:	78fb      	ldrb	r3, [r7, #3]
 8002356:	2b7e      	cmp	r3, #126	; 0x7e
 8002358:	d111      	bne.n	800237e <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800235a:	2201      	movs	r2, #1
 800235c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002360:	4809      	ldr	r0, [pc, #36]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 8002362:	f008 fd3f 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002366:	2201      	movs	r2, #1
 8002368:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800236c:	4806      	ldr	r0, [pc, #24]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 800236e:	f008 fd39 	bl	800ade4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8002372:	2201      	movs	r2, #1
 8002374:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002378:	4803      	ldr	r0, [pc, #12]	; (8002388 <_ZN3LED9fullColorEc+0x174>)
 800237a:	f008 fd33 	bl	800ade4 <HAL_GPIO_WritePin>
}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40020000 	.word	0x40020000

0800238c <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	460b      	mov	r3, r1
 8002396:	70fb      	strb	r3, [r7, #3]
 8002398:	4613      	mov	r3, r2
 800239a:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 800239c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d106      	bne.n	80023b2 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80023a4:	2201      	movs	r2, #1
 80023a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023aa:	4813      	ldr	r0, [pc, #76]	; (80023f8 <_ZN3LED2LREaa+0x6c>)
 80023ac:	f008 fd1a 	bl	800ade4 <HAL_GPIO_WritePin>
 80023b0:	e009      	b.n	80023c6 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 80023b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d105      	bne.n	80023c6 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80023ba:	2200      	movs	r2, #0
 80023bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023c0:	480d      	ldr	r0, [pc, #52]	; (80023f8 <_ZN3LED2LREaa+0x6c>)
 80023c2:	f008 fd0f 	bl	800ade4 <HAL_GPIO_WritePin>

	if(r_status == 1)
 80023c6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d106      	bne.n	80023dc <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80023ce:	2201      	movs	r2, #1
 80023d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023d4:	4808      	ldr	r0, [pc, #32]	; (80023f8 <_ZN3LED2LREaa+0x6c>)
 80023d6:	f008 fd05 	bl	800ade4 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80023da:	e009      	b.n	80023f0 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80023dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d105      	bne.n	80023f0 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80023e4:	2200      	movs	r2, #0
 80023e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023ea:	4803      	ldr	r0, [pc, #12]	; (80023f8 <_ZN3LED2LREaa+0x6c>)
 80023ec:	f008 fcfa 	bl	800ade4 <HAL_GPIO_WritePin>
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40020000 	.word	0x40020000

080023fc <_ZN10LineSensorC1Ev>:
float mon_sens9;
float mon_sens10;
float mon_sens11;
float mon_sens12;

LineSensor::LineSensor()
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b092      	sub	sp, #72	; 0x48
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff fe92 	bl	8002134 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	637b      	str	r3, [r7, #52]	; 0x34
 8002414:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002416:	647b      	str	r3, [r7, #68]	; 0x44
 8002418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800241a:	331c      	adds	r3, #28
 800241c:	633b      	str	r3, [r7, #48]	; 0x30
 800241e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002422:	429a      	cmp	r2, r3
 8002424:	d008      	beq.n	8002438 <_ZN10LineSensorC1Ev+0x3c>
 8002426:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002428:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 800242a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800242c:	2200      	movs	r2, #0
 800242e:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002432:	3302      	adds	r3, #2
 8002434:	647b      	str	r3, [r7, #68]	; 0x44
 8002436:	e7f2      	b.n	800241e <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800243e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002442:	643b      	str	r3, [r7, #64]	; 0x40
 8002444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002446:	3338      	adds	r3, #56	; 0x38
 8002448:	627b      	str	r3, [r7, #36]	; 0x24
 800244a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800244c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244e:	429a      	cmp	r2, r3
 8002450:	d009      	beq.n	8002466 <_ZN10LineSensorC1Ev+0x6a>
 8002452:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002454:	623b      	str	r3, [r7, #32]
		s = 0;
 8002456:	6a3b      	ldr	r3, [r7, #32]
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 800245e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002460:	3304      	adds	r3, #4
 8002462:	643b      	str	r3, [r7, #64]	; 0x40
 8002464:	e7f1      	b.n	800244a <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800246c:	61fb      	str	r3, [r7, #28]
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	3338      	adds	r3, #56	; 0x38
 8002476:	61bb      	str	r3, [r7, #24]
 8002478:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	429a      	cmp	r2, r3
 800247e:	d009      	beq.n	8002494 <_ZN10LineSensorC1Ev+0x98>
 8002480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002482:	617b      	str	r3, [r7, #20]
		m = 0;
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f04f 0200 	mov.w	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 800248c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800248e:	3304      	adds	r3, #4
 8002490:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002492:	e7f1      	b.n	8002478 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 800249a:	613b      	str	r3, [r7, #16]
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	63bb      	str	r3, [r7, #56]	; 0x38
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	3338      	adds	r3, #56	; 0x38
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d009      	beq.n	80024c2 <_ZN10LineSensorC1Ev+0xc6>
 80024ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024b0:	60bb      	str	r3, [r7, #8]
		s = 1;
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80024b8:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 80024ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024bc:	3304      	adds	r3, #4
 80024be:	63bb      	str	r3, [r7, #56]	; 0x38
 80024c0:	e7f1      	b.n	80024a6 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4618      	mov	r0, r3
 80024c6:	3748      	adds	r7, #72	; 0x48
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	220e      	movs	r2, #14
 80024d8:	4619      	mov	r1, r3
 80024da:	4803      	ldr	r0, [pc, #12]	; (80024e8 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80024dc:	f007 fa52 	bl	8009984 <HAL_ADC_Start_DMA>
}
 80024e0:	bf00      	nop
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	20044774 	.word	0x20044774

080024ec <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80024f4:	2300      	movs	r3, #0
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2b0d      	cmp	r3, #13
 80024fc:	dc2f      	bgt.n	800255e <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	3392      	adds	r3, #146	; 0x92
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	3304      	adds	r3, #4
 800250a:	ed93 7a00 	vldr	s14, [r3]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68fa      	ldr	r2, [r7, #12]
 8002512:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002516:	ee07 3a90 	vmov	s15, r3
 800251a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	33a0      	adds	r3, #160	; 0xa0
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	3304      	adds	r3, #4
 800252a:	edd3 7a00 	vldr	s15, [r3]
 800252e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002532:	4b14      	ldr	r3, [pc, #80]	; (8002584 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	4619      	mov	r1, r3
 8002538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	460b      	mov	r3, r1
 8002540:	00db      	lsls	r3, r3, #3
 8002542:	1a5b      	subs	r3, r3, r1
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	68f9      	ldr	r1, [r7, #12]
 8002548:	440b      	add	r3, r1
 800254a:	3306      	adds	r3, #6
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	4413      	add	r3, r2
 8002550:	3304      	adds	r3, #4
 8002552:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	3301      	adds	r3, #1
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	e7cc      	b.n	80024f8 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	3301      	adds	r3, #1
 8002564:	b2da      	uxtb	r2, r3
 8002566:	4b07      	ldr	r3, [pc, #28]	; (8002584 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002568:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 800256a:	4b06      	ldr	r3, [pc, #24]	; (8002584 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b09      	cmp	r3, #9
 8002570:	d902      	bls.n	8002578 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 8002572:	4b04      	ldr	r3, [pc, #16]	; (8002584 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002574:	2200      	movs	r2, #0
 8002576:	701a      	strb	r2, [r3, #0]


}
 8002578:	bf00      	nop
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	20000254 	.word	0x20000254

08002588 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002588:	b490      	push	{r4, r7}
 800258a:	b08e      	sub	sp, #56	; 0x38
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
	float temp_val[10];
	static float pre_sensor[AD_DATA_SIZE];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002590:	2300      	movs	r3, #0
 8002592:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002596:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800259a:	2b0d      	cmp	r3, #13
 800259c:	f200 808e 	bhi.w	80026bc <_ZN10LineSensor18updateSensorValuesEv+0x134>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80025a0:	2300      	movs	r3, #0
 80025a2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80025a6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80025aa:	2b09      	cmp	r3, #9
 80025ac:	d81c      	bhi.n	80025e8 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 80025ae:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80025b2:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80025b6:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	1a9b      	subs	r3, r3, r2
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	4423      	add	r3, r4
 80025c6:	3306      	adds	r3, #6
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4403      	add	r3, r0
 80025cc:	3304      	adds	r3, #4
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	008b      	lsls	r3, r1, #2
 80025d2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80025d6:	440b      	add	r3, r1
 80025d8:	3b30      	subs	r3, #48	; 0x30
 80025da:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80025dc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80025e0:	3301      	adds	r3, #1
 80025e2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80025e6:	e7de      	b.n	80025a6 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 80025e8:	2300      	movs	r3, #0
 80025ea:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80025ee:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80025f2:	2b09      	cmp	r3, #9
 80025f4:	d84d      	bhi.n	8002692 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80025f6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80025fa:	3301      	adds	r3, #1
 80025fc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002600:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002604:	2b09      	cmp	r3, #9
 8002606:	d83e      	bhi.n	8002686 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8002608:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002612:	4413      	add	r3, r2
 8002614:	3b30      	subs	r3, #48	; 0x30
 8002616:	ed93 7a00 	vldr	s14, [r3]
 800261a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002624:	4413      	add	r3, r2
 8002626:	3b30      	subs	r3, #48	; 0x30
 8002628:	edd3 7a00 	vldr	s15, [r3]
 800262c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002634:	d521      	bpl.n	800267a <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8002636:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002640:	4413      	add	r3, r2
 8002642:	3b30      	subs	r3, #48	; 0x30
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002648:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800264c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002650:	0092      	lsls	r2, r2, #2
 8002652:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002656:	440a      	add	r2, r1
 8002658:	3a30      	subs	r2, #48	; 0x30
 800265a:	6812      	ldr	r2, [r2, #0]
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002662:	440b      	add	r3, r1
 8002664:	3b30      	subs	r3, #48	; 0x30
 8002666:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002668:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002672:	4413      	add	r3, r2
 8002674:	3b30      	subs	r3, #48	; 0x30
 8002676:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002678:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 800267a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800267e:	3301      	adds	r3, #1
 8002680:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002684:	e7bc      	b.n	8002600 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 8002686:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800268a:	3301      	adds	r3, #1
 800268c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002690:	e7ad      	b.n	80025ee <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		//sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
		sensor[ad_cnt] = temp_val[5];
 8002692:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002696:	69fa      	ldr	r2, [r7, #28]
 8002698:	6879      	ldr	r1, [r7, #4]
 800269a:	33b0      	adds	r3, #176	; 0xb0
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	440b      	add	r3, r1
 80026a0:	601a      	str	r2, [r3, #0]
		pre_sensor[ad_cnt] = temp_val[5];
 80026a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026a6:	69fa      	ldr	r2, [r7, #28]
 80026a8:	492c      	ldr	r1, [pc, #176]	; (800275c <_ZN10LineSensor18updateSensorValuesEv+0x1d4>)
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80026b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026b4:	3301      	adds	r3, #1
 80026b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80026ba:	e76c      	b.n	8002596 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80026c2:	4a27      	ldr	r2, [pc, #156]	; (8002760 <_ZN10LineSensor18updateSensorValuesEv+0x1d8>)
 80026c4:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80026cc:	4a25      	ldr	r2, [pc, #148]	; (8002764 <_ZN10LineSensor18updateSensorValuesEv+0x1dc>)
 80026ce:	6013      	str	r3, [r2, #0]

	mon_sens0 = sensor[0];
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80026d6:	4a24      	ldr	r2, [pc, #144]	; (8002768 <_ZN10LineSensor18updateSensorValuesEv+0x1e0>)
 80026d8:	6013      	str	r3, [r2, #0]
	mon_sens1 = sensor[1];
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80026e0:	4a22      	ldr	r2, [pc, #136]	; (800276c <_ZN10LineSensor18updateSensorValuesEv+0x1e4>)
 80026e2:	6013      	str	r3, [r2, #0]
	mon_sens2 = sensor[2];
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80026ea:	4a21      	ldr	r2, [pc, #132]	; (8002770 <_ZN10LineSensor18updateSensorValuesEv+0x1e8>)
 80026ec:	6013      	str	r3, [r2, #0]
	mon_sens3 = sensor[3];
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 80026f4:	4a1f      	ldr	r2, [pc, #124]	; (8002774 <_ZN10LineSensor18updateSensorValuesEv+0x1ec>)
 80026f6:	6013      	str	r3, [r2, #0]
	mon_sens4 = sensor[4];
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 80026fe:	4a1e      	ldr	r2, [pc, #120]	; (8002778 <_ZN10LineSensor18updateSensorValuesEv+0x1f0>)
 8002700:	6013      	str	r3, [r2, #0]
	mon_sens5 = sensor[5];
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8002708:	4a1c      	ldr	r2, [pc, #112]	; (800277c <_ZN10LineSensor18updateSensorValuesEv+0x1f4>)
 800270a:	6013      	str	r3, [r2, #0]
	mon_sens6 = sensor[6];
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8002712:	4a1b      	ldr	r2, [pc, #108]	; (8002780 <_ZN10LineSensor18updateSensorValuesEv+0x1f8>)
 8002714:	6013      	str	r3, [r2, #0]
	mon_sens7 = sensor[7];
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f8d3 32dc 	ldr.w	r3, [r3, #732]	; 0x2dc
 800271c:	4a19      	ldr	r2, [pc, #100]	; (8002784 <_ZN10LineSensor18updateSensorValuesEv+0x1fc>)
 800271e:	6013      	str	r3, [r2, #0]
	mon_sens8 = sensor[8];
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f8d3 32e0 	ldr.w	r3, [r3, #736]	; 0x2e0
 8002726:	4a18      	ldr	r2, [pc, #96]	; (8002788 <_ZN10LineSensor18updateSensorValuesEv+0x200>)
 8002728:	6013      	str	r3, [r2, #0]
	mon_sens9 = sensor[9];
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f8d3 32e4 	ldr.w	r3, [r3, #740]	; 0x2e4
 8002730:	4a16      	ldr	r2, [pc, #88]	; (800278c <_ZN10LineSensor18updateSensorValuesEv+0x204>)
 8002732:	6013      	str	r3, [r2, #0]
	mon_sens10 = sensor[10];
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800273a:	4a15      	ldr	r2, [pc, #84]	; (8002790 <_ZN10LineSensor18updateSensorValuesEv+0x208>)
 800273c:	6013      	str	r3, [r2, #0]
	mon_sens11 = sensor[11];
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8002744:	4a13      	ldr	r2, [pc, #76]	; (8002794 <_ZN10LineSensor18updateSensorValuesEv+0x20c>)
 8002746:	6013      	str	r3, [r2, #0]
	mon_sens12 = sensor[12];
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800274e:	4a12      	ldr	r2, [pc, #72]	; (8002798 <_ZN10LineSensor18updateSensorValuesEv+0x210>)
 8002750:	6013      	str	r3, [r2, #0]
}
 8002752:	bf00      	nop
 8002754:	3738      	adds	r7, #56	; 0x38
 8002756:	46bd      	mov	sp, r7
 8002758:	bc90      	pop	{r4, r7}
 800275a:	4770      	bx	lr
 800275c:	20000258 	.word	0x20000258
 8002760:	20000218 	.word	0x20000218
 8002764:	2000021c 	.word	0x2000021c
 8002768:	20000220 	.word	0x20000220
 800276c:	20000224 	.word	0x20000224
 8002770:	20000228 	.word	0x20000228
 8002774:	2000022c 	.word	0x2000022c
 8002778:	20000230 	.word	0x20000230
 800277c:	20000234 	.word	0x20000234
 8002780:	20000238 	.word	0x20000238
 8002784:	2000023c 	.word	0x2000023c
 8002788:	20000240 	.word	0x20000240
 800278c:	20000244 	.word	0x20000244
 8002790:	20000248 	.word	0x20000248
 8002794:	2000024c 	.word	0x2000024c
 8002798:	20000250 	.word	0x20000250

0800279c <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b0a0      	sub	sp, #128	; 0x80
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 80027a4:	2064      	movs	r0, #100	; 0x64
 80027a6:	f007 f887 	bl	80098b8 <HAL_Delay>

	lcd_clear();
 80027aa:	f7fe fc79 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80027ae:	2100      	movs	r1, #0
 80027b0:	2000      	movs	r0, #0
 80027b2:	f7fe fc85 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 80027b6:	4886      	ldr	r0, [pc, #536]	; (80029d0 <_ZN10LineSensor11calibrationEv+0x234>)
 80027b8:	f7fe fcac 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80027bc:	2101      	movs	r1, #1
 80027be:	2000      	movs	r0, #0
 80027c0:	f7fe fc7e 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 80027c4:	4883      	ldr	r0, [pc, #524]	; (80029d4 <_ZN10LineSensor11calibrationEv+0x238>)
 80027c6:	f7fe fca5 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80027ca:	2300      	movs	r3, #0
 80027cc:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80027d0:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80027d4:	2b0d      	cmp	r3, #13
 80027d6:	d823      	bhi.n	8002820 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 80027d8:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80027dc:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80027e0:	6879      	ldr	r1, [r7, #4]
 80027e2:	32b0      	adds	r2, #176	; 0xb0
 80027e4:	0092      	lsls	r2, r2, #2
 80027e6:	440a      	add	r2, r1
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80027f0:	440b      	add	r3, r1
 80027f2:	3b40      	subs	r3, #64	; 0x40
 80027f4:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 80027f6:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80027fa:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	32b0      	adds	r2, #176	; 0xb0
 8002802:	0092      	lsls	r2, r2, #2
 8002804:	440a      	add	r2, r1
 8002806:	6812      	ldr	r2, [r2, #0]
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800280e:	440b      	add	r3, r1
 8002810:	3b78      	subs	r3, #120	; 0x78
 8002812:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002814:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002818:	3301      	adds	r3, #1
 800281a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800281e:	e7d7      	b.n	80027d0 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff fc90 	bl	800214c <_ZN8JoyStick8getValueEv>
 800282c:	4603      	mov	r3, r0
 800282e:	2b02      	cmp	r3, #2
 8002830:	bf14      	ite	ne
 8002832:	2301      	movne	r3, #1
 8002834:	2300      	moveq	r3, #0
 8002836:	b2db      	uxtb	r3, r3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d079      	beq.n	8002930 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800283c:	2300      	movs	r3, #0
 800283e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002842:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002846:	2b0d      	cmp	r3, #13
 8002848:	d850      	bhi.n	80028ec <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 800284a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002854:	4413      	add	r3, r2
 8002856:	3b40      	subs	r3, #64	; 0x40
 8002858:	ed93 7a00 	vldr	s14, [r3]
 800285c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	33b0      	adds	r3, #176	; 0xb0
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	edd3 7a00 	vldr	s15, [r3]
 800286c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002874:	d50f      	bpl.n	8002896 <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 8002876:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 800287a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	32b0      	adds	r2, #176	; 0xb0
 8002882:	0092      	lsls	r2, r2, #2
 8002884:	440a      	add	r2, r1
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800288e:	440b      	add	r3, r1
 8002890:	3b40      	subs	r3, #64	; 0x40
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	e024      	b.n	80028e0 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 8002896:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80028a0:	4413      	add	r3, r2
 80028a2:	3b78      	subs	r3, #120	; 0x78
 80028a4:	ed93 7a00 	vldr	s14, [r3]
 80028a8:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	33b0      	adds	r3, #176	; 0xb0
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	edd3 7a00 	vldr	s15, [r3]
 80028b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028c0:	dd0e      	ble.n	80028e0 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 80028c2:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80028c6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	32b0      	adds	r2, #176	; 0xb0
 80028ce:	0092      	lsls	r2, r2, #2
 80028d0:	440a      	add	r2, r1
 80028d2:	6812      	ldr	r2, [r2, #0]
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80028da:	440b      	add	r3, r1
 80028dc:	3b78      	subs	r3, #120	; 0x78
 80028de:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80028e0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028e4:	3301      	adds	r3, #1
 80028e6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80028ea:	e7aa      	b.n	8002842 <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f203 23be 	addw	r3, r3, #702	; 0x2be
 80028f2:	4618      	mov	r0, r3
 80028f4:	f002 faba 	bl	8004e6c <_ZN12RotarySwitch8getValueEv>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	bf0c      	ite	eq
 80028fe:	2301      	moveq	r3, #1
 8002900:	2300      	movne	r3, #0
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b00      	cmp	r3, #0
 8002906:	d009      	beq.n	800291c <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800290e:	2201      	movs	r2, #1
 8002910:	f04f 31ff 	mov.w	r1, #4294967295
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fd39 	bl	800238c <_ZN3LED2LREaa>
 800291a:	e781      	b.n	8002820 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8002922:	2200      	movs	r2, #0
 8002924:	f04f 31ff 	mov.w	r1, #4294967295
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff fd2f 	bl	800238c <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 800292e:	e777      	b.n	8002820 <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002930:	2300      	movs	r3, #0
 8002932:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002936:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800293a:	2b0d      	cmp	r3, #13
 800293c:	d826      	bhi.n	800298c <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 800293e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002948:	4413      	add	r3, r2
 800294a:	3b40      	subs	r3, #64	; 0x40
 800294c:	ed93 7a00 	vldr	s14, [r3]
 8002950:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800295a:	4413      	add	r3, r2
 800295c:	3b78      	subs	r3, #120	; 0x78
 800295e:	edd3 7a00 	vldr	s15, [r3]
 8002962:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002966:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800296a:	eddf 6a1b 	vldr	s13, [pc, #108]	; 80029d8 <_ZN10LineSensor11calibrationEv+0x23c>
 800296e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	3392      	adds	r3, #146	; 0x92
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	4413      	add	r3, r2
 800297a:	3304      	adds	r3, #4
 800297c:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002980:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002984:	3301      	adds	r3, #1
 8002986:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 800298a:	e7d4      	b.n	8002936 <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800298c:	2300      	movs	r3, #0
 800298e:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002992:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002996:	2b0d      	cmp	r3, #13
 8002998:	d815      	bhi.n	80029c6 <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 800299a:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 800299e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029a2:	0092      	lsls	r2, r2, #2
 80029a4:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80029a8:	440a      	add	r2, r1
 80029aa:	3a78      	subs	r2, #120	; 0x78
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	33a0      	adds	r3, #160	; 0xa0
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	440b      	add	r3, r1
 80029b6:	3304      	adds	r3, #4
 80029b8:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80029ba:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029be:	3301      	adds	r3, #1
 80029c0:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80029c4:	e7e5      	b.n	8002992 <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 80029c6:	bf00      	nop
 80029c8:	3780      	adds	r7, #128	; 0x80
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	080197ac 	.word	0x080197ac
 80029d4:	080197b8 	.word	0x080197b8
 80029d8:	447a0000 	.word	0x447a0000

080029dc <_ZN10LineSensor13emergencyStopEv>:
{
	//printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 80029e4:	2300      	movs	r3, #0
 80029e6:	81fb      	strh	r3, [r7, #14]
	/*
	for(const auto & s : sensor){
		if(s >= 550) out_cnt++;
	}
	*/
	for(uint16_t i = 3; i <= 10; i++){
 80029e8:	2303      	movs	r3, #3
 80029ea:	81bb      	strh	r3, [r7, #12]
 80029ec:	89bb      	ldrh	r3, [r7, #12]
 80029ee:	2b0a      	cmp	r3, #10
 80029f0:	d814      	bhi.n	8002a1c <_ZN10LineSensor13emergencyStopEv+0x40>
		if(sensor[i] >= 550) out_cnt++;
 80029f2:	89bb      	ldrh	r3, [r7, #12]
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	33b0      	adds	r3, #176	; 0xb0
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	4413      	add	r3, r2
 80029fc:	edd3 7a00 	vldr	s15, [r3]
 8002a00:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002a70 <_ZN10LineSensor13emergencyStopEv+0x94>
 8002a04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a0c:	db02      	blt.n	8002a14 <_ZN10LineSensor13emergencyStopEv+0x38>
 8002a0e:	89fb      	ldrh	r3, [r7, #14]
 8002a10:	3301      	adds	r3, #1
 8002a12:	81fb      	strh	r3, [r7, #14]
	for(uint16_t i = 3; i <= 10; i++){
 8002a14:	89bb      	ldrh	r3, [r7, #12]
 8002a16:	3301      	adds	r3, #1
 8002a18:	81bb      	strh	r3, [r7, #12]
 8002a1a:	e7e7      	b.n	80029ec <_ZN10LineSensor13emergencyStopEv+0x10>
	}

	if(out_cnt >= 8){
 8002a1c:	89fb      	ldrh	r3, [r7, #14]
 8002a1e:	2b07      	cmp	r3, #7
 8002a20:	d906      	bls.n	8002a30 <_ZN10LineSensor13emergencyStopEv+0x54>
		cnt++;
 8002a22:	4b14      	ldr	r3, [pc, #80]	; (8002a74 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	3301      	adds	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	4b12      	ldr	r3, [pc, #72]	; (8002a74 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a2c:	801a      	strh	r2, [r3, #0]
 8002a2e:	e002      	b.n	8002a36 <_ZN10LineSensor13emergencyStopEv+0x5a>
	}
	else{
		cnt = 0;
 8002a30:	4b10      	ldr	r3, [pc, #64]	; (8002a74 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 100){
 8002a36:	4b0f      	ldr	r3, [pc, #60]	; (8002a74 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	2b63      	cmp	r3, #99	; 0x63
 8002a3c:	d903      	bls.n	8002a46 <_ZN10LineSensor13emergencyStopEv+0x6a>
		flag = true;
 8002a3e:	4b0e      	ldr	r3, [pc, #56]	; (8002a78 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002a40:	2201      	movs	r2, #1
 8002a42:	701a      	strb	r2, [r3, #0]
 8002a44:	e002      	b.n	8002a4c <_ZN10LineSensor13emergencyStopEv+0x70>
	}
	else flag = false;
 8002a46:	4b0c      	ldr	r3, [pc, #48]	; (8002a78 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 8002a4c:	4b09      	ldr	r3, [pc, #36]	; (8002a74 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a4e:	881b      	ldrh	r3, [r3, #0]
 8002a50:	f242 720f 	movw	r2, #9999	; 0x270f
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d903      	bls.n	8002a60 <_ZN10LineSensor13emergencyStopEv+0x84>
 8002a58:	4b06      	ldr	r3, [pc, #24]	; (8002a74 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a5a:	f242 7210 	movw	r2, #10000	; 0x2710
 8002a5e:	801a      	strh	r2, [r3, #0]

	return flag;
 8002a60:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002a62:	781b      	ldrb	r3, [r3, #0]

}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	44098000 	.word	0x44098000
 8002a74:	20000290 	.word	0x20000290
 8002a78:	20000292 	.word	0x20000292

08002a7c <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	ed87 0a01 	vstr	s0, [r7, #4]
 8002a86:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a8a:	eef0 7ae7 	vabs.f32	s15, s15
 8002a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>:
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;


LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger, IMU *imu, ESC *esc) :
 8002a9c:	b480      	push	{r7}
 8002a9e:	b087      	sub	sp, #28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
 8002aa8:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), min_velocity_(0), min_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0), mode_selector_(0), crossline_idx_(0), sideline_idx_(0), all_sideline_idx_(0),
				ignore_crossline_flag_(false), stable_flag_(false), stable_cnt_reset_flag_(false), max_acc_(0), max_dec_(0), max_acc2_(0), max_dec2_(0), correction_check_cnt_(0), all_sideline_flag_(false)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f04f 0200 	mov.w	r2, #0
 8002ab0:	629a      	str	r2, [r3, #40]	; 0x28
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f04f 0200 	mov.w	r2, #0
 8002ab8:	62da      	str	r2, [r3, #44]	; 0x2c
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	631a      	str	r2, [r3, #48]	; 0x30
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	645a      	str	r2, [r3, #68]	; 0x44
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f04f 0200 	mov.w	r2, #0
 8002ae0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f04f 0200 	mov.w	r2, #0
 8002aea:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8002b1a:	330c      	adds	r3, #12
 8002b1c:	f04f 0200 	mov.w	r2, #0
 8002b20:	601a      	str	r2, [r3, #0]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002b28:	3350      	adds	r3, #80	; 0x50
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	701a      	strb	r2, [r3, #0]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002b34:	3352      	adds	r3, #82	; 0x52
 8002b36:	2200      	movs	r2, #0
 8002b38:	801a      	strh	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002b40:	3354      	adds	r3, #84	; 0x54
 8002b42:	2200      	movs	r2, #0
 8002b44:	801a      	strh	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002b4c:	3388      	adds	r3, #136	; 0x88
 8002b4e:	2200      	movs	r2, #0
 8002b50:	801a      	strh	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002b58:	338a      	adds	r3, #138	; 0x8a
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	801a      	strh	r2, [r3, #0]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002b64:	338c      	adds	r3, #140	; 0x8c
 8002b66:	2200      	movs	r2, #0
 8002b68:	801a      	strh	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002b70:	338e      	adds	r3, #142	; 0x8e
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002b7c:	338f      	adds	r3, #143	; 0x8f
 8002b7e:	2200      	movs	r2, #0
 8002b80:	701a      	strb	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002b88:	3390      	adds	r3, #144	; 0x90
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	701a      	strb	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002b94:	3394      	adds	r3, #148	; 0x94
 8002b96:	f04f 0200 	mov.w	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002ba2:	3398      	adds	r3, #152	; 0x98
 8002ba4:	f04f 0200 	mov.w	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bb0:	339c      	adds	r3, #156	; 0x9c
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bbe:	33a0      	adds	r3, #160	; 0xa0
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bcc:	33a4      	adds	r3, #164	; 0xa4
 8002bce:	2200      	movs	r2, #0
 8002bd0:	801a      	strh	r2, [r3, #0]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bd8:	33a6      	adds	r3, #166	; 0xa6
 8002bda:	2200      	movs	r2, #0
 8002bdc:	701a      	strb	r2, [r3, #0]

{
	motor_ = motor;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6a3a      	ldr	r2, [r7, #32]
 8002bf4:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bfa:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c00:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c06:	61da      	str	r2, [r3, #28]
	imu_ = imu;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c0c:	621a      	str	r2, [r3, #32]
	esc_ = esc;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c12:	625a      	str	r2, [r3, #36]	; 0x24

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c14:	2300      	movs	r3, #0
 8002c16:	82fb      	strh	r3, [r7, #22]
 8002c18:	8afb      	ldrh	r3, [r7, #22]
 8002c1a:	f241 726f 	movw	r2, #5999	; 0x176f
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d80d      	bhi.n	8002c3e <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1a2>
		velocity_table_[i] = 0;
 8002c22:	8afb      	ldrh	r3, [r7, #22]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8002c2a:	3304      	adds	r3, #4
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	4413      	add	r3, r2
 8002c30:	f04f 0200 	mov.w	r2, #0
 8002c34:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c36:	8afb      	ldrh	r3, [r7, #22]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	82fb      	strh	r3, [r7, #22]
 8002c3c:	e7ec      	b.n	8002c18 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x17c>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002c3e:	2300      	movs	r3, #0
 8002c40:	82bb      	strh	r3, [r7, #20]
 8002c42:	8abb      	ldrh	r3, [r7, #20]
 8002c44:	2b63      	cmp	r3, #99	; 0x63
 8002c46:	d80d      	bhi.n	8002c64 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1c8>
		crossline_distance_[i] = 0;
 8002c48:	8abb      	ldrh	r3, [r7, #20]
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002c50:	3316      	adds	r3, #22
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4413      	add	r3, r2
 8002c56:	f04f 0200 	mov.w	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002c5c:	8abb      	ldrh	r3, [r7, #20]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	82bb      	strh	r3, [r7, #20]
 8002c62:	e7ee      	b.n	8002c42 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1a6>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002c64:	2300      	movs	r3, #0
 8002c66:	827b      	strh	r3, [r7, #18]
 8002c68:	8a7b      	ldrh	r3, [r7, #18]
 8002c6a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002c6e:	d20d      	bcs.n	8002c8c <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1f0>
		sideline_distance_[i] = 0;
 8002c70:	8a7b      	ldrh	r3, [r7, #18]
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 8002c78:	333a      	adds	r3, #58	; 0x3a
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	4413      	add	r3, r2
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002c84:	8a7b      	ldrh	r3, [r7, #18]
 8002c86:	3301      	adds	r3, #1
 8002c88:	827b      	strh	r3, [r7, #18]
 8002c8a:	e7ed      	b.n	8002c68 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1cc>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	823b      	strh	r3, [r7, #16]
 8002c90:	8a3b      	ldrh	r3, [r7, #16]
 8002c92:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002c96:	d20d      	bcs.n	8002cb4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x218>
		all_sideline_distance_[i] = 0;
 8002c98:	8a3b      	ldrh	r3, [r7, #16]
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002ca0:	332e      	adds	r3, #46	; 0x2e
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	4413      	add	r3, r2
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002cac:	8a3b      	ldrh	r3, [r7, #16]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	823b      	strh	r3, [r7, #16]
 8002cb2:	e7ed      	b.n	8002c90 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1f4>
	}
}
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	371c      	adds	r7, #28
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	0000      	movs	r0, r0
 8002cc4:	0000      	movs	r0, r0
	...

08002cc8 <_ZN9LineTrace9calcErrorEv>:

// ---------------------------------------------------------------------------------------------------//
// -------------------------------------Sensor angle based line following --------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::calcError()
{
 8002cc8:	b5b0      	push	{r4, r5, r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
	/*
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
	*/

	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002ce0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002cec:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10]);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	edd3 6ab8 	vldr	s13, [r3, #736]	; 0x2e0
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002d00:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002d0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d10:	ee77 7a67 	vsub.f32	s15, s14, s15
	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002d14:	edc7 7a03 	vstr	s15, [r7, #12]
	mon_diff = diff;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4a1d      	ldr	r2, [pc, #116]	; (8002d90 <_ZN9LineTrace9calcErrorEv+0xc8>)
 8002d1c:	6013      	str	r3, [r2, #0]

	diff = ((R_DIFF)*(diff) + (1.0 - (R_DIFF))* (pre_diff));
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7fd fc29 	bl	8000578 <__aeabi_f2d>
 8002d26:	a316      	add	r3, pc, #88	; (adr r3, 8002d80 <_ZN9LineTrace9calcErrorEv+0xb8>)
 8002d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d2c:	f7fd fc7c 	bl	8000628 <__aeabi_dmul>
 8002d30:	4603      	mov	r3, r0
 8002d32:	460c      	mov	r4, r1
 8002d34:	4625      	mov	r5, r4
 8002d36:	461c      	mov	r4, r3
 8002d38:	4b16      	ldr	r3, [pc, #88]	; (8002d94 <_ZN9LineTrace9calcErrorEv+0xcc>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7fd fc1b 	bl	8000578 <__aeabi_f2d>
 8002d42:	a311      	add	r3, pc, #68	; (adr r3, 8002d88 <_ZN9LineTrace9calcErrorEv+0xc0>)
 8002d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d48:	f7fd fc6e 	bl	8000628 <__aeabi_dmul>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4620      	mov	r0, r4
 8002d52:	4629      	mov	r1, r5
 8002d54:	f7fd fab2 	bl	80002bc <__adddf3>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	460c      	mov	r4, r1
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	4621      	mov	r1, r4
 8002d60:	f7fd ff5a 	bl	8000c18 <__aeabi_d2f>
 8002d64:	4603      	mov	r3, r0
 8002d66:	60fb      	str	r3, [r7, #12]
	//mon_diff_lpf = diff;

	pre_diff = diff;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4a0a      	ldr	r2, [pc, #40]	; (8002d94 <_ZN9LineTrace9calcErrorEv+0xcc>)
 8002d6c:	6013      	str	r3, [r2, #0]

	return diff;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	ee07 3a90 	vmov	s15, r3

}
 8002d74:	eeb0 0a67 	vmov.f32	s0, s15
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bdb0      	pop	{r4, r5, r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	47ae147b 	.word	0x47ae147b
 8002d84:	3fb47ae1 	.word	0x3fb47ae1
 8002d88:	d70a3d71 	.word	0xd70a3d71
 8002d8c:	3fed70a3 	.word	0x3fed70a3
 8002d90:	20000294 	.word	0x20000294
 8002d94:	200002a0 	.word	0x200002a0

08002d98 <_ZN9LineTrace8pidTraceEv>:
}
// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Standar line following ------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::pidTrace()
{
 8002d98:	b5b0      	push	{r4, r5, r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff ff91 	bl	8002cc8 <_ZN9LineTrace9calcErrorEv>
 8002da6:	ed87 0a03 	vstr	s0, [r7, #12]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d007      	beq.n	8002dc4 <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 8002db4:	4b66      	ldr	r3, [pc, #408]	; (8002f50 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002db6:	f04f 0200 	mov.w	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}

	if(mode_selector_ == FIRST_RUNNING){
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002dca:	3354      	adds	r3, #84	; 0x54
 8002dcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d14c      	bne.n	8002e6e <_ZN9LineTrace8pidTraceEv+0xd6>
		p = kp_slow_ * diff;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002dda:	ed97 7a03 	vldr	s14, [r7, #12]
 8002dde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002de2:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_slow_ * (diff - pre_diff) / DELTA_T;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002dec:	4b59      	ldr	r3, [pc, #356]	; (8002f54 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002dee:	edd3 7a00 	vldr	s15, [r3]
 8002df2:	edd7 6a03 	vldr	s13, [r7, #12]
 8002df6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dfe:	ee17 0a90 	vmov	r0, s15
 8002e02:	f7fd fbb9 	bl	8000578 <__aeabi_f2d>
 8002e06:	a350      	add	r3, pc, #320	; (adr r3, 8002f48 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0c:	f7fd fd36 	bl	800087c <__aeabi_ddiv>
 8002e10:	4603      	mov	r3, r0
 8002e12:	460c      	mov	r4, r1
 8002e14:	4618      	mov	r0, r3
 8002e16:	4621      	mov	r1, r4
 8002e18:	f7fd fefe 	bl	8000c18 <__aeabi_d2f>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	613b      	str	r3, [r7, #16]
		i += ki_slow_ * diff * DELTA_T;
 8002e20:	4b4b      	ldr	r3, [pc, #300]	; (8002f50 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7fd fba7 	bl	8000578 <__aeabi_f2d>
 8002e2a:	4604      	mov	r4, r0
 8002e2c:	460d      	mov	r5, r1
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002e34:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e3c:	ee17 0a90 	vmov	r0, s15
 8002e40:	f7fd fb9a 	bl	8000578 <__aeabi_f2d>
 8002e44:	a340      	add	r3, pc, #256	; (adr r3, 8002f48 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4a:	f7fd fbed 	bl	8000628 <__aeabi_dmul>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	460b      	mov	r3, r1
 8002e52:	4620      	mov	r0, r4
 8002e54:	4629      	mov	r1, r5
 8002e56:	f7fd fa31 	bl	80002bc <__adddf3>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	460c      	mov	r4, r1
 8002e5e:	4618      	mov	r0, r3
 8002e60:	4621      	mov	r1, r4
 8002e62:	f7fd fed9 	bl	8000c18 <__aeabi_d2f>
 8002e66:	4602      	mov	r2, r0
 8002e68:	4b39      	ldr	r3, [pc, #228]	; (8002f50 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	e04b      	b.n	8002f06 <_ZN9LineTrace8pidTraceEv+0x16e>
	}
	else{
		p = kp_ * diff;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002e74:	ed97 7a03 	vldr	s14, [r7, #12]
 8002e78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e7c:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_ * (diff - pre_diff) / DELTA_T;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002e86:	4b33      	ldr	r3, [pc, #204]	; (8002f54 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002e88:	edd3 7a00 	vldr	s15, [r3]
 8002e8c:	edd7 6a03 	vldr	s13, [r7, #12]
 8002e90:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e98:	ee17 0a90 	vmov	r0, s15
 8002e9c:	f7fd fb6c 	bl	8000578 <__aeabi_f2d>
 8002ea0:	a329      	add	r3, pc, #164	; (adr r3, 8002f48 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	f7fd fce9 	bl	800087c <__aeabi_ddiv>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	460c      	mov	r4, r1
 8002eae:	4618      	mov	r0, r3
 8002eb0:	4621      	mov	r1, r4
 8002eb2:	f7fd feb1 	bl	8000c18 <__aeabi_d2f>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	613b      	str	r3, [r7, #16]
		i += ki_ * diff * DELTA_T;
 8002eba:	4b25      	ldr	r3, [pc, #148]	; (8002f50 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fd fb5a 	bl	8000578 <__aeabi_f2d>
 8002ec4:	4604      	mov	r4, r0
 8002ec6:	460d      	mov	r5, r1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8002ece:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ed6:	ee17 0a90 	vmov	r0, s15
 8002eda:	f7fd fb4d 	bl	8000578 <__aeabi_f2d>
 8002ede:	a31a      	add	r3, pc, #104	; (adr r3, 8002f48 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee4:	f7fd fba0 	bl	8000628 <__aeabi_dmul>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	460b      	mov	r3, r1
 8002eec:	4620      	mov	r0, r4
 8002eee:	4629      	mov	r1, r5
 8002ef0:	f7fd f9e4 	bl	80002bc <__adddf3>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	460c      	mov	r4, r1
 8002ef8:	4618      	mov	r0, r3
 8002efa:	4621      	mov	r1, r4
 8002efc:	f7fd fe8c 	bl	8000c18 <__aeabi_d2f>
 8002f00:	4602      	mov	r2, r0
 8002f02:	4b13      	ldr	r3, [pc, #76]	; (8002f50 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002f04:	601a      	str	r2, [r3, #0]
	}

	float rotation_ratio = p + d + i;
 8002f06:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f12:	4b0f      	ldr	r3, [pc, #60]	; (8002f50 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002f14:	edd3 7a00 	vldr	s15, [r3]
 8002f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f1c:	edc7 7a02 	vstr	s15, [r7, #8]

	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002f2a:	edd7 0a02 	vldr	s1, [r7, #8]
 8002f2e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f32:	4610      	mov	r0, r2
 8002f34:	f002 fccc 	bl	80058d0 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002f38:	4a06      	ldr	r2, [pc, #24]	; (8002f54 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6013      	str	r3, [r2, #0]

}
 8002f3e:	bf00      	nop
 8002f40:	3718      	adds	r7, #24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bdb0      	pop	{r4, r5, r7, pc}
 8002f46:	bf00      	nop
 8002f48:	d2f1a9fc 	.word	0xd2f1a9fc
 8002f4c:	3f50624d 	.word	0x3f50624d
 8002f50:	200002a8 	.word	0x200002a8
 8002f54:	200002a4 	.word	0x200002a4

08002f58 <_ZN9LineTrace11loggerStartEv>:

// ---------------------------------------------------------------------------------------//
// -------------------------------------Logging-------------------------------------------//
// ---------------------------------------------------------------------------------------//
void LineTrace::loggerStart()
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7fe fbbd 	bl	80016e4 <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f001 fe3d 	bl	8004bee <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogs2();
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f001 fb64 	bl	8004646 <_ZN6Logger10resetLogs2Ev>

	logging_flag_ = true;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f001 fbc5 	bl	800472a <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002fa8:	bf00      	nop
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <_ZN9LineTrace22storeCrossLineDistanceEv>:

void LineTrace::storeCrossLineDistance()
{
 8002fb0:	b590      	push	{r4, r7, lr}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
	crossline_distance_[crossline_idx_] = encoder_->getTotalDistance();
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	695a      	ldr	r2, [r3, #20]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002fc2:	3388      	adds	r3, #136	; 0x88
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	461c      	mov	r4, r3
 8002fc8:	4610      	mov	r0, r2
 8002fca:	f7fe fb7c 	bl	80016c6 <_ZN7Encoder16getTotalDistanceEv>
 8002fce:	eef0 7a40 	vmov.f32	s15, s0
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	f504 533c 	add.w	r3, r4, #12032	; 0x2f00
 8002fd8:	3316      	adds	r3, #22
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	4413      	add	r3, r2
 8002fde:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx_++;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002fe8:	3388      	adds	r3, #136	; 0x88
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	3301      	adds	r3, #1
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002ff6:	3388      	adds	r3, #136	; 0x88
 8002ff8:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003000:	3388      	adds	r3, #136	; 0x88
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	2b63      	cmp	r3, #99	; 0x63
 8003006:	d905      	bls.n	8003014 <_ZN9LineTrace22storeCrossLineDistanceEv+0x64>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800300e:	3388      	adds	r3, #136	; 0x88
 8003010:	2263      	movs	r2, #99	; 0x63
 8003012:	801a      	strh	r2, [r3, #0]
}
 8003014:	bf00      	nop
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	bd90      	pop	{r4, r7, pc}

0800301c <_ZN9LineTrace15radius2VelocityEf>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------ Acceleration / deceleration processing------------------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::radius2Velocity(float radius)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	ed87 0a00 	vstr	s0, [r7]
	float velocity;

	if(mode_selector_ == SECOND_RUNNING){
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800302e:	3354      	adds	r3, #84	; 0x54
 8003030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d143      	bne.n	80030c0 <_ZN9LineTrace15radius2VelocityEf+0xa4>
		if(radius < 300) velocity = min_velocity_;
 8003038:	edd7 7a00 	vldr	s15, [r7]
 800303c:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8003158 <_ZN9LineTrace15radius2VelocityEf+0x13c>
 8003040:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003048:	d504      	bpl.n	8003054 <_ZN9LineTrace15radius2VelocityEf+0x38>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	e076      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 800) velocity = 1.7;
 8003054:	edd7 7a00 	vldr	s15, [r7]
 8003058:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800315c <_ZN9LineTrace15radius2VelocityEf+0x140>
 800305c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003064:	d502      	bpl.n	800306c <_ZN9LineTrace15radius2VelocityEf+0x50>
 8003066:	4b3e      	ldr	r3, [pc, #248]	; (8003160 <_ZN9LineTrace15radius2VelocityEf+0x144>)
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	e06a      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 1000) velocity = 2.0;
 800306c:	edd7 7a00 	vldr	s15, [r7]
 8003070:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003164 <_ZN9LineTrace15radius2VelocityEf+0x148>
 8003074:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800307c:	d503      	bpl.n	8003086 <_ZN9LineTrace15radius2VelocityEf+0x6a>
 800307e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003082:	60fb      	str	r3, [r7, #12]
 8003084:	e05d      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 1500) velocity = 2.3;
 8003086:	edd7 7a00 	vldr	s15, [r7]
 800308a:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003168 <_ZN9LineTrace15radius2VelocityEf+0x14c>
 800308e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003096:	d502      	bpl.n	800309e <_ZN9LineTrace15radius2VelocityEf+0x82>
 8003098:	4b34      	ldr	r3, [pc, #208]	; (800316c <_ZN9LineTrace15radius2VelocityEf+0x150>)
 800309a:	60fb      	str	r3, [r7, #12]
 800309c:	e051      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 2000) velocity = 2.5;
 800309e:	edd7 7a00 	vldr	s15, [r7]
 80030a2:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8003170 <_ZN9LineTrace15radius2VelocityEf+0x154>
 80030a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ae:	d502      	bpl.n	80030b6 <_ZN9LineTrace15radius2VelocityEf+0x9a>
 80030b0:	4b30      	ldr	r3, [pc, #192]	; (8003174 <_ZN9LineTrace15radius2VelocityEf+0x158>)
 80030b2:	60fb      	str	r3, [r7, #12]
 80030b4:	e045      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else velocity = max_velocity_;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80030bc:	60fb      	str	r3, [r7, #12]
 80030be:	e040      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
	}

	else if(mode_selector_ == THIRD_RUNNING){
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80030c6:	3354      	adds	r3, #84	; 0x54
 80030c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d136      	bne.n	800313e <_ZN9LineTrace15radius2VelocityEf+0x122>
		if(radius < 300) velocity = min_velocity2_;
 80030d0:	edd7 7a00 	vldr	s15, [r7]
 80030d4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003158 <_ZN9LineTrace15radius2VelocityEf+0x13c>
 80030d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e0:	d504      	bpl.n	80030ec <_ZN9LineTrace15radius2VelocityEf+0xd0>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80030e8:	60fb      	str	r3, [r7, #12]
 80030ea:	e02a      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 1500) velocity = 2.1;
 80030ec:	edd7 7a00 	vldr	s15, [r7]
 80030f0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003168 <_ZN9LineTrace15radius2VelocityEf+0x14c>
 80030f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030fc:	d502      	bpl.n	8003104 <_ZN9LineTrace15radius2VelocityEf+0xe8>
 80030fe:	4b1e      	ldr	r3, [pc, #120]	; (8003178 <_ZN9LineTrace15radius2VelocityEf+0x15c>)
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	e01e      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 2000) velocity = 2.5;
 8003104:	edd7 7a00 	vldr	s15, [r7]
 8003108:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003170 <_ZN9LineTrace15radius2VelocityEf+0x154>
 800310c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003114:	d502      	bpl.n	800311c <_ZN9LineTrace15radius2VelocityEf+0x100>
 8003116:	4b17      	ldr	r3, [pc, #92]	; (8003174 <_ZN9LineTrace15radius2VelocityEf+0x158>)
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	e012      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 2500) velocity = 3.0;
 800311c:	edd7 7a00 	vldr	s15, [r7]
 8003120:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800317c <_ZN9LineTrace15radius2VelocityEf+0x160>
 8003124:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800312c:	d502      	bpl.n	8003134 <_ZN9LineTrace15radius2VelocityEf+0x118>
 800312e:	4b14      	ldr	r3, [pc, #80]	; (8003180 <_ZN9LineTrace15radius2VelocityEf+0x164>)
 8003130:	60fb      	str	r3, [r7, #12]
 8003132:	e006      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else velocity = max_velocity2_;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	e001      	b.n	8003142 <_ZN9LineTrace15radius2VelocityEf+0x126>
	}
	else velocity = 1.3;
 800313e:	4b11      	ldr	r3, [pc, #68]	; (8003184 <_ZN9LineTrace15radius2VelocityEf+0x168>)
 8003140:	60fb      	str	r3, [r7, #12]

	return velocity;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	ee07 3a90 	vmov	s15, r3
}
 8003148:	eeb0 0a67 	vmov.f32	s0, s15
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	43960000 	.word	0x43960000
 800315c:	44480000 	.word	0x44480000
 8003160:	3fd9999a 	.word	0x3fd9999a
 8003164:	447a0000 	.word	0x447a0000
 8003168:	44bb8000 	.word	0x44bb8000
 800316c:	40133333 	.word	0x40133333
 8003170:	44fa0000 	.word	0x44fa0000
 8003174:	40200000 	.word	0x40200000
 8003178:	40066666 	.word	0x40066666
 800317c:	451c4000 	.word	0x451c4000
 8003180:	40400000 	.word	0x40400000
 8003184:	3fa66666 	.word	0x3fa66666

08003188 <_ZN9LineTrace20decelerateProcessingEfPKf>:

	return a * exp(b * radius) + c * exp(d * radius);
}

void LineTrace::decelerateProcessing(const float am, const float *p_distance)
{
 8003188:	b5b0      	push	{r4, r5, r7, lr}
 800318a:	b088      	sub	sp, #32
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	ed87 0a02 	vstr	s0, [r7, #8]
 8003194:	6079      	str	r1, [r7, #4]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 8003196:	f241 736f 	movw	r3, #5999	; 0x176f
 800319a:	83fb      	strh	r3, [r7, #30]
 800319c:	8bfb      	ldrh	r3, [r7, #30]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	f000 808d 	beq.w	80032be <_ZN9LineTrace20decelerateProcessingEfPKf+0x136>
		float v_diff = velocity_table_[i-1] - velocity_table_[i];
 80031a4:	8bfb      	ldrh	r3, [r7, #30]
 80031a6:	3b01      	subs	r3, #1
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80031ae:	3304      	adds	r3, #4
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	4413      	add	r3, r2
 80031b4:	ed93 7a00 	vldr	s14, [r3]
 80031b8:	8bfb      	ldrh	r3, [r7, #30]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80031c0:	3304      	adds	r3, #4
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	edd3 7a00 	vldr	s15, [r3]
 80031ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ce:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 80031d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80031d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031de:	dd6a      	ble.n	80032b6 <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
			float t = p_distance[i]*1e-3 / v_diff;
 80031e0:	8bfb      	ldrh	r3, [r7, #30]
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	4413      	add	r3, r2
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fd f9c4 	bl	8000578 <__aeabi_f2d>
 80031f0:	a335      	add	r3, pc, #212	; (adr r3, 80032c8 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 80031f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f6:	f7fd fa17 	bl	8000628 <__aeabi_dmul>
 80031fa:	4603      	mov	r3, r0
 80031fc:	460c      	mov	r4, r1
 80031fe:	4625      	mov	r5, r4
 8003200:	461c      	mov	r4, r3
 8003202:	69b8      	ldr	r0, [r7, #24]
 8003204:	f7fd f9b8 	bl	8000578 <__aeabi_f2d>
 8003208:	4602      	mov	r2, r0
 800320a:	460b      	mov	r3, r1
 800320c:	4620      	mov	r0, r4
 800320e:	4629      	mov	r1, r5
 8003210:	f7fd fb34 	bl	800087c <__aeabi_ddiv>
 8003214:	4603      	mov	r3, r0
 8003216:	460c      	mov	r4, r1
 8003218:	4618      	mov	r0, r3
 800321a:	4621      	mov	r1, r4
 800321c:	f7fd fcfc 	bl	8000c18 <__aeabi_d2f>
 8003220:	4603      	mov	r3, r0
 8003222:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 8003224:	edd7 6a06 	vldr	s13, [r7, #24]
 8003228:	ed97 7a05 	vldr	s14, [r7, #20]
 800322c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003230:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 8003234:	ed97 7a04 	vldr	s14, [r7, #16]
 8003238:	edd7 7a02 	vldr	s15, [r7, #8]
 800323c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003244:	dd37      	ble.n	80032b6 <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
				velocity_table_[i-1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 8003246:	8bfb      	ldrh	r3, [r7, #30]
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 800324e:	3304      	adds	r3, #4
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	4413      	add	r3, r2
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f7fd f98e 	bl	8000578 <__aeabi_f2d>
 800325c:	4604      	mov	r4, r0
 800325e:	460d      	mov	r5, r1
 8003260:	8bfb      	ldrh	r3, [r7, #30]
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	4413      	add	r3, r2
 8003268:	ed93 7a00 	vldr	s14, [r3]
 800326c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003274:	ee17 0a90 	vmov	r0, s15
 8003278:	f7fd f97e 	bl	8000578 <__aeabi_f2d>
 800327c:	a312      	add	r3, pc, #72	; (adr r3, 80032c8 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 800327e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003282:	f7fd f9d1 	bl	8000628 <__aeabi_dmul>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	4620      	mov	r0, r4
 800328c:	4629      	mov	r1, r5
 800328e:	f7fd f815 	bl	80002bc <__adddf3>
 8003292:	4603      	mov	r3, r0
 8003294:	460c      	mov	r4, r1
 8003296:	4619      	mov	r1, r3
 8003298:	4622      	mov	r2, r4
 800329a:	8bfb      	ldrh	r3, [r7, #30]
 800329c:	1e5c      	subs	r4, r3, #1
 800329e:	4608      	mov	r0, r1
 80032a0:	4611      	mov	r1, r2
 80032a2:	f7fd fcb9 	bl	8000c18 <__aeabi_d2f>
 80032a6:	4601      	mov	r1, r0
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80032ae:	3304      	adds	r3, #4
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	6019      	str	r1, [r3, #0]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 80032b6:	8bfb      	ldrh	r3, [r7, #30]
 80032b8:	3b01      	subs	r3, #1
 80032ba:	83fb      	strh	r3, [r7, #30]
 80032bc:	e76e      	b.n	800319c <_ZN9LineTrace20decelerateProcessingEfPKf+0x14>
			}

		}
	}

}
 80032be:	bf00      	nop
 80032c0:	3720      	adds	r7, #32
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bdb0      	pop	{r4, r5, r7, pc}
 80032c6:	bf00      	nop
 80032c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80032cc:	3f50624d 	.word	0x3f50624d

080032d0 <_ZN9LineTrace20accelerateProcessingEfPKf>:

void LineTrace::accelerateProcessing(const float am, const float *p_distance)
{
 80032d0:	b5b0      	push	{r4, r5, r7, lr}
 80032d2:	b088      	sub	sp, #32
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80032dc:	6079      	str	r1, [r7, #4]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 80032de:	2300      	movs	r3, #0
 80032e0:	83fb      	strh	r3, [r7, #30]
 80032e2:	8bfb      	ldrh	r3, [r7, #30]
 80032e4:	f241 726f 	movw	r2, #5999	; 0x176f
 80032e8:	4293      	cmp	r3, r2
 80032ea:	f200 808d 	bhi.w	8003408 <_ZN9LineTrace20accelerateProcessingEfPKf+0x138>
		float v_diff = velocity_table_[i+1] - velocity_table_[i];
 80032ee:	8bfb      	ldrh	r3, [r7, #30]
 80032f0:	3301      	adds	r3, #1
 80032f2:	68fa      	ldr	r2, [r7, #12]
 80032f4:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80032f8:	3304      	adds	r3, #4
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	4413      	add	r3, r2
 80032fe:	ed93 7a00 	vldr	s14, [r3]
 8003302:	8bfb      	ldrh	r3, [r7, #30]
 8003304:	68fa      	ldr	r2, [r7, #12]
 8003306:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 800330a:	3304      	adds	r3, #4
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	4413      	add	r3, r2
 8003310:	edd3 7a00 	vldr	s15, [r3]
 8003314:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003318:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 800331c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003320:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003328:	dd6a      	ble.n	8003400 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
			float t = p_distance[i]*1e-3 / v_diff;
 800332a:	8bfb      	ldrh	r3, [r7, #30]
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	4413      	add	r3, r2
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f7fd f91f 	bl	8000578 <__aeabi_f2d>
 800333a:	a335      	add	r3, pc, #212	; (adr r3, 8003410 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 800333c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003340:	f7fd f972 	bl	8000628 <__aeabi_dmul>
 8003344:	4603      	mov	r3, r0
 8003346:	460c      	mov	r4, r1
 8003348:	4625      	mov	r5, r4
 800334a:	461c      	mov	r4, r3
 800334c:	69b8      	ldr	r0, [r7, #24]
 800334e:	f7fd f913 	bl	8000578 <__aeabi_f2d>
 8003352:	4602      	mov	r2, r0
 8003354:	460b      	mov	r3, r1
 8003356:	4620      	mov	r0, r4
 8003358:	4629      	mov	r1, r5
 800335a:	f7fd fa8f 	bl	800087c <__aeabi_ddiv>
 800335e:	4603      	mov	r3, r0
 8003360:	460c      	mov	r4, r1
 8003362:	4618      	mov	r0, r3
 8003364:	4621      	mov	r1, r4
 8003366:	f7fd fc57 	bl	8000c18 <__aeabi_d2f>
 800336a:	4603      	mov	r3, r0
 800336c:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 800336e:	edd7 6a06 	vldr	s13, [r7, #24]
 8003372:	ed97 7a05 	vldr	s14, [r7, #20]
 8003376:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800337a:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 800337e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003382:	edd7 7a02 	vldr	s15, [r7, #8]
 8003386:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800338a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338e:	dd37      	ble.n	8003400 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
				velocity_table_[i+1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 8003390:	8bfb      	ldrh	r3, [r7, #30]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003398:	3304      	adds	r3, #4
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	4413      	add	r3, r2
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7fd f8e9 	bl	8000578 <__aeabi_f2d>
 80033a6:	4604      	mov	r4, r0
 80033a8:	460d      	mov	r5, r1
 80033aa:	8bfb      	ldrh	r3, [r7, #30]
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	4413      	add	r3, r2
 80033b2:	ed93 7a00 	vldr	s14, [r3]
 80033b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80033ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033be:	ee17 0a90 	vmov	r0, s15
 80033c2:	f7fd f8d9 	bl	8000578 <__aeabi_f2d>
 80033c6:	a312      	add	r3, pc, #72	; (adr r3, 8003410 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 80033c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033cc:	f7fd f92c 	bl	8000628 <__aeabi_dmul>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4620      	mov	r0, r4
 80033d6:	4629      	mov	r1, r5
 80033d8:	f7fc ff70 	bl	80002bc <__adddf3>
 80033dc:	4603      	mov	r3, r0
 80033de:	460c      	mov	r4, r1
 80033e0:	4619      	mov	r1, r3
 80033e2:	4622      	mov	r2, r4
 80033e4:	8bfb      	ldrh	r3, [r7, #30]
 80033e6:	1c5c      	adds	r4, r3, #1
 80033e8:	4608      	mov	r0, r1
 80033ea:	4611      	mov	r1, r2
 80033ec:	f7fd fc14 	bl	8000c18 <__aeabi_d2f>
 80033f0:	4601      	mov	r1, r0
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80033f8:	3304      	adds	r3, #4
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4413      	add	r3, r2
 80033fe:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 8003400:	8bfb      	ldrh	r3, [r7, #30]
 8003402:	3301      	adds	r3, #1
 8003404:	83fb      	strh	r3, [r7, #30]
 8003406:	e76c      	b.n	80032e2 <_ZN9LineTrace20accelerateProcessingEfPKf+0x12>
			}

		}
	}

}
 8003408:	bf00      	nop
 800340a:	3720      	adds	r7, #32
 800340c:	46bd      	mov	sp, r7
 800340e:	bdb0      	pop	{r4, r5, r7, pc}
 8003410:	d2f1a9fc 	.word	0xd2f1a9fc
 8003414:	3f50624d 	.word	0x3f50624d

08003418 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	4618      	mov	r0, r3
 8003426:	f7fe f96b 	bl	8001700 <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003430:	3350      	adds	r3, #80	; 0x50
 8003432:	2201      	movs	r2, #1
 8003434:	701a      	strb	r2, [r3, #0]
}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 800343e:	b480      	push	{r7}
 8003440:	b083      	sub	sp, #12
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800344c:	3350      	adds	r3, #80	; 0x50
 800344e:	2200      	movs	r2, #0
 8003450:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003458:	3352      	adds	r3, #82	; 0x52
 800345a:	2200      	movs	r2, #0
 800345c:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003464:	330c      	adds	r3, #12
 8003466:	f04f 0200 	mov.w	r2, #0
 800346a:	601a      	str	r2, [r3, #0]
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <_ZN9LineTrace11isCrossLineEv>:

	return ret;
}

bool LineTrace::isCrossLine()
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;
	float sensor_edge_val_l = (line_sensor_->sensor[0] + line_sensor_->sensor[1]) / 2;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8003490:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003494:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003498:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800349c:	edc7 7a03 	vstr	s15, [r7, #12]
	float sensor_edge_val_r = (line_sensor_->sensor[12] + line_sensor_->sensor[13]) / 2;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	ed93 7abc 	vldr	s14, [r3, #752]	; 0x2f0
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 80034b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034b4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80034b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034bc:	edc7 7a02 	vstr	s15, [r7, #8]
	static bool flag = false;
	static bool white_flag = false;
	mon_ave_l = sensor_edge_val_l;
 80034c0:	4a3e      	ldr	r2, [pc, #248]	; (80035bc <_ZN9LineTrace11isCrossLineEv+0x144>)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 80034c6:	4a3e      	ldr	r2, [pc, #248]	; (80035c0 <_ZN9LineTrace11isCrossLineEv+0x148>)
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	6013      	str	r3, [r2, #0]

	if(white_flag == false){
 80034cc:	4b3d      	ldr	r3, [pc, #244]	; (80035c4 <_ZN9LineTrace11isCrossLineEv+0x14c>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	f083 0301 	eor.w	r3, r3, #1
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d041      	beq.n	800355e <_ZN9LineTrace11isCrossLineEv+0xe6>
		if(sensor_edge_val_l < 600 && sensor_edge_val_r < 600){
 80034da:	edd7 7a03 	vldr	s15, [r7, #12]
 80034de:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80035c8 <_ZN9LineTrace11isCrossLineEv+0x150>
 80034e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ea:	d50f      	bpl.n	800350c <_ZN9LineTrace11isCrossLineEv+0x94>
 80034ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80034f0:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80035c8 <_ZN9LineTrace11isCrossLineEv+0x150>
 80034f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034fc:	d506      	bpl.n	800350c <_ZN9LineTrace11isCrossLineEv+0x94>
			cnt++;
 80034fe:	4b33      	ldr	r3, [pc, #204]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 8003500:	881b      	ldrh	r3, [r3, #0]
 8003502:	3301      	adds	r3, #1
 8003504:	b29a      	uxth	r2, r3
 8003506:	4b31      	ldr	r3, [pc, #196]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 8003508:	801a      	strh	r2, [r3, #0]
 800350a:	e002      	b.n	8003512 <_ZN9LineTrace11isCrossLineEv+0x9a>
		}
		else{
			cnt = 0;
 800350c:	4b2f      	ldr	r3, [pc, #188]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 800350e:	2200      	movs	r2, #0
 8003510:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 3){
 8003512:	4b2e      	ldr	r3, [pc, #184]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 8003514:	881b      	ldrh	r3, [r3, #0]
 8003516:	2b02      	cmp	r3, #2
 8003518:	d94a      	bls.n	80035b0 <_ZN9LineTrace11isCrossLineEv+0x138>
			flag = true;
 800351a:	4b2d      	ldr	r3, [pc, #180]	; (80035d0 <_ZN9LineTrace11isCrossLineEv+0x158>)
 800351c:	2201      	movs	r2, #1
 800351e:	701a      	strb	r2, [r3, #0]
			white_flag = true;
 8003520:	4b28      	ldr	r3, [pc, #160]	; (80035c4 <_ZN9LineTrace11isCrossLineEv+0x14c>)
 8003522:	2201      	movs	r2, #1
 8003524:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8003526:	4b29      	ldr	r3, [pc, #164]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 8003528:	2200      	movs	r2, #0
 800352a:	801a      	strh	r2, [r3, #0]

			stable_cnt_reset_flag_ = true; //Because the conditions do not differ between when you tremble and when you do not tremble
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003532:	3390      	adds	r3, #144	; 0x90
 8003534:	2201      	movs	r2, #1
 8003536:	701a      	strb	r2, [r3, #0]
			if(mode_selector_ == FIRST_RUNNING){
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800353e:	3354      	adds	r3, #84	; 0x54
 8003540:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d103      	bne.n	8003550 <_ZN9LineTrace11isCrossLineEv+0xd8>
				storeCrossLineDistance();
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f7ff fd31 	bl	8002fb0 <_ZN9LineTrace22storeCrossLineDistanceEv>
 800354e:	e02f      	b.n	80035b0 <_ZN9LineTrace11isCrossLineEv+0x138>
			}
			else{
				//errectionTotalDistanceFromCrossLine();
				correction_check_cnt_ = 0;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003556:	33a4      	adds	r3, #164	; 0xa4
 8003558:	2200      	movs	r2, #0
 800355a:	801a      	strh	r2, [r3, #0]
 800355c:	e028      	b.n	80035b0 <_ZN9LineTrace11isCrossLineEv+0x138>
			}
		}
	}
	else{
		if(sensor_edge_val_l > 500 && sensor_edge_val_r > 500){
 800355e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003562:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80035d4 <_ZN9LineTrace11isCrossLineEv+0x15c>
 8003566:	eef4 7ac7 	vcmpe.f32	s15, s14
 800356a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800356e:	dd0f      	ble.n	8003590 <_ZN9LineTrace11isCrossLineEv+0x118>
 8003570:	edd7 7a02 	vldr	s15, [r7, #8]
 8003574:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80035d4 <_ZN9LineTrace11isCrossLineEv+0x15c>
 8003578:	eef4 7ac7 	vcmpe.f32	s15, s14
 800357c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003580:	dd06      	ble.n	8003590 <_ZN9LineTrace11isCrossLineEv+0x118>
			cnt++;
 8003582:	4b12      	ldr	r3, [pc, #72]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	3301      	adds	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	4b10      	ldr	r3, [pc, #64]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 800358c:	801a      	strh	r2, [r3, #0]
 800358e:	e002      	b.n	8003596 <_ZN9LineTrace11isCrossLineEv+0x11e>
		}
		else{
			cnt = 0;
 8003590:	4b0e      	ldr	r3, [pc, #56]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 8003592:	2200      	movs	r2, #0
 8003594:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 10){
 8003596:	4b0d      	ldr	r3, [pc, #52]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	2b09      	cmp	r3, #9
 800359c:	d908      	bls.n	80035b0 <_ZN9LineTrace11isCrossLineEv+0x138>
			flag = false;
 800359e:	4b0c      	ldr	r3, [pc, #48]	; (80035d0 <_ZN9LineTrace11isCrossLineEv+0x158>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	701a      	strb	r2, [r3, #0]
			white_flag = false;
 80035a4:	4b07      	ldr	r3, [pc, #28]	; (80035c4 <_ZN9LineTrace11isCrossLineEv+0x14c>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 80035aa:	4b08      	ldr	r3, [pc, #32]	; (80035cc <_ZN9LineTrace11isCrossLineEv+0x154>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	801a      	strh	r2, [r3, #0]
		}

	}

	return flag;
 80035b0:	4b07      	ldr	r3, [pc, #28]	; (80035d0 <_ZN9LineTrace11isCrossLineEv+0x158>)
 80035b2:	781b      	ldrb	r3, [r3, #0]
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	20000298 	.word	0x20000298
 80035c0:	2000029c 	.word	0x2000029c
 80035c4:	200002af 	.word	0x200002af
 80035c8:	44160000 	.word	0x44160000
 80035cc:	200002ac 	.word	0x200002ac
 80035d0:	200002ae 	.word	0x200002ae
 80035d4:	43fa0000 	.word	0x43fa0000

080035d8 <_ZN9LineTrace4initEv>:
// -------public---------- //
// ---------------------------------------------------------------------------------------------------//
// ------------------------------------ Initialize----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::init()
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b092      	sub	sp, #72	; 0x48
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 80035e0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80035e4:	2201      	movs	r2, #1
 80035e6:	4963      	ldr	r1, [pc, #396]	; (8003774 <_ZN9LineTrace4initEv+0x19c>)
 80035e8:	4863      	ldr	r0, [pc, #396]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 80035ea:	f7fe f98f 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 80035ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035f2:	2201      	movs	r2, #1
 80035f4:	4961      	ldr	r1, [pc, #388]	; (800377c <_ZN9LineTrace4initEv+0x1a4>)
 80035f6:	4860      	ldr	r0, [pc, #384]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 80035f8:	f7fe f988 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 80035fc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003600:	2201      	movs	r2, #1
 8003602:	495f      	ldr	r1, [pc, #380]	; (8003780 <_ZN9LineTrace4initEv+0x1a8>)
 8003604:	485c      	ldr	r0, [pc, #368]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 8003606:	f7fe f981 	bl	800190c <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 800360a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800360e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003612:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003616:	eeb0 1a66 	vmov.f32	s2, s13
 800361a:	eef0 0a47 	vmov.f32	s1, s14
 800361e:	eeb0 0a67 	vmov.f32	s0, s15
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 f8c6 	bl	80037b4 <_ZN9LineTrace7setGainEfff>

	float temp_kp_slow, temp_ki_slow, temp_kd_slow;
	sd_read_array_float("PARAMS", "KP_SLOW.TXT", 1, &temp_kp_slow);
 8003628:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800362c:	2201      	movs	r2, #1
 800362e:	4955      	ldr	r1, [pc, #340]	; (8003784 <_ZN9LineTrace4initEv+0x1ac>)
 8003630:	4851      	ldr	r0, [pc, #324]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 8003632:	f7fe f96b 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI_SLOW.TXT", 1, &temp_ki_slow);
 8003636:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800363a:	2201      	movs	r2, #1
 800363c:	4952      	ldr	r1, [pc, #328]	; (8003788 <_ZN9LineTrace4initEv+0x1b0>)
 800363e:	484e      	ldr	r0, [pc, #312]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 8003640:	f7fe f964 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD_SLOW.TXT", 1, &temp_kd_slow);
 8003644:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003648:	2201      	movs	r2, #1
 800364a:	4950      	ldr	r1, [pc, #320]	; (800378c <_ZN9LineTrace4initEv+0x1b4>)
 800364c:	484a      	ldr	r0, [pc, #296]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 800364e:	f7fe f95d 	bl	800190c <sd_read_array_float>
	setGainSlow(temp_kp_slow, temp_ki_slow, temp_kd_slow);
 8003652:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003656:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800365a:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800365e:	eeb0 1a66 	vmov.f32	s2, s13
 8003662:	eef0 0a47 	vmov.f32	s1, s14
 8003666:	eeb0 0a67 	vmov.f32	s0, s15
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f8e8 	bl	8003840 <_ZN9LineTrace11setGainSlowEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2, temp_min_velocity, temp_min_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 8003670:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003674:	2201      	movs	r2, #1
 8003676:	4946      	ldr	r1, [pc, #280]	; (8003790 <_ZN9LineTrace4initEv+0x1b8>)
 8003678:	483f      	ldr	r0, [pc, #252]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 800367a:	f7fe f947 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 800367e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003682:	2201      	movs	r2, #1
 8003684:	4943      	ldr	r1, [pc, #268]	; (8003794 <_ZN9LineTrace4initEv+0x1bc>)
 8003686:	483c      	ldr	r0, [pc, #240]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 8003688:	f7fe f940 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 800368c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003690:	2201      	movs	r2, #1
 8003692:	4941      	ldr	r1, [pc, #260]	; (8003798 <_ZN9LineTrace4initEv+0x1c0>)
 8003694:	4838      	ldr	r0, [pc, #224]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 8003696:	f7fe f939 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL.TXT", 1, &temp_min_velocity);
 800369a:	f107 0320 	add.w	r3, r7, #32
 800369e:	2201      	movs	r2, #1
 80036a0:	493e      	ldr	r1, [pc, #248]	; (800379c <_ZN9LineTrace4initEv+0x1c4>)
 80036a2:	4835      	ldr	r0, [pc, #212]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 80036a4:	f7fe f932 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL2.TXT", 1, &temp_min_velocity2);
 80036a8:	f107 031c 	add.w	r3, r7, #28
 80036ac:	2201      	movs	r2, #1
 80036ae:	493c      	ldr	r1, [pc, #240]	; (80037a0 <_ZN9LineTrace4initEv+0x1c8>)
 80036b0:	4831      	ldr	r0, [pc, #196]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 80036b2:	f7fe f92b 	bl	800190c <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 80036b6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80036ba:	eeb0 0a67 	vmov.f32	s0, s15
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 f913 	bl	80038ea <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 80036c4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80036c8:	eeb0 0a67 	vmov.f32	s0, s15
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 f91c 	bl	800390a <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 80036d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80036d6:	eeb0 0a67 	vmov.f32	s0, s15
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 f925 	bl	800392a <_ZN9LineTrace15setMaxVelocity2Ef>
	setMinVelocity(temp_min_velocity);
 80036e0:	edd7 7a08 	vldr	s15, [r7, #32]
 80036e4:	eeb0 0a67 	vmov.f32	s0, s15
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 f92e 	bl	800394a <_ZN9LineTrace14setMinVelocityEf>
	setMinVelocity2(temp_min_velocity2);
 80036ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80036f2:	eeb0 0a67 	vmov.f32	s0, s15
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f937 	bl	800396a <_ZN9LineTrace15setMinVelocity2Ef>

	float temp_acc, temp_dec;
	sd_read_array_float("PARAMS", "ACC.TXT", 1, &temp_acc);
 80036fc:	f107 0318 	add.w	r3, r7, #24
 8003700:	2201      	movs	r2, #1
 8003702:	4928      	ldr	r1, [pc, #160]	; (80037a4 <_ZN9LineTrace4initEv+0x1cc>)
 8003704:	481c      	ldr	r0, [pc, #112]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 8003706:	f7fe f901 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC.TXT", 1, &temp_dec);
 800370a:	f107 0314 	add.w	r3, r7, #20
 800370e:	2201      	movs	r2, #1
 8003710:	4925      	ldr	r1, [pc, #148]	; (80037a8 <_ZN9LineTrace4initEv+0x1d0>)
 8003712:	4819      	ldr	r0, [pc, #100]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 8003714:	f7fe f8fa 	bl	800190c <sd_read_array_float>
	setMaxAccDec(temp_acc, temp_dec);
 8003718:	edd7 7a06 	vldr	s15, [r7, #24]
 800371c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003720:	eef0 0a47 	vmov.f32	s1, s14
 8003724:	eeb0 0a67 	vmov.f32	s0, s15
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f97e 	bl	8003a2a <_ZN9LineTrace12setMaxAccDecEff>

	float temp_acc2 = 0, temp_dec2 = 0;
 800372e:	f04f 0300 	mov.w	r3, #0
 8003732:	613b      	str	r3, [r7, #16]
 8003734:	f04f 0300 	mov.w	r3, #0
 8003738:	60fb      	str	r3, [r7, #12]
	sd_read_array_float("PARAMS", "ACC2.TXT", 1, &temp_acc2);
 800373a:	f107 0310 	add.w	r3, r7, #16
 800373e:	2201      	movs	r2, #1
 8003740:	491a      	ldr	r1, [pc, #104]	; (80037ac <_ZN9LineTrace4initEv+0x1d4>)
 8003742:	480d      	ldr	r0, [pc, #52]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 8003744:	f7fe f8e2 	bl	800190c <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC2.TXT", 1, &temp_dec2);
 8003748:	f107 030c 	add.w	r3, r7, #12
 800374c:	2201      	movs	r2, #1
 800374e:	4918      	ldr	r1, [pc, #96]	; (80037b0 <_ZN9LineTrace4initEv+0x1d8>)
 8003750:	4809      	ldr	r0, [pc, #36]	; (8003778 <_ZN9LineTrace4initEv+0x1a0>)
 8003752:	f7fe f8db 	bl	800190c <sd_read_array_float>
	setMaxAccDec2(temp_acc2, temp_dec2);
 8003756:	edd7 7a04 	vldr	s15, [r7, #16]
 800375a:	ed97 7a03 	vldr	s14, [r7, #12]
 800375e:	eef0 0a47 	vmov.f32	s1, s14
 8003762:	eeb0 0a67 	vmov.f32	s0, s15
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f979 	bl	8003a5e <_ZN9LineTrace13setMaxAccDec2Eff>
}
 800376c:	bf00      	nop
 800376e:	3748      	adds	r7, #72	; 0x48
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	080197f8 	.word	0x080197f8
 8003778:	08019800 	.word	0x08019800
 800377c:	08019808 	.word	0x08019808
 8003780:	08019810 	.word	0x08019810
 8003784:	08019818 	.word	0x08019818
 8003788:	08019824 	.word	0x08019824
 800378c:	08019830 	.word	0x08019830
 8003790:	0801983c 	.word	0x0801983c
 8003794:	08019848 	.word	0x08019848
 8003798:	08019854 	.word	0x08019854
 800379c:	08019860 	.word	0x08019860
 80037a0:	0801986c 	.word	0x0801986c
 80037a4:	08019878 	.word	0x08019878
 80037a8:	08019880 	.word	0x08019880
 80037ac:	08019888 	.word	0x08019888
 80037b0:	08019894 	.word	0x08019894

080037b4 <_ZN9LineTrace7setGainEfff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------- Line following gain------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setGain(float kp, float ki, float kd)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	ed87 0a02 	vstr	s0, [r7, #8]
 80037c0:	edc7 0a01 	vstr	s1, [r7, #4]
 80037c4:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	68ba      	ldr	r2, [r7, #8]
 80037cc:	629a      	str	r2, [r3, #40]	; 0x28
	ki_ = ki;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	631a      	str	r2, [r3, #48]	; 0x30
	kd_ = kd;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	683a      	ldr	r2, [r7, #0]
 80037d8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80037da:	bf00      	nop
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <_ZN9LineTrace5getKpEv>:

float LineTrace::getKp()
{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
	return kp_;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f2:	ee07 3a90 	vmov	s15, r3
}
 80037f6:	eeb0 0a67 	vmov.f32	s0, s15
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
	return ki_;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003810:	ee07 3a90 	vmov	s15, r3
}
 8003814:	eeb0 0a67 	vmov.f32	s0, s15
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
	return kd_;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382e:	ee07 3a90 	vmov	s15, r3
}
 8003832:	eeb0 0a67 	vmov.f32	s0, s15
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <_ZN9LineTrace11setGainSlowEfff>:

void LineTrace::setGainSlow(float kp, float ki, float kd)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	ed87 0a02 	vstr	s0, [r7, #8]
 800384c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003850:	ed87 1a00 	vstr	s2, [r7]
	kp_slow_ = kp;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	635a      	str	r2, [r3, #52]	; 0x34
	ki_slow_ = ki;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	63da      	str	r2, [r3, #60]	; 0x3c
	kd_slow_ = kd;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	683a      	ldr	r2, [r7, #0]
 8003864:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003866:	bf00      	nop
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr

08003872 <_ZN9LineTrace9getKpSlowEv>:

float LineTrace::getKpSlow()
{
 8003872:	b480      	push	{r7}
 8003874:	b083      	sub	sp, #12
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
	return kp_slow_;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800387e:	ee07 3a90 	vmov	s15, r3
}
 8003882:	eeb0 0a67 	vmov.f32	s0, s15
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <_ZN9LineTrace9getKiSlowEv>:

float LineTrace::getKiSlow()
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
	return ki_slow_;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389c:	ee07 3a90 	vmov	s15, r3
}
 80038a0:	eeb0 0a67 	vmov.f32	s0, s15
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <_ZN9LineTrace9getKdSlowEv>:

float LineTrace::getKdSlow()
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
	return kd_slow_;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ba:	ee07 3a90 	vmov	s15, r3
}
 80038be:	eeb0 0a67 	vmov.f32	s0, s15
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <_ZN9LineTrace14setNormalRatioEf>:
// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Velocity setting----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//

void LineTrace::setNormalRatio(float ratio)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	645a      	str	r2, [r3, #68]	; 0x44
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr

080038ea <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
 80038f2:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	683a      	ldr	r2, [r7, #0]
 80038fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80038fe:	bf00      	nop
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr

0800390a <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 800390a:	b480      	push	{r7}
 800390c:	b083      	sub	sp, #12
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
 8003912:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	683a      	ldr	r2, [r7, #0]
 800391a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 800391e:	bf00      	nop
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 800392a:	b480      	push	{r7}
 800392c:	b083      	sub	sp, #12
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
 8003932:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
}
 800393e:	bf00      	nop
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr

0800394a <_ZN9LineTrace14setMinVelocityEf>:

void LineTrace::setMinVelocity(float velocity)
{
 800394a:	b480      	push	{r7}
 800394c:	b083      	sub	sp, #12
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
 8003952:	ed87 0a00 	vstr	s0, [r7]
	min_velocity_ = velocity;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr

0800396a <_ZN9LineTrace15setMinVelocity2Ef>:

void LineTrace::setMinVelocity2(float velocity)
{
 800396a:	b480      	push	{r7}
 800396c:	b083      	sub	sp, #12
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
 8003972:	ed87 0a00 	vstr	s0, [r7]
	min_velocity2_ = velocity;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr

0800398a <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 800398a:	b480      	push	{r7}
 800398c:	b083      	sub	sp, #12
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003998:	ee07 3a90 	vmov	s15, r3
}
 800399c:	eeb0 0a67 	vmov.f32	s0, s15
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr

080039aa <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 80039aa:	b480      	push	{r7}
 80039ac:	b083      	sub	sp, #12
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80039b8:	ee07 3a90 	vmov	s15, r3
}
 80039bc:	eeb0 0a67 	vmov.f32	s0, s15
 80039c0:	370c      	adds	r7, #12
 80039c2:	46bd      	mov	sp, r7
 80039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c8:	4770      	bx	lr

080039ca <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 80039ca:	b480      	push	{r7}
 80039cc:	b083      	sub	sp, #12
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80039d8:	ee07 3a90 	vmov	s15, r3
}
 80039dc:	eeb0 0a67 	vmov.f32	s0, s15
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr

080039ea <_ZN9LineTrace14getMinVelocityEv>:

float LineTrace::getMinVelocity()
{
 80039ea:	b480      	push	{r7}
 80039ec:	b083      	sub	sp, #12
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
	return min_velocity_;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80039f8:	ee07 3a90 	vmov	s15, r3
}
 80039fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003a00:	370c      	adds	r7, #12
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr

08003a0a <_ZN9LineTrace15getMinVelocity2Ev>:

float LineTrace::getMinVelocity2()
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
	return min_velocity2_;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003a18:	ee07 3a90 	vmov	s15, r3
}
 8003a1c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr

08003a2a <_ZN9LineTrace12setMaxAccDecEff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Acceleration setting------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMaxAccDec(const float acc, const float dec)
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	b085      	sub	sp, #20
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	60f8      	str	r0, [r7, #12]
 8003a32:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a36:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc_ = acc;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a40:	3394      	adds	r3, #148	; 0x94
 8003a42:	68ba      	ldr	r2, [r7, #8]
 8003a44:	601a      	str	r2, [r3, #0]
	max_dec_ = dec;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a4c:	3398      	adds	r3, #152	; 0x98
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	601a      	str	r2, [r3, #0]
}
 8003a52:	bf00      	nop
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr

08003a5e <_ZN9LineTrace13setMaxAccDec2Eff>:

void LineTrace::setMaxAccDec2(const float acc, const float dec)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	b085      	sub	sp, #20
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	60f8      	str	r0, [r7, #12]
 8003a66:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a6a:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc2_ = acc;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a74:	339c      	adds	r3, #156	; 0x9c
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	601a      	str	r2, [r3, #0]
	max_dec2_ = dec;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a80:	33a0      	adds	r3, #160	; 0xa0
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	601a      	str	r2, [r3, #0]
}
 8003a86:	bf00      	nop
 8003a88:	3714      	adds	r7, #20
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <_ZN9LineTrace9getMaxAccEv>:

float LineTrace::getMaxAcc()
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
	return max_acc_;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003aa0:	3394      	adds	r3, #148	; 0x94
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	ee07 3a90 	vmov	s15, r3
}
 8003aa8:	eeb0 0a67 	vmov.f32	s0, s15
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <_ZN9LineTrace10getMaxDec2Ev>:

float LineTrace::getMaxDec2()
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
	return max_dec2_;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003ac4:	33a0      	adds	r3, #160	; 0xa0
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	ee07 3a90 	vmov	s15, r3
}
 8003acc:	eeb0 0a67 	vmov.f32	s0, s15
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <_ZN9LineTrace10getMaxAcc2Ev>:

float LineTrace::getMaxAcc2()
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
	return max_acc2_;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003ae8:	339c      	adds	r3, #156	; 0x9c
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	ee07 3a90 	vmov	s15, r3
}
 8003af0:	eeb0 0a67 	vmov.f32	s0, s15
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <_ZN9LineTrace9getMaxDecEv>:

float LineTrace::getMaxDec()
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
	return max_dec_;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003b0c:	3398      	adds	r3, #152	; 0x98
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	ee07 3a90 	vmov	s15, r3
}
 8003b14:	eeb0 0a67 	vmov.f32	s0, s15
 8003b18:	370c      	adds	r7, #12
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
	...

08003b24 <_ZN9LineTrace4flipEv>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------------- Flip -----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::flip()
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d07c      	beq.n	8003c30 <_ZN9LineTrace4flipEv+0x10c>
		// ---- line following processing -----//
		pidTrace();
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7ff f92e 	bl	8002d98 <_ZN9LineTrace8pidTraceEv>
			stable_cnt_reset_flag_ = true;
		}
		*/

		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f7ff fc9b 	bl	8003478 <_ZN9LineTrace11isCrossLineEv>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d009      	beq.n	8003b5c <_ZN9LineTrace4flipEv+0x38>
			side_sensor_->enableIgnore();
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f001 fb17 	bl	8005180 <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fd fdef 	bl	800173a <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
			// Note: Store cross line distance here.
		}

		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 70){
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f001 fb27 	bl	80051b4 <_ZN10SideSensor13getIgnoreFlagEv>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00f      	beq.n	8003b8c <_ZN9LineTrace4flipEv+0x68>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	695b      	ldr	r3, [r3, #20]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fd fdd3 	bl	800171c <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8003b76:	eeb0 7a40 	vmov.f32	s14, s0
 8003b7a:	eddf 7a2f 	vldr	s15, [pc, #188]	; 8003c38 <_ZN9LineTrace4flipEv+0x114>
 8003b7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b86:	db01      	blt.n	8003b8c <_ZN9LineTrace4flipEv+0x68>
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e000      	b.n	8003b8e <_ZN9LineTrace4flipEv+0x6a>
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d004      	beq.n	8003b9c <_ZN9LineTrace4flipEv+0x78>
			side_sensor_->disableIgnore();
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f001 faff 	bl	800519a <_ZN10SideSensor13disableIgnoreEv>
			all_sideline_flag_ = false;
		}
		*/

		// ----- Emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7fe ff1b 	bl	80029dc <_ZN10LineSensor13emergencyStopEv>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00d      	beq.n	8003bc8 <_ZN9LineTrace4flipEv+0xa4>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	eddf 0a22 	vldr	s1, [pc, #136]	; 8003c3c <_ZN9LineTrace4flipEv+0x118>
 8003bb4:	ed9f 0a21 	vldr	s0, [pc, #132]	; 8003c3c <_ZN9LineTrace4flipEv+0x118>
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f001 fe89 	bl	80058d0 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
			esc_->off();
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fd fbde 	bl	8001384 <_ZN3ESC3offEv>
		else{
			//led_.LR(0, -1);
		}

		// ---------Confirmation when corrected ------------//
		correction_check_cnt_++;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003bce:	33a4      	adds	r3, #164	; 0xa4
 8003bd0:	881b      	ldrh	r3, [r3, #0]
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003bdc:	33a4      	adds	r3, #164	; 0xa4
 8003bde:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_ >= 10000) correction_check_cnt_ = 10000;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003be6:	33a4      	adds	r3, #164	; 0xa4
 8003be8:	881b      	ldrh	r3, [r3, #0]
 8003bea:	f242 720f 	movw	r2, #9999	; 0x270f
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d906      	bls.n	8003c00 <_ZN9LineTrace4flipEv+0xdc>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003bf8:	33a4      	adds	r3, #164	; 0xa4
 8003bfa:	f242 7210 	movw	r2, #10000	; 0x2710
 8003bfe:	801a      	strh	r2, [r3, #0]

		if(correction_check_cnt_ <= 80) led_.LR(-1, 1);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003c06:	33a4      	adds	r3, #164	; 0xa4
 8003c08:	881b      	ldrh	r3, [r3, #0]
 8003c0a:	2b50      	cmp	r3, #80	; 0x50
 8003c0c:	d808      	bhi.n	8003c20 <_ZN9LineTrace4flipEv+0xfc>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	330c      	adds	r3, #12
 8003c12:	2201      	movs	r2, #1
 8003c14:	f04f 31ff 	mov.w	r1, #4294967295
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7fe fbb7 	bl	800238c <_ZN3LED2LREaa>
		else led_.LR(-1, 0);
	}
}
 8003c1e:	e007      	b.n	8003c30 <_ZN9LineTrace4flipEv+0x10c>
		else led_.LR(-1, 0);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	330c      	adds	r3, #12
 8003c24:	2200      	movs	r2, #0
 8003c26:	f04f 31ff 	mov.w	r1, #4294967295
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fe fbae 	bl	800238c <_ZN3LED2LREaa>
}
 8003c30:	bf00      	nop
 8003c32:	3708      	adds	r7, #8
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	428c0000 	.word	0x428c0000
 8003c3c:	00000000 	.word	0x00000000

08003c40 <_ZN9LineTrace7setModeEs>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------- Mode set to stop------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMode(int16_t mode)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	460b      	mov	r3, r1
 8003c4a:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003c52:	3354      	adds	r3, #84	; 0x54
 8003c54:	887a      	ldrh	r2, [r7, #2]
 8003c56:	801a      	strh	r2, [r3, #0]
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	i_reset_flag_ = true;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	velocity_ctrl_->start();
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f001 fe7e 	bl	8005982 <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f001 fa68 	bl	8005160 <_ZN10SideSensor17resetWhiteLineCntEv>
	crossline_idx_ = 0;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003c96:	3388      	adds	r3, #136	; 0x88
 8003c98:	2200      	movs	r2, #0
 8003c9a:	801a      	strh	r2, [r3, #0]
	sideline_idx_ = 0;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003ca2:	338a      	adds	r3, #138	; 0x8a
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	801a      	strh	r2, [r3, #0]
	all_sideline_idx_ = 0;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003cae:	338c      	adds	r3, #140	; 0x8c
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	801a      	strh	r2, [r3, #0]
}
 8003cb4:	bf00      	nop
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <_ZN9LineTrace7runningEv>:


void LineTrace::running()
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	737b      	strb	r3, [r7, #13]
	start();
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f7ff ffc9 	bl	8003c64 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 8003cd2:	7b7b      	ldrb	r3, [r7, #13]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d15b      	bne.n	8003d90 <_ZN9LineTrace7runningEv+0xd4>
		switch(stage){
 8003cd8:	89fb      	ldrh	r3, [r7, #14]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d002      	beq.n	8003ce4 <_ZN9LineTrace7runningEv+0x28>
 8003cde:	2b0a      	cmp	r3, #10
 8003ce0:	d030      	beq.n	8003d44 <_ZN9LineTrace7runningEv+0x88>
 8003ce2:	e054      	b.n	8003d8e <_ZN9LineTrace7runningEv+0xd2>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691b      	ldr	r3, [r3, #16]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f001 fa2d 	bl	8005148 <_ZN10SideSensor16getWhiteLineCntREv>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	bf0c      	ite	eq
 8003cf4:	2301      	moveq	r3, #1
 8003cf6:	2300      	movne	r3, #0
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d044      	beq.n	8003d88 <_ZN9LineTrace7runningEv+0xcc>
				loggerStart();
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7ff f92a 	bl	8002f58 <_ZN9LineTrace11loggerStartEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003d0a:	3354      	adds	r3, #84	; 0x54
 8003d0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d002      	beq.n	8003d1a <_ZN9LineTrace7runningEv+0x5e>
					startVelocityPlay();
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f7ff fb7f 	bl	8003418 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7fd fd0b 	bl	800173a <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				encoder_->clearTotalDistance();
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	695b      	ldr	r3, [r3, #20]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7fd fce9 	bl	8001700 <_ZN7Encoder18clearTotalDistanceEv>
				led_.LR(0, -1);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	330c      	adds	r3, #12
 8003d32:	f04f 32ff 	mov.w	r2, #4294967295
 8003d36:	2100      	movs	r1, #0
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fe fb27 	bl	800238c <_ZN3LED2LREaa>
				stage = 10;
 8003d3e:	230a      	movs	r3, #10
 8003d40:	81fb      	strh	r3, [r7, #14]
			}

			break;
 8003d42:	e021      	b.n	8003d88 <_ZN9LineTrace7runningEv+0xcc>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f001 f9fd 	bl	8005148 <_ZN10SideSensor16getWhiteLineCntREv>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	bf0c      	ite	eq
 8003d54:	2301      	moveq	r3, #1
 8003d56:	2300      	movne	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d016      	beq.n	8003d8c <_ZN9LineTrace7runningEv+0xd0>
				loggerStop();
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7ff f915 	bl	8002f8e <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f7ff fb6a 	bl	800343e <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 8003d6a:	2064      	movs	r0, #100	; 0x64
 8003d6c:	f005 fda4 	bl	80098b8 <HAL_Delay>

				setTargetVelocity(0);
 8003d70:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8003da0 <_ZN9LineTrace7runningEv+0xe4>
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7ff fdb8 	bl	80038ea <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 8003d7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d7e:	f005 fd9b 	bl	80098b8 <HAL_Delay>

				goal_flag = true;
 8003d82:	2301      	movs	r3, #1
 8003d84:	737b      	strb	r3, [r7, #13]

			}

			break;
 8003d86:	e001      	b.n	8003d8c <_ZN9LineTrace7runningEv+0xd0>
			break;
 8003d88:	bf00      	nop
 8003d8a:	e7a2      	b.n	8003cd2 <_ZN9LineTrace7runningEv+0x16>
			break;
 8003d8c:	bf00      	nop
	while(goal_flag == false){
 8003d8e:	e7a0      	b.n	8003cd2 <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f000 f807 	bl	8003da4 <_ZN9LineTrace4stopEv>
}
 8003d96:	bf00      	nop
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	00000000 	.word	0x00000000

08003da4 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af02      	add	r7, sp, #8
 8003daa:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	velocity_ctrl_->stop();
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f001 fdf5 	bl	80059a8 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	330c      	adds	r3, #12
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f04f 31ff 	mov.w	r1, #4294967295
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f7fe fadf 	bl	800238c <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003dd4:	3354      	adds	r3, #84	; 0x54
 8003dd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d107      	bne.n	8003dee <_ZN9LineTrace4stopEv+0x4a>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69d8      	ldr	r0, [r3, #28]
 8003de2:	4b23      	ldr	r3, [pc, #140]	; (8003e70 <_ZN9LineTrace4stopEv+0xcc>)
 8003de4:	4a23      	ldr	r2, [pc, #140]	; (8003e74 <_ZN9LineTrace4stopEv+0xd0>)
 8003de6:	4924      	ldr	r1, [pc, #144]	; (8003e78 <_ZN9LineTrace4stopEv+0xd4>)
 8003de8:	f000 fbc6 	bl	8004578 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
 8003dec:	e006      	b.n	8003dfc <_ZN9LineTrace4stopEv+0x58>
	}
	else{//Secondary run
		logger_->saveDistanceAndTheta2("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	69d8      	ldr	r0, [r3, #28]
 8003df2:	4b22      	ldr	r3, [pc, #136]	; (8003e7c <_ZN9LineTrace4stopEv+0xd8>)
 8003df4:	4a22      	ldr	r2, [pc, #136]	; (8003e80 <_ZN9LineTrace4stopEv+0xdc>)
 8003df6:	4920      	ldr	r1, [pc, #128]	; (8003e78 <_ZN9LineTrace4stopEv+0xd4>)
 8003df8:	f000 fbe1 	bl	80045be <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>
	}
	sd_write_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_, OVER_WRITE);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003e02:	3358      	adds	r3, #88	; 0x58
 8003e04:	2200      	movs	r2, #0
 8003e06:	9200      	str	r2, [sp, #0]
 8003e08:	2264      	movs	r2, #100	; 0x64
 8003e0a:	491e      	ldr	r1, [pc, #120]	; (8003e84 <_ZN9LineTrace4stopEv+0xe0>)
 8003e0c:	481a      	ldr	r0, [pc, #104]	; (8003e78 <_ZN9LineTrace4stopEv+0xd4>)
 8003e0e:	f7fd fd17 	bl	8001840 <sd_write_array_float>
	sd_write_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_, OVER_WRITE);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 8003e18:	33e8      	adds	r3, #232	; 0xe8
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	9200      	str	r2, [sp, #0]
 8003e1e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003e22:	4919      	ldr	r1, [pc, #100]	; (8003e88 <_ZN9LineTrace4stopEv+0xe4>)
 8003e24:	4814      	ldr	r0, [pc, #80]	; (8003e78 <_ZN9LineTrace4stopEv+0xd4>)
 8003e26:	f7fd fd0b 	bl	8001840 <sd_write_array_float>
	sd_write_array_float("COURSLOG", "ASIDEDIS.TXT", SIDELINE_SIZE, all_sideline_distance_, OVER_WRITE);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f503 4345 	add.w	r3, r3, #50432	; 0xc500
 8003e30:	33b8      	adds	r3, #184	; 0xb8
 8003e32:	2200      	movs	r2, #0
 8003e34:	9200      	str	r2, [sp, #0]
 8003e36:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003e3a:	4914      	ldr	r1, [pc, #80]	; (8003e8c <_ZN9LineTrace4stopEv+0xe8>)
 8003e3c:	480e      	ldr	r0, [pc, #56]	; (8003e78 <_ZN9LineTrace4stopEv+0xd4>)
 8003e3e:	f7fd fcff 	bl	8001840 <sd_write_array_float>

	led_.LR(-1, 0);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	330c      	adds	r3, #12
 8003e46:	2200      	movs	r2, #0
 8003e48:	f04f 31ff 	mov.w	r1, #4294967295
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7fe fa9d 	bl	800238c <_ZN3LED2LREaa>

	logger_->resetIdx();
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f000 fc41 	bl	80046de <_ZN6Logger8resetIdxEv>
	logger_->resetLogs2();
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f000 fbf0 	bl	8004646 <_ZN6Logger10resetLogs2Ev>
}
 8003e66:	bf00      	nop
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	080198a0 	.word	0x080198a0
 8003e74:	080198ac 	.word	0x080198ac
 8003e78:	080198bc 	.word	0x080198bc
 8003e7c:	080198c8 	.word	0x080198c8
 8003e80:	080198d4 	.word	0x080198d4
 8003e84:	080198e4 	.word	0x080198e4
 8003e88:	080198f4 	.word	0x080198f4
 8003e8c:	08019900 	.word	0x08019900

08003e90 <_ZN9LineTrace20createVelocityTabeleEv>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Create velocity table-----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::createVelocityTabele()
{
 8003e90:	b590      	push	{r4, r7, lr}
 8003e92:	b08b      	sub	sp, #44	; 0x2c
 8003e94:	af02      	add	r7, sp, #8
 8003e96:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f000 fb0f 	bl	80044c0 <_ZN6Logger23getDistanceArrayPointerEv>
 8003ea2:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 fb17 	bl	80044dc <_ZN6Logger20getThetaArrayPointerEv>
 8003eae:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	837b      	strh	r3, [r7, #26]
 8003eb4:	8b7b      	ldrh	r3, [r7, #26]
 8003eb6:	f241 726f 	movw	r2, #5999	; 0x176f
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d84b      	bhi.n	8003f56 <_ZN9LineTrace20createVelocityTabeleEv+0xc6>
		temp_distance = p_distance[i];
 8003ebe:	8b7b      	ldrh	r3, [r7, #26]
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8003eca:	8b7b      	ldrh	r3, [r7, #26]
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8003ed6:	edd7 7a07 	vldr	s15, [r7, #28]
 8003eda:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ee2:	d101      	bne.n	8003ee8 <_ZN9LineTrace20createVelocityTabeleEv+0x58>
 8003ee4:	4b4c      	ldr	r3, [pc, #304]	; (8004018 <_ZN9LineTrace20createVelocityTabeleEv+0x188>)
 8003ee6:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8003ee8:	ed97 7a02 	vldr	s14, [r7, #8]
 8003eec:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ef0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003ef4:	eeb0 0a66 	vmov.f32	s0, s13
 8003ef8:	f7fe fdc0 	bl	8002a7c <_ZSt3absf>
 8003efc:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8003f00:	edd7 7a05 	vldr	s15, [r7, #20]
 8003f04:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800401c <_ZN9LineTrace20createVelocityTabeleEv+0x18c>
 8003f08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f10:	db01      	blt.n	8003f16 <_ZN9LineTrace20createVelocityTabeleEv+0x86>
 8003f12:	4b43      	ldr	r3, [pc, #268]	; (8004020 <_ZN9LineTrace20createVelocityTabeleEv+0x190>)
 8003f14:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8003f16:	8b7c      	ldrh	r4, [r7, #26]
 8003f18:	ed97 0a05 	vldr	s0, [r7, #20]
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f7ff f87d 	bl	800301c <_ZN9LineTrace15radius2VelocityEf>
 8003f22:	eef0 7a40 	vmov.f32	s15, s0
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8003f2c:	3304      	adds	r3, #4
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	edc3 7a00 	vstr	s15, [r3]

		ref_delta_distances_[i] = p_distance[i]; //copy
 8003f36:	8b7b      	ldrh	r3, [r7, #26]
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	693a      	ldr	r2, [r7, #16]
 8003f3c:	441a      	add	r2, r3
 8003f3e:	8b7b      	ldrh	r3, [r7, #26]
 8003f40:	6812      	ldr	r2, [r2, #0]
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	3332      	adds	r3, #50	; 0x32
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	3304      	adds	r3, #4
 8003f4c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8003f4e:	8b7b      	ldrh	r3, [r7, #26]
 8003f50:	3301      	adds	r3, #1
 8003f52:	837b      	strh	r3, [r7, #26]
 8003f54:	e7ae      	b.n	8003eb4 <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}


	if(mode_selector_ == SECOND_RUNNING){
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003f5c:	3354      	adds	r3, #84	; 0x54
 8003f5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d120      	bne.n	8003fa8 <_ZN9LineTrace20createVelocityTabeleEv+0x118>
		velocity_table_[0] = min_velocity_;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003f72:	3310      	adds	r3, #16
 8003f74:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003f7c:	3398      	adds	r3, #152	; 0x98
 8003f7e:	edd3 7a00 	vldr	s15, [r3]
 8003f82:	6939      	ldr	r1, [r7, #16]
 8003f84:	eeb0 0a67 	vmov.f32	s0, s15
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff f8fd 	bl	8003188 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003f94:	3394      	adds	r3, #148	; 0x94
 8003f96:	edd3 7a00 	vldr	s15, [r3]
 8003f9a:	6939      	ldr	r1, [r7, #16]
 8003f9c:	eeb0 0a67 	vmov.f32	s0, s15
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f7ff f995 	bl	80032d0 <_ZN9LineTrace20accelerateProcessingEfPKf>
 8003fa6:	e027      	b.n	8003ff8 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003fae:	3354      	adds	r3, #84	; 0x54
 8003fb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d11f      	bne.n	8003ff8 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
		velocity_table_[0] = min_velocity2_;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003fc4:	3310      	adds	r3, #16
 8003fc6:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003fce:	33a0      	adds	r3, #160	; 0xa0
 8003fd0:	edd3 7a00 	vldr	s15, [r3]
 8003fd4:	6939      	ldr	r1, [r7, #16]
 8003fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f7ff f8d4 	bl	8003188 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003fe6:	339c      	adds	r3, #156	; 0x9c
 8003fe8:	edd3 7a00 	vldr	s15, [r3]
 8003fec:	6939      	ldr	r1, [r7, #16]
 8003fee:	eeb0 0a67 	vmov.f32	s0, s15
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7ff f96c 	bl	80032d0 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003ffe:	3310      	adds	r3, #16
 8004000:	2200      	movs	r2, #0
 8004002:	9200      	str	r2, [sp, #0]
 8004004:	f241 7270 	movw	r2, #6000	; 0x1770
 8004008:	4906      	ldr	r1, [pc, #24]	; (8004024 <_ZN9LineTrace20createVelocityTabeleEv+0x194>)
 800400a:	4807      	ldr	r0, [pc, #28]	; (8004028 <_ZN9LineTrace20createVelocityTabeleEv+0x198>)
 800400c:	f7fd fc18 	bl	8001840 <sd_write_array_float>

}
 8004010:	bf00      	nop
 8004012:	3724      	adds	r7, #36	; 0x24
 8004014:	46bd      	mov	sp, r7
 8004016:	bd90      	pop	{r4, r7, pc}
 8004018:	3727c5ac 	.word	0x3727c5ac
 800401c:	459c4000 	.word	0x459c4000
 8004020:	459c4000 	.word	0x459c4000
 8004024:	08019910 	.word	0x08019910
 8004028:	080198bc 	.word	0x080198bc

0800402c <_ZN9LineTrace26createVelocityTabeleFromSDEv>:

void LineTrace::createVelocityTabeleFromSD()
{
 800402c:	b590      	push	{r4, r7, lr}
 800402e:	b08b      	sub	sp, #44	; 0x2c
 8004030:	af02      	add	r7, sp, #8
 8004032:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	69d8      	ldr	r0, [r3, #28]
 8004038:	4b6b      	ldr	r3, [pc, #428]	; (80041e8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1bc>)
 800403a:	4a6c      	ldr	r2, [pc, #432]	; (80041ec <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 800403c:	496c      	ldr	r1, [pc, #432]	; (80041f0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 800403e:	f000 fae3 	bl	8004608 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	sd_read_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004048:	3358      	adds	r3, #88	; 0x58
 800404a:	2264      	movs	r2, #100	; 0x64
 800404c:	4969      	ldr	r1, [pc, #420]	; (80041f4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c8>)
 800404e:	4868      	ldr	r0, [pc, #416]	; (80041f0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 8004050:	f7fd fc5c 	bl	800190c <sd_read_array_float>
	sd_read_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 800405a:	33e8      	adds	r3, #232	; 0xe8
 800405c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004060:	4965      	ldr	r1, [pc, #404]	; (80041f8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1cc>)
 8004062:	4863      	ldr	r0, [pc, #396]	; (80041f0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 8004064:	f7fd fc52 	bl	800190c <sd_read_array_float>

	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fa27 	bl	80044c0 <_ZN6Logger23getDistanceArrayPointerEv>
 8004072:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fa2f 	bl	80044dc <_ZN6Logger20getThetaArrayPointerEv>
 800407e:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	//float pre_radius = 0;;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8004080:	2300      	movs	r3, #0
 8004082:	837b      	strh	r3, [r7, #26]
 8004084:	8b7b      	ldrh	r3, [r7, #26]
 8004086:	f241 726f 	movw	r2, #5999	; 0x176f
 800408a:	4293      	cmp	r3, r2
 800408c:	d84b      	bhi.n	8004126 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfa>

		temp_distance = p_distance[i];
 800408e:	8b7b      	ldrh	r3, [r7, #26]
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	4413      	add	r3, r2
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 800409a:	8b7b      	ldrh	r3, [r7, #26]
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	4413      	add	r3, r2
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 80040a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80040aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80040ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040b2:	d101      	bne.n	80040b8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x8c>
 80040b4:	4b51      	ldr	r3, [pc, #324]	; (80041fc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d0>)
 80040b6:	61fb      	str	r3, [r7, #28]
		float radius_origin = abs(temp_distance / temp_theta);
 80040b8:	ed97 7a02 	vldr	s14, [r7, #8]
 80040bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80040c0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80040c4:	eeb0 0a66 	vmov.f32	s0, s13
 80040c8:	f7fe fcd8 	bl	8002a7c <_ZSt3absf>
 80040cc:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius_origin >= 5000) radius_origin = 5000;
 80040d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80040d4:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8004200 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d4>
 80040d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040e0:	db01      	blt.n	80040e6 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xba>
 80040e2:	4b48      	ldr	r3, [pc, #288]	; (8004204 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d8>)
 80040e4:	617b      	str	r3, [r7, #20]

		//float radius_lpf = ((R_RADIUS)*(radius_origin) + (1.0 - (R_RADIUS))* (pre_radius));
		//velocity_table_[i] = radius_lpf;
		velocity_table_[i] = radius2Velocity(radius_origin);
 80040e6:	8b7c      	ldrh	r4, [r7, #26]
 80040e8:	ed97 0a05 	vldr	s0, [r7, #20]
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f7fe ff95 	bl	800301c <_ZN9LineTrace15radius2VelocityEf>
 80040f2:	eef0 7a40 	vmov.f32	s15, s0
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80040fc:	3304      	adds	r3, #4
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4413      	add	r3, r2
 8004102:	edc3 7a00 	vstr	s15, [r3]
		//pre_radius = radius_origin;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8004106:	8b7b      	ldrh	r3, [r7, #26]
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	441a      	add	r2, r3
 800410e:	8b7b      	ldrh	r3, [r7, #26]
 8004110:	6812      	ldr	r2, [r2, #0]
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	3332      	adds	r3, #50	; 0x32
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	440b      	add	r3, r1
 800411a:	3304      	adds	r3, #4
 800411c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800411e:	8b7b      	ldrh	r3, [r7, #26]
 8004120:	3301      	adds	r3, #1
 8004122:	837b      	strh	r3, [r7, #26]
 8004124:	e7ae      	b.n	8004084 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x58>
	}

	if(mode_selector_ == SECOND_RUNNING){
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800412c:	3354      	adds	r3, #84	; 0x54
 800412e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d120      	bne.n	8004178 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x14c>
		velocity_table_[0] = min_velocity_;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004142:	3310      	adds	r3, #16
 8004144:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800414c:	3398      	adds	r3, #152	; 0x98
 800414e:	edd3 7a00 	vldr	s15, [r3]
 8004152:	6939      	ldr	r1, [r7, #16]
 8004154:	eeb0 0a67 	vmov.f32	s0, s15
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f7ff f815 	bl	8003188 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004164:	3394      	adds	r3, #148	; 0x94
 8004166:	edd3 7a00 	vldr	s15, [r3]
 800416a:	6939      	ldr	r1, [r7, #16]
 800416c:	eeb0 0a67 	vmov.f32	s0, s15
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7ff f8ad 	bl	80032d0 <_ZN9LineTrace20accelerateProcessingEfPKf>
 8004176:	e027      	b.n	80041c8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800417e:	3354      	adds	r3, #84	; 0x54
 8004180:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004184:	2b02      	cmp	r3, #2
 8004186:	d11f      	bne.n	80041c8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
		velocity_table_[0] = min_velocity2_;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004194:	3310      	adds	r3, #16
 8004196:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800419e:	33a0      	adds	r3, #160	; 0xa0
 80041a0:	edd3 7a00 	vldr	s15, [r3]
 80041a4:	6939      	ldr	r1, [r7, #16]
 80041a6:	eeb0 0a67 	vmov.f32	s0, s15
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7fe ffec 	bl	8003188 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80041b6:	339c      	adds	r3, #156	; 0x9c
 80041b8:	edd3 7a00 	vldr	s15, [r3]
 80041bc:	6939      	ldr	r1, [r7, #16]
 80041be:	eeb0 0a67 	vmov.f32	s0, s15
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f7ff f884 	bl	80032d0 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}


	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80041ce:	3310      	adds	r3, #16
 80041d0:	2200      	movs	r2, #0
 80041d2:	9200      	str	r2, [sp, #0]
 80041d4:	f241 7270 	movw	r2, #6000	; 0x1770
 80041d8:	490b      	ldr	r1, [pc, #44]	; (8004208 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1dc>)
 80041da:	4805      	ldr	r0, [pc, #20]	; (80041f0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80041dc:	f7fd fb30 	bl	8001840 <sd_write_array_float>

}
 80041e0:	bf00      	nop
 80041e2:	3724      	adds	r7, #36	; 0x24
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd90      	pop	{r4, r7, pc}
 80041e8:	080198a0 	.word	0x080198a0
 80041ec:	080198ac 	.word	0x080198ac
 80041f0:	080198bc 	.word	0x080198bc
 80041f4:	080198e4 	.word	0x080198e4
 80041f8:	080198f4 	.word	0x080198f4
 80041fc:	3727c5ac 	.word	0x3727c5ac
 8004200:	459c4000 	.word	0x459c4000
 8004204:	459c4000 	.word	0x459c4000
 8004208:	08019910 	.word	0x08019910

0800420c <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_tim_int_(0), log_index_tim2_int_(0), log_index_dis_(0){}
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800421a:	33c0      	adds	r3, #192	; 0xc0
 800421c:	2200      	movs	r2, #0
 800421e:	701a      	strb	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004226:	33c2      	adds	r3, #194	; 0xc2
 8004228:	2200      	movs	r2, #0
 800422a:	801a      	strh	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004232:	33c4      	adds	r3, #196	; 0xc4
 8004234:	2200      	movs	r2, #0
 8004236:	801a      	strh	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800423e:	33c6      	adds	r3, #198	; 0xc6
 8004240:	2200      	movs	r2, #0
 8004242:	801a      	strh	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800424a:	33c8      	adds	r3, #200	; 0xc8
 800424c:	2200      	movs	r2, #0
 800424e:	801a      	strh	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004256:	33ca      	adds	r3, #202	; 0xca
 8004258:	2200      	movs	r2, #0
 800425a:	801a      	strh	r2, [r3, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4618      	mov	r0, r3
 8004260:	370c      	adds	r7, #12
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
	...

0800426c <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8004274:	2300      	movs	r3, #0
 8004276:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 8004278:	f7fd fc34 	bl	8001ae4 <sd_mount>
 800427c:	4603      	mov	r3, r0
 800427e:	2b01      	cmp	r3, #1
 8004280:	bf0c      	ite	eq
 8004282:	2301      	moveq	r3, #1
 8004284:	2300      	movne	r3, #0
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d016      	beq.n	80042ba <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 800428c:	f7fc ff08 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8004290:	2100      	movs	r1, #0
 8004292:	2000      	movs	r0, #0
 8004294:	f7fc ff14 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8004298:	4815      	ldr	r0, [pc, #84]	; (80042f0 <_ZN6Logger10sdCardInitEv+0x84>)
 800429a:	f7fc ff3b 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800429e:	2101      	movs	r1, #1
 80042a0:	2000      	movs	r0, #0
 80042a2:	f7fc ff0d 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 80042a6:	4813      	ldr	r0, [pc, #76]	; (80042f4 <_ZN6Logger10sdCardInitEv+0x88>)
 80042a8:	f7fc ff34 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 80042ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80042b0:	f005 fb02 	bl	80098b8 <HAL_Delay>

	  ret = true;
 80042b4:	2301      	movs	r3, #1
 80042b6:	73fb      	strb	r3, [r7, #15]
 80042b8:	e015      	b.n	80042e6 <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 80042ba:	f7fc fef1 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80042be:	2100      	movs	r1, #0
 80042c0:	2000      	movs	r0, #0
 80042c2:	f7fc fefd 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 80042c6:	480a      	ldr	r0, [pc, #40]	; (80042f0 <_ZN6Logger10sdCardInitEv+0x84>)
 80042c8:	f7fc ff24 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 80042cc:	2101      	movs	r1, #1
 80042ce:	2000      	movs	r0, #0
 80042d0:	f7fc fef6 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 80042d4:	4808      	ldr	r0, [pc, #32]	; (80042f8 <_ZN6Logger10sdCardInitEv+0x8c>)
 80042d6:	f7fc ff1d 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 80042da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80042de:	f005 faeb 	bl	80098b8 <HAL_Delay>

	  ret = false;
 80042e2:	2300      	movs	r3, #0
 80042e4:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 80042e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	08019920 	.word	0x08019920
 80042f4:	0801992c 	.word	0x0801992c
 80042f8:	08019934 	.word	0x08019934

080042fc <_ZN6Logger8storeLogEf>:
void Logger::storeLog(float data)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800430e:	33c0      	adds	r3, #192	; 0xc0
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d023      	beq.n	800435e <_ZN6Logger8storeLogEf+0x62>
		store_data_float_[log_index_tim_] = data;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800431c:	33c2      	adds	r3, #194	; 0xc2
 800431e:	881b      	ldrh	r3, [r3, #0]
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	683a      	ldr	r2, [r7, #0]
 8004328:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004330:	33c2      	adds	r3, #194	; 0xc2
 8004332:	881b      	ldrh	r3, [r3, #0]
 8004334:	3301      	adds	r3, #1
 8004336:	b29a      	uxth	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800433e:	33c2      	adds	r3, #194	; 0xc2
 8004340:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004348:	33c2      	adds	r3, #194	; 0xc2
 800434a:	881b      	ldrh	r3, [r3, #0]
 800434c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004350:	d305      	bcc.n	800435e <_ZN6Logger8storeLogEf+0x62>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004358:	33c2      	adds	r3, #194	; 0xc2
 800435a:	2200      	movs	r2, #0
 800435c:	801a      	strh	r2, [r3, #0]
	}
}
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr

0800436a <_ZN6Logger9storeLog2Ef>:

void Logger::storeLog2(float data)
{
 800436a:	b480      	push	{r7}
 800436c:	b083      	sub	sp, #12
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
 8004372:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800437c:	33c0      	adds	r3, #192	; 0xc0
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d025      	beq.n	80043d0 <_ZN6Logger9storeLog2Ef+0x66>
		store_data_float2_[log_index_tim2_] = data;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800438a:	33c4      	adds	r3, #196	; 0xc4
 800438c:	881b      	ldrh	r3, [r3, #0]
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	4413      	add	r3, r2
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80043a2:	33c4      	adds	r3, #196	; 0xc4
 80043a4:	881b      	ldrh	r3, [r3, #0]
 80043a6:	3301      	adds	r3, #1
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80043b0:	33c4      	adds	r3, #196	; 0xc4
 80043b2:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80043ba:	33c4      	adds	r3, #196	; 0xc4
 80043bc:	881b      	ldrh	r3, [r3, #0]
 80043be:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80043c2:	d305      	bcc.n	80043d0 <_ZN6Logger9storeLog2Ef+0x66>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80043ca:	33c4      	adds	r3, #196	; 0xc4
 80043cc:	2200      	movs	r2, #0
 80043ce:	801a      	strh	r2, [r3, #0]
	}
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <_ZN6Logger11storeLogIntEs>:

void Logger::storeLogInt(int16_t data)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	460b      	mov	r3, r1
 80043e6:	807b      	strh	r3, [r7, #2]
	if(recording_flag_ == true){
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80043ee:	33c0      	adds	r3, #192	; 0xc0
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d025      	beq.n	8004442 <_ZN6Logger11storeLogIntEs+0x66>
		store_data_int_[log_index_tim_int_] = data;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80043fc:	33c6      	adds	r3, #198	; 0xc6
 80043fe:	881b      	ldrh	r3, [r3, #0]
 8004400:	461a      	mov	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f502 52fa 	add.w	r2, r2, #8000	; 0x1f40
 8004408:	8879      	ldrh	r1, [r7, #2]
 800440a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		log_index_tim_int_++;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004414:	33c6      	adds	r3, #198	; 0xc6
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	3301      	adds	r3, #1
 800441a:	b29a      	uxth	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004422:	33c6      	adds	r3, #198	; 0xc6
 8004424:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_int_ >= LOG_DATA_SIZE_TIM) log_index_tim_int_ = 0;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800442c:	33c6      	adds	r3, #198	; 0xc6
 800442e:	881b      	ldrh	r3, [r3, #0]
 8004430:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004434:	d305      	bcc.n	8004442 <_ZN6Logger11storeLogIntEs+0x66>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800443c:	33c6      	adds	r3, #198	; 0xc6
 800443e:	2200      	movs	r2, #0
 8004440:	801a      	strh	r2, [r3, #0]
	}

}
 8004442:	bf00      	nop
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <_ZN6Logger12storeLog2IntEs>:
void Logger::storeLog2Int(int16_t data)
{
 800444e:	b480      	push	{r7}
 8004450:	b083      	sub	sp, #12
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
 8004456:	460b      	mov	r3, r1
 8004458:	807b      	strh	r3, [r7, #2]
	if(recording_flag_ == true){
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004460:	33c0      	adds	r3, #192	; 0xc0
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d025      	beq.n	80044b4 <_ZN6Logger12storeLog2IntEs+0x66>
		store_data_int2_[log_index_tim2_int_] = data;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800446e:	33c8      	adds	r3, #200	; 0xc8
 8004470:	881b      	ldrh	r3, [r3, #0]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8004478:	3310      	adds	r3, #16
 800447a:	8879      	ldrh	r1, [r7, #2]
 800447c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		log_index_tim2_int_++;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004486:	33c8      	adds	r3, #200	; 0xc8
 8004488:	881b      	ldrh	r3, [r3, #0]
 800448a:	3301      	adds	r3, #1
 800448c:	b29a      	uxth	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004494:	33c8      	adds	r3, #200	; 0xc8
 8004496:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_int_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_int_ = 0;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800449e:	33c8      	adds	r3, #200	; 0xc8
 80044a0:	881b      	ldrh	r3, [r3, #0]
 80044a2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80044a6:	d305      	bcc.n	80044b4 <_ZN6Logger12storeLog2IntEs+0x66>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80044ae:	33c8      	adds	r3, #200	; 0xc8
 80044b0:	2200      	movs	r2, #0
 80044b2:	801a      	strh	r2, [r3, #0]
	}

}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <_ZN6Logger23getDistanceArrayPointerEv>:

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
	//}
}
const float *Logger::getDistanceArrayPointer()
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
	return store_distance_;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 80044ce:	3340      	adds	r3, #64	; 0x40
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
	return store_theta_;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 80044ea:	3380      	adds	r3, #128	; 0x80
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b086      	sub	sp, #24
 80044fc:	af02      	add	r7, sp, #8
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	2300      	movs	r3, #0
 8004508:	9300      	str	r3, [sp, #0]
 800450a:	4613      	mov	r3, r2
 800450c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004510:	6879      	ldr	r1, [r7, #4]
 8004512:	68b8      	ldr	r0, [r7, #8]
 8004514:	f7fd f994 	bl	8001840 <sd_write_array_float>
}
 8004518:	bf00      	nop
 800451a:	3710      	adds	r7, #16
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <_ZN6Logger11saveLogsIntEPKcS1_>:
{
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
}

void Logger::saveLogsInt(const char *folder_name, const char *file_name)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af02      	add	r7, sp, #8
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_int_, OVER_WRITE); //write
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f503 527a 	add.w	r2, r3, #16000	; 0x3e80
 8004532:	2300      	movs	r3, #0
 8004534:	9300      	str	r3, [sp, #0]
 8004536:	4613      	mov	r3, r2
 8004538:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	68b8      	ldr	r0, [r7, #8]
 8004540:	f7fd fa70 	bl	8001a24 <sd_write_array_int>
}
 8004544:	bf00      	nop
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <_ZN6Logger12saveLogs2IntEPKcS1_>:
void Logger::saveLogs2Int(const char *folder_name, const char *file_name)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af02      	add	r7, sp, #8
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_int2_, OVER_WRITE); //write
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800455e:	3320      	adds	r3, #32
 8004560:	2200      	movs	r2, #0
 8004562:	9200      	str	r2, [sp, #0]
 8004564:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	68b8      	ldr	r0, [r7, #8]
 800456c:	f7fd fa5a 	bl	8001a24 <sd_write_array_int>
}
 8004570:	bf00      	nop
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:
void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af02      	add	r7, sp, #8
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
 8004584:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 800458c:	3340      	adds	r3, #64	; 0x40
 800458e:	2200      	movs	r2, #0
 8004590:	9200      	str	r2, [sp, #0]
 8004592:	f241 7270 	movw	r2, #6000	; 0x1770
 8004596:	6879      	ldr	r1, [r7, #4]
 8004598:	68b8      	ldr	r0, [r7, #8]
 800459a:	f7fd f951 	bl	8001840 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 80045a4:	3380      	adds	r3, #128	; 0x80
 80045a6:	2200      	movs	r2, #0
 80045a8:	9200      	str	r2, [sp, #0]
 80045aa:	f241 7270 	movw	r2, #6000	; 0x1770
 80045ae:	6839      	ldr	r1, [r7, #0]
 80045b0:	68b8      	ldr	r0, [r7, #8]
 80045b2:	f7fd f945 	bl	8001840 <sd_write_array_float>
}
 80045b6:	bf00      	nop
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>:

void Logger::saveDistanceAndTheta2(const char *folder_name, const char *file_name1, const char *file_name2)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b086      	sub	sp, #24
 80045c2:	af02      	add	r7, sp, #8
 80045c4:	60f8      	str	r0, [r7, #12]
 80045c6:	60b9      	str	r1, [r7, #8]
 80045c8:	607a      	str	r2, [r7, #4]
 80045ca:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance2_, OVER_WRITE); //write
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80045d2:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80045d6:	2200      	movs	r2, #0
 80045d8:	9200      	str	r2, [sp, #0]
 80045da:	f241 7270 	movw	r2, #6000	; 0x1770
 80045de:	6879      	ldr	r1, [r7, #4]
 80045e0:	68b8      	ldr	r0, [r7, #8]
 80045e2:	f7fd f92d 	bl	8001840 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta2_, OVER_WRITE); //write
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80045ec:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80045f0:	2200      	movs	r2, #0
 80045f2:	9200      	str	r2, [sp, #0]
 80045f4:	f241 7270 	movw	r2, #6000	; 0x1770
 80045f8:	6839      	ldr	r1, [r7, #0]
 80045fa:	68b8      	ldr	r0, [r7, #8]
 80045fc:	f7fd f920 	bl	8001840 <sd_write_array_float>
}
 8004600:	bf00      	nop
 8004602:	3710      	adds	r7, #16
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
 8004614:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 800461c:	3340      	adds	r3, #64	; 0x40
 800461e:	f241 7270 	movw	r2, #6000	; 0x1770
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	68b8      	ldr	r0, [r7, #8]
 8004626:	f7fd f971 	bl	800190c <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004630:	3380      	adds	r3, #128	; 0x80
 8004632:	f241 7270 	movw	r2, #6000	; 0x1770
 8004636:	6839      	ldr	r1, [r7, #0]
 8004638:	68b8      	ldr	r0, [r7, #8]
 800463a:	f7fd f967 	bl	800190c <sd_read_array_float>
}
 800463e:	bf00      	nop
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <_ZN6Logger10resetLogs2Ev>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::resetLogs2()
{
 8004646:	b480      	push	{r7}
 8004648:	b08b      	sub	sp, #44	; 0x2c
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
	for(auto &log : store_distance2_){
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004654:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004658:	61fb      	str	r3, [r7, #28]
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	627b      	str	r3, [r7, #36]	; 0x24
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004664:	3340      	adds	r3, #64	; 0x40
 8004666:	61bb      	str	r3, [r7, #24]
 8004668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	429a      	cmp	r2, r3
 800466e:	d009      	beq.n	8004684 <_ZN6Logger10resetLogs2Ev+0x3e>
 8004670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004672:	617b      	str	r3, [r7, #20]
		log = 0;
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	f04f 0200 	mov.w	r2, #0
 800467a:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance2_){
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	3304      	adds	r3, #4
 8004680:	627b      	str	r3, [r7, #36]	; 0x24
 8004682:	e7f1      	b.n	8004668 <_ZN6Logger10resetLogs2Ev+0x22>
	}
	for(auto &log : store_theta2_){
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800468a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800468e:	613b      	str	r3, [r7, #16]
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	623b      	str	r3, [r7, #32]
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 800469a:	3340      	adds	r3, #64	; 0x40
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	6a3a      	ldr	r2, [r7, #32]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d009      	beq.n	80046ba <_ZN6Logger10resetLogs2Ev+0x74>
 80046a6:	6a3b      	ldr	r3, [r7, #32]
 80046a8:	60bb      	str	r3, [r7, #8]
		log = 0;
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta2_){
 80046b2:	6a3b      	ldr	r3, [r7, #32]
 80046b4:	3304      	adds	r3, #4
 80046b6:	623b      	str	r3, [r7, #32]
 80046b8:	e7f1      	b.n	800469e <_ZN6Logger10resetLogs2Ev+0x58>
	}

	log_index_tim_ = 0;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80046c0:	33c2      	adds	r3, #194	; 0xc2
 80046c2:	2200      	movs	r2, #0
 80046c4:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80046cc:	33ca      	adds	r3, #202	; 0xca
 80046ce:	2200      	movs	r2, #0
 80046d0:	801a      	strh	r2, [r3, #0]
}
 80046d2:	bf00      	nop
 80046d4:	372c      	adds	r7, #44	; 0x2c
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr

080046de <_ZN6Logger8resetIdxEv>:
void Logger::resetIdx()
{
 80046de:	b480      	push	{r7}
 80046e0:	b083      	sub	sp, #12
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80046ec:	33c2      	adds	r3, #194	; 0xc2
 80046ee:	2200      	movs	r2, #0
 80046f0:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80046f8:	33ca      	adds	r3, #202	; 0xca
 80046fa:	2200      	movs	r2, #0
 80046fc:	801a      	strh	r2, [r3, #0]
}
 80046fe:	bf00      	nop
 8004700:	370c      	adds	r7, #12
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr

0800470a <_ZN6Logger5startEv>:

void Logger::start()
{
 800470a:	b480      	push	{r7}
 800470c:	b083      	sub	sp, #12
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004718:	33c0      	adds	r3, #192	; 0xc0
 800471a:	2201      	movs	r2, #1
 800471c:	701a      	strb	r2, [r3, #0]
}
 800471e:	bf00      	nop
 8004720:	370c      	adds	r7, #12
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr

0800472a <_ZN6Logger4stopEv>:

void Logger::stop()
{
 800472a:	b480      	push	{r7}
 800472c:	b083      	sub	sp, #12
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004738:	33c0      	adds	r3, #192	; 0xc0
 800473a:	2200      	movs	r2, #0
 800473c:	701a      	strb	r2, [r3, #0]
}
 800473e:	bf00      	nop
 8004740:	370c      	adds	r7, #12
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 800474a:	b480      	push	{r7}
 800474c:	b083      	sub	sp, #12
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	801a      	strh	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	805a      	strh	r2, [r3, #2]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4618      	mov	r0, r3
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <_ZN5Motor4initEv>:

void Motor::init()
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8004774:	2108      	movs	r1, #8
 8004776:	4805      	ldr	r0, [pc, #20]	; (800478c <_ZN5Motor4initEv+0x20>)
 8004778:	f00a fa4e 	bl	800ec18 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800477c:	210c      	movs	r1, #12
 800477e:	4803      	ldr	r0, [pc, #12]	; (800478c <_ZN5Motor4initEv+0x20>)
 8004780:	f00a fa4a 	bl	800ec18 <HAL_TIM_PWM_Start>

}
 8004784:	bf00      	nop
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	20044734 	.word	0x20044734

08004790 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	da0d      	bge.n	80047be <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 80047a2:	2200      	movs	r2, #0
 80047a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047a8:	481f      	ldr	r0, [pc, #124]	; (8004828 <_ZN5Motor9motorCtrlEv+0x98>)
 80047aa:	f006 fb1b 	bl	800ade4 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	425b      	negs	r3, r3
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	81fb      	strh	r3, [r7, #14]
 80047bc:	e00a      	b.n	80047d4 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 80047be:	2201      	movs	r2, #1
 80047c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047c4:	4818      	ldr	r0, [pc, #96]	; (8004828 <_ZN5Motor9motorCtrlEv+0x98>)
 80047c6:	f006 fb0d 	bl	800ade4 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	da0d      	bge.n	80047fa <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 80047de:	2201      	movs	r2, #1
 80047e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047e4:	4810      	ldr	r0, [pc, #64]	; (8004828 <_ZN5Motor9motorCtrlEv+0x98>)
 80047e6:	f006 fafd 	bl	800ade4 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	425b      	negs	r3, r3
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	81bb      	strh	r3, [r7, #12]
 80047f8:	e00a      	b.n	8004810 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 80047fa:	2200      	movs	r2, #0
 80047fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004800:	4809      	ldr	r0, [pc, #36]	; (8004828 <_ZN5Motor9motorCtrlEv+0x98>)
 8004802:	f006 faef 	bl	800ade4 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800480c:	b29b      	uxth	r3, r3
 800480e:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8004810:	89fa      	ldrh	r2, [r7, #14]
 8004812:	4b06      	ldr	r3, [pc, #24]	; (800482c <_ZN5Motor9motorCtrlEv+0x9c>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8004818:	89ba      	ldrh	r2, [r7, #12]
 800481a:	4b04      	ldr	r3, [pc, #16]	; (800482c <_ZN5Motor9motorCtrlEv+0x9c>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004820:	bf00      	nop
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	40020c00 	.word	0x40020c00
 800482c:	20044734 	.word	0x20044734

08004830 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8004830:	b590      	push	{r4, r7, lr}
 8004832:	b087      	sub	sp, #28
 8004834:	af00      	add	r7, sp, #0
 8004836:	6178      	str	r0, [r7, #20]
 8004838:	ed87 0b02 	vstr	d0, [r7, #8]
 800483c:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	4b30      	ldr	r3, [pc, #192]	; (8004908 <_ZN5Motor8setRatioEdd+0xd8>)
 8004846:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800484a:	f7fc f97d 	bl	8000b48 <__aeabi_dcmpgt>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d005      	beq.n	8004860 <_ZN5Motor8setRatioEdd+0x30>
 8004854:	f04f 0300 	mov.w	r3, #0
 8004858:	4c2b      	ldr	r4, [pc, #172]	; (8004908 <_ZN5Motor8setRatioEdd+0xd8>)
 800485a:	e9c7 3402 	strd	r3, r4, [r7, #8]
 800485e:	e00e      	b.n	800487e <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8004860:	f04f 0200 	mov.w	r2, #0
 8004864:	4b29      	ldr	r3, [pc, #164]	; (800490c <_ZN5Motor8setRatioEdd+0xdc>)
 8004866:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800486a:	f7fc f94f 	bl	8000b0c <__aeabi_dcmplt>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d004      	beq.n	800487e <_ZN5Motor8setRatioEdd+0x4e>
 8004874:	f04f 0300 	mov.w	r3, #0
 8004878:	4c24      	ldr	r4, [pc, #144]	; (800490c <_ZN5Motor8setRatioEdd+0xdc>)
 800487a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 800487e:	f04f 0200 	mov.w	r2, #0
 8004882:	4b21      	ldr	r3, [pc, #132]	; (8004908 <_ZN5Motor8setRatioEdd+0xd8>)
 8004884:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004888:	f7fc f95e 	bl	8000b48 <__aeabi_dcmpgt>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d005      	beq.n	800489e <_ZN5Motor8setRatioEdd+0x6e>
 8004892:	f04f 0300 	mov.w	r3, #0
 8004896:	4c1c      	ldr	r4, [pc, #112]	; (8004908 <_ZN5Motor8setRatioEdd+0xd8>)
 8004898:	e9c7 3400 	strd	r3, r4, [r7]
 800489c:	e00e      	b.n	80048bc <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 800489e:	f04f 0200 	mov.w	r2, #0
 80048a2:	4b1a      	ldr	r3, [pc, #104]	; (800490c <_ZN5Motor8setRatioEdd+0xdc>)
 80048a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048a8:	f7fc f930 	bl	8000b0c <__aeabi_dcmplt>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d004      	beq.n	80048bc <_ZN5Motor8setRatioEdd+0x8c>
 80048b2:	f04f 0300 	mov.w	r3, #0
 80048b6:	4c15      	ldr	r4, [pc, #84]	; (800490c <_ZN5Motor8setRatioEdd+0xdc>)
 80048b8:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 80048bc:	f04f 0200 	mov.w	r2, #0
 80048c0:	4b13      	ldr	r3, [pc, #76]	; (8004910 <_ZN5Motor8setRatioEdd+0xe0>)
 80048c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80048c6:	f7fb feaf 	bl	8000628 <__aeabi_dmul>
 80048ca:	4603      	mov	r3, r0
 80048cc:	460c      	mov	r4, r1
 80048ce:	4618      	mov	r0, r3
 80048d0:	4621      	mov	r1, r4
 80048d2:	f7fc f959 	bl	8000b88 <__aeabi_d2iz>
 80048d6:	4603      	mov	r3, r0
 80048d8:	b21a      	sxth	r2, r3
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 80048de:	f04f 0200 	mov.w	r2, #0
 80048e2:	4b0b      	ldr	r3, [pc, #44]	; (8004910 <_ZN5Motor8setRatioEdd+0xe0>)
 80048e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048e8:	f7fb fe9e 	bl	8000628 <__aeabi_dmul>
 80048ec:	4603      	mov	r3, r0
 80048ee:	460c      	mov	r4, r1
 80048f0:	4618      	mov	r0, r3
 80048f2:	4621      	mov	r1, r4
 80048f4:	f7fc f948 	bl	8000b88 <__aeabi_d2iz>
 80048f8:	4603      	mov	r3, r0
 80048fa:	b21a      	sxth	r2, r3
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	805a      	strh	r2, [r3, #2]

}
 8004900:	bf00      	nop
 8004902:	371c      	adds	r7, #28
 8004904:	46bd      	mov	sp, r7
 8004906:	bd90      	pop	{r4, r7, pc}
 8004908:	3ff00000 	.word	0x3ff00000
 800490c:	bff00000 	.word	0xbff00000
 8004910:	409c2000 	.word	0x409c2000

08004914 <_ZN5Motor20getLeftCounterPeriodEv>:

int16_t Motor::getLeftCounterPeriod()
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
	return temp_left_counter_period_;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8004922:	4618      	mov	r0, r3
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <_ZN5Motor21getRightCounterPeriodEv>:

int16_t Motor::getRightCounterPeriod()
{
 800492e:	b480      	push	{r7}
 8004930:	b083      	sub	sp, #12
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
	return temp_right_counter_period_;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
}
 800493c:	4618      	mov	r0, r3
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8004948:	b490      	push	{r4, r7}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
 8004954:	603b      	str	r3, [r7, #0]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	f04f 0300 	mov.w	r3, #0
 800495c:	f04f 0400 	mov.w	r4, #0
 8004960:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	f04f 0300 	mov.w	r3, #0
 800496a:	f04f 0400 	mov.w	r4, #0
 800496e:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	f04f 0300 	mov.w	r3, #0
 8004978:	f04f 0400 	mov.w	r4, #0
 800497c:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	f04f 0300 	mov.w	r3, #0
 8004986:	f04f 0400 	mov.w	r4, #0
 800498a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	f04f 0300 	mov.w	r3, #0
 8004994:	f04f 0400 	mov.w	r4, #0
 8004998:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	609a      	str	r2, [r3, #8]
}
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	4618      	mov	r0, r3
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bc90      	pop	{r4, r7}
 80049b8:	4770      	bx	lr
 80049ba:	0000      	movs	r0, r0
 80049bc:	0000      	movs	r0, r0
	...

080049c0 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 80049c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049c4:	b086      	sub	sp, #24
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f7fd fa5e 	bl	8001e90 <_ZN3IMU8getOmegaEv>
 80049d4:	ee10 3a10 	vmov	r3, s0
 80049d8:	4618      	mov	r0, r3
 80049da:	f7fb fdcd 	bl	8000578 <__aeabi_f2d>
 80049de:	4603      	mov	r3, r0
 80049e0:	460c      	mov	r4, r1
 80049e2:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7fc fe5c 	bl	80016a8 <_ZN7Encoder11getDistanceEv>
 80049f0:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 80049f4:	a376      	add	r3, pc, #472	; (adr r3, 8004bd0 <_ZN8Odometry12calcPotitionEv+0x210>)
 80049f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049fa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80049fe:	f7fb fe13 	bl	8000628 <__aeabi_dmul>
 8004a02:	4603      	mov	r3, r0
 8004a04:	460c      	mov	r4, r1
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f7fb fdb0 	bl	8000578 <__aeabi_f2d>
 8004a18:	4682      	mov	sl, r0
 8004a1a:	468b      	mov	fp, r1
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004a28:	f04f 0200 	mov.w	r2, #0
 8004a2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004a30:	f7fb ff24 	bl	800087c <__aeabi_ddiv>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	4640      	mov	r0, r8
 8004a3a:	4649      	mov	r1, r9
 8004a3c:	f7fb fc3e 	bl	80002bc <__adddf3>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	ec43 2b17 	vmov	d7, r2, r3
 8004a48:	eeb0 0a47 	vmov.f32	s0, s14
 8004a4c:	eef0 0a67 	vmov.f32	s1, s15
 8004a50:	f00f fc26 	bl	80142a0 <cos>
 8004a54:	ec53 2b10 	vmov	r2, r3, d0
 8004a58:	4650      	mov	r0, sl
 8004a5a:	4659      	mov	r1, fp
 8004a5c:	f7fb fde4 	bl	8000628 <__aeabi_dmul>
 8004a60:	4602      	mov	r2, r0
 8004a62:	460b      	mov	r3, r1
 8004a64:	4620      	mov	r0, r4
 8004a66:	4629      	mov	r1, r5
 8004a68:	f7fb fc28 	bl	80002bc <__adddf3>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	460c      	mov	r4, r1
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004a7c:	68f8      	ldr	r0, [r7, #12]
 8004a7e:	f7fb fd7b 	bl	8000578 <__aeabi_f2d>
 8004a82:	4682      	mov	sl, r0
 8004a84:	468b      	mov	fp, r1
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004a92:	f04f 0200 	mov.w	r2, #0
 8004a96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004a9a:	f7fb feef 	bl	800087c <__aeabi_ddiv>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	4640      	mov	r0, r8
 8004aa4:	4649      	mov	r1, r9
 8004aa6:	f7fb fc09 	bl	80002bc <__adddf3>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	460b      	mov	r3, r1
 8004aae:	ec43 2b17 	vmov	d7, r2, r3
 8004ab2:	eeb0 0a47 	vmov.f32	s0, s14
 8004ab6:	eef0 0a67 	vmov.f32	s1, s15
 8004aba:	f00f fc35 	bl	8014328 <sin>
 8004abe:	ec53 2b10 	vmov	r2, r3, d0
 8004ac2:	4650      	mov	r0, sl
 8004ac4:	4659      	mov	r1, fp
 8004ac6:	f7fb fdaf 	bl	8000628 <__aeabi_dmul>
 8004aca:	4602      	mov	r2, r0
 8004acc:	460b      	mov	r3, r1
 8004ace:	4620      	mov	r0, r4
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	f7fb fbf3 	bl	80002bc <__adddf3>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	460c      	mov	r4, r1
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_= theta_ + delta_theta_;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8004aec:	461a      	mov	r2, r3
 8004aee:	4623      	mov	r3, r4
 8004af0:	f7fb fbe4 	bl	80002bc <__adddf3>
 8004af4:	4603      	mov	r3, r0
 8004af6:	460c      	mov	r4, r1
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	e9c2 3408 	strd	r3, r4, [r2, #32]

	x_sens_ = x_robot_ + SENSOR_LENGTH * cos(theta_); //calculate a sensor position from robot's center position
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	ed93 7b08 	vldr	d7, [r3, #32]
 8004b0a:	eeb0 0a47 	vmov.f32	s0, s14
 8004b0e:	eef0 0a67 	vmov.f32	s1, s15
 8004b12:	f00f fbc5 	bl	80142a0 <cos>
 8004b16:	ec51 0b10 	vmov	r0, r1, d0
 8004b1a:	f04f 0200 	mov.w	r2, #0
 8004b1e:	4b28      	ldr	r3, [pc, #160]	; (8004bc0 <_ZN8Odometry12calcPotitionEv+0x200>)
 8004b20:	f7fb fd82 	bl	8000628 <__aeabi_dmul>
 8004b24:	4602      	mov	r2, r0
 8004b26:	460b      	mov	r3, r1
 8004b28:	4620      	mov	r0, r4
 8004b2a:	4629      	mov	r1, r5
 8004b2c:	f7fb fbc6 	bl	80002bc <__adddf3>
 8004b30:	4603      	mov	r3, r0
 8004b32:	460c      	mov	r4, r1
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	ed93 7b08 	vldr	d7, [r3, #32]
 8004b46:	eeb0 0a47 	vmov.f32	s0, s14
 8004b4a:	eef0 0a67 	vmov.f32	s1, s15
 8004b4e:	f00f fbeb 	bl	8014328 <sin>
 8004b52:	ec51 0b10 	vmov	r0, r1, d0
 8004b56:	f04f 0200 	mov.w	r2, #0
 8004b5a:	4b19      	ldr	r3, [pc, #100]	; (8004bc0 <_ZN8Odometry12calcPotitionEv+0x200>)
 8004b5c:	f7fb fd64 	bl	8000628 <__aeabi_dmul>
 8004b60:	4602      	mov	r2, r0
 8004b62:	460b      	mov	r3, r1
 8004b64:	4620      	mov	r0, r4
 8004b66:	4629      	mov	r1, r5
 8004b68:	f7fb fba8 	bl	80002bc <__adddf3>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	460c      	mov	r4, r1
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

	monitor_x = x_sens_;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	4621      	mov	r1, r4
 8004b80:	f7fc f84a 	bl	8000c18 <__aeabi_d2f>
 8004b84:	4602      	mov	r2, r0
 8004b86:	4b0f      	ldr	r3, [pc, #60]	; (8004bc4 <_ZN8Odometry12calcPotitionEv+0x204>)
 8004b88:	601a      	str	r2, [r3, #0]
	monitor_y = y_sens_;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8004b90:	4618      	mov	r0, r3
 8004b92:	4621      	mov	r1, r4
 8004b94:	f7fc f840 	bl	8000c18 <__aeabi_d2f>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	4b0b      	ldr	r3, [pc, #44]	; (8004bc8 <_ZN8Odometry12calcPotitionEv+0x208>)
 8004b9c:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	4621      	mov	r1, r4
 8004ba8:	f7fc f836 	bl	8000c18 <__aeabi_d2f>
 8004bac:	4602      	mov	r2, r0
 8004bae:	4b07      	ldr	r3, [pc, #28]	; (8004bcc <_ZN8Odometry12calcPotitionEv+0x20c>)
 8004bb0:	601a      	str	r2, [r3, #0]
}
 8004bb2:	bf00      	nop
 8004bb4:	3718      	adds	r7, #24
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bbc:	f3af 8000 	nop.w
 8004bc0:	405b8000 	.word	0x405b8000
 8004bc4:	200002b0 	.word	0x200002b0
 8004bc8:	200002b4 	.word	0x200002b4
 8004bcc:	200002b8 	.word	0x200002b8
 8004bd0:	d2f1a9fc 	.word	0xd2f1a9fc
 8004bd4:	3f50624d 	.word	0x3f50624d

08004bd8 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
	calcPotition();
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f7ff feed 	bl	80049c0 <_ZN8Odometry12calcPotitionEv>
}
 8004be6:	bf00      	nop
 8004be8:	3708      	adds	r7, #8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8004bee:	b490      	push	{r4, r7}
 8004bf0:	b082      	sub	sp, #8
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	f04f 0300 	mov.w	r3, #0
 8004bfc:	f04f 0400 	mov.w	r4, #0
 8004c00:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	f04f 0300 	mov.w	r3, #0
 8004c0a:	f04f 0400 	mov.w	r4, #0
 8004c0e:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	f04f 0300 	mov.w	r3, #0
 8004c18:	f04f 0400 	mov.w	r4, #0
 8004c1c:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8004c20:	bf00      	nop
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bc90      	pop	{r4, r7}
 8004c28:	4770      	bx	lr
	...

08004c2c <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8004c2c:	b490      	push	{r4, r7}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	701a      	strb	r2, [r3, #0]
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	f04f 0300 	mov.w	r3, #0
 8004c40:	f04f 0400 	mov.w	r4, #0
 8004c44:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	f04f 0300 	mov.w	r3, #0
 8004c4e:	f04f 0400 	mov.w	r4, #0
 8004c52:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	f04f 0300 	mov.w	r3, #0
 8004c5c:	f04f 0400 	mov.w	r4, #0
 8004c60:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004c6a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8004c6e:	2200      	movs	r2, #0
 8004c70:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8004c72:	4a29      	ldr	r2, [pc, #164]	; (8004d18 <_ZN13PathFollowingC1Ev+0xec>)
 8004c74:	f04f 0300 	mov.w	r3, #0
 8004c78:	f04f 0400 	mov.w	r4, #0
 8004c7c:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8004c80:	4a25      	ldr	r2, [pc, #148]	; (8004d18 <_ZN13PathFollowingC1Ev+0xec>)
 8004c82:	f04f 0300 	mov.w	r3, #0
 8004c86:	f04f 0400 	mov.w	r4, #0
 8004c8a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8004c8e:	4a22      	ldr	r2, [pc, #136]	; (8004d18 <_ZN13PathFollowingC1Ev+0xec>)
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	f04f 0400 	mov.w	r4, #0
 8004c98:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8004c9c:	4a1f      	ldr	r2, [pc, #124]	; (8004d1c <_ZN13PathFollowingC1Ev+0xf0>)
 8004c9e:	f04f 0300 	mov.w	r3, #0
 8004ca2:	f04f 0400 	mov.w	r4, #0
 8004ca6:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8004caa:	4a1c      	ldr	r2, [pc, #112]	; (8004d1c <_ZN13PathFollowingC1Ev+0xf0>)
 8004cac:	f04f 0300 	mov.w	r3, #0
 8004cb0:	f04f 0400 	mov.w	r4, #0
 8004cb4:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8004cb8:	4a18      	ldr	r2, [pc, #96]	; (8004d1c <_ZN13PathFollowingC1Ev+0xf0>)
 8004cba:	f04f 0300 	mov.w	r3, #0
 8004cbe:	f04f 0400 	mov.w	r4, #0
 8004cc2:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 8004cc6:	4a15      	ldr	r2, [pc, #84]	; (8004d1c <_ZN13PathFollowingC1Ev+0xf0>)
 8004cc8:	f04f 0300 	mov.w	r3, #0
 8004ccc:	f04f 0400 	mov.w	r4, #0
 8004cd0:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 8004cd4:	4a11      	ldr	r2, [pc, #68]	; (8004d1c <_ZN13PathFollowingC1Ev+0xf0>)
 8004cd6:	f04f 0300 	mov.w	r3, #0
 8004cda:	f04f 0400 	mov.w	r4, #0
 8004cde:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8004ce2:	4a0e      	ldr	r2, [pc, #56]	; (8004d1c <_ZN13PathFollowingC1Ev+0xf0>)
 8004ce4:	f04f 0300 	mov.w	r3, #0
 8004ce8:	f04f 0400 	mov.w	r4, #0
 8004cec:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8004cf0:	4a0b      	ldr	r2, [pc, #44]	; (8004d20 <_ZN13PathFollowingC1Ev+0xf4>)
 8004cf2:	f04f 0300 	mov.w	r3, #0
 8004cf6:	f04f 0400 	mov.w	r4, #0
 8004cfa:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 8004cfe:	4a08      	ldr	r2, [pc, #32]	; (8004d20 <_ZN13PathFollowingC1Ev+0xf4>)
 8004d00:	f04f 0300 	mov.w	r3, #0
 8004d04:	f04f 0400 	mov.w	r4, #0
 8004d08:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bc90      	pop	{r4, r7}
 8004d16:	4770      	bx	lr
 8004d18:	20044c38 	.word	0x20044c38
 8004d1c:	20044bc8 	.word	0x20044bc8
 8004d20:	20044c28 	.word	0x20044c28

08004d24 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b088      	sub	sp, #32
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8004d2c:	f001 fde2 	bl	80068f4 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8004d30:	f107 0318 	add.w	r3, r7, #24
 8004d34:	2201      	movs	r2, #1
 8004d36:	4915      	ldr	r1, [pc, #84]	; (8004d8c <_ZN13PathFollowing4initEv+0x68>)
 8004d38:	4815      	ldr	r0, [pc, #84]	; (8004d90 <_ZN13PathFollowing4initEv+0x6c>)
 8004d3a:	f7fc fe2d 	bl	8001998 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 8004d3e:	f107 0310 	add.w	r3, r7, #16
 8004d42:	2201      	movs	r2, #1
 8004d44:	4913      	ldr	r1, [pc, #76]	; (8004d94 <_ZN13PathFollowing4initEv+0x70>)
 8004d46:	4812      	ldr	r0, [pc, #72]	; (8004d90 <_ZN13PathFollowing4initEv+0x6c>)
 8004d48:	f7fc fe26 	bl	8001998 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 8004d4c:	f107 0308 	add.w	r3, r7, #8
 8004d50:	2201      	movs	r2, #1
 8004d52:	4911      	ldr	r1, [pc, #68]	; (8004d98 <_ZN13PathFollowing4initEv+0x74>)
 8004d54:	480e      	ldr	r0, [pc, #56]	; (8004d90 <_ZN13PathFollowing4initEv+0x6c>)
 8004d56:	f7fc fe1f 	bl	8001998 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 8004d5a:	ed97 7b06 	vldr	d7, [r7, #24]
 8004d5e:	ed97 6b04 	vldr	d6, [r7, #16]
 8004d62:	ed97 5b02 	vldr	d5, [r7, #8]
 8004d66:	eeb0 2a45 	vmov.f32	s4, s10
 8004d6a:	eef0 2a65 	vmov.f32	s5, s11
 8004d6e:	eeb0 1a46 	vmov.f32	s2, s12
 8004d72:	eef0 1a66 	vmov.f32	s3, s13
 8004d76:	eeb0 0a47 	vmov.f32	s0, s14
 8004d7a:	eef0 0a67 	vmov.f32	s1, s15
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f80c 	bl	8004d9c <_ZN13PathFollowing7setGainEddd>
}
 8004d84:	bf00      	nop
 8004d86:	3720      	adds	r7, #32
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	0801993c 	.word	0x0801993c
 8004d90:	08019944 	.word	0x08019944
 8004d94:	0801994c 	.word	0x0801994c
 8004d98:	08019954 	.word	0x08019954

08004d9c <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 8004d9c:	b490      	push	{r4, r7}
 8004d9e:	b088      	sub	sp, #32
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	61f8      	str	r0, [r7, #28]
 8004da4:	ed87 0b04 	vstr	d0, [r7, #16]
 8004da8:	ed87 1b02 	vstr	d1, [r7, #8]
 8004dac:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8004db0:	4a09      	ldr	r2, [pc, #36]	; (8004dd8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8004db2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004db6:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 8004dba:	4a07      	ldr	r2, [pc, #28]	; (8004dd8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8004dbc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004dc0:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8004dc4:	4a04      	ldr	r2, [pc, #16]	; (8004dd8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8004dc6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004dca:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 8004dce:	bf00      	nop
 8004dd0:	3720      	adds	r7, #32
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bc90      	pop	{r4, r7}
 8004dd6:	4770      	bx	lr
 8004dd8:	20044c38 	.word	0x20044c38

08004ddc <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 8004de4:	2088      	movs	r0, #136	; 0x88
 8004de6:	f7fd f996 	bl	8002116 <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 8004dea:	2080      	movs	r0, #128	; 0x80
 8004dec:	f7fd f993 	bl	8002116 <INA260_init>
}
 8004df0:	bf00      	nop
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8004df8:	b590      	push	{r4, r7, lr}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8004e00:	2188      	movs	r1, #136	; 0x88
 8004e02:	2002      	movs	r0, #2
 8004e04:	f7fd f924 	bl	8002050 <INA260_read>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7fb fba2 	bl	8000554 <__aeabi_i2d>
 8004e10:	a30c      	add	r3, pc, #48	; (adr r3, 8004e44 <_ZN11PowerSensor12updateValuesEv+0x4c>)
 8004e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e16:	f7fb fc07 	bl	8000628 <__aeabi_dmul>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	460c      	mov	r4, r1
 8004e1e:	4618      	mov	r0, r3
 8004e20:	4621      	mov	r1, r4
 8004e22:	f7fb fef9 	bl	8000c18 <__aeabi_d2f>
 8004e26:	4602      	mov	r2, r0
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	4a03      	ldr	r2, [pc, #12]	; (8004e40 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8004e32:	6013      	str	r3, [r2, #0]
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd90      	pop	{r4, r7, pc}
 8004e3c:	f3af 8000 	nop.w
 8004e40:	200002bc 	.word	0x200002bc
 8004e44:	47ae147b 	.word	0x47ae147b
 8004e48:	3f547ae1 	.word	0x3f547ae1

08004e4c <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	ee07 3a90 	vmov	s15, r3

}
 8004e5c:	eeb0 0a67 	vmov.f32	s0, s15
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
	...

08004e6c <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8004e74:	2300      	movs	r3, #0
 8004e76:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8004e78:	2102      	movs	r1, #2
 8004e7a:	4822      	ldr	r0, [pc, #136]	; (8004f04 <_ZN12RotarySwitch8getValueEv+0x98>)
 8004e7c:	f005 ff9a 	bl	800adb4 <HAL_GPIO_ReadPin>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	bf0c      	ite	eq
 8004e86:	2301      	moveq	r3, #1
 8004e88:	2300      	movne	r3, #0
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d003      	beq.n	8004e98 <_ZN12RotarySwitch8getValueEv+0x2c>
 8004e90:	89fb      	ldrh	r3, [r7, #14]
 8004e92:	f043 0301 	orr.w	r3, r3, #1
 8004e96:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8004e98:	2108      	movs	r1, #8
 8004e9a:	481a      	ldr	r0, [pc, #104]	; (8004f04 <_ZN12RotarySwitch8getValueEv+0x98>)
 8004e9c:	f005 ff8a 	bl	800adb4 <HAL_GPIO_ReadPin>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	bf0c      	ite	eq
 8004ea6:	2301      	moveq	r3, #1
 8004ea8:	2300      	movne	r3, #0
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <_ZN12RotarySwitch8getValueEv+0x4c>
 8004eb0:	89fb      	ldrh	r3, [r7, #14]
 8004eb2:	f043 0302 	orr.w	r3, r3, #2
 8004eb6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8004eb8:	2110      	movs	r1, #16
 8004eba:	4812      	ldr	r0, [pc, #72]	; (8004f04 <_ZN12RotarySwitch8getValueEv+0x98>)
 8004ebc:	f005 ff7a 	bl	800adb4 <HAL_GPIO_ReadPin>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	bf0c      	ite	eq
 8004ec6:	2301      	moveq	r3, #1
 8004ec8:	2300      	movne	r3, #0
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <_ZN12RotarySwitch8getValueEv+0x6c>
 8004ed0:	89fb      	ldrh	r3, [r7, #14]
 8004ed2:	f043 0304 	orr.w	r3, r3, #4
 8004ed6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8004ed8:	2180      	movs	r1, #128	; 0x80
 8004eda:	480a      	ldr	r0, [pc, #40]	; (8004f04 <_ZN12RotarySwitch8getValueEv+0x98>)
 8004edc:	f005 ff6a 	bl	800adb4 <HAL_GPIO_ReadPin>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	bf0c      	ite	eq
 8004ee6:	2301      	moveq	r3, #1
 8004ee8:	2300      	movne	r3, #0
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d003      	beq.n	8004ef8 <_ZN12RotarySwitch8getValueEv+0x8c>
 8004ef0:	89fb      	ldrh	r3, [r7, #14]
 8004ef2:	f043 0308 	orr.w	r3, r3, #8
 8004ef6:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8004ef8:	89fb      	ldrh	r3, [r7, #14]

}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40020c00 	.word	0x40020c00

08004f08 <_ZN10SideSensorC1Ev>:

uint16_t mon_status;
bool mon_status_L, mon_status_R;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), status_L_(false), status_R_(false), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	801a      	strh	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	709a      	strb	r2, [r3, #2]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	70da      	strb	r2, [r3, #3]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	809a      	strh	r2, [r3, #4]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	80da      	strh	r2, [r3, #6]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	721a      	strb	r2, [r3, #8]
{

}
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4618      	mov	r0, r3
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
	...

08004f44 <_ZN10SideSensor12updateStatusEv>:

}
*/

void SideSensor::updateStatus()
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
	static bool white_flag1 = false;
	static bool white_flag2 = false;
	static uint16_t cnt_l, cnt_r;

	if(ignore_flag_ == false){
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	7a1b      	ldrb	r3, [r3, #8]
 8004f50:	f083 0301 	eor.w	r3, r3, #1
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	f000 80db 	beq.w	8005112 <_ZN10SideSensor12updateStatusEv+0x1ce>

		if(white_flag1 == false){
 8004f5c:	4b6f      	ldr	r3, [pc, #444]	; (800511c <_ZN10SideSensor12updateStatusEv+0x1d8>)
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	f083 0301 	eor.w	r3, r3, #1
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d02a      	beq.n	8004fc0 <_ZN10SideSensor12updateStatusEv+0x7c>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 8004f6a:	2104      	movs	r1, #4
 8004f6c:	486c      	ldr	r0, [pc, #432]	; (8005120 <_ZN10SideSensor12updateStatusEv+0x1dc>)
 8004f6e:	f005 ff21 	bl	800adb4 <HAL_GPIO_ReadPin>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	bf0c      	ite	eq
 8004f78:	2301      	moveq	r3, #1
 8004f7a:	2300      	movne	r3, #0
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d006      	beq.n	8004f90 <_ZN10SideSensor12updateStatusEv+0x4c>
				cnt_r++;
 8004f82:	4b68      	ldr	r3, [pc, #416]	; (8005124 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8004f84:	881b      	ldrh	r3, [r3, #0]
 8004f86:	3301      	adds	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	4b66      	ldr	r3, [pc, #408]	; (8005124 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8004f8c:	801a      	strh	r2, [r3, #0]
 8004f8e:	e002      	b.n	8004f96 <_ZN10SideSensor12updateStatusEv+0x52>
			}
			else{
				cnt_r = 0;
 8004f90:	4b64      	ldr	r3, [pc, #400]	; (8005124 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 8004f96:	4b63      	ldr	r3, [pc, #396]	; (8005124 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8004f98:	881b      	ldrh	r3, [r3, #0]
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d945      	bls.n	800502a <_ZN10SideSensor12updateStatusEv+0xe6>
				status_ |= 0x01;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	881b      	ldrh	r3, [r3, #0]
 8004fa2:	f043 0301 	orr.w	r3, r3, #1
 8004fa6:	b29a      	uxth	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	801a      	strh	r2, [r3, #0]
				status_R_ = true;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	70da      	strb	r2, [r3, #3]
				white_flag1 = true;
 8004fb2:	4b5a      	ldr	r3, [pc, #360]	; (800511c <_ZN10SideSensor12updateStatusEv+0x1d8>)
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	701a      	strb	r2, [r3, #0]
				cnt_r = 0;
 8004fb8:	4b5a      	ldr	r3, [pc, #360]	; (8005124 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8004fba:	2200      	movs	r2, #0
 8004fbc:	801a      	strh	r2, [r3, #0]
 8004fbe:	e034      	b.n	800502a <_ZN10SideSensor12updateStatusEv+0xe6>
			}

		}
		else if(white_flag1 == true){
 8004fc0:	4b56      	ldr	r3, [pc, #344]	; (800511c <_ZN10SideSensor12updateStatusEv+0x1d8>)
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d030      	beq.n	800502a <_ZN10SideSensor12updateStatusEv+0xe6>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 8004fc8:	2104      	movs	r1, #4
 8004fca:	4855      	ldr	r0, [pc, #340]	; (8005120 <_ZN10SideSensor12updateStatusEv+0x1dc>)
 8004fcc:	f005 fef2 	bl	800adb4 <HAL_GPIO_ReadPin>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	bf14      	ite	ne
 8004fd6:	2301      	movne	r3, #1
 8004fd8:	2300      	moveq	r3, #0
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d006      	beq.n	8004fee <_ZN10SideSensor12updateStatusEv+0xaa>
				cnt_r++;
 8004fe0:	4b50      	ldr	r3, [pc, #320]	; (8005124 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8004fe2:	881b      	ldrh	r3, [r3, #0]
 8004fe4:	3301      	adds	r3, #1
 8004fe6:	b29a      	uxth	r2, r3
 8004fe8:	4b4e      	ldr	r3, [pc, #312]	; (8005124 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8004fea:	801a      	strh	r2, [r3, #0]
 8004fec:	e002      	b.n	8004ff4 <_ZN10SideSensor12updateStatusEv+0xb0>
			}
			else{
				cnt_r = 0;
 8004fee:	4b4d      	ldr	r3, [pc, #308]	; (8005124 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 8004ff4:	4b4b      	ldr	r3, [pc, #300]	; (8005124 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8004ff6:	881b      	ldrh	r3, [r3, #0]
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d916      	bls.n	800502a <_ZN10SideSensor12updateStatusEv+0xe6>
				status_ ^= 0x01;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	881b      	ldrh	r3, [r3, #0]
 8005000:	f083 0301 	eor.w	r3, r3, #1
 8005004:	b29a      	uxth	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	801a      	strh	r2, [r3, #0]
				status_R_ = false;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	70da      	strb	r2, [r3, #3]
				white_flag1 = false;
 8005010:	4b42      	ldr	r3, [pc, #264]	; (800511c <_ZN10SideSensor12updateStatusEv+0x1d8>)
 8005012:	2200      	movs	r2, #0
 8005014:	701a      	strb	r2, [r3, #0]

				white_line_cnt_r_++;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	88db      	ldrh	r3, [r3, #6]
 800501a:	3301      	adds	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	80da      	strh	r2, [r3, #6]
				mon_cnt_r = white_line_cnt_r_;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	88da      	ldrh	r2, [r3, #6]
 8005026:	4b40      	ldr	r3, [pc, #256]	; (8005128 <_ZN10SideSensor12updateStatusEv+0x1e4>)
 8005028:	801a      	strh	r2, [r3, #0]
			}
		}


		if(white_flag2 == false){
 800502a:	4b40      	ldr	r3, [pc, #256]	; (800512c <_ZN10SideSensor12updateStatusEv+0x1e8>)
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	f083 0301 	eor.w	r3, r3, #1
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b00      	cmp	r3, #0
 8005036:	d02a      	beq.n	800508e <_ZN10SideSensor12updateStatusEv+0x14a>
			if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 8005038:	f44f 7180 	mov.w	r1, #256	; 0x100
 800503c:	483c      	ldr	r0, [pc, #240]	; (8005130 <_ZN10SideSensor12updateStatusEv+0x1ec>)
 800503e:	f005 feb9 	bl	800adb4 <HAL_GPIO_ReadPin>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	bf0c      	ite	eq
 8005048:	2301      	moveq	r3, #1
 800504a:	2300      	movne	r3, #0
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d006      	beq.n	8005060 <_ZN10SideSensor12updateStatusEv+0x11c>
				cnt_l++;
 8005052:	4b38      	ldr	r3, [pc, #224]	; (8005134 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 8005054:	881b      	ldrh	r3, [r3, #0]
 8005056:	3301      	adds	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	4b36      	ldr	r3, [pc, #216]	; (8005134 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 800505c:	801a      	strh	r2, [r3, #0]
 800505e:	e002      	b.n	8005066 <_ZN10SideSensor12updateStatusEv+0x122>
			}
			else{
				cnt_l = 0;
 8005060:	4b34      	ldr	r3, [pc, #208]	; (8005134 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 8005062:	2200      	movs	r2, #0
 8005064:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 8005066:	4b33      	ldr	r3, [pc, #204]	; (8005134 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	2b04      	cmp	r3, #4
 800506c:	d90f      	bls.n	800508e <_ZN10SideSensor12updateStatusEv+0x14a>
				status_ |= 0x02;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	881b      	ldrh	r3, [r3, #0]
 8005072:	f043 0302 	orr.w	r3, r3, #2
 8005076:	b29a      	uxth	r2, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	801a      	strh	r2, [r3, #0]
				status_L_ = true;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	709a      	strb	r2, [r3, #2]
				white_flag2 = true;
 8005082:	4b2a      	ldr	r3, [pc, #168]	; (800512c <_ZN10SideSensor12updateStatusEv+0x1e8>)
 8005084:	2201      	movs	r2, #1
 8005086:	701a      	strb	r2, [r3, #0]
				cnt_l = 0;
 8005088:	4b2a      	ldr	r3, [pc, #168]	; (8005134 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 800508a:	2200      	movs	r2, #0
 800508c:	801a      	strh	r2, [r3, #0]
			}

		}
		if(white_flag2 == true){
 800508e:	4b27      	ldr	r3, [pc, #156]	; (800512c <_ZN10SideSensor12updateStatusEv+0x1e8>)
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d031      	beq.n	80050fa <_ZN10SideSensor12updateStatusEv+0x1b6>
			if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 8005096:	f44f 7180 	mov.w	r1, #256	; 0x100
 800509a:	4825      	ldr	r0, [pc, #148]	; (8005130 <_ZN10SideSensor12updateStatusEv+0x1ec>)
 800509c:	f005 fe8a 	bl	800adb4 <HAL_GPIO_ReadPin>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	bf14      	ite	ne
 80050a6:	2301      	movne	r3, #1
 80050a8:	2300      	moveq	r3, #0
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d006      	beq.n	80050be <_ZN10SideSensor12updateStatusEv+0x17a>
				cnt_l++;
 80050b0:	4b20      	ldr	r3, [pc, #128]	; (8005134 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 80050b2:	881b      	ldrh	r3, [r3, #0]
 80050b4:	3301      	adds	r3, #1
 80050b6:	b29a      	uxth	r2, r3
 80050b8:	4b1e      	ldr	r3, [pc, #120]	; (8005134 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 80050ba:	801a      	strh	r2, [r3, #0]
 80050bc:	e002      	b.n	80050c4 <_ZN10SideSensor12updateStatusEv+0x180>
			}
			else{
				cnt_l = 0;
 80050be:	4b1d      	ldr	r3, [pc, #116]	; (8005134 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 80050c4:	4b1b      	ldr	r3, [pc, #108]	; (8005134 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 80050c6:	881b      	ldrh	r3, [r3, #0]
 80050c8:	2b04      	cmp	r3, #4
 80050ca:	d916      	bls.n	80050fa <_ZN10SideSensor12updateStatusEv+0x1b6>
				status_ ^= 0x02;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	881b      	ldrh	r3, [r3, #0]
 80050d0:	f083 0302 	eor.w	r3, r3, #2
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	801a      	strh	r2, [r3, #0]
				status_L_ = false;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	709a      	strb	r2, [r3, #2]
				white_flag2 = false;
 80050e0:	4b12      	ldr	r3, [pc, #72]	; (800512c <_ZN10SideSensor12updateStatusEv+0x1e8>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	701a      	strb	r2, [r3, #0]

				white_line_cnt_l_++;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	889b      	ldrh	r3, [r3, #4]
 80050ea:	3301      	adds	r3, #1
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	809a      	strh	r2, [r3, #4]
				mon_cnt_l = white_line_cnt_l_;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	889a      	ldrh	r2, [r3, #4]
 80050f6:	4b10      	ldr	r3, [pc, #64]	; (8005138 <_ZN10SideSensor12updateStatusEv+0x1f4>)
 80050f8:	801a      	strh	r2, [r3, #0]
			}

		}

		mon_status = status_;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	881a      	ldrh	r2, [r3, #0]
 80050fe:	4b0f      	ldr	r3, [pc, #60]	; (800513c <_ZN10SideSensor12updateStatusEv+0x1f8>)
 8005100:	801a      	strh	r2, [r3, #0]
		mon_status_L = status_L_;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	789a      	ldrb	r2, [r3, #2]
 8005106:	4b0e      	ldr	r3, [pc, #56]	; (8005140 <_ZN10SideSensor12updateStatusEv+0x1fc>)
 8005108:	701a      	strb	r2, [r3, #0]
		mon_status_R = status_R_;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	78da      	ldrb	r2, [r3, #3]
 800510e:	4b0d      	ldr	r3, [pc, #52]	; (8005144 <_ZN10SideSensor12updateStatusEv+0x200>)
 8005110:	701a      	strb	r2, [r3, #0]
	}

}
 8005112:	bf00      	nop
 8005114:	3708      	adds	r7, #8
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	200002c8 	.word	0x200002c8
 8005120:	40021000 	.word	0x40021000
 8005124:	200002cc 	.word	0x200002cc
 8005128:	200002c6 	.word	0x200002c6
 800512c:	200002c9 	.word	0x200002c9
 8005130:	40020c00 	.word	0x40020c00
 8005134:	200002ca 	.word	0x200002ca
 8005138:	200002c4 	.word	0x200002c4
 800513c:	200002c0 	.word	0x200002c0
 8005140:	200002c2 	.word	0x200002c2
 8005144:	200002c3 	.word	0x200002c3

08005148 <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	88db      	ldrh	r3, [r3, #6]
}
 8005154:	4618      	mov	r0, r3
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	809a      	strh	r2, [r3, #4]
	white_line_cnt_r_ = 0;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	80da      	strh	r2, [r3, #6]
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	721a      	strb	r2, [r3, #8]
}
 800518e:	bf00      	nop
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr

0800519a <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 800519a:	b480      	push	{r7}
 800519c:	b083      	sub	sp, #12
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	721a      	strb	r2, [r3, #8]
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	7a1b      	ldrb	r3, [r3, #8]
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	607a      	str	r2, [r7, #4]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	3308      	adds	r3, #8
 80051dc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80051e0:	2100      	movs	r1, #0
 80051e2:	4618      	mov	r0, r3
 80051e4:	f010 f8dc 	bl	80153a0 <memset>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80051ee:	811a      	strh	r2, [r3, #8]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80051f6:	815a      	strh	r2, [r3, #10]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80051fe:	819a      	strh	r2, [r3, #12]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005206:	81da      	strh	r2, [r3, #14]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800520e:	821a      	strh	r2, [r3, #16]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005216:	825a      	strh	r2, [r3, #18]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2201      	movs	r2, #1
 800521c:	829a      	strh	r2, [r3, #20]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2201      	movs	r2, #1
 8005222:	82da      	strh	r2, [r3, #22]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2201      	movs	r2, #1
 8005228:	831a      	strh	r2, [r3, #24]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2201      	movs	r2, #1
 800522e:	835a      	strh	r2, [r3, #26]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2201      	movs	r2, #1
 8005234:	839a      	strh	r2, [r3, #28]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2201      	movs	r2, #1
 800523a:	83da      	strh	r2, [r3, #30]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2201      	movs	r2, #1
 8005240:	841a      	strh	r2, [r3, #32]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005248:	845a      	strh	r2, [r3, #34]	; 0x22
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2201      	movs	r2, #1
 800524e:	849a      	strh	r2, [r3, #36]	; 0x24
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005256:	84da      	strh	r2, [r3, #38]	; 0x26
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2201      	movs	r2, #1
 800525c:	851a      	strh	r2, [r3, #40]	; 0x28
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005264:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	859a      	strh	r2, [r3, #44]	; 0x2c
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005272:	85da      	strh	r2, [r3, #46]	; 0x2e
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800527a:	861a      	strh	r2, [r3, #48]	; 0x30
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2201      	movs	r2, #1
 8005280:	865a      	strh	r2, [r3, #50]	; 0x32
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2201      	movs	r2, #1
 8005286:	869a      	strh	r2, [r3, #52]	; 0x34
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800528e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005296:	871a      	strh	r2, [r3, #56]	; 0x38
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2201      	movs	r2, #1
 800529c:	875a      	strh	r2, [r3, #58]	; 0x3a
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2201      	movs	r2, #1
 80052a2:	879a      	strh	r2, [r3, #60]	; 0x3c
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2201      	movs	r2, #1
 80052a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2201      	movs	r2, #1
 80052c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052d2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2201      	movs	r2, #1
 80052da:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052e4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052ee:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005300:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2201      	movs	r2, #1
 8005310:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800531a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005324:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800532e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2201      	movs	r2, #1
 8005336:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2201      	movs	r2, #1
 800533e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005348:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2201      	movs	r2, #1
 8005350:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2201      	movs	r2, #1
 8005358:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2201      	movs	r2, #1
 8005360:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2201      	movs	r2, #1
 8005368:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005372:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2201      	movs	r2, #1
 800537a:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2201      	movs	r2, #1
 8005382:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800538c:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2201      	movs	r2, #1
 8005394:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800539e:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053b8:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2201      	movs	r2, #1
 80053c0:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053d2:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053dc:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053ee:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053f8:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2201      	movs	r2, #1
 8005400:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800540a:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005414:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800541e:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2201      	movs	r2, #1
 8005426:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2201      	movs	r2, #1
 800542e:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2201      	movs	r2, #1
 8005436:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005440:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800544a:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005454:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800545e:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2201      	movs	r2, #1
 8005466:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005470:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2201      	movs	r2, #1
 8005478:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2201      	movs	r2, #1
 8005480:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2201      	movs	r2, #1
 8005488:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2201      	movs	r2, #1
 8005490:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2201      	movs	r2, #1
 8005498:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054a2:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054ac:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054be:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054d0:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2201      	movs	r2, #1
 80054e0:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054f2:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054fc:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2201      	movs	r2, #1
 8005504:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2201      	movs	r2, #1
 800550c:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005516:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2201      	movs	r2, #1
 800551e:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005528:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f04f 0200 	mov.w	r2, #0
 800553a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	68ba      	ldr	r2, [r7, #8]
 800554a:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	4618      	mov	r0, r3
 8005556:	3710      	adds	r7, #16
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <_ZN20SystemIdentification13inOutputStoreEf>:
{

}

void SystemIdentification::inOutputStore(float output)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800556e:	2b00      	cmp	r3, #0
 8005570:	d010      	beq.n	8005594 <_ZN20SystemIdentification13inOutputStoreEf+0x38>
		logger_->storeLog(output);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	ed97 0a00 	vldr	s0, [r7]
 800557a:	4618      	mov	r0, r3
 800557c:	f7fe febe 	bl	80042fc <_ZN6Logger8storeLogEf>
		logger_->storeLog2(inputVal_);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 800558a:	eeb0 0a67 	vmov.f32	s0, s15
 800558e:	4610      	mov	r0, r2
 8005590:	f7fe feeb 	bl	800436a <_ZN6Logger9storeLog2Ef>
	}

}
 8005594:	bf00      	nop
 8005596:	3708      	adds	r7, #8
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <_ZN20SystemIdentification10updateMsigEv>:
	logger_->saveLogs("sysident", "MSIGRES.txt");
	logger_->saveLogs2("sysident", "INPUT.txt");
}

void SystemIdentification::updateMsig()
{
 800559c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d042      	beq.n	8005634 <_ZN20SystemIdentification10updateMsigEv+0x98>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80055ba:	461a      	mov	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	3204      	adds	r2, #4
 80055c0:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80055c4:	ee07 3a90 	vmov	s15, r3
 80055c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80055dc:	3301      	adds	r3, #1
 80055de:	b29a      	uxth	r2, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80055ec:	4a13      	ldr	r2, [pc, #76]	; (800563c <_ZN20SystemIdentification10updateMsigEv+0xa0>)
 80055ee:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80055f6:	2bf9      	cmp	r3, #249	; 0xf9
 80055f8:	d903      	bls.n	8005602 <_ZN20SystemIdentification10updateMsigEv+0x66>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	22fa      	movs	r2, #250	; 0xfa
 80055fe:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, inputVal_);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685c      	ldr	r4, [r3, #4]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800560c:	4618      	mov	r0, r3
 800560e:	f7fa ffb3 	bl	8000578 <__aeabi_f2d>
 8005612:	4605      	mov	r5, r0
 8005614:	460e      	mov	r6, r1
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800561c:	4618      	mov	r0, r3
 800561e:	f7fa ffab 	bl	8000578 <__aeabi_f2d>
 8005622:	4602      	mov	r2, r0
 8005624:	460b      	mov	r3, r1
 8005626:	ec43 2b11 	vmov	d1, r2, r3
 800562a:	ec46 5b10 	vmov	d0, r5, r6
 800562e:	4620      	mov	r0, r4
 8005630:	f7ff f8fe 	bl	8004830 <_ZN5Motor8setRatioEdd>

	}

}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800563c:	200002d0 	.word	0x200002d0

08005640 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:
//#include "ICM_20648.h"
#include <stdio.h>

float mon_current_velocity;

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
 800564c:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f04f 0200 	mov.w	r2, #0
 8005654:	601a      	str	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f04f 0200 	mov.w	r2, #0
 800565c:	605a      	str	r2, [r3, #4]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f04f 0200 	mov.w	r2, #0
 8005664:	609a      	str	r2, [r3, #8]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f04f 0200 	mov.w	r2, #0
 800566c:	60da      	str	r2, [r3, #12]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f04f 0200 	mov.w	r2, #0
 8005674:	611a      	str	r2, [r3, #16]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f04f 0200 	mov.w	r2, #0
 800567c:	615a      	str	r2, [r3, #20]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f04f 0200 	mov.w	r2, #0
 8005684:	619a      	str	r2, [r3, #24]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	f04f 0200 	mov.w	r2, #0
 800568c:	61da      	str	r2, [r3, #28]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f04f 0200 	mov.w	r2, #0
 8005694:	621a      	str	r2, [r3, #32]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f04f 0200 	mov.w	r2, #0
 800569c:	625a      	str	r2, [r3, #36]	; 0x24
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f04f 0200 	mov.w	r2, #0
 80056b4:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	68ba      	ldr	r2, [r7, #8]
 80056ba:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	639a      	str	r2, [r3, #56]	; 0x38

}
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4618      	mov	r0, r3
 80056cc:	3714      	adds	r7, #20
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
	...

080056d8 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 80056d8:	b590      	push	{r4, r7, lr}
 80056da:	b087      	sub	sp, #28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056e4:	f107 020c 	add.w	r2, r7, #12
 80056e8:	f107 0110 	add.w	r1, r7, #16
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7fb ffc7 	bl	8001680 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 80056f2:	ed97 7a04 	vldr	s14, [r7, #16]
 80056f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80056fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056fe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005702:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005706:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 800570a:	6978      	ldr	r0, [r7, #20]
 800570c:	f7fa ff34 	bl	8000578 <__aeabi_f2d>
 8005710:	a30e      	add	r3, pc, #56	; (adr r3, 800574c <_ZN12VelocityCtrl12calcVelocityEv+0x74>)
 8005712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005716:	f7fa ff87 	bl	8000628 <__aeabi_dmul>
 800571a:	4603      	mov	r3, r0
 800571c:	460c      	mov	r4, r1
 800571e:	4618      	mov	r0, r3
 8005720:	4621      	mov	r1, r4
 8005722:	f7fb fa79 	bl	8000c18 <__aeabi_d2f>
 8005726:	4602      	mov	r2, r0
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	609a      	str	r2, [r3, #8]
	mon_current_velocity = current_velocity_;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	4a05      	ldr	r2, [pc, #20]	; (8005748 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 8005732:	6013      	str	r3, [r2, #0]

	return current_velocity_;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	ee07 3a90 	vmov	s15, r3
}
 800573c:	eeb0 0a67 	vmov.f32	s0, s15
 8005740:	371c      	adds	r7, #28
 8005742:	46bd      	mov	sp, r7
 8005744:	bd90      	pop	{r4, r7, pc}
 8005746:	bf00      	nop
 8005748:	200002d4 	.word	0x200002d4
 800574c:	1ab1d998 	.word	0x1ab1d998
 8005750:	3f7830b5 	.word	0x3f7830b5
 8005754:	00000000 	.word	0x00000000

08005758 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8005758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800575a:	b087      	sub	sp, #28
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	ed93 7a00 	vldr	s14, [r3]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	edd3 7a02 	vldr	s15, [r3, #8]
 800576c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005770:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800577a:	2b00      	cmp	r3, #0
 800577c:	d007      	beq.n	800578e <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 800577e:	4b48      	ldr	r3, [pc, #288]	; (80058a0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005780:	f04f 0200 	mov.w	r2, #0
 8005784:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	edd3 7a04 	vldr	s15, [r3, #16]
 8005794:	ed97 7a05 	vldr	s14, [r7, #20]
 8005798:	ee67 7a27 	vmul.f32	s15, s14, s15
 800579c:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 80057a0:	4b3f      	ldr	r3, [pc, #252]	; (80058a0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7fa fee7 	bl	8000578 <__aeabi_f2d>
 80057aa:	4604      	mov	r4, r0
 80057ac:	460d      	mov	r5, r1
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	ed93 7a06 	vldr	s14, [r3, #24]
 80057b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80057b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057bc:	ee17 0a90 	vmov	r0, s15
 80057c0:	f7fa feda 	bl	8000578 <__aeabi_f2d>
 80057c4:	a334      	add	r3, pc, #208	; (adr r3, 8005898 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 80057c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ca:	f7fa ff2d 	bl	8000628 <__aeabi_dmul>
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	4620      	mov	r0, r4
 80057d4:	4629      	mov	r1, r5
 80057d6:	f7fa fd71 	bl	80002bc <__adddf3>
 80057da:	4603      	mov	r3, r0
 80057dc:	460c      	mov	r4, r1
 80057de:	4618      	mov	r0, r3
 80057e0:	4621      	mov	r1, r4
 80057e2:	f7fb fa19 	bl	8000c18 <__aeabi_d2f>
 80057e6:	4602      	mov	r2, r0
 80057e8:	4b2d      	ldr	r3, [pc, #180]	; (80058a0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80057ea:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	ed93 7a05 	vldr	s14, [r3, #20]
 80057f2:	4b2c      	ldr	r3, [pc, #176]	; (80058a4 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 80057f4:	edd3 7a00 	vldr	s15, [r3]
 80057f8:	edd7 6a05 	vldr	s13, [r7, #20]
 80057fc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005804:	ee17 0a90 	vmov	r0, s15
 8005808:	f7fa feb6 	bl	8000578 <__aeabi_f2d>
 800580c:	a322      	add	r3, pc, #136	; (adr r3, 8005898 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 800580e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005812:	f7fb f833 	bl	800087c <__aeabi_ddiv>
 8005816:	4603      	mov	r3, r0
 8005818:	460c      	mov	r4, r1
 800581a:	4618      	mov	r0, r3
 800581c:	4621      	mov	r1, r4
 800581e:	f7fb f9fb 	bl	8000c18 <__aeabi_d2f>
 8005822:	4603      	mov	r3, r0
 8005824:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 8005826:	ed97 7a04 	vldr	s14, [r7, #16]
 800582a:	edd7 7a03 	vldr	s15, [r7, #12]
 800582e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005832:	4b1b      	ldr	r3, [pc, #108]	; (80058a0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005834:	edd3 7a00 	vldr	s15, [r3]
 8005838:	ee77 7a27 	vadd.f32	s15, s14, s15
 800583c:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800584a:	edd7 7a02 	vldr	s15, [r7, #8]
 800584e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005852:	ee17 0a90 	vmov	r0, s15
 8005856:	f7fa fe8f 	bl	8000578 <__aeabi_f2d>
 800585a:	4605      	mov	r5, r0
 800585c:	460e      	mov	r6, r1
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005864:	ed97 7a02 	vldr	s14, [r7, #8]
 8005868:	ee77 7a67 	vsub.f32	s15, s14, s15
 800586c:	ee17 0a90 	vmov	r0, s15
 8005870:	f7fa fe82 	bl	8000578 <__aeabi_f2d>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	ec43 2b11 	vmov	d1, r2, r3
 800587c:	ec46 5b10 	vmov	d0, r5, r6
 8005880:	4620      	mov	r0, r4
 8005882:	f7fe ffd5 	bl	8004830 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8005886:	4a07      	ldr	r2, [pc, #28]	; (80058a4 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	6013      	str	r3, [r2, #0]
}
 800588c:	bf00      	nop
 800588e:	371c      	adds	r7, #28
 8005890:	46bd      	mov	sp, r7
 8005892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005894:	f3af 8000 	nop.w
 8005898:	d2f1a9fc 	.word	0xd2f1a9fc
 800589c:	3f50624d 	.word	0x3f50624d
 80058a0:	200002dc 	.word	0x200002dc
 80058a4:	200002d8 	.word	0x200002d8

080058a8 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b085      	sub	sp, #20
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	ed87 0a02 	vstr	s0, [r7, #8]
 80058b4:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	605a      	str	r2, [r3, #4]
}
 80058c4:	bf00      	nop
 80058c6:	3714      	adds	r7, #20
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80058dc:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80058ec:	bf00      	nop
 80058ee:	3714      	adds	r7, #20
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	ed87 0a02 	vstr	s0, [r7, #8]
 8005904:	edc7 0a01 	vstr	s1, [r7, #4]
 8005908:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	683a      	ldr	r2, [r7, #0]
 800591c:	615a      	str	r2, [r3, #20]
}
 800591e:	bf00      	nop
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr

0800592a <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 800592a:	b480      	push	{r7}
 800592c:	b085      	sub	sp, #20
 800592e:	af00      	add	r7, sp, #0
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	ed87 0a02 	vstr	s0, [r7, #8]
 8005936:	edc7 0a01 	vstr	s1, [r7, #4]
 800593a:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	683a      	ldr	r2, [r7, #0]
 800594e:	621a      	str	r2, [r3, #32]
}
 8005950:	bf00      	nop
 8005952:	3714      	adds	r7, #20
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f7ff feb7 	bl	80056d8 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005970:	2b00      	cmp	r3, #0
 8005972:	d002      	beq.n	800597a <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f7ff feef 	bl	8005758 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 800597a:	bf00      	nop
 800597c:	3708      	adds	r7, #8
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8005982:	b480      	push	{r7}
 8005984:	b083      	sub	sp, #12
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 800599a:	bf00      	nop
 800599c:	370c      	adds	r7, #12
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
	...

080059a8 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059bc:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80059d8 <_ZN12VelocityCtrl4stopEv+0x30>
 80059c0:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80059d8 <_ZN12VelocityCtrl4stopEv+0x30>
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7fe ff33 	bl	8004830 <_ZN5Motor8setRatioEdd>

}
 80059ca:	bf00      	nop
 80059cc:	3708      	adds	r7, #8
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	f3af 8000 	nop.w
	...

080059e0 <_ZN12VelocityCtrl18getCurrentVelocityEv>:

float VelocityCtrl::getCurrentVelocity()
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
	return current_velocity_;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	ee07 3a90 	vmov	s15, r3
}
 80059f0:	eeb0 0a67 	vmov.f32	s0, s15
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
	...

08005a00 <HAL_TIM_PeriodElapsedCallback>:
	cppExit(GPIO_Pin);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a1e      	ldr	r2, [pc, #120]	; (8005a88 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d10e      	bne.n	8005a30 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 8005a12:	f001 fe2b 	bl	800766c <cppFlip100ns>

		tim7_timer++;
 8005a16:	4b1d      	ldr	r3, [pc, #116]	; (8005a8c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	4a1b      	ldr	r2, [pc, #108]	; (8005a8c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005a1e:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8005a20:	4b1a      	ldr	r3, [pc, #104]	; (8005a8c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a1a      	ldr	r2, [pc, #104]	; (8005a90 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d902      	bls.n	8005a30 <HAL_TIM_PeriodElapsedCallback+0x30>
 8005a2a:	4b18      	ldr	r3, [pc, #96]	; (8005a8c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a17      	ldr	r2, [pc, #92]	; (8005a94 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d10e      	bne.n	8005a58 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 8005a3a:	f001 fdcd 	bl	80075d8 <cppFlip1ms>

		tim6_timer++;
 8005a3e:	4b16      	ldr	r3, [pc, #88]	; (8005a98 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	3301      	adds	r3, #1
 8005a44:	4a14      	ldr	r2, [pc, #80]	; (8005a98 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005a46:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8005a48:	4b13      	ldr	r3, [pc, #76]	; (8005a98 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a10      	ldr	r2, [pc, #64]	; (8005a90 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d902      	bls.n	8005a58 <HAL_TIM_PeriodElapsedCallback+0x58>
 8005a52:	4b11      	ldr	r3, [pc, #68]	; (8005a98 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a0f      	ldr	r2, [pc, #60]	; (8005a9c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d10e      	bne.n	8005a80 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8005a62:	f001 fe0d 	bl	8007680 <cppFlip10ms>

		tim13_timer++;
 8005a66:	4b0e      	ldr	r3, [pc, #56]	; (8005aa0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	4a0c      	ldr	r2, [pc, #48]	; (8005aa0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005a6e:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8005a70:	4b0b      	ldr	r3, [pc, #44]	; (8005aa0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a06      	ldr	r2, [pc, #24]	; (8005a90 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d902      	bls.n	8005a80 <HAL_TIM_PeriodElapsedCallback+0x80>
 8005a7a:	4b09      	ldr	r3, [pc, #36]	; (8005aa0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	601a      	str	r2, [r3, #0]
	}

}
 8005a80:	bf00      	nop
 8005a82:	3708      	adds	r7, #8
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40001400 	.word	0x40001400
 8005a8c:	200448e8 	.word	0x200448e8
 8005a90:	0001869f 	.word	0x0001869f
 8005a94:	40001000 	.word	0x40001000
 8005a98:	200448a4 	.word	0x200448a4
 8005a9c:	40001c00 	.word	0x40001c00
 8005aa0:	200448ec 	.word	0x200448ec

08005aa4 <init>:

void init()
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005aae:	4808      	ldr	r0, [pc, #32]	; (8005ad0 <init+0x2c>)
 8005ab0:	f005 f998 	bl	800ade4 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8005ab4:	4807      	ldr	r0, [pc, #28]	; (8005ad4 <init+0x30>)
 8005ab6:	f009 f860 	bl	800eb7a <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8005aba:	4807      	ldr	r0, [pc, #28]	; (8005ad8 <init+0x34>)
 8005abc:	f009 f85d 	bl	800eb7a <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8005ac0:	4806      	ldr	r0, [pc, #24]	; (8005adc <init+0x38>)
 8005ac2:	f009 f85a 	bl	800eb7a <HAL_TIM_Base_Start_IT>

	cppInit();
 8005ac6:	f001 fce3 	bl	8007490 <cppInit>

	//path_following_initialize();

}
 8005aca:	bf00      	nop
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	40021000 	.word	0x40021000
 8005ad4:	200449d0 	.word	0x200449d0
 8005ad8:	20044b74 	.word	0x20044b74
 8005adc:	200448f0 	.word	0x200448f0

08005ae0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005ae4:	f003 fe76 	bl	80097d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005ae8:	f000 f82a 	bl	8005b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005aec:	f000 fdbc 	bl	8006668 <MX_GPIO_Init>
  MX_DMA_Init();
 8005af0:	f000 fd8a 	bl	8006608 <MX_DMA_Init>
  MX_I2C2_Init();
 8005af4:	f000 f9e8 	bl	8005ec8 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8005af8:	f000 fa14 	bl	8005f24 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8005afc:	f000 fa32 	bl	8005f64 <MX_SPI2_Init>
  MX_TIM1_Init();
 8005b00:	f000 fa66 	bl	8005fd0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8005b04:	f000 fb70 	bl	80061e8 <MX_TIM4_Init>
  MX_TIM8_Init();
 8005b08:	f000 fc3c 	bl	8006384 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8005b0c:	f000 fd52 	bl	80065b4 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8005b10:	f00b f806 	bl	8010b20 <MX_FATFS_Init>
  MX_TIM6_Init();
 8005b14:	f000 fbcc 	bl	80062b0 <MX_TIM6_Init>
  MX_I2C1_Init();
 8005b18:	f000 f9a8 	bl	8005e6c <MX_I2C1_Init>
  MX_TIM3_Init();
 8005b1c:	f000 fb00 	bl	8006120 <MX_TIM3_Init>
  MX_TIM10_Init();
 8005b20:	f000 fc88 	bl	8006434 <MX_TIM10_Init>
  MX_TIM11_Init();
 8005b24:	f000 fcd4 	bl	80064d0 <MX_TIM11_Init>
  MX_ADC2_Init();
 8005b28:	f000 f898 	bl	8005c5c <MX_ADC2_Init>
  MX_TIM7_Init();
 8005b2c:	f000 fbf6 	bl	800631c <MX_TIM7_Init>
  MX_TIM13_Init();
 8005b30:	f000 fd1c 	bl	800656c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8005b34:	f7ff ffb6 	bl	8005aa4 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8005b38:	f001 fdce 	bl	80076d8 <cppLoop>
 8005b3c:	e7fc      	b.n	8005b38 <main+0x58>
	...

08005b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b0a4      	sub	sp, #144	; 0x90
 8005b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b46:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005b4a:	2234      	movs	r2, #52	; 0x34
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f00f fc26 	bl	80153a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005b54:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005b58:	2200      	movs	r2, #0
 8005b5a:	601a      	str	r2, [r3, #0]
 8005b5c:	605a      	str	r2, [r3, #4]
 8005b5e:	609a      	str	r2, [r3, #8]
 8005b60:	60da      	str	r2, [r3, #12]
 8005b62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005b64:	f107 030c 	add.w	r3, r7, #12
 8005b68:	223c      	movs	r2, #60	; 0x3c
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f00f fc17 	bl	80153a0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b72:	2300      	movs	r3, #0
 8005b74:	60bb      	str	r3, [r7, #8]
 8005b76:	4b37      	ldr	r3, [pc, #220]	; (8005c54 <SystemClock_Config+0x114>)
 8005b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7a:	4a36      	ldr	r2, [pc, #216]	; (8005c54 <SystemClock_Config+0x114>)
 8005b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b80:	6413      	str	r3, [r2, #64]	; 0x40
 8005b82:	4b34      	ldr	r3, [pc, #208]	; (8005c54 <SystemClock_Config+0x114>)
 8005b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b8a:	60bb      	str	r3, [r7, #8]
 8005b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b8e:	2300      	movs	r3, #0
 8005b90:	607b      	str	r3, [r7, #4]
 8005b92:	4b31      	ldr	r3, [pc, #196]	; (8005c58 <SystemClock_Config+0x118>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a30      	ldr	r2, [pc, #192]	; (8005c58 <SystemClock_Config+0x118>)
 8005b98:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	4b2e      	ldr	r3, [pc, #184]	; (8005c58 <SystemClock_Config+0x118>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005ba6:	607b      	str	r3, [r7, #4]
 8005ba8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005baa:	2301      	movs	r3, #1
 8005bac:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005bae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bb2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005bb4:	2302      	movs	r3, #2
 8005bb6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005bb8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005bbc:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005bbe:	2308      	movs	r3, #8
 8005bc0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005bc2:	23b4      	movs	r3, #180	; 0xb4
 8005bc4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005bc8:	2302      	movs	r3, #2
 8005bca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8005bce:	2308      	movs	r3, #8
 8005bd0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005bd4:	2302      	movs	r3, #2
 8005bd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005bda:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005bde:	4618      	mov	r0, r3
 8005be0:	f006 fd22 	bl	800c628 <HAL_RCC_OscConfig>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <SystemClock_Config+0xae>
  {
    Error_Handler();
 8005bea:	f000 fe7f 	bl	80068ec <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005bee:	f006 f89d 	bl	800bd2c <HAL_PWREx_EnableOverDrive>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d001      	beq.n	8005bfc <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8005bf8:	f000 fe78 	bl	80068ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005bfc:	230f      	movs	r3, #15
 8005bfe:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005c00:	2302      	movs	r3, #2
 8005c02:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005c04:	2300      	movs	r3, #0
 8005c06:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005c08:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005c0c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005c0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c12:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005c14:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005c18:	2105      	movs	r1, #5
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f006 f8d6 	bl	800bdcc <HAL_RCC_ClockConfig>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d001      	beq.n	8005c2a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8005c26:	f000 fe61 	bl	80068ec <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8005c2a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8005c2e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8005c30:	2300      	movs	r3, #0
 8005c32:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8005c34:	2300      	movs	r3, #0
 8005c36:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005c38:	f107 030c 	add.w	r3, r7, #12
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f006 fab5 	bl	800c1ac <HAL_RCCEx_PeriphCLKConfig>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d001      	beq.n	8005c4c <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8005c48:	f000 fe50 	bl	80068ec <Error_Handler>
  }
}
 8005c4c:	bf00      	nop
 8005c4e:	3790      	adds	r7, #144	; 0x90
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	40023800 	.word	0x40023800
 8005c58:	40007000 	.word	0x40007000

08005c5c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005c62:	463b      	mov	r3, r7
 8005c64:	2200      	movs	r2, #0
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	605a      	str	r2, [r3, #4]
 8005c6a:	609a      	str	r2, [r3, #8]
 8005c6c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8005c6e:	4b7c      	ldr	r3, [pc, #496]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005c70:	4a7c      	ldr	r2, [pc, #496]	; (8005e64 <MX_ADC2_Init+0x208>)
 8005c72:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005c74:	4b7a      	ldr	r3, [pc, #488]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005c76:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005c7a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005c7c:	4b78      	ldr	r3, [pc, #480]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005c7e:	2200      	movs	r2, #0
 8005c80:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8005c82:	4b77      	ldr	r3, [pc, #476]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005c84:	2201      	movs	r2, #1
 8005c86:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8005c88:	4b75      	ldr	r3, [pc, #468]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005c8e:	4b74      	ldr	r3, [pc, #464]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005c96:	4b72      	ldr	r3, [pc, #456]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005c98:	2200      	movs	r2, #0
 8005c9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005c9c:	4b70      	ldr	r3, [pc, #448]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005c9e:	4a72      	ldr	r2, [pc, #456]	; (8005e68 <MX_ADC2_Init+0x20c>)
 8005ca0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005ca2:	4b6f      	ldr	r3, [pc, #444]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8005ca8:	4b6d      	ldr	r3, [pc, #436]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005caa:	220e      	movs	r2, #14
 8005cac:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8005cae:	4b6c      	ldr	r3, [pc, #432]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005cb6:	4b6a      	ldr	r3, [pc, #424]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005cb8:	2201      	movs	r2, #1
 8005cba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005cbc:	4868      	ldr	r0, [pc, #416]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005cbe:	f003 fe1d 	bl	80098fc <HAL_ADC_Init>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d001      	beq.n	8005ccc <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8005cc8:	f000 fe10 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8005ccc:	230a      	movs	r3, #10
 8005cce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8005cd4:	2306      	movs	r3, #6
 8005cd6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005cd8:	463b      	mov	r3, r7
 8005cda:	4619      	mov	r1, r3
 8005cdc:	4860      	ldr	r0, [pc, #384]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005cde:	f003 ff61 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d001      	beq.n	8005cec <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8005ce8:	f000 fe00 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005cec:	230b      	movs	r3, #11
 8005cee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8005cf0:	2302      	movs	r3, #2
 8005cf2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005cf4:	463b      	mov	r3, r7
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	4859      	ldr	r0, [pc, #356]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005cfa:	f003 ff53 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d001      	beq.n	8005d08 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8005d04:	f000 fdf2 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8005d08:	230c      	movs	r3, #12
 8005d0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005d10:	463b      	mov	r3, r7
 8005d12:	4619      	mov	r1, r3
 8005d14:	4852      	ldr	r0, [pc, #328]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005d16:	f003 ff45 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d001      	beq.n	8005d24 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8005d20:	f000 fde4 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8005d24:	230d      	movs	r3, #13
 8005d26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8005d28:	2304      	movs	r3, #4
 8005d2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005d2c:	463b      	mov	r3, r7
 8005d2e:	4619      	mov	r1, r3
 8005d30:	484b      	ldr	r0, [pc, #300]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005d32:	f003 ff37 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d001      	beq.n	8005d40 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8005d3c:	f000 fdd6 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005d40:	2300      	movs	r3, #0
 8005d42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8005d44:	2305      	movs	r3, #5
 8005d46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005d48:	463b      	mov	r3, r7
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	4844      	ldr	r0, [pc, #272]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005d4e:	f003 ff29 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d001      	beq.n	8005d5c <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8005d58:	f000 fdc8 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8005d60:	2306      	movs	r3, #6
 8005d62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005d64:	463b      	mov	r3, r7
 8005d66:	4619      	mov	r1, r3
 8005d68:	483d      	ldr	r0, [pc, #244]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005d6a:	f003 ff1b 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d001      	beq.n	8005d78 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8005d74:	f000 fdba 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005d78:	2302      	movs	r3, #2
 8005d7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8005d7c:	2307      	movs	r3, #7
 8005d7e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005d80:	463b      	mov	r3, r7
 8005d82:	4619      	mov	r1, r3
 8005d84:	4836      	ldr	r0, [pc, #216]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005d86:	f003 ff0d 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8005d90:	f000 fdac 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8005d94:	2303      	movs	r3, #3
 8005d96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8005d98:	2308      	movs	r3, #8
 8005d9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005d9c:	463b      	mov	r3, r7
 8005d9e:	4619      	mov	r1, r3
 8005da0:	482f      	ldr	r0, [pc, #188]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005da2:	f003 feff 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d001      	beq.n	8005db0 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8005dac:	f000 fd9e 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8005db0:	2304      	movs	r3, #4
 8005db2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8005db4:	2309      	movs	r3, #9
 8005db6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005db8:	463b      	mov	r3, r7
 8005dba:	4619      	mov	r1, r3
 8005dbc:	4828      	ldr	r0, [pc, #160]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005dbe:	f003 fef1 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8005dc8:	f000 fd90 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8005dcc:	2305      	movs	r3, #5
 8005dce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8005dd0:	230a      	movs	r3, #10
 8005dd2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005dd4:	463b      	mov	r3, r7
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4821      	ldr	r0, [pc, #132]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005dda:	f003 fee3 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d001      	beq.n	8005de8 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8005de4:	f000 fd82 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8005de8:	2306      	movs	r3, #6
 8005dea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8005dec:	230b      	movs	r3, #11
 8005dee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005df0:	463b      	mov	r3, r7
 8005df2:	4619      	mov	r1, r3
 8005df4:	481a      	ldr	r0, [pc, #104]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005df6:	f003 fed5 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d001      	beq.n	8005e04 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8005e00:	f000 fd74 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8005e04:	2307      	movs	r3, #7
 8005e06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8005e08:	230c      	movs	r3, #12
 8005e0a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005e0c:	463b      	mov	r3, r7
 8005e0e:	4619      	mov	r1, r3
 8005e10:	4813      	ldr	r0, [pc, #76]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005e12:	f003 fec7 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d001      	beq.n	8005e20 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8005e1c:	f000 fd66 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8005e20:	2308      	movs	r3, #8
 8005e22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8005e24:	230d      	movs	r3, #13
 8005e26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005e28:	463b      	mov	r3, r7
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	480c      	ldr	r0, [pc, #48]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005e2e:	f003 feb9 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d001      	beq.n	8005e3c <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8005e38:	f000 fd58 	bl	80068ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8005e3c:	2309      	movs	r3, #9
 8005e3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8005e40:	230e      	movs	r3, #14
 8005e42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005e44:	463b      	mov	r3, r7
 8005e46:	4619      	mov	r1, r3
 8005e48:	4805      	ldr	r0, [pc, #20]	; (8005e60 <MX_ADC2_Init+0x204>)
 8005e4a:	f003 feab 	bl	8009ba4 <HAL_ADC_ConfigChannel>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d001      	beq.n	8005e58 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8005e54:	f000 fd4a 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8005e58:	bf00      	nop
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	20044774 	.word	0x20044774
 8005e64:	40012100 	.word	0x40012100
 8005e68:	0f000001 	.word	0x0f000001

08005e6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005e70:	4b12      	ldr	r3, [pc, #72]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005e72:	4a13      	ldr	r2, [pc, #76]	; (8005ec0 <MX_I2C1_Init+0x54>)
 8005e74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005e76:	4b11      	ldr	r3, [pc, #68]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005e78:	4a12      	ldr	r2, [pc, #72]	; (8005ec4 <MX_I2C1_Init+0x58>)
 8005e7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005e7c:	4b0f      	ldr	r3, [pc, #60]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005e7e:	2200      	movs	r2, #0
 8005e80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005e82:	4b0e      	ldr	r3, [pc, #56]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005e88:	4b0c      	ldr	r3, [pc, #48]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005e8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005e8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005e90:	4b0a      	ldr	r3, [pc, #40]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005e96:	4b09      	ldr	r3, [pc, #36]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005e9c:	4b07      	ldr	r3, [pc, #28]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8005ea2:	4b06      	ldr	r3, [pc, #24]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005ea4:	2280      	movs	r2, #128	; 0x80
 8005ea6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005ea8:	4804      	ldr	r0, [pc, #16]	; (8005ebc <MX_I2C1_Init+0x50>)
 8005eaa:	f004 ffb5 	bl	800ae18 <HAL_I2C_Init>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d001      	beq.n	8005eb8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005eb4:	f000 fd1a 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005eb8:	bf00      	nop
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	200447bc 	.word	0x200447bc
 8005ec0:	40005400 	.word	0x40005400
 8005ec4:	000186a0 	.word	0x000186a0

08005ec8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8005ecc:	4b12      	ldr	r3, [pc, #72]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005ece:	4a13      	ldr	r2, [pc, #76]	; (8005f1c <MX_I2C2_Init+0x54>)
 8005ed0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8005ed2:	4b11      	ldr	r3, [pc, #68]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005ed4:	4a12      	ldr	r2, [pc, #72]	; (8005f20 <MX_I2C2_Init+0x58>)
 8005ed6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005ed8:	4b0f      	ldr	r3, [pc, #60]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005eda:	2200      	movs	r2, #0
 8005edc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8005ede:	4b0e      	ldr	r3, [pc, #56]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005ee4:	4b0c      	ldr	r3, [pc, #48]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005ee6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005eea:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005eec:	4b0a      	ldr	r3, [pc, #40]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005eee:	2200      	movs	r2, #0
 8005ef0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8005ef2:	4b09      	ldr	r3, [pc, #36]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005ef8:	4b07      	ldr	r3, [pc, #28]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005efa:	2200      	movs	r2, #0
 8005efc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8005efe:	4b06      	ldr	r3, [pc, #24]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005f00:	2280      	movs	r2, #128	; 0x80
 8005f02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005f04:	4804      	ldr	r0, [pc, #16]	; (8005f18 <MX_I2C2_Init+0x50>)
 8005f06:	f004 ff87 	bl	800ae18 <HAL_I2C_Init>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d001      	beq.n	8005f14 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8005f10:	f000 fcec 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8005f14:	bf00      	nop
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	20044850 	.word	0x20044850
 8005f1c:	40005800 	.word	0x40005800
 8005f20:	000186a0 	.word	0x000186a0

08005f24 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8005f24:	b480      	push	{r7}
 8005f26:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8005f28:	4b0c      	ldr	r3, [pc, #48]	; (8005f5c <MX_SDIO_SD_Init+0x38>)
 8005f2a:	4a0d      	ldr	r2, [pc, #52]	; (8005f60 <MX_SDIO_SD_Init+0x3c>)
 8005f2c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8005f2e:	4b0b      	ldr	r3, [pc, #44]	; (8005f5c <MX_SDIO_SD_Init+0x38>)
 8005f30:	2200      	movs	r2, #0
 8005f32:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8005f34:	4b09      	ldr	r3, [pc, #36]	; (8005f5c <MX_SDIO_SD_Init+0x38>)
 8005f36:	2200      	movs	r2, #0
 8005f38:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005f3a:	4b08      	ldr	r3, [pc, #32]	; (8005f5c <MX_SDIO_SD_Init+0x38>)
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8005f40:	4b06      	ldr	r3, [pc, #24]	; (8005f5c <MX_SDIO_SD_Init+0x38>)
 8005f42:	2200      	movs	r2, #0
 8005f44:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005f46:	4b05      	ldr	r3, [pc, #20]	; (8005f5c <MX_SDIO_SD_Init+0x38>)
 8005f48:	2200      	movs	r2, #0
 8005f4a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8005f4c:	4b03      	ldr	r3, [pc, #12]	; (8005f5c <MX_SDIO_SD_Init+0x38>)
 8005f4e:	2202      	movs	r2, #2
 8005f50:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8005f52:	bf00      	nop
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr
 8005f5c:	20044a50 	.word	0x20044a50
 8005f60:	40012c00 	.word	0x40012c00

08005f64 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005f68:	4b17      	ldr	r3, [pc, #92]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005f6a:	4a18      	ldr	r2, [pc, #96]	; (8005fcc <MX_SPI2_Init+0x68>)
 8005f6c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005f6e:	4b16      	ldr	r3, [pc, #88]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005f70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005f74:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005f76:	4b14      	ldr	r3, [pc, #80]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005f7c:	4b12      	ldr	r3, [pc, #72]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005f7e:	2200      	movs	r2, #0
 8005f80:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8005f82:	4b11      	ldr	r3, [pc, #68]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005f84:	2202      	movs	r2, #2
 8005f86:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005f88:	4b0f      	ldr	r3, [pc, #60]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005f8e:	4b0e      	ldr	r3, [pc, #56]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005f90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f94:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005f96:	4b0c      	ldr	r3, [pc, #48]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005f98:	2228      	movs	r2, #40	; 0x28
 8005f9a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005f9c:	4b0a      	ldr	r3, [pc, #40]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005fa2:	4b09      	ldr	r3, [pc, #36]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fa8:	4b07      	ldr	r3, [pc, #28]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005faa:	2200      	movs	r2, #0
 8005fac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8005fae:	4b06      	ldr	r3, [pc, #24]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005fb0:	220a      	movs	r2, #10
 8005fb2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005fb4:	4804      	ldr	r0, [pc, #16]	; (8005fc8 <MX_SPI2_Init+0x64>)
 8005fb6:	f008 f861 	bl	800e07c <HAL_SPI_Init>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8005fc0:	f000 fc94 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8005fc4:	bf00      	nop
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	2004469c 	.word	0x2004469c
 8005fcc:	40003800 	.word	0x40003800

08005fd0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b09a      	sub	sp, #104	; 0x68
 8005fd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005fd6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005fda:	2224      	movs	r2, #36	; 0x24
 8005fdc:	2100      	movs	r1, #0
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f00f f9de 	bl	80153a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005fe4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005fe8:	2200      	movs	r2, #0
 8005fea:	601a      	str	r2, [r3, #0]
 8005fec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005fee:	f107 0320 	add.w	r3, r7, #32
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	601a      	str	r2, [r3, #0]
 8005ff6:	605a      	str	r2, [r3, #4]
 8005ff8:	609a      	str	r2, [r3, #8]
 8005ffa:	60da      	str	r2, [r3, #12]
 8005ffc:	611a      	str	r2, [r3, #16]
 8005ffe:	615a      	str	r2, [r3, #20]
 8006000:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006002:	463b      	mov	r3, r7
 8006004:	2220      	movs	r2, #32
 8006006:	2100      	movs	r1, #0
 8006008:	4618      	mov	r0, r3
 800600a:	f00f f9c9 	bl	80153a0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800600e:	4b42      	ldr	r3, [pc, #264]	; (8006118 <MX_TIM1_Init+0x148>)
 8006010:	4a42      	ldr	r2, [pc, #264]	; (800611c <MX_TIM1_Init+0x14c>)
 8006012:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006014:	4b40      	ldr	r3, [pc, #256]	; (8006118 <MX_TIM1_Init+0x148>)
 8006016:	2200      	movs	r2, #0
 8006018:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800601a:	4b3f      	ldr	r3, [pc, #252]	; (8006118 <MX_TIM1_Init+0x148>)
 800601c:	2200      	movs	r2, #0
 800601e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8006020:	4b3d      	ldr	r3, [pc, #244]	; (8006118 <MX_TIM1_Init+0x148>)
 8006022:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006026:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006028:	4b3b      	ldr	r3, [pc, #236]	; (8006118 <MX_TIM1_Init+0x148>)
 800602a:	2200      	movs	r2, #0
 800602c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800602e:	4b3a      	ldr	r3, [pc, #232]	; (8006118 <MX_TIM1_Init+0x148>)
 8006030:	2200      	movs	r2, #0
 8006032:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006034:	4b38      	ldr	r3, [pc, #224]	; (8006118 <MX_TIM1_Init+0x148>)
 8006036:	2200      	movs	r2, #0
 8006038:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800603a:	4837      	ldr	r0, [pc, #220]	; (8006118 <MX_TIM1_Init+0x148>)
 800603c:	f008 fdc1 	bl	800ebc2 <HAL_TIM_PWM_Init>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d001      	beq.n	800604a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006046:	f000 fc51 	bl	80068ec <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800604a:	2303      	movs	r3, #3
 800604c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800604e:	2300      	movs	r3, #0
 8006050:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006052:	2301      	movs	r3, #1
 8006054:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006056:	2300      	movs	r3, #0
 8006058:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800605a:	2300      	movs	r3, #0
 800605c:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800605e:	2300      	movs	r3, #0
 8006060:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006062:	2301      	movs	r3, #1
 8006064:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006066:	2300      	movs	r3, #0
 8006068:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800606a:	2300      	movs	r3, #0
 800606c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800606e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006072:	4619      	mov	r1, r3
 8006074:	4828      	ldr	r0, [pc, #160]	; (8006118 <MX_TIM1_Init+0x148>)
 8006076:	f008 fe0d 	bl	800ec94 <HAL_TIM_Encoder_Init>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d001      	beq.n	8006084 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8006080:	f000 fc34 	bl	80068ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006084:	2300      	movs	r3, #0
 8006086:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006088:	2300      	movs	r3, #0
 800608a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800608c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006090:	4619      	mov	r1, r3
 8006092:	4821      	ldr	r0, [pc, #132]	; (8006118 <MX_TIM1_Init+0x148>)
 8006094:	f009 fb34 	bl	800f700 <HAL_TIMEx_MasterConfigSynchronization>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 800609e:	f000 fc25 	bl	80068ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80060a2:	2360      	movs	r3, #96	; 0x60
 80060a4:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80060a6:	2300      	movs	r3, #0
 80060a8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80060aa:	2300      	movs	r3, #0
 80060ac:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80060ae:	2300      	movs	r3, #0
 80060b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80060b2:	2300      	movs	r3, #0
 80060b4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80060b6:	2300      	movs	r3, #0
 80060b8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80060ba:	2300      	movs	r3, #0
 80060bc:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80060be:	f107 0320 	add.w	r3, r7, #32
 80060c2:	2208      	movs	r2, #8
 80060c4:	4619      	mov	r1, r3
 80060c6:	4814      	ldr	r0, [pc, #80]	; (8006118 <MX_TIM1_Init+0x148>)
 80060c8:	f008 ffb6 	bl	800f038 <HAL_TIM_PWM_ConfigChannel>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d001      	beq.n	80060d6 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80060d2:	f000 fc0b 	bl	80068ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80060d6:	2300      	movs	r3, #0
 80060d8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80060da:	2300      	movs	r3, #0
 80060dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80060de:	2300      	movs	r3, #0
 80060e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80060e2:	2300      	movs	r3, #0
 80060e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80060e6:	2300      	movs	r3, #0
 80060e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80060ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80060ee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80060f0:	2300      	movs	r3, #0
 80060f2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80060f4:	463b      	mov	r3, r7
 80060f6:	4619      	mov	r1, r3
 80060f8:	4807      	ldr	r0, [pc, #28]	; (8006118 <MX_TIM1_Init+0x148>)
 80060fa:	f009 fb7d 	bl	800f7f8 <HAL_TIMEx_ConfigBreakDeadTime>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d001      	beq.n	8006108 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8006104:	f000 fbf2 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006108:	4803      	ldr	r0, [pc, #12]	; (8006118 <MX_TIM1_Init+0x148>)
 800610a:	f000 ffdf 	bl	80070cc <HAL_TIM_MspPostInit>

}
 800610e:	bf00      	nop
 8006110:	3768      	adds	r7, #104	; 0x68
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	20044a10 	.word	0x20044a10
 800611c:	40010000 	.word	0x40010000

08006120 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b08a      	sub	sp, #40	; 0x28
 8006124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006126:	f107 0320 	add.w	r3, r7, #32
 800612a:	2200      	movs	r2, #0
 800612c:	601a      	str	r2, [r3, #0]
 800612e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006130:	1d3b      	adds	r3, r7, #4
 8006132:	2200      	movs	r2, #0
 8006134:	601a      	str	r2, [r3, #0]
 8006136:	605a      	str	r2, [r3, #4]
 8006138:	609a      	str	r2, [r3, #8]
 800613a:	60da      	str	r2, [r3, #12]
 800613c:	611a      	str	r2, [r3, #16]
 800613e:	615a      	str	r2, [r3, #20]
 8006140:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006142:	4b27      	ldr	r3, [pc, #156]	; (80061e0 <MX_TIM3_Init+0xc0>)
 8006144:	4a27      	ldr	r2, [pc, #156]	; (80061e4 <MX_TIM3_Init+0xc4>)
 8006146:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8006148:	4b25      	ldr	r3, [pc, #148]	; (80061e0 <MX_TIM3_Init+0xc0>)
 800614a:	2201      	movs	r2, #1
 800614c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800614e:	4b24      	ldr	r3, [pc, #144]	; (80061e0 <MX_TIM3_Init+0xc0>)
 8006150:	2200      	movs	r2, #0
 8006152:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4499;
 8006154:	4b22      	ldr	r3, [pc, #136]	; (80061e0 <MX_TIM3_Init+0xc0>)
 8006156:	f241 1293 	movw	r2, #4499	; 0x1193
 800615a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800615c:	4b20      	ldr	r3, [pc, #128]	; (80061e0 <MX_TIM3_Init+0xc0>)
 800615e:	2200      	movs	r2, #0
 8006160:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006162:	4b1f      	ldr	r3, [pc, #124]	; (80061e0 <MX_TIM3_Init+0xc0>)
 8006164:	2200      	movs	r2, #0
 8006166:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006168:	481d      	ldr	r0, [pc, #116]	; (80061e0 <MX_TIM3_Init+0xc0>)
 800616a:	f008 fd2a 	bl	800ebc2 <HAL_TIM_PWM_Init>
 800616e:	4603      	mov	r3, r0
 8006170:	2b00      	cmp	r3, #0
 8006172:	d001      	beq.n	8006178 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8006174:	f000 fbba 	bl	80068ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006178:	2300      	movs	r3, #0
 800617a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800617c:	2300      	movs	r3, #0
 800617e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006180:	f107 0320 	add.w	r3, r7, #32
 8006184:	4619      	mov	r1, r3
 8006186:	4816      	ldr	r0, [pc, #88]	; (80061e0 <MX_TIM3_Init+0xc0>)
 8006188:	f009 faba 	bl	800f700 <HAL_TIMEx_MasterConfigSynchronization>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d001      	beq.n	8006196 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8006192:	f000 fbab 	bl	80068ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006196:	2360      	movs	r3, #96	; 0x60
 8006198:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800619a:	2300      	movs	r3, #0
 800619c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800619e:	2300      	movs	r3, #0
 80061a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80061a2:	2300      	movs	r3, #0
 80061a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80061a6:	1d3b      	adds	r3, r7, #4
 80061a8:	2200      	movs	r2, #0
 80061aa:	4619      	mov	r1, r3
 80061ac:	480c      	ldr	r0, [pc, #48]	; (80061e0 <MX_TIM3_Init+0xc0>)
 80061ae:	f008 ff43 	bl	800f038 <HAL_TIM_PWM_ConfigChannel>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d001      	beq.n	80061bc <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80061b8:	f000 fb98 	bl	80068ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80061bc:	1d3b      	adds	r3, r7, #4
 80061be:	2204      	movs	r2, #4
 80061c0:	4619      	mov	r1, r3
 80061c2:	4807      	ldr	r0, [pc, #28]	; (80061e0 <MX_TIM3_Init+0xc0>)
 80061c4:	f008 ff38 	bl	800f038 <HAL_TIM_PWM_ConfigChannel>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d001      	beq.n	80061d2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80061ce:	f000 fb8d 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80061d2:	4803      	ldr	r0, [pc, #12]	; (80061e0 <MX_TIM3_Init+0xc0>)
 80061d4:	f000 ff7a 	bl	80070cc <HAL_TIM_MspPostInit>

}
 80061d8:	bf00      	nop
 80061da:	3728      	adds	r7, #40	; 0x28
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	200448a8 	.word	0x200448a8
 80061e4:	40000400 	.word	0x40000400

080061e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b08a      	sub	sp, #40	; 0x28
 80061ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061ee:	f107 0320 	add.w	r3, r7, #32
 80061f2:	2200      	movs	r2, #0
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80061f8:	1d3b      	adds	r3, r7, #4
 80061fa:	2200      	movs	r2, #0
 80061fc:	601a      	str	r2, [r3, #0]
 80061fe:	605a      	str	r2, [r3, #4]
 8006200:	609a      	str	r2, [r3, #8]
 8006202:	60da      	str	r2, [r3, #12]
 8006204:	611a      	str	r2, [r3, #16]
 8006206:	615a      	str	r2, [r3, #20]
 8006208:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800620a:	4b27      	ldr	r3, [pc, #156]	; (80062a8 <MX_TIM4_Init+0xc0>)
 800620c:	4a27      	ldr	r2, [pc, #156]	; (80062ac <MX_TIM4_Init+0xc4>)
 800620e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006210:	4b25      	ldr	r3, [pc, #148]	; (80062a8 <MX_TIM4_Init+0xc0>)
 8006212:	2200      	movs	r2, #0
 8006214:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006216:	4b24      	ldr	r3, [pc, #144]	; (80062a8 <MX_TIM4_Init+0xc0>)
 8006218:	2200      	movs	r2, #0
 800621a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 800621c:	4b22      	ldr	r3, [pc, #136]	; (80062a8 <MX_TIM4_Init+0xc0>)
 800621e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8006222:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006224:	4b20      	ldr	r3, [pc, #128]	; (80062a8 <MX_TIM4_Init+0xc0>)
 8006226:	2200      	movs	r2, #0
 8006228:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800622a:	4b1f      	ldr	r3, [pc, #124]	; (80062a8 <MX_TIM4_Init+0xc0>)
 800622c:	2200      	movs	r2, #0
 800622e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8006230:	481d      	ldr	r0, [pc, #116]	; (80062a8 <MX_TIM4_Init+0xc0>)
 8006232:	f008 fcc6 	bl	800ebc2 <HAL_TIM_PWM_Init>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d001      	beq.n	8006240 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800623c:	f000 fb56 	bl	80068ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006240:	2300      	movs	r3, #0
 8006242:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006244:	2300      	movs	r3, #0
 8006246:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006248:	f107 0320 	add.w	r3, r7, #32
 800624c:	4619      	mov	r1, r3
 800624e:	4816      	ldr	r0, [pc, #88]	; (80062a8 <MX_TIM4_Init+0xc0>)
 8006250:	f009 fa56 	bl	800f700 <HAL_TIMEx_MasterConfigSynchronization>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d001      	beq.n	800625e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800625a:	f000 fb47 	bl	80068ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800625e:	2360      	movs	r3, #96	; 0x60
 8006260:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006262:	2300      	movs	r3, #0
 8006264:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006266:	2300      	movs	r3, #0
 8006268:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800626a:	2300      	movs	r3, #0
 800626c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800626e:	1d3b      	adds	r3, r7, #4
 8006270:	2208      	movs	r2, #8
 8006272:	4619      	mov	r1, r3
 8006274:	480c      	ldr	r0, [pc, #48]	; (80062a8 <MX_TIM4_Init+0xc0>)
 8006276:	f008 fedf 	bl	800f038 <HAL_TIM_PWM_ConfigChannel>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d001      	beq.n	8006284 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8006280:	f000 fb34 	bl	80068ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006284:	1d3b      	adds	r3, r7, #4
 8006286:	220c      	movs	r2, #12
 8006288:	4619      	mov	r1, r3
 800628a:	4807      	ldr	r0, [pc, #28]	; (80062a8 <MX_TIM4_Init+0xc0>)
 800628c:	f008 fed4 	bl	800f038 <HAL_TIM_PWM_ConfigChannel>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d001      	beq.n	800629a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8006296:	f000 fb29 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800629a:	4803      	ldr	r0, [pc, #12]	; (80062a8 <MX_TIM4_Init+0xc0>)
 800629c:	f000 ff16 	bl	80070cc <HAL_TIM_MspPostInit>

}
 80062a0:	bf00      	nop
 80062a2:	3728      	adds	r7, #40	; 0x28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	20044734 	.word	0x20044734
 80062ac:	40000800 	.word	0x40000800

080062b0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b082      	sub	sp, #8
 80062b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80062b6:	463b      	mov	r3, r7
 80062b8:	2200      	movs	r2, #0
 80062ba:	601a      	str	r2, [r3, #0]
 80062bc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80062be:	4b15      	ldr	r3, [pc, #84]	; (8006314 <MX_TIM6_Init+0x64>)
 80062c0:	4a15      	ldr	r2, [pc, #84]	; (8006318 <MX_TIM6_Init+0x68>)
 80062c2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 80062c4:	4b13      	ldr	r3, [pc, #76]	; (8006314 <MX_TIM6_Init+0x64>)
 80062c6:	2259      	movs	r2, #89	; 0x59
 80062c8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80062ca:	4b12      	ldr	r3, [pc, #72]	; (8006314 <MX_TIM6_Init+0x64>)
 80062cc:	2200      	movs	r2, #0
 80062ce:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80062d0:	4b10      	ldr	r3, [pc, #64]	; (8006314 <MX_TIM6_Init+0x64>)
 80062d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80062d6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80062d8:	4b0e      	ldr	r3, [pc, #56]	; (8006314 <MX_TIM6_Init+0x64>)
 80062da:	2280      	movs	r2, #128	; 0x80
 80062dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80062de:	480d      	ldr	r0, [pc, #52]	; (8006314 <MX_TIM6_Init+0x64>)
 80062e0:	f008 fc20 	bl	800eb24 <HAL_TIM_Base_Init>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80062ea:	f000 faff 	bl	80068ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062ee:	2300      	movs	r3, #0
 80062f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062f2:	2300      	movs	r3, #0
 80062f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80062f6:	463b      	mov	r3, r7
 80062f8:	4619      	mov	r1, r3
 80062fa:	4806      	ldr	r0, [pc, #24]	; (8006314 <MX_TIM6_Init+0x64>)
 80062fc:	f009 fa00 	bl	800f700 <HAL_TIMEx_MasterConfigSynchronization>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d001      	beq.n	800630a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8006306:	f000 faf1 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800630a:	bf00      	nop
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	200449d0 	.word	0x200449d0
 8006318:	40001000 	.word	0x40001000

0800631c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006322:	463b      	mov	r3, r7
 8006324:	2200      	movs	r2, #0
 8006326:	601a      	str	r2, [r3, #0]
 8006328:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800632a:	4b14      	ldr	r3, [pc, #80]	; (800637c <MX_TIM7_Init+0x60>)
 800632c:	4a14      	ldr	r2, [pc, #80]	; (8006380 <MX_TIM7_Init+0x64>)
 800632e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8006330:	4b12      	ldr	r3, [pc, #72]	; (800637c <MX_TIM7_Init+0x60>)
 8006332:	22b3      	movs	r2, #179	; 0xb3
 8006334:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006336:	4b11      	ldr	r3, [pc, #68]	; (800637c <MX_TIM7_Init+0x60>)
 8006338:	2200      	movs	r2, #0
 800633a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 800633c:	4b0f      	ldr	r3, [pc, #60]	; (800637c <MX_TIM7_Init+0x60>)
 800633e:	2231      	movs	r2, #49	; 0x31
 8006340:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006342:	4b0e      	ldr	r3, [pc, #56]	; (800637c <MX_TIM7_Init+0x60>)
 8006344:	2280      	movs	r2, #128	; 0x80
 8006346:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006348:	480c      	ldr	r0, [pc, #48]	; (800637c <MX_TIM7_Init+0x60>)
 800634a:	f008 fbeb 	bl	800eb24 <HAL_TIM_Base_Init>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d001      	beq.n	8006358 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8006354:	f000 faca 	bl	80068ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006358:	2300      	movs	r3, #0
 800635a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800635c:	2300      	movs	r3, #0
 800635e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006360:	463b      	mov	r3, r7
 8006362:	4619      	mov	r1, r3
 8006364:	4805      	ldr	r0, [pc, #20]	; (800637c <MX_TIM7_Init+0x60>)
 8006366:	f009 f9cb 	bl	800f700 <HAL_TIMEx_MasterConfigSynchronization>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8006370:	f000 fabc 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006374:	bf00      	nop
 8006376:	3708      	adds	r7, #8
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}
 800637c:	20044b74 	.word	0x20044b74
 8006380:	40001400 	.word	0x40001400

08006384 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b08c      	sub	sp, #48	; 0x30
 8006388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800638a:	f107 030c 	add.w	r3, r7, #12
 800638e:	2224      	movs	r2, #36	; 0x24
 8006390:	2100      	movs	r1, #0
 8006392:	4618      	mov	r0, r3
 8006394:	f00f f804 	bl	80153a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006398:	1d3b      	adds	r3, r7, #4
 800639a:	2200      	movs	r2, #0
 800639c:	601a      	str	r2, [r3, #0]
 800639e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80063a0:	4b22      	ldr	r3, [pc, #136]	; (800642c <MX_TIM8_Init+0xa8>)
 80063a2:	4a23      	ldr	r2, [pc, #140]	; (8006430 <MX_TIM8_Init+0xac>)
 80063a4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80063a6:	4b21      	ldr	r3, [pc, #132]	; (800642c <MX_TIM8_Init+0xa8>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80063ac:	4b1f      	ldr	r3, [pc, #124]	; (800642c <MX_TIM8_Init+0xa8>)
 80063ae:	2210      	movs	r2, #16
 80063b0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80063b2:	4b1e      	ldr	r3, [pc, #120]	; (800642c <MX_TIM8_Init+0xa8>)
 80063b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80063b8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063ba:	4b1c      	ldr	r3, [pc, #112]	; (800642c <MX_TIM8_Init+0xa8>)
 80063bc:	2200      	movs	r2, #0
 80063be:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80063c0:	4b1a      	ldr	r3, [pc, #104]	; (800642c <MX_TIM8_Init+0xa8>)
 80063c2:	2200      	movs	r2, #0
 80063c4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063c6:	4b19      	ldr	r3, [pc, #100]	; (800642c <MX_TIM8_Init+0xa8>)
 80063c8:	2200      	movs	r2, #0
 80063ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80063cc:	2303      	movs	r3, #3
 80063ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80063d0:	2300      	movs	r3, #0
 80063d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80063d4:	2301      	movs	r3, #1
 80063d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80063d8:	2300      	movs	r3, #0
 80063da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80063dc:	2300      	movs	r3, #0
 80063de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80063e0:	2300      	movs	r3, #0
 80063e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80063e4:	2301      	movs	r3, #1
 80063e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80063e8:	2300      	movs	r3, #0
 80063ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80063ec:	2300      	movs	r3, #0
 80063ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80063f0:	f107 030c 	add.w	r3, r7, #12
 80063f4:	4619      	mov	r1, r3
 80063f6:	480d      	ldr	r0, [pc, #52]	; (800642c <MX_TIM8_Init+0xa8>)
 80063f8:	f008 fc4c 	bl	800ec94 <HAL_TIM_Encoder_Init>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d001      	beq.n	8006406 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8006402:	f000 fa73 	bl	80068ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006406:	2300      	movs	r3, #0
 8006408:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800640a:	2300      	movs	r3, #0
 800640c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800640e:	1d3b      	adds	r3, r7, #4
 8006410:	4619      	mov	r1, r3
 8006412:	4806      	ldr	r0, [pc, #24]	; (800642c <MX_TIM8_Init+0xa8>)
 8006414:	f009 f974 	bl	800f700 <HAL_TIMEx_MasterConfigSynchronization>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800641e:	f000 fa65 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8006422:	bf00      	nop
 8006424:	3730      	adds	r7, #48	; 0x30
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	200446f4 	.word	0x200446f4
 8006430:	40010400 	.word	0x40010400

08006434 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b088      	sub	sp, #32
 8006438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800643a:	1d3b      	adds	r3, r7, #4
 800643c:	2200      	movs	r2, #0
 800643e:	601a      	str	r2, [r3, #0]
 8006440:	605a      	str	r2, [r3, #4]
 8006442:	609a      	str	r2, [r3, #8]
 8006444:	60da      	str	r2, [r3, #12]
 8006446:	611a      	str	r2, [r3, #16]
 8006448:	615a      	str	r2, [r3, #20]
 800644a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800644c:	4b1e      	ldr	r3, [pc, #120]	; (80064c8 <MX_TIM10_Init+0x94>)
 800644e:	4a1f      	ldr	r2, [pc, #124]	; (80064cc <MX_TIM10_Init+0x98>)
 8006450:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 8006452:	4b1d      	ldr	r3, [pc, #116]	; (80064c8 <MX_TIM10_Init+0x94>)
 8006454:	2201      	movs	r2, #1
 8006456:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006458:	4b1b      	ldr	r3, [pc, #108]	; (80064c8 <MX_TIM10_Init+0x94>)
 800645a:	2200      	movs	r2, #0
 800645c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8999;
 800645e:	4b1a      	ldr	r3, [pc, #104]	; (80064c8 <MX_TIM10_Init+0x94>)
 8006460:	f242 3227 	movw	r2, #8999	; 0x2327
 8006464:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006466:	4b18      	ldr	r3, [pc, #96]	; (80064c8 <MX_TIM10_Init+0x94>)
 8006468:	2200      	movs	r2, #0
 800646a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800646c:	4b16      	ldr	r3, [pc, #88]	; (80064c8 <MX_TIM10_Init+0x94>)
 800646e:	2200      	movs	r2, #0
 8006470:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8006472:	4815      	ldr	r0, [pc, #84]	; (80064c8 <MX_TIM10_Init+0x94>)
 8006474:	f008 fb56 	bl	800eb24 <HAL_TIM_Base_Init>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800647e:	f000 fa35 	bl	80068ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8006482:	4811      	ldr	r0, [pc, #68]	; (80064c8 <MX_TIM10_Init+0x94>)
 8006484:	f008 fb9d 	bl	800ebc2 <HAL_TIM_PWM_Init>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d001      	beq.n	8006492 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800648e:	f000 fa2d 	bl	80068ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006492:	2360      	movs	r3, #96	; 0x60
 8006494:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006496:	2300      	movs	r3, #0
 8006498:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800649a:	2300      	movs	r3, #0
 800649c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800649e:	2300      	movs	r3, #0
 80064a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80064a2:	1d3b      	adds	r3, r7, #4
 80064a4:	2200      	movs	r2, #0
 80064a6:	4619      	mov	r1, r3
 80064a8:	4807      	ldr	r0, [pc, #28]	; (80064c8 <MX_TIM10_Init+0x94>)
 80064aa:	f008 fdc5 	bl	800f038 <HAL_TIM_PWM_ConfigChannel>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d001      	beq.n	80064b8 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80064b4:	f000 fa1a 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80064b8:	4803      	ldr	r0, [pc, #12]	; (80064c8 <MX_TIM10_Init+0x94>)
 80064ba:	f000 fe07 	bl	80070cc <HAL_TIM_MspPostInit>

}
 80064be:	bf00      	nop
 80064c0:	3720      	adds	r7, #32
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	20044810 	.word	0x20044810
 80064cc:	40014400 	.word	0x40014400

080064d0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b088      	sub	sp, #32
 80064d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80064d6:	1d3b      	adds	r3, r7, #4
 80064d8:	2200      	movs	r2, #0
 80064da:	601a      	str	r2, [r3, #0]
 80064dc:	605a      	str	r2, [r3, #4]
 80064de:	609a      	str	r2, [r3, #8]
 80064e0:	60da      	str	r2, [r3, #12]
 80064e2:	611a      	str	r2, [r3, #16]
 80064e4:	615a      	str	r2, [r3, #20]
 80064e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80064e8:	4b1e      	ldr	r3, [pc, #120]	; (8006564 <MX_TIM11_Init+0x94>)
 80064ea:	4a1f      	ldr	r2, [pc, #124]	; (8006568 <MX_TIM11_Init+0x98>)
 80064ec:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1;
 80064ee:	4b1d      	ldr	r3, [pc, #116]	; (8006564 <MX_TIM11_Init+0x94>)
 80064f0:	2201      	movs	r2, #1
 80064f2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064f4:	4b1b      	ldr	r3, [pc, #108]	; (8006564 <MX_TIM11_Init+0x94>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 8999;
 80064fa:	4b1a      	ldr	r3, [pc, #104]	; (8006564 <MX_TIM11_Init+0x94>)
 80064fc:	f242 3227 	movw	r2, #8999	; 0x2327
 8006500:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006502:	4b18      	ldr	r3, [pc, #96]	; (8006564 <MX_TIM11_Init+0x94>)
 8006504:	2200      	movs	r2, #0
 8006506:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006508:	4b16      	ldr	r3, [pc, #88]	; (8006564 <MX_TIM11_Init+0x94>)
 800650a:	2200      	movs	r2, #0
 800650c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800650e:	4815      	ldr	r0, [pc, #84]	; (8006564 <MX_TIM11_Init+0x94>)
 8006510:	f008 fb08 	bl	800eb24 <HAL_TIM_Base_Init>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d001      	beq.n	800651e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800651a:	f000 f9e7 	bl	80068ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800651e:	4811      	ldr	r0, [pc, #68]	; (8006564 <MX_TIM11_Init+0x94>)
 8006520:	f008 fb4f 	bl	800ebc2 <HAL_TIM_PWM_Init>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d001      	beq.n	800652e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800652a:	f000 f9df 	bl	80068ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800652e:	2360      	movs	r3, #96	; 0x60
 8006530:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006532:	2300      	movs	r3, #0
 8006534:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006536:	2300      	movs	r3, #0
 8006538:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800653a:	2300      	movs	r3, #0
 800653c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800653e:	1d3b      	adds	r3, r7, #4
 8006540:	2200      	movs	r2, #0
 8006542:	4619      	mov	r1, r3
 8006544:	4807      	ldr	r0, [pc, #28]	; (8006564 <MX_TIM11_Init+0x94>)
 8006546:	f008 fd77 	bl	800f038 <HAL_TIM_PWM_ConfigChannel>
 800654a:	4603      	mov	r3, r0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d001      	beq.n	8006554 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8006550:	f000 f9cc 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8006554:	4803      	ldr	r0, [pc, #12]	; (8006564 <MX_TIM11_Init+0x94>)
 8006556:	f000 fdb9 	bl	80070cc <HAL_TIM_MspPostInit>

}
 800655a:	bf00      	nop
 800655c:	3720      	adds	r7, #32
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	20044930 	.word	0x20044930
 8006568:	40014800 	.word	0x40014800

0800656c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8006570:	4b0e      	ldr	r3, [pc, #56]	; (80065ac <MX_TIM13_Init+0x40>)
 8006572:	4a0f      	ldr	r2, [pc, #60]	; (80065b0 <MX_TIM13_Init+0x44>)
 8006574:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 8006576:	4b0d      	ldr	r3, [pc, #52]	; (80065ac <MX_TIM13_Init+0x40>)
 8006578:	2259      	movs	r2, #89	; 0x59
 800657a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800657c:	4b0b      	ldr	r3, [pc, #44]	; (80065ac <MX_TIM13_Init+0x40>)
 800657e:	2200      	movs	r2, #0
 8006580:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8006582:	4b0a      	ldr	r3, [pc, #40]	; (80065ac <MX_TIM13_Init+0x40>)
 8006584:	f242 720f 	movw	r2, #9999	; 0x270f
 8006588:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800658a:	4b08      	ldr	r3, [pc, #32]	; (80065ac <MX_TIM13_Init+0x40>)
 800658c:	2200      	movs	r2, #0
 800658e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006590:	4b06      	ldr	r3, [pc, #24]	; (80065ac <MX_TIM13_Init+0x40>)
 8006592:	2280      	movs	r2, #128	; 0x80
 8006594:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8006596:	4805      	ldr	r0, [pc, #20]	; (80065ac <MX_TIM13_Init+0x40>)
 8006598:	f008 fac4 	bl	800eb24 <HAL_TIM_Base_Init>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d001      	beq.n	80065a6 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 80065a2:	f000 f9a3 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80065a6:	bf00      	nop
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	200448f0 	.word	0x200448f0
 80065b0:	40001c00 	.word	0x40001c00

080065b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80065b8:	4b11      	ldr	r3, [pc, #68]	; (8006600 <MX_USART2_UART_Init+0x4c>)
 80065ba:	4a12      	ldr	r2, [pc, #72]	; (8006604 <MX_USART2_UART_Init+0x50>)
 80065bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80065be:	4b10      	ldr	r3, [pc, #64]	; (8006600 <MX_USART2_UART_Init+0x4c>)
 80065c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80065c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80065c6:	4b0e      	ldr	r3, [pc, #56]	; (8006600 <MX_USART2_UART_Init+0x4c>)
 80065c8:	2200      	movs	r2, #0
 80065ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80065cc:	4b0c      	ldr	r3, [pc, #48]	; (8006600 <MX_USART2_UART_Init+0x4c>)
 80065ce:	2200      	movs	r2, #0
 80065d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80065d2:	4b0b      	ldr	r3, [pc, #44]	; (8006600 <MX_USART2_UART_Init+0x4c>)
 80065d4:	2200      	movs	r2, #0
 80065d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80065d8:	4b09      	ldr	r3, [pc, #36]	; (8006600 <MX_USART2_UART_Init+0x4c>)
 80065da:	220c      	movs	r2, #12
 80065dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80065de:	4b08      	ldr	r3, [pc, #32]	; (8006600 <MX_USART2_UART_Init+0x4c>)
 80065e0:	2200      	movs	r2, #0
 80065e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80065e4:	4b06      	ldr	r3, [pc, #24]	; (8006600 <MX_USART2_UART_Init+0x4c>)
 80065e6:	2200      	movs	r2, #0
 80065e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80065ea:	4805      	ldr	r0, [pc, #20]	; (8006600 <MX_USART2_UART_Init+0x4c>)
 80065ec:	f009 f96a 	bl	800f8c4 <HAL_UART_Init>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d001      	beq.n	80065fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80065f6:	f000 f979 	bl	80068ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80065fa:	bf00      	nop
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	20044ad4 	.word	0x20044ad4
 8006604:	40004400 	.word	0x40004400

08006608 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800660e:	2300      	movs	r3, #0
 8006610:	607b      	str	r3, [r7, #4]
 8006612:	4b14      	ldr	r3, [pc, #80]	; (8006664 <MX_DMA_Init+0x5c>)
 8006614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006616:	4a13      	ldr	r2, [pc, #76]	; (8006664 <MX_DMA_Init+0x5c>)
 8006618:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800661c:	6313      	str	r3, [r2, #48]	; 0x30
 800661e:	4b11      	ldr	r3, [pc, #68]	; (8006664 <MX_DMA_Init+0x5c>)
 8006620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006622:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006626:	607b      	str	r3, [r7, #4]
 8006628:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800662a:	2200      	movs	r2, #0
 800662c:	2100      	movs	r1, #0
 800662e:	203a      	movs	r0, #58	; 0x3a
 8006630:	f003 fe43 	bl	800a2ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8006634:	203a      	movs	r0, #58	; 0x3a
 8006636:	f003 fe5c 	bl	800a2f2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800663a:	2200      	movs	r2, #0
 800663c:	2100      	movs	r1, #0
 800663e:	203b      	movs	r0, #59	; 0x3b
 8006640:	f003 fe3b 	bl	800a2ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8006644:	203b      	movs	r0, #59	; 0x3b
 8006646:	f003 fe54 	bl	800a2f2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800664a:	2200      	movs	r2, #0
 800664c:	2100      	movs	r1, #0
 800664e:	2045      	movs	r0, #69	; 0x45
 8006650:	f003 fe33 	bl	800a2ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8006654:	2045      	movs	r0, #69	; 0x45
 8006656:	f003 fe4c 	bl	800a2f2 <HAL_NVIC_EnableIRQ>

}
 800665a:	bf00      	nop
 800665c:	3708      	adds	r7, #8
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	40023800 	.word	0x40023800

08006668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b08c      	sub	sp, #48	; 0x30
 800666c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800666e:	f107 031c 	add.w	r3, r7, #28
 8006672:	2200      	movs	r2, #0
 8006674:	601a      	str	r2, [r3, #0]
 8006676:	605a      	str	r2, [r3, #4]
 8006678:	609a      	str	r2, [r3, #8]
 800667a:	60da      	str	r2, [r3, #12]
 800667c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800667e:	2300      	movs	r3, #0
 8006680:	61bb      	str	r3, [r7, #24]
 8006682:	4b94      	ldr	r3, [pc, #592]	; (80068d4 <MX_GPIO_Init+0x26c>)
 8006684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006686:	4a93      	ldr	r2, [pc, #588]	; (80068d4 <MX_GPIO_Init+0x26c>)
 8006688:	f043 0310 	orr.w	r3, r3, #16
 800668c:	6313      	str	r3, [r2, #48]	; 0x30
 800668e:	4b91      	ldr	r3, [pc, #580]	; (80068d4 <MX_GPIO_Init+0x26c>)
 8006690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006692:	f003 0310 	and.w	r3, r3, #16
 8006696:	61bb      	str	r3, [r7, #24]
 8006698:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800669a:	2300      	movs	r3, #0
 800669c:	617b      	str	r3, [r7, #20]
 800669e:	4b8d      	ldr	r3, [pc, #564]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a2:	4a8c      	ldr	r2, [pc, #560]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066a8:	6313      	str	r3, [r2, #48]	; 0x30
 80066aa:	4b8a      	ldr	r3, [pc, #552]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066b2:	617b      	str	r3, [r7, #20]
 80066b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80066b6:	2300      	movs	r3, #0
 80066b8:	613b      	str	r3, [r7, #16]
 80066ba:	4b86      	ldr	r3, [pc, #536]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066be:	4a85      	ldr	r2, [pc, #532]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066c0:	f043 0304 	orr.w	r3, r3, #4
 80066c4:	6313      	str	r3, [r2, #48]	; 0x30
 80066c6:	4b83      	ldr	r3, [pc, #524]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ca:	f003 0304 	and.w	r3, r3, #4
 80066ce:	613b      	str	r3, [r7, #16]
 80066d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80066d2:	2300      	movs	r3, #0
 80066d4:	60fb      	str	r3, [r7, #12]
 80066d6:	4b7f      	ldr	r3, [pc, #508]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066da:	4a7e      	ldr	r2, [pc, #504]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066dc:	f043 0301 	orr.w	r3, r3, #1
 80066e0:	6313      	str	r3, [r2, #48]	; 0x30
 80066e2:	4b7c      	ldr	r3, [pc, #496]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	60fb      	str	r3, [r7, #12]
 80066ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80066ee:	2300      	movs	r3, #0
 80066f0:	60bb      	str	r3, [r7, #8]
 80066f2:	4b78      	ldr	r3, [pc, #480]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f6:	4a77      	ldr	r2, [pc, #476]	; (80068d4 <MX_GPIO_Init+0x26c>)
 80066f8:	f043 0302 	orr.w	r3, r3, #2
 80066fc:	6313      	str	r3, [r2, #48]	; 0x30
 80066fe:	4b75      	ldr	r3, [pc, #468]	; (80068d4 <MX_GPIO_Init+0x26c>)
 8006700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006702:	f003 0302 	and.w	r3, r3, #2
 8006706:	60bb      	str	r3, [r7, #8]
 8006708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800670a:	2300      	movs	r3, #0
 800670c:	607b      	str	r3, [r7, #4]
 800670e:	4b71      	ldr	r3, [pc, #452]	; (80068d4 <MX_GPIO_Init+0x26c>)
 8006710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006712:	4a70      	ldr	r2, [pc, #448]	; (80068d4 <MX_GPIO_Init+0x26c>)
 8006714:	f043 0308 	orr.w	r3, r3, #8
 8006718:	6313      	str	r3, [r2, #48]	; 0x30
 800671a:	4b6e      	ldr	r3, [pc, #440]	; (80068d4 <MX_GPIO_Init+0x26c>)
 800671c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671e:	f003 0308 	and.w	r3, r3, #8
 8006722:	607b      	str	r3, [r7, #4]
 8006724:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8006726:	2200      	movs	r2, #0
 8006728:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800672c:	486a      	ldr	r0, [pc, #424]	; (80068d8 <MX_GPIO_Init+0x270>)
 800672e:	f004 fb59 	bl	800ade4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8006732:	2200      	movs	r2, #0
 8006734:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006738:	4868      	ldr	r0, [pc, #416]	; (80068dc <MX_GPIO_Init+0x274>)
 800673a:	f004 fb53 	bl	800ade4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800673e:	2200      	movs	r2, #0
 8006740:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006744:	4866      	ldr	r0, [pc, #408]	; (80068e0 <MX_GPIO_Init+0x278>)
 8006746:	f004 fb4d 	bl	800ade4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800674a:	2200      	movs	r2, #0
 800674c:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8006750:	4864      	ldr	r0, [pc, #400]	; (80068e4 <MX_GPIO_Init+0x27c>)
 8006752:	f004 fb47 	bl	800ade4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006756:	2304      	movs	r3, #4
 8006758:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800675a:	2300      	movs	r3, #0
 800675c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800675e:	2300      	movs	r3, #0
 8006760:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006762:	f107 031c 	add.w	r3, r7, #28
 8006766:	4619      	mov	r1, r3
 8006768:	485b      	ldr	r0, [pc, #364]	; (80068d8 <MX_GPIO_Init+0x270>)
 800676a:	f004 f979 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800676e:	230f      	movs	r3, #15
 8006770:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006772:	2303      	movs	r3, #3
 8006774:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006776:	2300      	movs	r3, #0
 8006778:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800677a:	f107 031c 	add.w	r3, r7, #28
 800677e:	4619      	mov	r1, r3
 8006780:	4859      	ldr	r0, [pc, #356]	; (80068e8 <MX_GPIO_Init+0x280>)
 8006782:	f004 f96d 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006786:	23e1      	movs	r3, #225	; 0xe1
 8006788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800678a:	2303      	movs	r3, #3
 800678c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800678e:	2300      	movs	r3, #0
 8006790:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006792:	f107 031c 	add.w	r3, r7, #28
 8006796:	4619      	mov	r1, r3
 8006798:	4852      	ldr	r0, [pc, #328]	; (80068e4 <MX_GPIO_Init+0x27c>)
 800679a:	f004 f961 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800679e:	2303      	movs	r3, #3
 80067a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80067a2:	2303      	movs	r3, #3
 80067a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067a6:	2300      	movs	r3, #0
 80067a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067aa:	f107 031c 	add.w	r3, r7, #28
 80067ae:	4619      	mov	r1, r3
 80067b0:	484a      	ldr	r0, [pc, #296]	; (80068dc <MX_GPIO_Init+0x274>)
 80067b2:	f004 f955 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80067b6:	2304      	movs	r3, #4
 80067b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80067ba:	2300      	movs	r3, #0
 80067bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80067be:	2301      	movs	r3, #1
 80067c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067c2:	f107 031c 	add.w	r3, r7, #28
 80067c6:	4619      	mov	r1, r3
 80067c8:	4844      	ldr	r0, [pc, #272]	; (80068dc <MX_GPIO_Init+0x274>)
 80067ca:	f004 f949 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 80067ce:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 80067d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80067d4:	2300      	movs	r3, #0
 80067d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80067d8:	2301      	movs	r3, #1
 80067da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80067dc:	f107 031c 	add.w	r3, r7, #28
 80067e0:	4619      	mov	r1, r3
 80067e2:	483d      	ldr	r0, [pc, #244]	; (80068d8 <MX_GPIO_Init+0x270>)
 80067e4:	f004 f93c 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80067e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80067ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80067ee:	2301      	movs	r3, #1
 80067f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067f2:	2300      	movs	r3, #0
 80067f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067f6:	2300      	movs	r3, #0
 80067f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80067fa:	f107 031c 	add.w	r3, r7, #28
 80067fe:	4619      	mov	r1, r3
 8006800:	4835      	ldr	r0, [pc, #212]	; (80068d8 <MX_GPIO_Init+0x270>)
 8006802:	f004 f92d 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006806:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800680a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800680c:	2301      	movs	r3, #1
 800680e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006810:	2300      	movs	r3, #0
 8006812:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006814:	2300      	movs	r3, #0
 8006816:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006818:	f107 031c 	add.w	r3, r7, #28
 800681c:	4619      	mov	r1, r3
 800681e:	482f      	ldr	r0, [pc, #188]	; (80068dc <MX_GPIO_Init+0x274>)
 8006820:	f004 f91e 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006824:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800682a:	2300      	movs	r3, #0
 800682c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800682e:	2300      	movs	r3, #0
 8006830:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006832:	f107 031c 	add.w	r3, r7, #28
 8006836:	4619      	mov	r1, r3
 8006838:	4829      	ldr	r0, [pc, #164]	; (80068e0 <MX_GPIO_Init+0x278>)
 800683a:	f004 f911 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800683e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006844:	2301      	movs	r3, #1
 8006846:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006848:	2300      	movs	r3, #0
 800684a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800684c:	2300      	movs	r3, #0
 800684e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006850:	f107 031c 	add.w	r3, r7, #28
 8006854:	4619      	mov	r1, r3
 8006856:	4822      	ldr	r0, [pc, #136]	; (80068e0 <MX_GPIO_Init+0x278>)
 8006858:	f004 f902 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800685c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006862:	2301      	movs	r3, #1
 8006864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006866:	2301      	movs	r3, #1
 8006868:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800686a:	2300      	movs	r3, #0
 800686c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800686e:	f107 031c 	add.w	r3, r7, #28
 8006872:	4619      	mov	r1, r3
 8006874:	481a      	ldr	r0, [pc, #104]	; (80068e0 <MX_GPIO_Init+0x278>)
 8006876:	f004 f8f3 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800687a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800687e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006880:	2301      	movs	r3, #1
 8006882:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006884:	2300      	movs	r3, #0
 8006886:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006888:	2300      	movs	r3, #0
 800688a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800688c:	f107 031c 	add.w	r3, r7, #28
 8006890:	4619      	mov	r1, r3
 8006892:	4814      	ldr	r0, [pc, #80]	; (80068e4 <MX_GPIO_Init+0x27c>)
 8006894:	f004 f8e4 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006898:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800689c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800689e:	2300      	movs	r3, #0
 80068a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068a2:	2300      	movs	r3, #0
 80068a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068a6:	f107 031c 	add.w	r3, r7, #28
 80068aa:	4619      	mov	r1, r3
 80068ac:	480d      	ldr	r0, [pc, #52]	; (80068e4 <MX_GPIO_Init+0x27c>)
 80068ae:	f004 f8d7 	bl	800aa60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 80068b2:	239b      	movs	r3, #155	; 0x9b
 80068b4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80068b6:	2300      	movs	r3, #0
 80068b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80068ba:	2301      	movs	r3, #1
 80068bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80068be:	f107 031c 	add.w	r3, r7, #28
 80068c2:	4619      	mov	r1, r3
 80068c4:	4806      	ldr	r0, [pc, #24]	; (80068e0 <MX_GPIO_Init+0x278>)
 80068c6:	f004 f8cb 	bl	800aa60 <HAL_GPIO_Init>

}
 80068ca:	bf00      	nop
 80068cc:	3730      	adds	r7, #48	; 0x30
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	40023800 	.word	0x40023800
 80068d8:	40021000 	.word	0x40021000
 80068dc:	40020400 	.word	0x40020400
 80068e0:	40020c00 	.word	0x40020c00
 80068e4:	40020000 	.word	0x40020000
 80068e8:	40020800 	.word	0x40020800

080068ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80068ec:	b480      	push	{r7}
 80068ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80068f0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80068f2:	e7fe      	b.n	80068f2 <Error_Handler+0x6>

080068f4 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 80068f4:	b480      	push	{r7}
 80068f6:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 80068f8:	bf00      	nop
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
	...

08006904 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800690a:	2300      	movs	r3, #0
 800690c:	607b      	str	r3, [r7, #4]
 800690e:	4b10      	ldr	r3, [pc, #64]	; (8006950 <HAL_MspInit+0x4c>)
 8006910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006912:	4a0f      	ldr	r2, [pc, #60]	; (8006950 <HAL_MspInit+0x4c>)
 8006914:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006918:	6453      	str	r3, [r2, #68]	; 0x44
 800691a:	4b0d      	ldr	r3, [pc, #52]	; (8006950 <HAL_MspInit+0x4c>)
 800691c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800691e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006922:	607b      	str	r3, [r7, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006926:	2300      	movs	r3, #0
 8006928:	603b      	str	r3, [r7, #0]
 800692a:	4b09      	ldr	r3, [pc, #36]	; (8006950 <HAL_MspInit+0x4c>)
 800692c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800692e:	4a08      	ldr	r2, [pc, #32]	; (8006950 <HAL_MspInit+0x4c>)
 8006930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006934:	6413      	str	r3, [r2, #64]	; 0x40
 8006936:	4b06      	ldr	r3, [pc, #24]	; (8006950 <HAL_MspInit+0x4c>)
 8006938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800693a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800693e:	603b      	str	r3, [r7, #0]
 8006940:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006942:	bf00      	nop
 8006944:	370c      	adds	r7, #12
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	40023800 	.word	0x40023800

08006954 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b08c      	sub	sp, #48	; 0x30
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800695c:	f107 031c 	add.w	r3, r7, #28
 8006960:	2200      	movs	r2, #0
 8006962:	601a      	str	r2, [r3, #0]
 8006964:	605a      	str	r2, [r3, #4]
 8006966:	609a      	str	r2, [r3, #8]
 8006968:	60da      	str	r2, [r3, #12]
 800696a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a4a      	ldr	r2, [pc, #296]	; (8006a9c <HAL_ADC_MspInit+0x148>)
 8006972:	4293      	cmp	r3, r2
 8006974:	f040 808e 	bne.w	8006a94 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006978:	2300      	movs	r3, #0
 800697a:	61bb      	str	r3, [r7, #24]
 800697c:	4b48      	ldr	r3, [pc, #288]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 800697e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006980:	4a47      	ldr	r2, [pc, #284]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 8006982:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006986:	6453      	str	r3, [r2, #68]	; 0x44
 8006988:	4b45      	ldr	r3, [pc, #276]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 800698a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800698c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006990:	61bb      	str	r3, [r7, #24]
 8006992:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006994:	2300      	movs	r3, #0
 8006996:	617b      	str	r3, [r7, #20]
 8006998:	4b41      	ldr	r3, [pc, #260]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 800699a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800699c:	4a40      	ldr	r2, [pc, #256]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 800699e:	f043 0304 	orr.w	r3, r3, #4
 80069a2:	6313      	str	r3, [r2, #48]	; 0x30
 80069a4:	4b3e      	ldr	r3, [pc, #248]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 80069a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a8:	f003 0304 	and.w	r3, r3, #4
 80069ac:	617b      	str	r3, [r7, #20]
 80069ae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069b0:	2300      	movs	r3, #0
 80069b2:	613b      	str	r3, [r7, #16]
 80069b4:	4b3a      	ldr	r3, [pc, #232]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 80069b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069b8:	4a39      	ldr	r2, [pc, #228]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 80069ba:	f043 0301 	orr.w	r3, r3, #1
 80069be:	6313      	str	r3, [r2, #48]	; 0x30
 80069c0:	4b37      	ldr	r3, [pc, #220]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 80069c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c4:	f003 0301 	and.w	r3, r3, #1
 80069c8:	613b      	str	r3, [r7, #16]
 80069ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80069cc:	2300      	movs	r3, #0
 80069ce:	60fb      	str	r3, [r7, #12]
 80069d0:	4b33      	ldr	r3, [pc, #204]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 80069d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d4:	4a32      	ldr	r2, [pc, #200]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 80069d6:	f043 0302 	orr.w	r3, r3, #2
 80069da:	6313      	str	r3, [r2, #48]	; 0x30
 80069dc:	4b30      	ldr	r3, [pc, #192]	; (8006aa0 <HAL_ADC_MspInit+0x14c>)
 80069de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e0:	f003 0302 	and.w	r3, r3, #2
 80069e4:	60fb      	str	r3, [r7, #12]
 80069e6:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80069e8:	230f      	movs	r3, #15
 80069ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069ec:	2303      	movs	r3, #3
 80069ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069f0:	2300      	movs	r3, #0
 80069f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069f4:	f107 031c 	add.w	r3, r7, #28
 80069f8:	4619      	mov	r1, r3
 80069fa:	482a      	ldr	r0, [pc, #168]	; (8006aa4 <HAL_ADC_MspInit+0x150>)
 80069fc:	f004 f830 	bl	800aa60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8006a00:	23ff      	movs	r3, #255	; 0xff
 8006a02:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006a04:	2303      	movs	r3, #3
 8006a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a0c:	f107 031c 	add.w	r3, r7, #28
 8006a10:	4619      	mov	r1, r3
 8006a12:	4825      	ldr	r0, [pc, #148]	; (8006aa8 <HAL_ADC_MspInit+0x154>)
 8006a14:	f004 f824 	bl	800aa60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006a1c:	2303      	movs	r3, #3
 8006a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a20:	2300      	movs	r3, #0
 8006a22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a24:	f107 031c 	add.w	r3, r7, #28
 8006a28:	4619      	mov	r1, r3
 8006a2a:	4820      	ldr	r0, [pc, #128]	; (8006aac <HAL_ADC_MspInit+0x158>)
 8006a2c:	f004 f818 	bl	800aa60 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8006a30:	4b1f      	ldr	r3, [pc, #124]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a32:	4a20      	ldr	r2, [pc, #128]	; (8006ab4 <HAL_ADC_MspInit+0x160>)
 8006a34:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8006a36:	4b1e      	ldr	r3, [pc, #120]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a38:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006a3c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006a3e:	4b1c      	ldr	r3, [pc, #112]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a40:	2200      	movs	r2, #0
 8006a42:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a44:	4b1a      	ldr	r3, [pc, #104]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a46:	2200      	movs	r2, #0
 8006a48:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006a4a:	4b19      	ldr	r3, [pc, #100]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006a50:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006a52:	4b17      	ldr	r3, [pc, #92]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a58:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006a5a:	4b15      	ldr	r3, [pc, #84]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a5c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006a60:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8006a62:	4b13      	ldr	r3, [pc, #76]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a68:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006a6a:	4b11      	ldr	r3, [pc, #68]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a6c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006a70:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006a72:	4b0f      	ldr	r3, [pc, #60]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a74:	2200      	movs	r2, #0
 8006a76:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8006a78:	480d      	ldr	r0, [pc, #52]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a7a:	f003 fc55 	bl	800a328 <HAL_DMA_Init>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d001      	beq.n	8006a88 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8006a84:	f7ff ff32 	bl	80068ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4a09      	ldr	r2, [pc, #36]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a8c:	639a      	str	r2, [r3, #56]	; 0x38
 8006a8e:	4a08      	ldr	r2, [pc, #32]	; (8006ab0 <HAL_ADC_MspInit+0x15c>)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006a94:	bf00      	nop
 8006a96:	3730      	adds	r7, #48	; 0x30
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	40012100 	.word	0x40012100
 8006aa0:	40023800 	.word	0x40023800
 8006aa4:	40020800 	.word	0x40020800
 8006aa8:	40020000 	.word	0x40020000
 8006aac:	40020400 	.word	0x40020400
 8006ab0:	20044b14 	.word	0x20044b14
 8006ab4:	40026440 	.word	0x40026440

08006ab8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b08c      	sub	sp, #48	; 0x30
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ac0:	f107 031c 	add.w	r3, r7, #28
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	601a      	str	r2, [r3, #0]
 8006ac8:	605a      	str	r2, [r3, #4]
 8006aca:	609a      	str	r2, [r3, #8]
 8006acc:	60da      	str	r2, [r3, #12]
 8006ace:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a32      	ldr	r2, [pc, #200]	; (8006ba0 <HAL_I2C_MspInit+0xe8>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d12c      	bne.n	8006b34 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ada:	2300      	movs	r3, #0
 8006adc:	61bb      	str	r3, [r7, #24]
 8006ade:	4b31      	ldr	r3, [pc, #196]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae2:	4a30      	ldr	r2, [pc, #192]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006ae4:	f043 0302 	orr.w	r3, r3, #2
 8006ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8006aea:	4b2e      	ldr	r3, [pc, #184]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aee:	f003 0302 	and.w	r3, r3, #2
 8006af2:	61bb      	str	r3, [r7, #24]
 8006af4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006af6:	23c0      	movs	r3, #192	; 0xc0
 8006af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006afa:	2312      	movs	r3, #18
 8006afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006afe:	2301      	movs	r3, #1
 8006b00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b02:	2303      	movs	r3, #3
 8006b04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006b06:	2304      	movs	r3, #4
 8006b08:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b0a:	f107 031c 	add.w	r3, r7, #28
 8006b0e:	4619      	mov	r1, r3
 8006b10:	4825      	ldr	r0, [pc, #148]	; (8006ba8 <HAL_I2C_MspInit+0xf0>)
 8006b12:	f003 ffa5 	bl	800aa60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006b16:	2300      	movs	r3, #0
 8006b18:	617b      	str	r3, [r7, #20]
 8006b1a:	4b22      	ldr	r3, [pc, #136]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1e:	4a21      	ldr	r2, [pc, #132]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006b20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006b24:	6413      	str	r3, [r2, #64]	; 0x40
 8006b26:	4b1f      	ldr	r3, [pc, #124]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b2e:	617b      	str	r3, [r7, #20]
 8006b30:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8006b32:	e031      	b.n	8006b98 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a1c      	ldr	r2, [pc, #112]	; (8006bac <HAL_I2C_MspInit+0xf4>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d12c      	bne.n	8006b98 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b3e:	2300      	movs	r3, #0
 8006b40:	613b      	str	r3, [r7, #16]
 8006b42:	4b18      	ldr	r3, [pc, #96]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b46:	4a17      	ldr	r2, [pc, #92]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006b48:	f043 0302 	orr.w	r3, r3, #2
 8006b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8006b4e:	4b15      	ldr	r3, [pc, #84]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b52:	f003 0302 	and.w	r3, r3, #2
 8006b56:	613b      	str	r3, [r7, #16]
 8006b58:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006b5a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006b60:	2312      	movs	r3, #18
 8006b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006b64:	2301      	movs	r3, #1
 8006b66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006b6c:	2304      	movs	r3, #4
 8006b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b70:	f107 031c 	add.w	r3, r7, #28
 8006b74:	4619      	mov	r1, r3
 8006b76:	480c      	ldr	r0, [pc, #48]	; (8006ba8 <HAL_I2C_MspInit+0xf0>)
 8006b78:	f003 ff72 	bl	800aa60 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	60fb      	str	r3, [r7, #12]
 8006b80:	4b08      	ldr	r3, [pc, #32]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b84:	4a07      	ldr	r2, [pc, #28]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006b86:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006b8a:	6413      	str	r3, [r2, #64]	; 0x40
 8006b8c:	4b05      	ldr	r3, [pc, #20]	; (8006ba4 <HAL_I2C_MspInit+0xec>)
 8006b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b94:	60fb      	str	r3, [r7, #12]
 8006b96:	68fb      	ldr	r3, [r7, #12]
}
 8006b98:	bf00      	nop
 8006b9a:	3730      	adds	r7, #48	; 0x30
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}
 8006ba0:	40005400 	.word	0x40005400
 8006ba4:	40023800 	.word	0x40023800
 8006ba8:	40020400 	.word	0x40020400
 8006bac:	40005800 	.word	0x40005800

08006bb0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b08a      	sub	sp, #40	; 0x28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bb8:	f107 0314 	add.w	r3, r7, #20
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	601a      	str	r2, [r3, #0]
 8006bc0:	605a      	str	r2, [r3, #4]
 8006bc2:	609a      	str	r2, [r3, #8]
 8006bc4:	60da      	str	r2, [r3, #12]
 8006bc6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a69      	ldr	r2, [pc, #420]	; (8006d74 <HAL_SD_MspInit+0x1c4>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	f040 80cb 	bne.w	8006d6a <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	613b      	str	r3, [r7, #16]
 8006bd8:	4b67      	ldr	r3, [pc, #412]	; (8006d78 <HAL_SD_MspInit+0x1c8>)
 8006bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bdc:	4a66      	ldr	r2, [pc, #408]	; (8006d78 <HAL_SD_MspInit+0x1c8>)
 8006bde:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006be2:	6453      	str	r3, [r2, #68]	; 0x44
 8006be4:	4b64      	ldr	r3, [pc, #400]	; (8006d78 <HAL_SD_MspInit+0x1c8>)
 8006be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006be8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bec:	613b      	str	r3, [r7, #16]
 8006bee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	60fb      	str	r3, [r7, #12]
 8006bf4:	4b60      	ldr	r3, [pc, #384]	; (8006d78 <HAL_SD_MspInit+0x1c8>)
 8006bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf8:	4a5f      	ldr	r2, [pc, #380]	; (8006d78 <HAL_SD_MspInit+0x1c8>)
 8006bfa:	f043 0304 	orr.w	r3, r3, #4
 8006bfe:	6313      	str	r3, [r2, #48]	; 0x30
 8006c00:	4b5d      	ldr	r3, [pc, #372]	; (8006d78 <HAL_SD_MspInit+0x1c8>)
 8006c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c04:	f003 0304 	and.w	r3, r3, #4
 8006c08:	60fb      	str	r3, [r7, #12]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	60bb      	str	r3, [r7, #8]
 8006c10:	4b59      	ldr	r3, [pc, #356]	; (8006d78 <HAL_SD_MspInit+0x1c8>)
 8006c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c14:	4a58      	ldr	r2, [pc, #352]	; (8006d78 <HAL_SD_MspInit+0x1c8>)
 8006c16:	f043 0308 	orr.w	r3, r3, #8
 8006c1a:	6313      	str	r3, [r2, #48]	; 0x30
 8006c1c:	4b56      	ldr	r3, [pc, #344]	; (8006d78 <HAL_SD_MspInit+0x1c8>)
 8006c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c20:	f003 0308 	and.w	r3, r3, #8
 8006c24:	60bb      	str	r3, [r7, #8]
 8006c26:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006c28:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006c2c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c2e:	2302      	movs	r3, #2
 8006c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c32:	2300      	movs	r3, #0
 8006c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c36:	2303      	movs	r3, #3
 8006c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006c3a:	230c      	movs	r3, #12
 8006c3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c3e:	f107 0314 	add.w	r3, r7, #20
 8006c42:	4619      	mov	r1, r3
 8006c44:	484d      	ldr	r0, [pc, #308]	; (8006d7c <HAL_SD_MspInit+0x1cc>)
 8006c46:	f003 ff0b 	bl	800aa60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006c4a:	2304      	movs	r3, #4
 8006c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c4e:	2302      	movs	r3, #2
 8006c50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c52:	2300      	movs	r3, #0
 8006c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c56:	2303      	movs	r3, #3
 8006c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006c5a:	230c      	movs	r3, #12
 8006c5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c5e:	f107 0314 	add.w	r3, r7, #20
 8006c62:	4619      	mov	r1, r3
 8006c64:	4846      	ldr	r0, [pc, #280]	; (8006d80 <HAL_SD_MspInit+0x1d0>)
 8006c66:	f003 fefb 	bl	800aa60 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8006c6a:	4b46      	ldr	r3, [pc, #280]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006c6c:	4a46      	ldr	r2, [pc, #280]	; (8006d88 <HAL_SD_MspInit+0x1d8>)
 8006c6e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8006c70:	4b44      	ldr	r3, [pc, #272]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006c72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006c76:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006c78:	4b42      	ldr	r3, [pc, #264]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006c7e:	4b41      	ldr	r3, [pc, #260]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006c84:	4b3f      	ldr	r3, [pc, #252]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006c86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006c8a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006c8c:	4b3d      	ldr	r3, [pc, #244]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006c8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006c92:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006c94:	4b3b      	ldr	r3, [pc, #236]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006c96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006c9a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8006c9c:	4b39      	ldr	r3, [pc, #228]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006c9e:	2220      	movs	r2, #32
 8006ca0:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006ca2:	4b38      	ldr	r3, [pc, #224]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006ca4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006ca8:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006caa:	4b36      	ldr	r3, [pc, #216]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006cac:	2204      	movs	r2, #4
 8006cae:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006cb0:	4b34      	ldr	r3, [pc, #208]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006cb2:	2203      	movs	r2, #3
 8006cb4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8006cb6:	4b33      	ldr	r3, [pc, #204]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006cb8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006cbc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8006cbe:	4b31      	ldr	r3, [pc, #196]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006cc0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006cc4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8006cc6:	482f      	ldr	r0, [pc, #188]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006cc8:	f003 fb2e 	bl	800a328 <HAL_DMA_Init>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d001      	beq.n	8006cd6 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8006cd2:	f7ff fe0b 	bl	80068ec <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a2a      	ldr	r2, [pc, #168]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006cda:	641a      	str	r2, [r3, #64]	; 0x40
 8006cdc:	4a29      	ldr	r2, [pc, #164]	; (8006d84 <HAL_SD_MspInit+0x1d4>)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8006ce2:	4b2a      	ldr	r3, [pc, #168]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006ce4:	4a2a      	ldr	r2, [pc, #168]	; (8006d90 <HAL_SD_MspInit+0x1e0>)
 8006ce6:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8006ce8:	4b28      	ldr	r3, [pc, #160]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006cea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006cee:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006cf0:	4b26      	ldr	r3, [pc, #152]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006cf2:	2240      	movs	r2, #64	; 0x40
 8006cf4:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006cf6:	4b25      	ldr	r3, [pc, #148]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006cfc:	4b23      	ldr	r3, [pc, #140]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006cfe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006d02:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006d04:	4b21      	ldr	r3, [pc, #132]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d06:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006d0a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006d0c:	4b1f      	ldr	r3, [pc, #124]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006d12:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8006d14:	4b1d      	ldr	r3, [pc, #116]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d16:	2220      	movs	r2, #32
 8006d18:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006d1a:	4b1c      	ldr	r3, [pc, #112]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d1c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006d20:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006d22:	4b1a      	ldr	r3, [pc, #104]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d24:	2204      	movs	r2, #4
 8006d26:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006d28:	4b18      	ldr	r3, [pc, #96]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d2a:	2203      	movs	r2, #3
 8006d2c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8006d2e:	4b17      	ldr	r3, [pc, #92]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d30:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006d34:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8006d36:	4b15      	ldr	r3, [pc, #84]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d38:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006d3c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8006d3e:	4813      	ldr	r0, [pc, #76]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d40:	f003 faf2 	bl	800a328 <HAL_DMA_Init>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d001      	beq.n	8006d4e <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8006d4a:	f7ff fdcf 	bl	80068ec <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a0e      	ldr	r2, [pc, #56]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d52:	63da      	str	r2, [r3, #60]	; 0x3c
 8006d54:	4a0d      	ldr	r2, [pc, #52]	; (8006d8c <HAL_SD_MspInit+0x1dc>)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	2031      	movs	r0, #49	; 0x31
 8006d60:	f003 faab 	bl	800a2ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8006d64:	2031      	movs	r0, #49	; 0x31
 8006d66:	f003 fac4 	bl	800a2f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8006d6a:	bf00      	nop
 8006d6c:	3728      	adds	r7, #40	; 0x28
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	40012c00 	.word	0x40012c00
 8006d78:	40023800 	.word	0x40023800
 8006d7c:	40020800 	.word	0x40020800
 8006d80:	40020c00 	.word	0x40020c00
 8006d84:	2004463c 	.word	0x2004463c
 8006d88:	40026458 	.word	0x40026458
 8006d8c:	20044970 	.word	0x20044970
 8006d90:	400264a0 	.word	0x400264a0

08006d94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b08a      	sub	sp, #40	; 0x28
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d9c:	f107 0314 	add.w	r3, r7, #20
 8006da0:	2200      	movs	r2, #0
 8006da2:	601a      	str	r2, [r3, #0]
 8006da4:	605a      	str	r2, [r3, #4]
 8006da6:	609a      	str	r2, [r3, #8]
 8006da8:	60da      	str	r2, [r3, #12]
 8006daa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a19      	ldr	r2, [pc, #100]	; (8006e18 <HAL_SPI_MspInit+0x84>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d12c      	bne.n	8006e10 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006db6:	2300      	movs	r3, #0
 8006db8:	613b      	str	r3, [r7, #16]
 8006dba:	4b18      	ldr	r3, [pc, #96]	; (8006e1c <HAL_SPI_MspInit+0x88>)
 8006dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dbe:	4a17      	ldr	r2, [pc, #92]	; (8006e1c <HAL_SPI_MspInit+0x88>)
 8006dc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8006dc6:	4b15      	ldr	r3, [pc, #84]	; (8006e1c <HAL_SPI_MspInit+0x88>)
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006dce:	613b      	str	r3, [r7, #16]
 8006dd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	60fb      	str	r3, [r7, #12]
 8006dd6:	4b11      	ldr	r3, [pc, #68]	; (8006e1c <HAL_SPI_MspInit+0x88>)
 8006dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dda:	4a10      	ldr	r2, [pc, #64]	; (8006e1c <HAL_SPI_MspInit+0x88>)
 8006ddc:	f043 0302 	orr.w	r3, r3, #2
 8006de0:	6313      	str	r3, [r2, #48]	; 0x30
 8006de2:	4b0e      	ldr	r3, [pc, #56]	; (8006e1c <HAL_SPI_MspInit+0x88>)
 8006de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de6:	f003 0302 	and.w	r3, r3, #2
 8006dea:	60fb      	str	r3, [r7, #12]
 8006dec:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006dee:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8006df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006df4:	2302      	movs	r3, #2
 8006df6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dfc:	2303      	movs	r3, #3
 8006dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006e00:	2305      	movs	r3, #5
 8006e02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e04:	f107 0314 	add.w	r3, r7, #20
 8006e08:	4619      	mov	r1, r3
 8006e0a:	4805      	ldr	r0, [pc, #20]	; (8006e20 <HAL_SPI_MspInit+0x8c>)
 8006e0c:	f003 fe28 	bl	800aa60 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006e10:	bf00      	nop
 8006e12:	3728      	adds	r7, #40	; 0x28
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}
 8006e18:	40003800 	.word	0x40003800
 8006e1c:	40023800 	.word	0x40023800
 8006e20:	40020400 	.word	0x40020400

08006e24 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b08c      	sub	sp, #48	; 0x30
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e2c:	f107 031c 	add.w	r3, r7, #28
 8006e30:	2200      	movs	r2, #0
 8006e32:	601a      	str	r2, [r3, #0]
 8006e34:	605a      	str	r2, [r3, #4]
 8006e36:	609a      	str	r2, [r3, #8]
 8006e38:	60da      	str	r2, [r3, #12]
 8006e3a:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a2d      	ldr	r2, [pc, #180]	; (8006ef8 <HAL_TIM_PWM_MspInit+0xd4>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d12d      	bne.n	8006ea2 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006e46:	2300      	movs	r3, #0
 8006e48:	61bb      	str	r3, [r7, #24]
 8006e4a:	4b2c      	ldr	r3, [pc, #176]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e4e:	4a2b      	ldr	r2, [pc, #172]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006e50:	f043 0301 	orr.w	r3, r3, #1
 8006e54:	6453      	str	r3, [r2, #68]	; 0x44
 8006e56:	4b29      	ldr	r3, [pc, #164]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e5a:	f003 0301 	and.w	r3, r3, #1
 8006e5e:	61bb      	str	r3, [r7, #24]
 8006e60:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006e62:	2300      	movs	r3, #0
 8006e64:	617b      	str	r3, [r7, #20]
 8006e66:	4b25      	ldr	r3, [pc, #148]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e6a:	4a24      	ldr	r2, [pc, #144]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006e6c:	f043 0310 	orr.w	r3, r3, #16
 8006e70:	6313      	str	r3, [r2, #48]	; 0x30
 8006e72:	4b22      	ldr	r3, [pc, #136]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e76:	f003 0310 	and.w	r3, r3, #16
 8006e7a:	617b      	str	r3, [r7, #20]
 8006e7c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8006e7e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8006e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e84:	2302      	movs	r3, #2
 8006e86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006e90:	2301      	movs	r3, #1
 8006e92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006e94:	f107 031c 	add.w	r3, r7, #28
 8006e98:	4619      	mov	r1, r3
 8006e9a:	4819      	ldr	r0, [pc, #100]	; (8006f00 <HAL_TIM_PWM_MspInit+0xdc>)
 8006e9c:	f003 fde0 	bl	800aa60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006ea0:	e026      	b.n	8006ef0 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a17      	ldr	r2, [pc, #92]	; (8006f04 <HAL_TIM_PWM_MspInit+0xe0>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d10e      	bne.n	8006eca <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006eac:	2300      	movs	r3, #0
 8006eae:	613b      	str	r3, [r7, #16]
 8006eb0:	4b12      	ldr	r3, [pc, #72]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb4:	4a11      	ldr	r2, [pc, #68]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006eb6:	f043 0302 	orr.w	r3, r3, #2
 8006eba:	6413      	str	r3, [r2, #64]	; 0x40
 8006ebc:	4b0f      	ldr	r3, [pc, #60]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec0:	f003 0302 	and.w	r3, r3, #2
 8006ec4:	613b      	str	r3, [r7, #16]
 8006ec6:	693b      	ldr	r3, [r7, #16]
}
 8006ec8:	e012      	b.n	8006ef0 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a0e      	ldr	r2, [pc, #56]	; (8006f08 <HAL_TIM_PWM_MspInit+0xe4>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d10d      	bne.n	8006ef0 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	60fb      	str	r3, [r7, #12]
 8006ed8:	4b08      	ldr	r3, [pc, #32]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006edc:	4a07      	ldr	r2, [pc, #28]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006ede:	f043 0304 	orr.w	r3, r3, #4
 8006ee2:	6413      	str	r3, [r2, #64]	; 0x40
 8006ee4:	4b05      	ldr	r3, [pc, #20]	; (8006efc <HAL_TIM_PWM_MspInit+0xd8>)
 8006ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee8:	f003 0304 	and.w	r3, r3, #4
 8006eec:	60fb      	str	r3, [r7, #12]
 8006eee:	68fb      	ldr	r3, [r7, #12]
}
 8006ef0:	bf00      	nop
 8006ef2:	3730      	adds	r7, #48	; 0x30
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	40010000 	.word	0x40010000
 8006efc:	40023800 	.word	0x40023800
 8006f00:	40021000 	.word	0x40021000
 8006f04:	40000400 	.word	0x40000400
 8006f08:	40000800 	.word	0x40000800

08006f0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b088      	sub	sp, #32
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a3e      	ldr	r2, [pc, #248]	; (8007014 <HAL_TIM_Base_MspInit+0x108>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d116      	bne.n	8006f4c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006f1e:	2300      	movs	r3, #0
 8006f20:	61fb      	str	r3, [r7, #28]
 8006f22:	4b3d      	ldr	r3, [pc, #244]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f26:	4a3c      	ldr	r2, [pc, #240]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006f28:	f043 0310 	orr.w	r3, r3, #16
 8006f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8006f2e:	4b3a      	ldr	r3, [pc, #232]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f32:	f003 0310 	and.w	r3, r3, #16
 8006f36:	61fb      	str	r3, [r7, #28]
 8006f38:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	2036      	movs	r0, #54	; 0x36
 8006f40:	f003 f9bb 	bl	800a2ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006f44:	2036      	movs	r0, #54	; 0x36
 8006f46:	f003 f9d4 	bl	800a2f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8006f4a:	e05e      	b.n	800700a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a32      	ldr	r2, [pc, #200]	; (800701c <HAL_TIM_Base_MspInit+0x110>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d116      	bne.n	8006f84 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006f56:	2300      	movs	r3, #0
 8006f58:	61bb      	str	r3, [r7, #24]
 8006f5a:	4b2f      	ldr	r3, [pc, #188]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5e:	4a2e      	ldr	r2, [pc, #184]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006f60:	f043 0320 	orr.w	r3, r3, #32
 8006f64:	6413      	str	r3, [r2, #64]	; 0x40
 8006f66:	4b2c      	ldr	r3, [pc, #176]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f6a:	f003 0320 	and.w	r3, r3, #32
 8006f6e:	61bb      	str	r3, [r7, #24]
 8006f70:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8006f72:	2200      	movs	r2, #0
 8006f74:	2100      	movs	r1, #0
 8006f76:	2037      	movs	r0, #55	; 0x37
 8006f78:	f003 f99f 	bl	800a2ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006f7c:	2037      	movs	r0, #55	; 0x37
 8006f7e:	f003 f9b8 	bl	800a2f2 <HAL_NVIC_EnableIRQ>
}
 8006f82:	e042      	b.n	800700a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a25      	ldr	r2, [pc, #148]	; (8007020 <HAL_TIM_Base_MspInit+0x114>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d10e      	bne.n	8006fac <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8006f8e:	2300      	movs	r3, #0
 8006f90:	617b      	str	r3, [r7, #20]
 8006f92:	4b21      	ldr	r3, [pc, #132]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f96:	4a20      	ldr	r2, [pc, #128]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006f98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8006f9e:	4b1e      	ldr	r3, [pc, #120]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fa6:	617b      	str	r3, [r7, #20]
 8006fa8:	697b      	ldr	r3, [r7, #20]
}
 8006faa:	e02e      	b.n	800700a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a1c      	ldr	r2, [pc, #112]	; (8007024 <HAL_TIM_Base_MspInit+0x118>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d10e      	bne.n	8006fd4 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	613b      	str	r3, [r7, #16]
 8006fba:	4b17      	ldr	r3, [pc, #92]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fbe:	4a16      	ldr	r2, [pc, #88]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006fc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006fc4:	6453      	str	r3, [r2, #68]	; 0x44
 8006fc6:	4b14      	ldr	r3, [pc, #80]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fce:	613b      	str	r3, [r7, #16]
 8006fd0:	693b      	ldr	r3, [r7, #16]
}
 8006fd2:	e01a      	b.n	800700a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a13      	ldr	r2, [pc, #76]	; (8007028 <HAL_TIM_Base_MspInit+0x11c>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d115      	bne.n	800700a <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8006fde:	2300      	movs	r3, #0
 8006fe0:	60fb      	str	r3, [r7, #12]
 8006fe2:	4b0d      	ldr	r3, [pc, #52]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe6:	4a0c      	ldr	r2, [pc, #48]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fec:	6413      	str	r3, [r2, #64]	; 0x40
 8006fee:	4b0a      	ldr	r3, [pc, #40]	; (8007018 <HAL_TIM_Base_MspInit+0x10c>)
 8006ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ff6:	60fb      	str	r3, [r7, #12]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	2100      	movs	r1, #0
 8006ffe:	202c      	movs	r0, #44	; 0x2c
 8007000:	f003 f95b 	bl	800a2ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8007004:	202c      	movs	r0, #44	; 0x2c
 8007006:	f003 f974 	bl	800a2f2 <HAL_NVIC_EnableIRQ>
}
 800700a:	bf00      	nop
 800700c:	3720      	adds	r7, #32
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
 8007012:	bf00      	nop
 8007014:	40001000 	.word	0x40001000
 8007018:	40023800 	.word	0x40023800
 800701c:	40001400 	.word	0x40001400
 8007020:	40014400 	.word	0x40014400
 8007024:	40014800 	.word	0x40014800
 8007028:	40001c00 	.word	0x40001c00

0800702c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b08a      	sub	sp, #40	; 0x28
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007034:	f107 0314 	add.w	r3, r7, #20
 8007038:	2200      	movs	r2, #0
 800703a:	601a      	str	r2, [r3, #0]
 800703c:	605a      	str	r2, [r3, #4]
 800703e:	609a      	str	r2, [r3, #8]
 8007040:	60da      	str	r2, [r3, #12]
 8007042:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a1d      	ldr	r2, [pc, #116]	; (80070c0 <HAL_TIM_Encoder_MspInit+0x94>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d133      	bne.n	80070b6 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800704e:	2300      	movs	r3, #0
 8007050:	613b      	str	r3, [r7, #16]
 8007052:	4b1c      	ldr	r3, [pc, #112]	; (80070c4 <HAL_TIM_Encoder_MspInit+0x98>)
 8007054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007056:	4a1b      	ldr	r2, [pc, #108]	; (80070c4 <HAL_TIM_Encoder_MspInit+0x98>)
 8007058:	f043 0302 	orr.w	r3, r3, #2
 800705c:	6453      	str	r3, [r2, #68]	; 0x44
 800705e:	4b19      	ldr	r3, [pc, #100]	; (80070c4 <HAL_TIM_Encoder_MspInit+0x98>)
 8007060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007062:	f003 0302 	and.w	r3, r3, #2
 8007066:	613b      	str	r3, [r7, #16]
 8007068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800706a:	2300      	movs	r3, #0
 800706c:	60fb      	str	r3, [r7, #12]
 800706e:	4b15      	ldr	r3, [pc, #84]	; (80070c4 <HAL_TIM_Encoder_MspInit+0x98>)
 8007070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007072:	4a14      	ldr	r2, [pc, #80]	; (80070c4 <HAL_TIM_Encoder_MspInit+0x98>)
 8007074:	f043 0304 	orr.w	r3, r3, #4
 8007078:	6313      	str	r3, [r2, #48]	; 0x30
 800707a:	4b12      	ldr	r3, [pc, #72]	; (80070c4 <HAL_TIM_Encoder_MspInit+0x98>)
 800707c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800707e:	f003 0304 	and.w	r3, r3, #4
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007086:	23c0      	movs	r3, #192	; 0xc0
 8007088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800708a:	2302      	movs	r3, #2
 800708c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800708e:	2300      	movs	r3, #0
 8007090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007092:	2300      	movs	r3, #0
 8007094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8007096:	2303      	movs	r3, #3
 8007098:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800709a:	f107 0314 	add.w	r3, r7, #20
 800709e:	4619      	mov	r1, r3
 80070a0:	4809      	ldr	r0, [pc, #36]	; (80070c8 <HAL_TIM_Encoder_MspInit+0x9c>)
 80070a2:	f003 fcdd 	bl	800aa60 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80070a6:	2200      	movs	r2, #0
 80070a8:	2100      	movs	r1, #0
 80070aa:	202c      	movs	r0, #44	; 0x2c
 80070ac:	f003 f905 	bl	800a2ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80070b0:	202c      	movs	r0, #44	; 0x2c
 80070b2:	f003 f91e 	bl	800a2f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80070b6:	bf00      	nop
 80070b8:	3728      	adds	r7, #40	; 0x28
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
 80070be:	bf00      	nop
 80070c0:	40010400 	.word	0x40010400
 80070c4:	40023800 	.word	0x40023800
 80070c8:	40020800 	.word	0x40020800

080070cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b08c      	sub	sp, #48	; 0x30
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070d4:	f107 031c 	add.w	r3, r7, #28
 80070d8:	2200      	movs	r2, #0
 80070da:	601a      	str	r2, [r3, #0]
 80070dc:	605a      	str	r2, [r3, #4]
 80070de:	609a      	str	r2, [r3, #8]
 80070e0:	60da      	str	r2, [r3, #12]
 80070e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a5c      	ldr	r2, [pc, #368]	; (800725c <HAL_TIM_MspPostInit+0x190>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d11f      	bne.n	800712e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80070ee:	2300      	movs	r3, #0
 80070f0:	61bb      	str	r3, [r7, #24]
 80070f2:	4b5b      	ldr	r3, [pc, #364]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 80070f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f6:	4a5a      	ldr	r2, [pc, #360]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 80070f8:	f043 0310 	orr.w	r3, r3, #16
 80070fc:	6313      	str	r3, [r2, #48]	; 0x30
 80070fe:	4b58      	ldr	r3, [pc, #352]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 8007100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007102:	f003 0310 	and.w	r3, r3, #16
 8007106:	61bb      	str	r3, [r7, #24]
 8007108:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800710a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800710e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007110:	2302      	movs	r3, #2
 8007112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007114:	2300      	movs	r3, #0
 8007116:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007118:	2300      	movs	r3, #0
 800711a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800711c:	2301      	movs	r3, #1
 800711e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007120:	f107 031c 	add.w	r3, r7, #28
 8007124:	4619      	mov	r1, r3
 8007126:	484f      	ldr	r0, [pc, #316]	; (8007264 <HAL_TIM_MspPostInit+0x198>)
 8007128:	f003 fc9a 	bl	800aa60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 800712c:	e091      	b.n	8007252 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a4d      	ldr	r2, [pc, #308]	; (8007268 <HAL_TIM_MspPostInit+0x19c>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d11e      	bne.n	8007176 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007138:	2300      	movs	r3, #0
 800713a:	617b      	str	r3, [r7, #20]
 800713c:	4b48      	ldr	r3, [pc, #288]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 800713e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007140:	4a47      	ldr	r2, [pc, #284]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 8007142:	f043 0302 	orr.w	r3, r3, #2
 8007146:	6313      	str	r3, [r2, #48]	; 0x30
 8007148:	4b45      	ldr	r3, [pc, #276]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 800714a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714c:	f003 0302 	and.w	r3, r3, #2
 8007150:	617b      	str	r3, [r7, #20]
 8007152:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007154:	2330      	movs	r3, #48	; 0x30
 8007156:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007158:	2302      	movs	r3, #2
 800715a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800715c:	2300      	movs	r3, #0
 800715e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007160:	2300      	movs	r3, #0
 8007162:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007164:	2302      	movs	r3, #2
 8007166:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007168:	f107 031c 	add.w	r3, r7, #28
 800716c:	4619      	mov	r1, r3
 800716e:	483f      	ldr	r0, [pc, #252]	; (800726c <HAL_TIM_MspPostInit+0x1a0>)
 8007170:	f003 fc76 	bl	800aa60 <HAL_GPIO_Init>
}
 8007174:	e06d      	b.n	8007252 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a3d      	ldr	r2, [pc, #244]	; (8007270 <HAL_TIM_MspPostInit+0x1a4>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d11f      	bne.n	80071c0 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007180:	2300      	movs	r3, #0
 8007182:	613b      	str	r3, [r7, #16]
 8007184:	4b36      	ldr	r3, [pc, #216]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 8007186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007188:	4a35      	ldr	r2, [pc, #212]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 800718a:	f043 0308 	orr.w	r3, r3, #8
 800718e:	6313      	str	r3, [r2, #48]	; 0x30
 8007190:	4b33      	ldr	r3, [pc, #204]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 8007192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007194:	f003 0308 	and.w	r3, r3, #8
 8007198:	613b      	str	r3, [r7, #16]
 800719a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800719c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80071a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071a2:	2302      	movs	r3, #2
 80071a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071a6:	2300      	movs	r3, #0
 80071a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071aa:	2300      	movs	r3, #0
 80071ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80071ae:	2302      	movs	r3, #2
 80071b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80071b2:	f107 031c 	add.w	r3, r7, #28
 80071b6:	4619      	mov	r1, r3
 80071b8:	482e      	ldr	r0, [pc, #184]	; (8007274 <HAL_TIM_MspPostInit+0x1a8>)
 80071ba:	f003 fc51 	bl	800aa60 <HAL_GPIO_Init>
}
 80071be:	e048      	b.n	8007252 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a2c      	ldr	r2, [pc, #176]	; (8007278 <HAL_TIM_MspPostInit+0x1ac>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d11f      	bne.n	800720a <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071ca:	2300      	movs	r3, #0
 80071cc:	60fb      	str	r3, [r7, #12]
 80071ce:	4b24      	ldr	r3, [pc, #144]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 80071d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d2:	4a23      	ldr	r2, [pc, #140]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 80071d4:	f043 0302 	orr.w	r3, r3, #2
 80071d8:	6313      	str	r3, [r2, #48]	; 0x30
 80071da:	4b21      	ldr	r3, [pc, #132]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 80071dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071de:	f003 0302 	and.w	r3, r3, #2
 80071e2:	60fb      	str	r3, [r7, #12]
 80071e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80071e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071ec:	2302      	movs	r3, #2
 80071ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071f0:	2300      	movs	r3, #0
 80071f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071f4:	2300      	movs	r3, #0
 80071f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80071f8:	2303      	movs	r3, #3
 80071fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071fc:	f107 031c 	add.w	r3, r7, #28
 8007200:	4619      	mov	r1, r3
 8007202:	481a      	ldr	r0, [pc, #104]	; (800726c <HAL_TIM_MspPostInit+0x1a0>)
 8007204:	f003 fc2c 	bl	800aa60 <HAL_GPIO_Init>
}
 8007208:	e023      	b.n	8007252 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a1b      	ldr	r2, [pc, #108]	; (800727c <HAL_TIM_MspPostInit+0x1b0>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d11e      	bne.n	8007252 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007214:	2300      	movs	r3, #0
 8007216:	60bb      	str	r3, [r7, #8]
 8007218:	4b11      	ldr	r3, [pc, #68]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 800721a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721c:	4a10      	ldr	r2, [pc, #64]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 800721e:	f043 0302 	orr.w	r3, r3, #2
 8007222:	6313      	str	r3, [r2, #48]	; 0x30
 8007224:	4b0e      	ldr	r3, [pc, #56]	; (8007260 <HAL_TIM_MspPostInit+0x194>)
 8007226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007228:	f003 0302 	and.w	r3, r3, #2
 800722c:	60bb      	str	r3, [r7, #8]
 800722e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007230:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007236:	2302      	movs	r3, #2
 8007238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800723a:	2300      	movs	r3, #0
 800723c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800723e:	2300      	movs	r3, #0
 8007240:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8007242:	2303      	movs	r3, #3
 8007244:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007246:	f107 031c 	add.w	r3, r7, #28
 800724a:	4619      	mov	r1, r3
 800724c:	4807      	ldr	r0, [pc, #28]	; (800726c <HAL_TIM_MspPostInit+0x1a0>)
 800724e:	f003 fc07 	bl	800aa60 <HAL_GPIO_Init>
}
 8007252:	bf00      	nop
 8007254:	3730      	adds	r7, #48	; 0x30
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
 800725a:	bf00      	nop
 800725c:	40010000 	.word	0x40010000
 8007260:	40023800 	.word	0x40023800
 8007264:	40021000 	.word	0x40021000
 8007268:	40000400 	.word	0x40000400
 800726c:	40020400 	.word	0x40020400
 8007270:	40000800 	.word	0x40000800
 8007274:	40020c00 	.word	0x40020c00
 8007278:	40014400 	.word	0x40014400
 800727c:	40014800 	.word	0x40014800

08007280 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b08a      	sub	sp, #40	; 0x28
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007288:	f107 0314 	add.w	r3, r7, #20
 800728c:	2200      	movs	r2, #0
 800728e:	601a      	str	r2, [r3, #0]
 8007290:	605a      	str	r2, [r3, #4]
 8007292:	609a      	str	r2, [r3, #8]
 8007294:	60da      	str	r2, [r3, #12]
 8007296:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a19      	ldr	r2, [pc, #100]	; (8007304 <HAL_UART_MspInit+0x84>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d12b      	bne.n	80072fa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80072a2:	2300      	movs	r3, #0
 80072a4:	613b      	str	r3, [r7, #16]
 80072a6:	4b18      	ldr	r3, [pc, #96]	; (8007308 <HAL_UART_MspInit+0x88>)
 80072a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072aa:	4a17      	ldr	r2, [pc, #92]	; (8007308 <HAL_UART_MspInit+0x88>)
 80072ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072b0:	6413      	str	r3, [r2, #64]	; 0x40
 80072b2:	4b15      	ldr	r3, [pc, #84]	; (8007308 <HAL_UART_MspInit+0x88>)
 80072b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072ba:	613b      	str	r3, [r7, #16]
 80072bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80072be:	2300      	movs	r3, #0
 80072c0:	60fb      	str	r3, [r7, #12]
 80072c2:	4b11      	ldr	r3, [pc, #68]	; (8007308 <HAL_UART_MspInit+0x88>)
 80072c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c6:	4a10      	ldr	r2, [pc, #64]	; (8007308 <HAL_UART_MspInit+0x88>)
 80072c8:	f043 0308 	orr.w	r3, r3, #8
 80072cc:	6313      	str	r3, [r2, #48]	; 0x30
 80072ce:	4b0e      	ldr	r3, [pc, #56]	; (8007308 <HAL_UART_MspInit+0x88>)
 80072d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d2:	f003 0308 	and.w	r3, r3, #8
 80072d6:	60fb      	str	r3, [r7, #12]
 80072d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80072da:	2360      	movs	r3, #96	; 0x60
 80072dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072de:	2302      	movs	r3, #2
 80072e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072e2:	2300      	movs	r3, #0
 80072e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072e6:	2303      	movs	r3, #3
 80072e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80072ea:	2307      	movs	r3, #7
 80072ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80072ee:	f107 0314 	add.w	r3, r7, #20
 80072f2:	4619      	mov	r1, r3
 80072f4:	4805      	ldr	r0, [pc, #20]	; (800730c <HAL_UART_MspInit+0x8c>)
 80072f6:	f003 fbb3 	bl	800aa60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80072fa:	bf00      	nop
 80072fc:	3728      	adds	r7, #40	; 0x28
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	40004400 	.word	0x40004400
 8007308:	40023800 	.word	0x40023800
 800730c:	40020c00 	.word	0x40020c00

08007310 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007310:	b480      	push	{r7}
 8007312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007314:	e7fe      	b.n	8007314 <NMI_Handler+0x4>

08007316 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007316:	b480      	push	{r7}
 8007318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800731a:	e7fe      	b.n	800731a <HardFault_Handler+0x4>

0800731c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800731c:	b480      	push	{r7}
 800731e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007320:	e7fe      	b.n	8007320 <MemManage_Handler+0x4>

08007322 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007322:	b480      	push	{r7}
 8007324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007326:	e7fe      	b.n	8007326 <BusFault_Handler+0x4>

08007328 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007328:	b480      	push	{r7}
 800732a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800732c:	e7fe      	b.n	800732c <UsageFault_Handler+0x4>

0800732e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800732e:	b480      	push	{r7}
 8007330:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007332:	bf00      	nop
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800733c:	b480      	push	{r7}
 800733e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007340:	bf00      	nop
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr

0800734a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800734a:	b480      	push	{r7}
 800734c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800734e:	bf00      	nop
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800735c:	f002 fa8c 	bl	8009878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007360:	bf00      	nop
 8007362:	bd80      	pop	{r7, pc}

08007364 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8007368:	4803      	ldr	r0, [pc, #12]	; (8007378 <TIM8_UP_TIM13_IRQHandler+0x14>)
 800736a:	f007 fd5c 	bl	800ee26 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 800736e:	4803      	ldr	r0, [pc, #12]	; (800737c <TIM8_UP_TIM13_IRQHandler+0x18>)
 8007370:	f007 fd59 	bl	800ee26 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8007374:	bf00      	nop
 8007376:	bd80      	pop	{r7, pc}
 8007378:	200446f4 	.word	0x200446f4
 800737c:	200448f0 	.word	0x200448f0

08007380 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8007384:	4802      	ldr	r0, [pc, #8]	; (8007390 <SDIO_IRQHandler+0x10>)
 8007386:	f005 fdf5 	bl	800cf74 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800738a:	bf00      	nop
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	20044a50 	.word	0x20044a50

08007394 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007398:	4802      	ldr	r0, [pc, #8]	; (80073a4 <TIM6_DAC_IRQHandler+0x10>)
 800739a:	f007 fd44 	bl	800ee26 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800739e:	bf00      	nop
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	200449d0 	.word	0x200449d0

080073a8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80073ac:	4802      	ldr	r0, [pc, #8]	; (80073b8 <TIM7_IRQHandler+0x10>)
 80073ae:	f007 fd3a 	bl	800ee26 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80073b2:	bf00      	nop
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	20044b74 	.word	0x20044b74

080073bc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80073c0:	4802      	ldr	r0, [pc, #8]	; (80073cc <DMA2_Stream2_IRQHandler+0x10>)
 80073c2:	f003 f8d9 	bl	800a578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80073c6:	bf00      	nop
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop
 80073cc:	20044b14 	.word	0x20044b14

080073d0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80073d4:	4802      	ldr	r0, [pc, #8]	; (80073e0 <DMA2_Stream3_IRQHandler+0x10>)
 80073d6:	f003 f8cf 	bl	800a578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80073da:	bf00      	nop
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	bf00      	nop
 80073e0:	2004463c 	.word	0x2004463c

080073e4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80073e8:	4802      	ldr	r0, [pc, #8]	; (80073f4 <DMA2_Stream6_IRQHandler+0x10>)
 80073ea:	f003 f8c5 	bl	800a578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80073ee:	bf00      	nop
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	20044970 	.word	0x20044970

080073f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b086      	sub	sp, #24
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007400:	4a14      	ldr	r2, [pc, #80]	; (8007454 <_sbrk+0x5c>)
 8007402:	4b15      	ldr	r3, [pc, #84]	; (8007458 <_sbrk+0x60>)
 8007404:	1ad3      	subs	r3, r2, r3
 8007406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800740c:	4b13      	ldr	r3, [pc, #76]	; (800745c <_sbrk+0x64>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d102      	bne.n	800741a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007414:	4b11      	ldr	r3, [pc, #68]	; (800745c <_sbrk+0x64>)
 8007416:	4a12      	ldr	r2, [pc, #72]	; (8007460 <_sbrk+0x68>)
 8007418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800741a:	4b10      	ldr	r3, [pc, #64]	; (800745c <_sbrk+0x64>)
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4413      	add	r3, r2
 8007422:	693a      	ldr	r2, [r7, #16]
 8007424:	429a      	cmp	r2, r3
 8007426:	d207      	bcs.n	8007438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007428:	f00d ff90 	bl	801534c <__errno>
 800742c:	4602      	mov	r2, r0
 800742e:	230c      	movs	r3, #12
 8007430:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8007432:	f04f 33ff 	mov.w	r3, #4294967295
 8007436:	e009      	b.n	800744c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007438:	4b08      	ldr	r3, [pc, #32]	; (800745c <_sbrk+0x64>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800743e:	4b07      	ldr	r3, [pc, #28]	; (800745c <_sbrk+0x64>)
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4413      	add	r3, r2
 8007446:	4a05      	ldr	r2, [pc, #20]	; (800745c <_sbrk+0x64>)
 8007448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800744a:	68fb      	ldr	r3, [r7, #12]
}
 800744c:	4618      	mov	r0, r3
 800744e:	3718      	adds	r7, #24
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}
 8007454:	20050000 	.word	0x20050000
 8007458:	00000800 	.word	0x00000800
 800745c:	200002e0 	.word	0x200002e0
 8007460:	20046cc8 	.word	0x20046cc8

08007464 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007464:	b480      	push	{r7}
 8007466:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007468:	4b08      	ldr	r3, [pc, #32]	; (800748c <SystemInit+0x28>)
 800746a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800746e:	4a07      	ldr	r2, [pc, #28]	; (800748c <SystemInit+0x28>)
 8007470:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007474:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007478:	4b04      	ldr	r3, [pc, #16]	; (800748c <SystemInit+0x28>)
 800747a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800747e:	609a      	str	r2, [r3, #8]
#endif
}
 8007480:	bf00      	nop
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr
 800748a:	bf00      	nop
 800748c:	e000ed00 	.word	0xe000ed00

08007490 <cppInit>:
		}
	}
}

void cppInit(void)
{
 8007490:	b598      	push	{r3, r4, r7, lr}
 8007492:	af00      	add	r7, sp, #0
	lcd_init();
 8007494:	f7f9 fdc0 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8007498:	483b      	ldr	r0, [pc, #236]	; (8007588 <cppInit+0xf8>)
 800749a:	f7fd fc9f 	bl	8004ddc <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 800749e:	2064      	movs	r0, #100	; 0x64
 80074a0:	f002 fa0a 	bl	80098b8 <HAL_Delay>
	power_sensor.updateValues();
 80074a4:	4838      	ldr	r0, [pc, #224]	; (8007588 <cppInit+0xf8>)
 80074a6:	f7fd fca7 	bl	8004df8 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 80074aa:	f7f9 fdf9 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80074ae:	2100      	movs	r1, #0
 80074b0:	2000      	movs	r0, #0
 80074b2:	f7f9 fe05 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 80074b6:	4835      	ldr	r0, [pc, #212]	; (800758c <cppInit+0xfc>)
 80074b8:	f7f9 fe2c 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80074bc:	2101      	movs	r1, #1
 80074be:	2000      	movs	r0, #0
 80074c0:	f7f9 fdfe 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 80074c4:	4830      	ldr	r0, [pc, #192]	; (8007588 <cppInit+0xf8>)
 80074c6:	f7fd fcc1 	bl	8004e4c <_ZN11PowerSensor17getButteryVoltageEv>
 80074ca:	ee10 3a10 	vmov	r3, s0
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7f9 f852 	bl	8000578 <__aeabi_f2d>
 80074d4:	4603      	mov	r3, r0
 80074d6:	460c      	mov	r4, r1
 80074d8:	461a      	mov	r2, r3
 80074da:	4623      	mov	r3, r4
 80074dc:	482c      	ldr	r0, [pc, #176]	; (8007590 <cppInit+0x100>)
 80074de:	f7f9 fe19 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 80074e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80074e6:	f002 f9e7 	bl	80098b8 <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 80074ea:	482a      	ldr	r0, [pc, #168]	; (8007594 <cppInit+0x104>)
 80074ec:	f7fc febe 	bl	800426c <_ZN6Logger10sdCardInitEv>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d007      	beq.n	8007506 <cppInit+0x76>
		led.fullColor('G');
 80074f6:	2147      	movs	r1, #71	; 0x47
 80074f8:	4827      	ldr	r0, [pc, #156]	; (8007598 <cppInit+0x108>)
 80074fa:	f7fa fe8b 	bl	8002214 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80074fe:	2064      	movs	r0, #100	; 0x64
 8007500:	f002 f9da 	bl	80098b8 <HAL_Delay>
 8007504:	e006      	b.n	8007514 <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8007506:	2152      	movs	r1, #82	; 0x52
 8007508:	4823      	ldr	r0, [pc, #140]	; (8007598 <cppInit+0x108>)
 800750a:	f7fa fe83 	bl	8002214 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800750e:	2064      	movs	r0, #100	; 0x64
 8007510:	f002 f9d2 	bl	80098b8 <HAL_Delay>
	}

	line_sensor.ADCStart();
 8007514:	4821      	ldr	r0, [pc, #132]	; (800759c <cppInit+0x10c>)
 8007516:	f7fa ffd9 	bl	80024cc <_ZN10LineSensor8ADCStartEv>
	motor.init();
 800751a:	4821      	ldr	r0, [pc, #132]	; (80075a0 <cppInit+0x110>)
 800751c:	f7fd f926 	bl	800476c <_ZN5Motor4initEv>
	encoder.init();
 8007520:	4820      	ldr	r0, [pc, #128]	; (80075a4 <cppInit+0x114>)
 8007522:	f7f9 ff7f 	bl	8001424 <_ZN7Encoder4initEv>
	imu.init();
 8007526:	4820      	ldr	r0, [pc, #128]	; (80075a8 <cppInit+0x118>)
 8007528:	f7fa fc24 	bl	8001d74 <_ZN3IMU4initEv>
	line_trace.init();
 800752c:	481f      	ldr	r0, [pc, #124]	; (80075ac <cppInit+0x11c>)
 800752e:	f7fc f853 	bl	80035d8 <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8007532:	481a      	ldr	r0, [pc, #104]	; (800759c <cppInit+0x10c>)
 8007534:	f7fb f932 	bl	800279c <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8007538:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800753c:	f002 f9bc 	bl	80098b8 <HAL_Delay>

	led.fullColor('M');
 8007540:	214d      	movs	r1, #77	; 0x4d
 8007542:	4815      	ldr	r0, [pc, #84]	; (8007598 <cppInit+0x108>)
 8007544:	f7fa fe66 	bl	8002214 <_ZN3LED9fullColorEc>
	imu.calibration();
 8007548:	4817      	ldr	r0, [pc, #92]	; (80075a8 <cppInit+0x118>)
 800754a:	f7fa fceb 	bl	8001f24 <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243); //2s
	velocity_ctrl.setVelocityGain(1.0154, 6.5511, 0.0010088); //3s
 800754e:	ed9f 1a18 	vldr	s2, [pc, #96]	; 80075b0 <cppInit+0x120>
 8007552:	eddf 0a18 	vldr	s1, [pc, #96]	; 80075b4 <cppInit+0x124>
 8007556:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80075b8 <cppInit+0x128>
 800755a:	4818      	ldr	r0, [pc, #96]	; (80075bc <cppInit+0x12c>)
 800755c:	f7fe f9cc 	bl	80058f8 <_ZN12VelocityCtrl15setVelocityGainEfff>

	velocity_ctrl.setOmegaGain(0.060, 0.86816, 0.000); //2s
 8007560:	ed9f 1a17 	vldr	s2, [pc, #92]	; 80075c0 <cppInit+0x130>
 8007564:	eddf 0a17 	vldr	s1, [pc, #92]	; 80075c4 <cppInit+0x134>
 8007568:	ed9f 0a17 	vldr	s0, [pc, #92]	; 80075c8 <cppInit+0x138>
 800756c:	4813      	ldr	r0, [pc, #76]	; (80075bc <cppInit+0x12c>)
 800756e:	f7fe f9dc 	bl	800592a <_ZN12VelocityCtrl12setOmegaGainEfff>


	//encoder.clearDistance();
	odometry.clearPotition();
 8007572:	4816      	ldr	r0, [pc, #88]	; (80075cc <cppInit+0x13c>)
 8007574:	f7fd fb3b 	bl	8004bee <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8007578:	4815      	ldr	r0, [pc, #84]	; (80075d0 <cppInit+0x140>)
 800757a:	f7fd fbd3 	bl	8004d24 <_ZN13PathFollowing4initEv>

	esc.init();
 800757e:	4815      	ldr	r0, [pc, #84]	; (80075d4 <cppInit+0x144>)
 8007580:	f7f9 fe34 	bl	80011ec <_ZN3ESC4initEv>

}
 8007584:	bf00      	nop
 8007586:	bd98      	pop	{r3, r4, r7, pc}
 8007588:	200005f8 	.word	0x200005f8
 800758c:	08019984 	.word	0x08019984
 8007590:	0801998c 	.word	0x0801998c
 8007594:	20000618 	.word	0x20000618
 8007598:	200005f4 	.word	0x200005f4
 800759c:	200002e4 	.word	0x200002e4
 80075a0:	200005f0 	.word	0x200005f0
 80075a4:	2001dae4 	.word	0x2001dae4
 80075a8:	20000604 	.word	0x20000604
 80075ac:	2001db84 	.word	0x2001db84
 80075b0:	3a8439b6 	.word	0x3a8439b6
 80075b4:	40d1a29c 	.word	0x40d1a29c
 80075b8:	3f81f8a1 	.word	0x3f81f8a1
 80075bc:	2001db04 	.word	0x2001db04
 80075c0:	00000000 	.word	0x00000000
 80075c4:	3f5e3fbc 	.word	0x3f5e3fbc
 80075c8:	3d75c28f 	.word	0x3d75c28f
 80075cc:	2001db40 	.word	0x2001db40
 80075d0:	2002ab38 	.word	0x2002ab38
 80075d4:	2001db80 	.word	0x2001db80

080075d8 <cppFlip1ms>:

void cppFlip1ms(void)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 80075dc:	4819      	ldr	r0, [pc, #100]	; (8007644 <cppFlip1ms+0x6c>)
 80075de:	f7fa ffd3 	bl	8002588 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 80075e2:	4819      	ldr	r0, [pc, #100]	; (8007648 <cppFlip1ms+0x70>)
 80075e4:	f7fa fbec 	bl	8001dc0 <_ZN3IMU12updateValuesEv>
	encoder.update();
 80075e8:	4818      	ldr	r0, [pc, #96]	; (800764c <cppFlip1ms+0x74>)
 80075ea:	f7f9 ff3d 	bl	8001468 <_ZN7Encoder6updateEv>
	line_trace.flip();
 80075ee:	4818      	ldr	r0, [pc, #96]	; (8007650 <cppFlip1ms+0x78>)
 80075f0:	f7fc fa98 	bl	8003b24 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 80075f4:	4817      	ldr	r0, [pc, #92]	; (8007654 <cppFlip1ms+0x7c>)
 80075f6:	f7fe f9b1 	bl	800595c <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 80075fa:	4817      	ldr	r0, [pc, #92]	; (8007658 <cppFlip1ms+0x80>)
 80075fc:	f7fd faec 	bl	8004bd8 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 8007600:	4816      	ldr	r0, [pc, #88]	; (800765c <cppFlip1ms+0x84>)
 8007602:	f7fd fc9f 	bl	8004f44 <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 8007606:	4816      	ldr	r0, [pc, #88]	; (8007660 <cppFlip1ms+0x88>)
 8007608:	f7fd f8c2 	bl	8004790 <_ZN5Motor9motorCtrlEv>

	//logger.storeLog(velocity_ctrl.getCurrentVelocity());
	//logger.storeLog(imu.getOmega());

	static uint16_t twice_cnt;
	twice_cnt++;
 800760c:	4b15      	ldr	r3, [pc, #84]	; (8007664 <cppFlip1ms+0x8c>)
 800760e:	881b      	ldrh	r3, [r3, #0]
 8007610:	3301      	adds	r3, #1
 8007612:	b29a      	uxth	r2, r3
 8007614:	4b13      	ldr	r3, [pc, #76]	; (8007664 <cppFlip1ms+0x8c>)
 8007616:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 2){ //2ms
 8007618:	4b12      	ldr	r3, [pc, #72]	; (8007664 <cppFlip1ms+0x8c>)
 800761a:	881b      	ldrh	r3, [r3, #0]
 800761c:	2b01      	cmp	r3, #1
 800761e:	d90c      	bls.n	800763a <cppFlip1ms+0x62>
		sys_ident.inOutputStore(velocity_ctrl.getCurrentVelocity());
 8007620:	480c      	ldr	r0, [pc, #48]	; (8007654 <cppFlip1ms+0x7c>)
 8007622:	f7fe f9dd 	bl	80059e0 <_ZN12VelocityCtrl18getCurrentVelocityEv>
 8007626:	eef0 7a40 	vmov.f32	s15, s0
 800762a:	eeb0 0a67 	vmov.f32	s0, s15
 800762e:	480e      	ldr	r0, [pc, #56]	; (8007668 <cppFlip1ms+0x90>)
 8007630:	f7fd ff94 	bl	800555c <_ZN20SystemIdentification13inOutputStoreEf>
		twice_cnt = 0;
 8007634:	4b0b      	ldr	r3, [pc, #44]	; (8007664 <cppFlip1ms+0x8c>)
 8007636:	2200      	movs	r2, #0
 8007638:	801a      	strh	r2, [r3, #0]

	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 800763a:	4804      	ldr	r0, [pc, #16]	; (800764c <cppFlip1ms+0x74>)
 800763c:	f7f9 fffe 	bl	800163c <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8007640:	bf00      	nop
 8007642:	bd80      	pop	{r7, pc}
 8007644:	200002e4 	.word	0x200002e4
 8007648:	20000604 	.word	0x20000604
 800764c:	2001dae4 	.word	0x2001dae4
 8007650:	2001db84 	.word	0x2001db84
 8007654:	2001db04 	.word	0x2001db04
 8007658:	2001db40 	.word	0x2001db40
 800765c:	200005dc 	.word	0x200005dc
 8007660:	200005f0 	.word	0x200005f0
 8007664:	20042260 	.word	0x20042260
 8007668:	2002a92c 	.word	0x2002a92c

0800766c <cppFlip100ns>:

void cppFlip100ns(void)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8007670:	4802      	ldr	r0, [pc, #8]	; (800767c <cppFlip100ns+0x10>)
 8007672:	f7fa ff3b 	bl	80024ec <_ZN10LineSensor17storeSensorValuesEv>
}
 8007676:	bf00      	nop
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	200002e4 	.word	0x200002e4

08007680 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 8007684:	4b10      	ldr	r3, [pc, #64]	; (80076c8 <cppFlip10ms+0x48>)
 8007686:	881b      	ldrh	r3, [r3, #0]
 8007688:	3301      	adds	r3, #1
 800768a:	b29a      	uxth	r2, r3
 800768c:	4b0e      	ldr	r3, [pc, #56]	; (80076c8 <cppFlip10ms+0x48>)
 800768e:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 17){ //170ms
 8007690:	4b0d      	ldr	r3, [pc, #52]	; (80076c8 <cppFlip10ms+0x48>)
 8007692:	881b      	ldrh	r3, [r3, #0]
 8007694:	2b10      	cmp	r3, #16
 8007696:	d905      	bls.n	80076a4 <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 8007698:	480c      	ldr	r0, [pc, #48]	; (80076cc <cppFlip10ms+0x4c>)
 800769a:	f7fd ff7f 	bl	800559c <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 800769e:	4b0a      	ldr	r3, [pc, #40]	; (80076c8 <cppFlip10ms+0x48>)
 80076a0:	2200      	movs	r2, #0
 80076a2:	801a      	strh	r2, [r3, #0]
	}

	logger.storeLogInt(motor.getLeftCounterPeriod());
 80076a4:	480a      	ldr	r0, [pc, #40]	; (80076d0 <cppFlip10ms+0x50>)
 80076a6:	f7fd f935 	bl	8004914 <_ZN5Motor20getLeftCounterPeriodEv>
 80076aa:	4603      	mov	r3, r0
 80076ac:	4619      	mov	r1, r3
 80076ae:	4809      	ldr	r0, [pc, #36]	; (80076d4 <cppFlip10ms+0x54>)
 80076b0:	f7fc fe94 	bl	80043dc <_ZN6Logger11storeLogIntEs>
	logger.storeLog2Int(motor.getRightCounterPeriod());
 80076b4:	4806      	ldr	r0, [pc, #24]	; (80076d0 <cppFlip10ms+0x50>)
 80076b6:	f7fd f93a 	bl	800492e <_ZN5Motor21getRightCounterPeriodEv>
 80076ba:	4603      	mov	r3, r0
 80076bc:	4619      	mov	r1, r3
 80076be:	4805      	ldr	r0, [pc, #20]	; (80076d4 <cppFlip10ms+0x54>)
 80076c0:	f7fc fec5 	bl	800444e <_ZN6Logger12storeLog2IntEs>
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 80076c4:	bf00      	nop
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	20042262 	.word	0x20042262
 80076cc:	2002a92c 	.word	0x2002a92c
 80076d0:	200005f0 	.word	0x200005f0
 80076d4:	20000618 	.word	0x20000618

080076d8 <cppLoop>:
{
	//side_sensor.updateStatus(gpio_pin);
}

void cppLoop(void)
{
 80076d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076da:	b085      	sub	sp, #20
 80076dc:	af02      	add	r7, sp, #8
	static int16_t selector;
	static int16_t selector_acc, selector_acc2;
	static int16_t selector_vel, selector_vel2;

	static float adj_kp = line_trace.getKp();
 80076de:	4baf      	ldr	r3, [pc, #700]	; (800799c <cppLoop+0x2c4>)
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	f3bf 8f5b 	dmb	ish
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	f003 0301 	and.w	r3, r3, #1
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	bf0c      	ite	eq
 80076f0:	2301      	moveq	r3, #1
 80076f2:	2300      	movne	r3, #0
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d015      	beq.n	8007726 <cppLoop+0x4e>
 80076fa:	48a8      	ldr	r0, [pc, #672]	; (800799c <cppLoop+0x2c4>)
 80076fc:	f00c fdc1 	bl	8014282 <__cxa_guard_acquire>
 8007700:	4603      	mov	r3, r0
 8007702:	2b00      	cmp	r3, #0
 8007704:	bf14      	ite	ne
 8007706:	2301      	movne	r3, #1
 8007708:	2300      	moveq	r3, #0
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b00      	cmp	r3, #0
 800770e:	d00a      	beq.n	8007726 <cppLoop+0x4e>
 8007710:	48a3      	ldr	r0, [pc, #652]	; (80079a0 <cppLoop+0x2c8>)
 8007712:	f7fc f868 	bl	80037e6 <_ZN9LineTrace5getKpEv>
 8007716:	eef0 7a40 	vmov.f32	s15, s0
 800771a:	4ba2      	ldr	r3, [pc, #648]	; (80079a4 <cppLoop+0x2cc>)
 800771c:	edc3 7a00 	vstr	s15, [r3]
 8007720:	489e      	ldr	r0, [pc, #632]	; (800799c <cppLoop+0x2c4>)
 8007722:	f00c fdba 	bl	801429a <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 8007726:	4ba0      	ldr	r3, [pc, #640]	; (80079a8 <cppLoop+0x2d0>)
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	f3bf 8f5b 	dmb	ish
 800772e:	b2db      	uxtb	r3, r3
 8007730:	f003 0301 	and.w	r3, r3, #1
 8007734:	2b00      	cmp	r3, #0
 8007736:	bf0c      	ite	eq
 8007738:	2301      	moveq	r3, #1
 800773a:	2300      	movne	r3, #0
 800773c:	b2db      	uxtb	r3, r3
 800773e:	2b00      	cmp	r3, #0
 8007740:	d015      	beq.n	800776e <cppLoop+0x96>
 8007742:	4899      	ldr	r0, [pc, #612]	; (80079a8 <cppLoop+0x2d0>)
 8007744:	f00c fd9d 	bl	8014282 <__cxa_guard_acquire>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	bf14      	ite	ne
 800774e:	2301      	movne	r3, #1
 8007750:	2300      	moveq	r3, #0
 8007752:	b2db      	uxtb	r3, r3
 8007754:	2b00      	cmp	r3, #0
 8007756:	d00a      	beq.n	800776e <cppLoop+0x96>
 8007758:	4891      	ldr	r0, [pc, #580]	; (80079a0 <cppLoop+0x2c8>)
 800775a:	f7fc f853 	bl	8003804 <_ZN9LineTrace5getKiEv>
 800775e:	eef0 7a40 	vmov.f32	s15, s0
 8007762:	4b92      	ldr	r3, [pc, #584]	; (80079ac <cppLoop+0x2d4>)
 8007764:	edc3 7a00 	vstr	s15, [r3]
 8007768:	488f      	ldr	r0, [pc, #572]	; (80079a8 <cppLoop+0x2d0>)
 800776a:	f00c fd96 	bl	801429a <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 800776e:	4b90      	ldr	r3, [pc, #576]	; (80079b0 <cppLoop+0x2d8>)
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	f3bf 8f5b 	dmb	ish
 8007776:	b2db      	uxtb	r3, r3
 8007778:	f003 0301 	and.w	r3, r3, #1
 800777c:	2b00      	cmp	r3, #0
 800777e:	bf0c      	ite	eq
 8007780:	2301      	moveq	r3, #1
 8007782:	2300      	movne	r3, #0
 8007784:	b2db      	uxtb	r3, r3
 8007786:	2b00      	cmp	r3, #0
 8007788:	d015      	beq.n	80077b6 <cppLoop+0xde>
 800778a:	4889      	ldr	r0, [pc, #548]	; (80079b0 <cppLoop+0x2d8>)
 800778c:	f00c fd79 	bl	8014282 <__cxa_guard_acquire>
 8007790:	4603      	mov	r3, r0
 8007792:	2b00      	cmp	r3, #0
 8007794:	bf14      	ite	ne
 8007796:	2301      	movne	r3, #1
 8007798:	2300      	moveq	r3, #0
 800779a:	b2db      	uxtb	r3, r3
 800779c:	2b00      	cmp	r3, #0
 800779e:	d00a      	beq.n	80077b6 <cppLoop+0xde>
 80077a0:	487f      	ldr	r0, [pc, #508]	; (80079a0 <cppLoop+0x2c8>)
 80077a2:	f7fc f83e 	bl	8003822 <_ZN9LineTrace5getKdEv>
 80077a6:	eef0 7a40 	vmov.f32	s15, s0
 80077aa:	4b82      	ldr	r3, [pc, #520]	; (80079b4 <cppLoop+0x2dc>)
 80077ac:	edc3 7a00 	vstr	s15, [r3]
 80077b0:	487f      	ldr	r0, [pc, #508]	; (80079b0 <cppLoop+0x2d8>)
 80077b2:	f00c fd72 	bl	801429a <__cxa_guard_release>

	static float adj_kp_slow = line_trace.getKpSlow();
 80077b6:	4b80      	ldr	r3, [pc, #512]	; (80079b8 <cppLoop+0x2e0>)
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	f3bf 8f5b 	dmb	ish
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	f003 0301 	and.w	r3, r3, #1
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	bf0c      	ite	eq
 80077c8:	2301      	moveq	r3, #1
 80077ca:	2300      	movne	r3, #0
 80077cc:	b2db      	uxtb	r3, r3
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d015      	beq.n	80077fe <cppLoop+0x126>
 80077d2:	4879      	ldr	r0, [pc, #484]	; (80079b8 <cppLoop+0x2e0>)
 80077d4:	f00c fd55 	bl	8014282 <__cxa_guard_acquire>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	bf14      	ite	ne
 80077de:	2301      	movne	r3, #1
 80077e0:	2300      	moveq	r3, #0
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d00a      	beq.n	80077fe <cppLoop+0x126>
 80077e8:	486d      	ldr	r0, [pc, #436]	; (80079a0 <cppLoop+0x2c8>)
 80077ea:	f7fc f842 	bl	8003872 <_ZN9LineTrace9getKpSlowEv>
 80077ee:	eef0 7a40 	vmov.f32	s15, s0
 80077f2:	4b72      	ldr	r3, [pc, #456]	; (80079bc <cppLoop+0x2e4>)
 80077f4:	edc3 7a00 	vstr	s15, [r3]
 80077f8:	486f      	ldr	r0, [pc, #444]	; (80079b8 <cppLoop+0x2e0>)
 80077fa:	f00c fd4e 	bl	801429a <__cxa_guard_release>
	static float adj_ki_slow = line_trace.getKiSlow();
 80077fe:	4b70      	ldr	r3, [pc, #448]	; (80079c0 <cppLoop+0x2e8>)
 8007800:	781b      	ldrb	r3, [r3, #0]
 8007802:	f3bf 8f5b 	dmb	ish
 8007806:	b2db      	uxtb	r3, r3
 8007808:	f003 0301 	and.w	r3, r3, #1
 800780c:	2b00      	cmp	r3, #0
 800780e:	bf0c      	ite	eq
 8007810:	2301      	moveq	r3, #1
 8007812:	2300      	movne	r3, #0
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b00      	cmp	r3, #0
 8007818:	d015      	beq.n	8007846 <cppLoop+0x16e>
 800781a:	4869      	ldr	r0, [pc, #420]	; (80079c0 <cppLoop+0x2e8>)
 800781c:	f00c fd31 	bl	8014282 <__cxa_guard_acquire>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	bf14      	ite	ne
 8007826:	2301      	movne	r3, #1
 8007828:	2300      	moveq	r3, #0
 800782a:	b2db      	uxtb	r3, r3
 800782c:	2b00      	cmp	r3, #0
 800782e:	d00a      	beq.n	8007846 <cppLoop+0x16e>
 8007830:	485b      	ldr	r0, [pc, #364]	; (80079a0 <cppLoop+0x2c8>)
 8007832:	f7fc f82d 	bl	8003890 <_ZN9LineTrace9getKiSlowEv>
 8007836:	eef0 7a40 	vmov.f32	s15, s0
 800783a:	4b62      	ldr	r3, [pc, #392]	; (80079c4 <cppLoop+0x2ec>)
 800783c:	edc3 7a00 	vstr	s15, [r3]
 8007840:	485f      	ldr	r0, [pc, #380]	; (80079c0 <cppLoop+0x2e8>)
 8007842:	f00c fd2a 	bl	801429a <__cxa_guard_release>
	static float adj_kd_slow = line_trace.getKdSlow();
 8007846:	4b60      	ldr	r3, [pc, #384]	; (80079c8 <cppLoop+0x2f0>)
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	f3bf 8f5b 	dmb	ish
 800784e:	b2db      	uxtb	r3, r3
 8007850:	f003 0301 	and.w	r3, r3, #1
 8007854:	2b00      	cmp	r3, #0
 8007856:	bf0c      	ite	eq
 8007858:	2301      	moveq	r3, #1
 800785a:	2300      	movne	r3, #0
 800785c:	b2db      	uxtb	r3, r3
 800785e:	2b00      	cmp	r3, #0
 8007860:	d015      	beq.n	800788e <cppLoop+0x1b6>
 8007862:	4859      	ldr	r0, [pc, #356]	; (80079c8 <cppLoop+0x2f0>)
 8007864:	f00c fd0d 	bl	8014282 <__cxa_guard_acquire>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	bf14      	ite	ne
 800786e:	2301      	movne	r3, #1
 8007870:	2300      	moveq	r3, #0
 8007872:	b2db      	uxtb	r3, r3
 8007874:	2b00      	cmp	r3, #0
 8007876:	d00a      	beq.n	800788e <cppLoop+0x1b6>
 8007878:	4849      	ldr	r0, [pc, #292]	; (80079a0 <cppLoop+0x2c8>)
 800787a:	f7fc f818 	bl	80038ae <_ZN9LineTrace9getKdSlowEv>
 800787e:	eef0 7a40 	vmov.f32	s15, s0
 8007882:	4b52      	ldr	r3, [pc, #328]	; (80079cc <cppLoop+0x2f4>)
 8007884:	edc3 7a00 	vstr	s15, [r3]
 8007888:	484f      	ldr	r0, [pc, #316]	; (80079c8 <cppLoop+0x2f0>)
 800788a:	f00c fd06 	bl	801429a <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 800788e:	4b50      	ldr	r3, [pc, #320]	; (80079d0 <cppLoop+0x2f8>)
 8007890:	781b      	ldrb	r3, [r3, #0]
 8007892:	f3bf 8f5b 	dmb	ish
 8007896:	b2db      	uxtb	r3, r3
 8007898:	f003 0301 	and.w	r3, r3, #1
 800789c:	2b00      	cmp	r3, #0
 800789e:	bf0c      	ite	eq
 80078a0:	2301      	moveq	r3, #1
 80078a2:	2300      	movne	r3, #0
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d015      	beq.n	80078d6 <cppLoop+0x1fe>
 80078aa:	4849      	ldr	r0, [pc, #292]	; (80079d0 <cppLoop+0x2f8>)
 80078ac:	f00c fce9 	bl	8014282 <__cxa_guard_acquire>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	bf14      	ite	ne
 80078b6:	2301      	movne	r3, #1
 80078b8:	2300      	moveq	r3, #0
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00a      	beq.n	80078d6 <cppLoop+0x1fe>
 80078c0:	4837      	ldr	r0, [pc, #220]	; (80079a0 <cppLoop+0x2c8>)
 80078c2:	f7fc f862 	bl	800398a <_ZN9LineTrace17getTargetVelocityEv>
 80078c6:	eef0 7a40 	vmov.f32	s15, s0
 80078ca:	4b42      	ldr	r3, [pc, #264]	; (80079d4 <cppLoop+0x2fc>)
 80078cc:	edc3 7a00 	vstr	s15, [r3]
 80078d0:	483f      	ldr	r0, [pc, #252]	; (80079d0 <cppLoop+0x2f8>)
 80078d2:	f00c fce2 	bl	801429a <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 80078d6:	4b40      	ldr	r3, [pc, #256]	; (80079d8 <cppLoop+0x300>)
 80078d8:	781b      	ldrb	r3, [r3, #0]
 80078da:	f3bf 8f5b 	dmb	ish
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	f003 0301 	and.w	r3, r3, #1
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	bf0c      	ite	eq
 80078e8:	2301      	moveq	r3, #1
 80078ea:	2300      	movne	r3, #0
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d015      	beq.n	800791e <cppLoop+0x246>
 80078f2:	4839      	ldr	r0, [pc, #228]	; (80079d8 <cppLoop+0x300>)
 80078f4:	f00c fcc5 	bl	8014282 <__cxa_guard_acquire>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	bf14      	ite	ne
 80078fe:	2301      	movne	r3, #1
 8007900:	2300      	moveq	r3, #0
 8007902:	b2db      	uxtb	r3, r3
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00a      	beq.n	800791e <cppLoop+0x246>
 8007908:	4825      	ldr	r0, [pc, #148]	; (80079a0 <cppLoop+0x2c8>)
 800790a:	f7fc f84e 	bl	80039aa <_ZN9LineTrace14getMaxVelocityEv>
 800790e:	eef0 7a40 	vmov.f32	s15, s0
 8007912:	4b32      	ldr	r3, [pc, #200]	; (80079dc <cppLoop+0x304>)
 8007914:	edc3 7a00 	vstr	s15, [r3]
 8007918:	482f      	ldr	r0, [pc, #188]	; (80079d8 <cppLoop+0x300>)
 800791a:	f00c fcbe 	bl	801429a <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 800791e:	4b30      	ldr	r3, [pc, #192]	; (80079e0 <cppLoop+0x308>)
 8007920:	781b      	ldrb	r3, [r3, #0]
 8007922:	f3bf 8f5b 	dmb	ish
 8007926:	b2db      	uxtb	r3, r3
 8007928:	f003 0301 	and.w	r3, r3, #1
 800792c:	2b00      	cmp	r3, #0
 800792e:	bf0c      	ite	eq
 8007930:	2301      	moveq	r3, #1
 8007932:	2300      	movne	r3, #0
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2b00      	cmp	r3, #0
 8007938:	d015      	beq.n	8007966 <cppLoop+0x28e>
 800793a:	4829      	ldr	r0, [pc, #164]	; (80079e0 <cppLoop+0x308>)
 800793c:	f00c fca1 	bl	8014282 <__cxa_guard_acquire>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	bf14      	ite	ne
 8007946:	2301      	movne	r3, #1
 8007948:	2300      	moveq	r3, #0
 800794a:	b2db      	uxtb	r3, r3
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00a      	beq.n	8007966 <cppLoop+0x28e>
 8007950:	4813      	ldr	r0, [pc, #76]	; (80079a0 <cppLoop+0x2c8>)
 8007952:	f7fc f83a 	bl	80039ca <_ZN9LineTrace15getMaxVelocity2Ev>
 8007956:	eef0 7a40 	vmov.f32	s15, s0
 800795a:	4b22      	ldr	r3, [pc, #136]	; (80079e4 <cppLoop+0x30c>)
 800795c:	edc3 7a00 	vstr	s15, [r3]
 8007960:	481f      	ldr	r0, [pc, #124]	; (80079e0 <cppLoop+0x308>)
 8007962:	f00c fc9a 	bl	801429a <__cxa_guard_release>
	static float adj_min_velocity = line_trace.getMinVelocity();
 8007966:	4b20      	ldr	r3, [pc, #128]	; (80079e8 <cppLoop+0x310>)
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	f3bf 8f5b 	dmb	ish
 800796e:	b2db      	uxtb	r3, r3
 8007970:	f003 0301 	and.w	r3, r3, #1
 8007974:	2b00      	cmp	r3, #0
 8007976:	bf0c      	ite	eq
 8007978:	2301      	moveq	r3, #1
 800797a:	2300      	movne	r3, #0
 800797c:	b2db      	uxtb	r3, r3
 800797e:	2b00      	cmp	r3, #0
 8007980:	d03f      	beq.n	8007a02 <cppLoop+0x32a>
 8007982:	4819      	ldr	r0, [pc, #100]	; (80079e8 <cppLoop+0x310>)
 8007984:	f00c fc7d 	bl	8014282 <__cxa_guard_acquire>
 8007988:	4603      	mov	r3, r0
 800798a:	2b00      	cmp	r3, #0
 800798c:	bf14      	ite	ne
 800798e:	2301      	movne	r3, #1
 8007990:	2300      	moveq	r3, #0
 8007992:	b2db      	uxtb	r3, r3
 8007994:	2b00      	cmp	r3, #0
 8007996:	d034      	beq.n	8007a02 <cppLoop+0x32a>
 8007998:	e028      	b.n	80079ec <cppLoop+0x314>
 800799a:	bf00      	nop
 800799c:	20042274 	.word	0x20042274
 80079a0:	2001db84 	.word	0x2001db84
 80079a4:	20042270 	.word	0x20042270
 80079a8:	2004227c 	.word	0x2004227c
 80079ac:	20042278 	.word	0x20042278
 80079b0:	20042284 	.word	0x20042284
 80079b4:	20042280 	.word	0x20042280
 80079b8:	2004228c 	.word	0x2004228c
 80079bc:	20042288 	.word	0x20042288
 80079c0:	20042294 	.word	0x20042294
 80079c4:	20042290 	.word	0x20042290
 80079c8:	2004229c 	.word	0x2004229c
 80079cc:	20042298 	.word	0x20042298
 80079d0:	200422a4 	.word	0x200422a4
 80079d4:	200422a0 	.word	0x200422a0
 80079d8:	200422ac 	.word	0x200422ac
 80079dc:	200422a8 	.word	0x200422a8
 80079e0:	200422b4 	.word	0x200422b4
 80079e4:	200422b0 	.word	0x200422b0
 80079e8:	200422bc 	.word	0x200422bc
 80079ec:	48af      	ldr	r0, [pc, #700]	; (8007cac <cppLoop+0x5d4>)
 80079ee:	f7fb fffc 	bl	80039ea <_ZN9LineTrace14getMinVelocityEv>
 80079f2:	eef0 7a40 	vmov.f32	s15, s0
 80079f6:	4bae      	ldr	r3, [pc, #696]	; (8007cb0 <cppLoop+0x5d8>)
 80079f8:	edc3 7a00 	vstr	s15, [r3]
 80079fc:	48ad      	ldr	r0, [pc, #692]	; (8007cb4 <cppLoop+0x5dc>)
 80079fe:	f00c fc4c 	bl	801429a <__cxa_guard_release>
	static float adj_min_velocity2 = line_trace.getMinVelocity2();
 8007a02:	4bad      	ldr	r3, [pc, #692]	; (8007cb8 <cppLoop+0x5e0>)
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	f3bf 8f5b 	dmb	ish
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	f003 0301 	and.w	r3, r3, #1
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	bf0c      	ite	eq
 8007a14:	2301      	moveq	r3, #1
 8007a16:	2300      	movne	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d015      	beq.n	8007a4a <cppLoop+0x372>
 8007a1e:	48a6      	ldr	r0, [pc, #664]	; (8007cb8 <cppLoop+0x5e0>)
 8007a20:	f00c fc2f 	bl	8014282 <__cxa_guard_acquire>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	bf14      	ite	ne
 8007a2a:	2301      	movne	r3, #1
 8007a2c:	2300      	moveq	r3, #0
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00a      	beq.n	8007a4a <cppLoop+0x372>
 8007a34:	489d      	ldr	r0, [pc, #628]	; (8007cac <cppLoop+0x5d4>)
 8007a36:	f7fb ffe8 	bl	8003a0a <_ZN9LineTrace15getMinVelocity2Ev>
 8007a3a:	eef0 7a40 	vmov.f32	s15, s0
 8007a3e:	4b9f      	ldr	r3, [pc, #636]	; (8007cbc <cppLoop+0x5e4>)
 8007a40:	edc3 7a00 	vstr	s15, [r3]
 8007a44:	489c      	ldr	r0, [pc, #624]	; (8007cb8 <cppLoop+0x5e0>)
 8007a46:	f00c fc28 	bl	801429a <__cxa_guard_release>

	static float adj_acc = line_trace.getMaxAcc();
 8007a4a:	4b9d      	ldr	r3, [pc, #628]	; (8007cc0 <cppLoop+0x5e8>)
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	f3bf 8f5b 	dmb	ish
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	f003 0301 	and.w	r3, r3, #1
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	bf0c      	ite	eq
 8007a5c:	2301      	moveq	r3, #1
 8007a5e:	2300      	movne	r3, #0
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d015      	beq.n	8007a92 <cppLoop+0x3ba>
 8007a66:	4896      	ldr	r0, [pc, #600]	; (8007cc0 <cppLoop+0x5e8>)
 8007a68:	f00c fc0b 	bl	8014282 <__cxa_guard_acquire>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	bf14      	ite	ne
 8007a72:	2301      	movne	r3, #1
 8007a74:	2300      	moveq	r3, #0
 8007a76:	b2db      	uxtb	r3, r3
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00a      	beq.n	8007a92 <cppLoop+0x3ba>
 8007a7c:	488b      	ldr	r0, [pc, #556]	; (8007cac <cppLoop+0x5d4>)
 8007a7e:	f7fc f808 	bl	8003a92 <_ZN9LineTrace9getMaxAccEv>
 8007a82:	eef0 7a40 	vmov.f32	s15, s0
 8007a86:	4b8f      	ldr	r3, [pc, #572]	; (8007cc4 <cppLoop+0x5ec>)
 8007a88:	edc3 7a00 	vstr	s15, [r3]
 8007a8c:	488c      	ldr	r0, [pc, #560]	; (8007cc0 <cppLoop+0x5e8>)
 8007a8e:	f00c fc04 	bl	801429a <__cxa_guard_release>
	static float adj_dec = line_trace.getMaxDec();
 8007a92:	4b8d      	ldr	r3, [pc, #564]	; (8007cc8 <cppLoop+0x5f0>)
 8007a94:	781b      	ldrb	r3, [r3, #0]
 8007a96:	f3bf 8f5b 	dmb	ish
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	bf0c      	ite	eq
 8007aa4:	2301      	moveq	r3, #1
 8007aa6:	2300      	movne	r3, #0
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d015      	beq.n	8007ada <cppLoop+0x402>
 8007aae:	4886      	ldr	r0, [pc, #536]	; (8007cc8 <cppLoop+0x5f0>)
 8007ab0:	f00c fbe7 	bl	8014282 <__cxa_guard_acquire>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	bf14      	ite	ne
 8007aba:	2301      	movne	r3, #1
 8007abc:	2300      	moveq	r3, #0
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00a      	beq.n	8007ada <cppLoop+0x402>
 8007ac4:	4879      	ldr	r0, [pc, #484]	; (8007cac <cppLoop+0x5d4>)
 8007ac6:	f7fc f81a 	bl	8003afe <_ZN9LineTrace9getMaxDecEv>
 8007aca:	eef0 7a40 	vmov.f32	s15, s0
 8007ace:	4b7f      	ldr	r3, [pc, #508]	; (8007ccc <cppLoop+0x5f4>)
 8007ad0:	edc3 7a00 	vstr	s15, [r3]
 8007ad4:	487c      	ldr	r0, [pc, #496]	; (8007cc8 <cppLoop+0x5f0>)
 8007ad6:	f00c fbe0 	bl	801429a <__cxa_guard_release>
	static float adj_acc2 = line_trace.getMaxAcc2();
 8007ada:	4b7d      	ldr	r3, [pc, #500]	; (8007cd0 <cppLoop+0x5f8>)
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	f3bf 8f5b 	dmb	ish
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	f003 0301 	and.w	r3, r3, #1
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	bf0c      	ite	eq
 8007aec:	2301      	moveq	r3, #1
 8007aee:	2300      	movne	r3, #0
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d015      	beq.n	8007b22 <cppLoop+0x44a>
 8007af6:	4876      	ldr	r0, [pc, #472]	; (8007cd0 <cppLoop+0x5f8>)
 8007af8:	f00c fbc3 	bl	8014282 <__cxa_guard_acquire>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	bf14      	ite	ne
 8007b02:	2301      	movne	r3, #1
 8007b04:	2300      	moveq	r3, #0
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00a      	beq.n	8007b22 <cppLoop+0x44a>
 8007b0c:	4867      	ldr	r0, [pc, #412]	; (8007cac <cppLoop+0x5d4>)
 8007b0e:	f7fb ffe4 	bl	8003ada <_ZN9LineTrace10getMaxAcc2Ev>
 8007b12:	eef0 7a40 	vmov.f32	s15, s0
 8007b16:	4b6f      	ldr	r3, [pc, #444]	; (8007cd4 <cppLoop+0x5fc>)
 8007b18:	edc3 7a00 	vstr	s15, [r3]
 8007b1c:	486c      	ldr	r0, [pc, #432]	; (8007cd0 <cppLoop+0x5f8>)
 8007b1e:	f00c fbbc 	bl	801429a <__cxa_guard_release>
	static float adj_dec2 = line_trace.getMaxDec2();
 8007b22:	4b6d      	ldr	r3, [pc, #436]	; (8007cd8 <cppLoop+0x600>)
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	f3bf 8f5b 	dmb	ish
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	f003 0301 	and.w	r3, r3, #1
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	bf0c      	ite	eq
 8007b34:	2301      	moveq	r3, #1
 8007b36:	2300      	movne	r3, #0
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d015      	beq.n	8007b6a <cppLoop+0x492>
 8007b3e:	4866      	ldr	r0, [pc, #408]	; (8007cd8 <cppLoop+0x600>)
 8007b40:	f00c fb9f 	bl	8014282 <__cxa_guard_acquire>
 8007b44:	4603      	mov	r3, r0
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	bf14      	ite	ne
 8007b4a:	2301      	movne	r3, #1
 8007b4c:	2300      	moveq	r3, #0
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d00a      	beq.n	8007b6a <cppLoop+0x492>
 8007b54:	4855      	ldr	r0, [pc, #340]	; (8007cac <cppLoop+0x5d4>)
 8007b56:	f7fb ffae 	bl	8003ab6 <_ZN9LineTrace10getMaxDec2Ev>
 8007b5a:	eef0 7a40 	vmov.f32	s15, s0
 8007b5e:	4b5f      	ldr	r3, [pc, #380]	; (8007cdc <cppLoop+0x604>)
 8007b60:	edc3 7a00 	vstr	s15, [r3]
 8007b64:	485c      	ldr	r0, [pc, #368]	; (8007cd8 <cppLoop+0x600>)
 8007b66:	f00c fb98 	bl	801429a <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 8007b6a:	485d      	ldr	r0, [pc, #372]	; (8007ce0 <cppLoop+0x608>)
 8007b6c:	f7fd f97e 	bl	8004e6c <_ZN12RotarySwitch8getValueEv>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b0f      	cmp	r3, #15
 8007b74:	f201 8556 	bhi.w	8009624 <cppLoop+0x1f4c>
 8007b78:	a201      	add	r2, pc, #4	; (adr r2, 8007b80 <cppLoop+0x4a8>)
 8007b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7e:	bf00      	nop
 8007b80:	08007bc1 	.word	0x08007bc1
 8007b84:	08007f29 	.word	0x08007f29
 8007b88:	08008049 	.word	0x08008049
 8007b8c:	0800819b 	.word	0x0800819b
 8007b90:	08008293 	.word	0x08008293
 8007b94:	08008529 	.word	0x08008529
 8007b98:	08008661 	.word	0x08008661
 8007b9c:	080088e5 	.word	0x080088e5
 8007ba0:	08008b2f 	.word	0x08008b2f
 8007ba4:	08008dbf 	.word	0x08008dbf
 8007ba8:	08008e7b 	.word	0x08008e7b
 8007bac:	08008f71 	.word	0x08008f71
 8007bb0:	08008ff7 	.word	0x08008ff7
 8007bb4:	080090bd 	.word	0x080090bd
 8007bb8:	080091a1 	.word	0x080091a1
 8007bbc:	080092d9 	.word	0x080092d9
	case 0:
		led.fullColor('W');
 8007bc0:	2157      	movs	r1, #87	; 0x57
 8007bc2:	4848      	ldr	r0, [pc, #288]	; (8007ce4 <cppLoop+0x60c>)
 8007bc4:	f7fa fb26 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 8007bc8:	f7f9 fa6a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007bcc:	2100      	movs	r1, #0
 8007bce:	2000      	movs	r0, #0
 8007bd0:	f7f9 fa76 	bl	80010c0 <lcd_locate>
		lcd_printf("Slow%4.2lf", line_trace.getKpSlow()*1000);
 8007bd4:	4835      	ldr	r0, [pc, #212]	; (8007cac <cppLoop+0x5d4>)
 8007bd6:	f7fb fe4c 	bl	8003872 <_ZN9LineTrace9getKpSlowEv>
 8007bda:	eeb0 7a40 	vmov.f32	s14, s0
 8007bde:	eddf 7a42 	vldr	s15, [pc, #264]	; 8007ce8 <cppLoop+0x610>
 8007be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007be6:	ee17 0a90 	vmov	r0, s15
 8007bea:	f7f8 fcc5 	bl	8000578 <__aeabi_f2d>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	460c      	mov	r4, r1
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	4623      	mov	r3, r4
 8007bf6:	483d      	ldr	r0, [pc, #244]	; (8007cec <cppLoop+0x614>)
 8007bf8:	f7f9 fa8c 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007bfc:	2101      	movs	r1, #1
 8007bfe:	2000      	movs	r0, #0
 8007c00:	f7f9 fa5e 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKiSlow()*100, line_trace.getKdSlow()*10000);
 8007c04:	4829      	ldr	r0, [pc, #164]	; (8007cac <cppLoop+0x5d4>)
 8007c06:	f7fb fe43 	bl	8003890 <_ZN9LineTrace9getKiSlowEv>
 8007c0a:	eeb0 7a40 	vmov.f32	s14, s0
 8007c0e:	eddf 7a38 	vldr	s15, [pc, #224]	; 8007cf0 <cppLoop+0x618>
 8007c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c16:	ee17 0a90 	vmov	r0, s15
 8007c1a:	f7f8 fcad 	bl	8000578 <__aeabi_f2d>
 8007c1e:	4605      	mov	r5, r0
 8007c20:	460e      	mov	r6, r1
 8007c22:	4822      	ldr	r0, [pc, #136]	; (8007cac <cppLoop+0x5d4>)
 8007c24:	f7fb fe43 	bl	80038ae <_ZN9LineTrace9getKdSlowEv>
 8007c28:	eeb0 7a40 	vmov.f32	s14, s0
 8007c2c:	eddf 7a31 	vldr	s15, [pc, #196]	; 8007cf4 <cppLoop+0x61c>
 8007c30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c34:	ee17 0a90 	vmov	r0, s15
 8007c38:	f7f8 fc9e 	bl	8000578 <__aeabi_f2d>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	460c      	mov	r4, r1
 8007c40:	e9cd 3400 	strd	r3, r4, [sp]
 8007c44:	462a      	mov	r2, r5
 8007c46:	4633      	mov	r3, r6
 8007c48:	482b      	ldr	r0, [pc, #172]	; (8007cf8 <cppLoop+0x620>)
 8007c4a:	f7f9 fa63 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8007c4e:	482b      	ldr	r0, [pc, #172]	; (8007cfc <cppLoop+0x624>)
 8007c50:	f7fa fa7c 	bl	800214c <_ZN8JoyStick8getValueEv>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b08      	cmp	r3, #8
 8007c58:	bf0c      	ite	eq
 8007c5a:	2301      	moveq	r3, #1
 8007c5c:	2300      	movne	r3, #0
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d04f      	beq.n	8007d04 <cppLoop+0x62c>
			led.LR(-1, 1);
 8007c64:	2201      	movs	r2, #1
 8007c66:	f04f 31ff 	mov.w	r1, #4294967295
 8007c6a:	481e      	ldr	r0, [pc, #120]	; (8007ce4 <cppLoop+0x60c>)
 8007c6c:	f7fa fb8e 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007c70:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007c74:	f001 fe20 	bl	80098b8 <HAL_Delay>

			selector++;
 8007c78:	4b21      	ldr	r3, [pc, #132]	; (8007d00 <cppLoop+0x628>)
 8007c7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	3301      	adds	r3, #1
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	b21a      	sxth	r2, r3
 8007c86:	4b1e      	ldr	r3, [pc, #120]	; (8007d00 <cppLoop+0x628>)
 8007c88:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8007c8a:	4b1d      	ldr	r3, [pc, #116]	; (8007d00 <cppLoop+0x628>)
 8007c8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c90:	2b02      	cmp	r3, #2
 8007c92:	dd02      	ble.n	8007c9a <cppLoop+0x5c2>
 8007c94:	4b1a      	ldr	r3, [pc, #104]	; (8007d00 <cppLoop+0x628>)
 8007c96:	2200      	movs	r2, #0
 8007c98:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8007ca0:	4810      	ldr	r0, [pc, #64]	; (8007ce4 <cppLoop+0x60c>)
 8007ca2:	f7fa fb73 	bl	800238c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);

			led.LR(-1, 0);
		}
		break;
 8007ca6:	f001 bcbf 	b.w	8009628 <cppLoop+0x1f50>
 8007caa:	bf00      	nop
 8007cac:	2001db84 	.word	0x2001db84
 8007cb0:	200422b8 	.word	0x200422b8
 8007cb4:	200422bc 	.word	0x200422bc
 8007cb8:	200422c4 	.word	0x200422c4
 8007cbc:	200422c0 	.word	0x200422c0
 8007cc0:	200422cc 	.word	0x200422cc
 8007cc4:	200422c8 	.word	0x200422c8
 8007cc8:	200422d4 	.word	0x200422d4
 8007ccc:	200422d0 	.word	0x200422d0
 8007cd0:	200422dc 	.word	0x200422dc
 8007cd4:	200422d8 	.word	0x200422d8
 8007cd8:	200422e4 	.word	0x200422e4
 8007cdc:	200422e0 	.word	0x200422e0
 8007ce0:	200005ec 	.word	0x200005ec
 8007ce4:	200005f4 	.word	0x200005f4
 8007ce8:	447a0000 	.word	0x447a0000
 8007cec:	08019990 	.word	0x08019990
 8007cf0:	42c80000 	.word	0x42c80000
 8007cf4:	461c4000 	.word	0x461c4000
 8007cf8:	0801999c 	.word	0x0801999c
 8007cfc:	200005e8 	.word	0x200005e8
 8007d00:	20042264 	.word	0x20042264
		else if(joy_stick.getValue() == JOY_R){
 8007d04:	48be      	ldr	r0, [pc, #760]	; (8008000 <cppLoop+0x928>)
 8007d06:	f7fa fa21 	bl	800214c <_ZN8JoyStick8getValueEv>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	2b10      	cmp	r3, #16
 8007d0e:	bf0c      	ite	eq
 8007d10:	2301      	moveq	r3, #1
 8007d12:	2300      	movne	r3, #0
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d059      	beq.n	8007dce <cppLoop+0x6f6>
			led.LR(-1, 1);
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8007d20:	48b8      	ldr	r0, [pc, #736]	; (8008004 <cppLoop+0x92c>)
 8007d22:	f7fa fb33 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007d26:	2064      	movs	r0, #100	; 0x64
 8007d28:	f001 fdc6 	bl	80098b8 <HAL_Delay>
			if(selector == 0){
 8007d2c:	4bb6      	ldr	r3, [pc, #728]	; (8008008 <cppLoop+0x930>)
 8007d2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d113      	bne.n	8007d5e <cppLoop+0x686>
				adj_kp_slow = adj_kp_slow + 0.00001;
 8007d36:	4bb5      	ldr	r3, [pc, #724]	; (800800c <cppLoop+0x934>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f7f8 fc1c 	bl	8000578 <__aeabi_f2d>
 8007d40:	a3a9      	add	r3, pc, #676	; (adr r3, 8007fe8 <cppLoop+0x910>)
 8007d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d46:	f7f8 fab9 	bl	80002bc <__adddf3>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	460c      	mov	r4, r1
 8007d4e:	4618      	mov	r0, r3
 8007d50:	4621      	mov	r1, r4
 8007d52:	f7f8 ff61 	bl	8000c18 <__aeabi_d2f>
 8007d56:	4602      	mov	r2, r0
 8007d58:	4bac      	ldr	r3, [pc, #688]	; (800800c <cppLoop+0x934>)
 8007d5a:	601a      	str	r2, [r3, #0]
 8007d5c:	e02b      	b.n	8007db6 <cppLoop+0x6de>
			else if(selector == 1){
 8007d5e:	4baa      	ldr	r3, [pc, #680]	; (8008008 <cppLoop+0x930>)
 8007d60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d113      	bne.n	8007d90 <cppLoop+0x6b8>
				adj_ki_slow = adj_ki_slow + 0.0001;
 8007d68:	4ba9      	ldr	r3, [pc, #676]	; (8008010 <cppLoop+0x938>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f7f8 fc03 	bl	8000578 <__aeabi_f2d>
 8007d72:	a39f      	add	r3, pc, #636	; (adr r3, 8007ff0 <cppLoop+0x918>)
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	f7f8 faa0 	bl	80002bc <__adddf3>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	460c      	mov	r4, r1
 8007d80:	4618      	mov	r0, r3
 8007d82:	4621      	mov	r1, r4
 8007d84:	f7f8 ff48 	bl	8000c18 <__aeabi_d2f>
 8007d88:	4602      	mov	r2, r0
 8007d8a:	4ba1      	ldr	r3, [pc, #644]	; (8008010 <cppLoop+0x938>)
 8007d8c:	601a      	str	r2, [r3, #0]
 8007d8e:	e012      	b.n	8007db6 <cppLoop+0x6de>
				adj_kd_slow = adj_kd_slow + 0.000001;
 8007d90:	4ba0      	ldr	r3, [pc, #640]	; (8008014 <cppLoop+0x93c>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7f8 fbef 	bl	8000578 <__aeabi_f2d>
 8007d9a:	a397      	add	r3, pc, #604	; (adr r3, 8007ff8 <cppLoop+0x920>)
 8007d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da0:	f7f8 fa8c 	bl	80002bc <__adddf3>
 8007da4:	4603      	mov	r3, r0
 8007da6:	460c      	mov	r4, r1
 8007da8:	4618      	mov	r0, r3
 8007daa:	4621      	mov	r1, r4
 8007dac:	f7f8 ff34 	bl	8000c18 <__aeabi_d2f>
 8007db0:	4602      	mov	r2, r0
 8007db2:	4b98      	ldr	r3, [pc, #608]	; (8008014 <cppLoop+0x93c>)
 8007db4:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8007db6:	2152      	movs	r1, #82	; 0x52
 8007db8:	4892      	ldr	r0, [pc, #584]	; (8008004 <cppLoop+0x92c>)
 8007dba:	f7fa fa2b 	bl	8002214 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8007dc4:	488f      	ldr	r0, [pc, #572]	; (8008004 <cppLoop+0x92c>)
 8007dc6:	f7fa fae1 	bl	800238c <_ZN3LED2LREaa>
		break;
 8007dca:	f001 bc2d 	b.w	8009628 <cppLoop+0x1f50>
		else if(joy_stick.getValue() == JOY_L){
 8007dce:	488c      	ldr	r0, [pc, #560]	; (8008000 <cppLoop+0x928>)
 8007dd0:	f7fa f9bc 	bl	800214c <_ZN8JoyStick8getValueEv>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	bf0c      	ite	eq
 8007dda:	2301      	moveq	r3, #1
 8007ddc:	2300      	movne	r3, #0
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d059      	beq.n	8007e98 <cppLoop+0x7c0>
			led.LR(-1, 1);
 8007de4:	2201      	movs	r2, #1
 8007de6:	f04f 31ff 	mov.w	r1, #4294967295
 8007dea:	4886      	ldr	r0, [pc, #536]	; (8008004 <cppLoop+0x92c>)
 8007dec:	f7fa face 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007df0:	2064      	movs	r0, #100	; 0x64
 8007df2:	f001 fd61 	bl	80098b8 <HAL_Delay>
			if(selector == 0){
 8007df6:	4b84      	ldr	r3, [pc, #528]	; (8008008 <cppLoop+0x930>)
 8007df8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d113      	bne.n	8007e28 <cppLoop+0x750>
				adj_kp_slow = adj_kp_slow - 0.00001;
 8007e00:	4b82      	ldr	r3, [pc, #520]	; (800800c <cppLoop+0x934>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4618      	mov	r0, r3
 8007e06:	f7f8 fbb7 	bl	8000578 <__aeabi_f2d>
 8007e0a:	a377      	add	r3, pc, #476	; (adr r3, 8007fe8 <cppLoop+0x910>)
 8007e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e10:	f7f8 fa52 	bl	80002b8 <__aeabi_dsub>
 8007e14:	4603      	mov	r3, r0
 8007e16:	460c      	mov	r4, r1
 8007e18:	4618      	mov	r0, r3
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	f7f8 fefc 	bl	8000c18 <__aeabi_d2f>
 8007e20:	4602      	mov	r2, r0
 8007e22:	4b7a      	ldr	r3, [pc, #488]	; (800800c <cppLoop+0x934>)
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	e02b      	b.n	8007e80 <cppLoop+0x7a8>
			else if(selector == 1){
 8007e28:	4b77      	ldr	r3, [pc, #476]	; (8008008 <cppLoop+0x930>)
 8007e2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d113      	bne.n	8007e5a <cppLoop+0x782>
				adj_ki_slow = adj_ki_slow - 0.0001;
 8007e32:	4b77      	ldr	r3, [pc, #476]	; (8008010 <cppLoop+0x938>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4618      	mov	r0, r3
 8007e38:	f7f8 fb9e 	bl	8000578 <__aeabi_f2d>
 8007e3c:	a36c      	add	r3, pc, #432	; (adr r3, 8007ff0 <cppLoop+0x918>)
 8007e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e42:	f7f8 fa39 	bl	80002b8 <__aeabi_dsub>
 8007e46:	4603      	mov	r3, r0
 8007e48:	460c      	mov	r4, r1
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	4621      	mov	r1, r4
 8007e4e:	f7f8 fee3 	bl	8000c18 <__aeabi_d2f>
 8007e52:	4602      	mov	r2, r0
 8007e54:	4b6e      	ldr	r3, [pc, #440]	; (8008010 <cppLoop+0x938>)
 8007e56:	601a      	str	r2, [r3, #0]
 8007e58:	e012      	b.n	8007e80 <cppLoop+0x7a8>
				adj_kd_slow = adj_kd_slow - 0.000001;
 8007e5a:	4b6e      	ldr	r3, [pc, #440]	; (8008014 <cppLoop+0x93c>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f7f8 fb8a 	bl	8000578 <__aeabi_f2d>
 8007e64:	a364      	add	r3, pc, #400	; (adr r3, 8007ff8 <cppLoop+0x920>)
 8007e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6a:	f7f8 fa25 	bl	80002b8 <__aeabi_dsub>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	460c      	mov	r4, r1
 8007e72:	4618      	mov	r0, r3
 8007e74:	4621      	mov	r1, r4
 8007e76:	f7f8 fecf 	bl	8000c18 <__aeabi_d2f>
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	4b65      	ldr	r3, [pc, #404]	; (8008014 <cppLoop+0x93c>)
 8007e7e:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8007e80:	2152      	movs	r1, #82	; 0x52
 8007e82:	4860      	ldr	r0, [pc, #384]	; (8008004 <cppLoop+0x92c>)
 8007e84:	f7fa f9c6 	bl	8002214 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f04f 31ff 	mov.w	r1, #4294967295
 8007e8e:	485d      	ldr	r0, [pc, #372]	; (8008004 <cppLoop+0x92c>)
 8007e90:	f7fa fa7c 	bl	800238c <_ZN3LED2LREaa>
		break;
 8007e94:	f001 bbc8 	b.w	8009628 <cppLoop+0x1f50>
		else if(joy_stick.getValue() == JOY_C){
 8007e98:	4859      	ldr	r0, [pc, #356]	; (8008000 <cppLoop+0x928>)
 8007e9a:	f7fa f957 	bl	800214c <_ZN8JoyStick8getValueEv>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	bf0c      	ite	eq
 8007ea4:	2301      	moveq	r3, #1
 8007ea6:	2300      	movne	r3, #0
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	f001 83bc 	beq.w	8009628 <cppLoop+0x1f50>
			led.LR(-1, 1);
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f04f 31ff 	mov.w	r1, #4294967295
 8007eb6:	4853      	ldr	r0, [pc, #332]	; (8008004 <cppLoop+0x92c>)
 8007eb8:	f7fa fa68 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007ebc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007ec0:	f001 fcfa 	bl	80098b8 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP_SLOW.TXT", 1, &adj_kp_slow, OVER_WRITE);
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	9300      	str	r3, [sp, #0]
 8007ec8:	4b50      	ldr	r3, [pc, #320]	; (800800c <cppLoop+0x934>)
 8007eca:	2201      	movs	r2, #1
 8007ecc:	4952      	ldr	r1, [pc, #328]	; (8008018 <cppLoop+0x940>)
 8007ece:	4853      	ldr	r0, [pc, #332]	; (800801c <cppLoop+0x944>)
 8007ed0:	f7f9 fcb6 	bl	8001840 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI_SLOW.TXT", 1, &adj_ki_slow, OVER_WRITE);
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	9300      	str	r3, [sp, #0]
 8007ed8:	4b4d      	ldr	r3, [pc, #308]	; (8008010 <cppLoop+0x938>)
 8007eda:	2201      	movs	r2, #1
 8007edc:	4950      	ldr	r1, [pc, #320]	; (8008020 <cppLoop+0x948>)
 8007ede:	484f      	ldr	r0, [pc, #316]	; (800801c <cppLoop+0x944>)
 8007ee0:	f7f9 fcae 	bl	8001840 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	4b4a      	ldr	r3, [pc, #296]	; (8008014 <cppLoop+0x93c>)
 8007eea:	2201      	movs	r2, #1
 8007eec:	494d      	ldr	r1, [pc, #308]	; (8008024 <cppLoop+0x94c>)
 8007eee:	484b      	ldr	r0, [pc, #300]	; (800801c <cppLoop+0x944>)
 8007ef0:	f7f9 fca6 	bl	8001840 <sd_write_array_float>
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);
 8007ef4:	4b45      	ldr	r3, [pc, #276]	; (800800c <cppLoop+0x934>)
 8007ef6:	edd3 7a00 	vldr	s15, [r3]
 8007efa:	4b45      	ldr	r3, [pc, #276]	; (8008010 <cppLoop+0x938>)
 8007efc:	ed93 7a00 	vldr	s14, [r3]
 8007f00:	4b44      	ldr	r3, [pc, #272]	; (8008014 <cppLoop+0x93c>)
 8007f02:	edd3 6a00 	vldr	s13, [r3]
 8007f06:	eeb0 1a66 	vmov.f32	s2, s13
 8007f0a:	eef0 0a47 	vmov.f32	s1, s14
 8007f0e:	eeb0 0a67 	vmov.f32	s0, s15
 8007f12:	4845      	ldr	r0, [pc, #276]	; (8008028 <cppLoop+0x950>)
 8007f14:	f7fb fc94 	bl	8003840 <_ZN9LineTrace11setGainSlowEfff>
			led.LR(-1, 0);
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f04f 31ff 	mov.w	r1, #4294967295
 8007f1e:	4839      	ldr	r0, [pc, #228]	; (8008004 <cppLoop+0x92c>)
 8007f20:	f7fa fa34 	bl	800238c <_ZN3LED2LREaa>
		break;
 8007f24:	f001 bb80 	b.w	8009628 <cppLoop+0x1f50>

	case 1:
		led.fullColor('C');
 8007f28:	2143      	movs	r1, #67	; 0x43
 8007f2a:	4836      	ldr	r0, [pc, #216]	; (8008004 <cppLoop+0x92c>)
 8007f2c:	f7fa f972 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 8007f30:	f7f9 f8b6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007f34:	2100      	movs	r1, #0
 8007f36:	2000      	movs	r0, #0
 8007f38:	f7f9 f8c2 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8007f3c:	483b      	ldr	r0, [pc, #236]	; (800802c <cppLoop+0x954>)
 8007f3e:	f7f9 f8e9 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007f42:	2101      	movs	r1, #1
 8007f44:	2000      	movs	r0, #0
 8007f46:	f7f9 f8bb 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 8007f4a:	4b39      	ldr	r3, [pc, #228]	; (8008030 <cppLoop+0x958>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7f8 fb12 	bl	8000578 <__aeabi_f2d>
 8007f54:	4603      	mov	r3, r0
 8007f56:	460c      	mov	r4, r1
 8007f58:	461a      	mov	r2, r3
 8007f5a:	4623      	mov	r3, r4
 8007f5c:	4835      	ldr	r0, [pc, #212]	; (8008034 <cppLoop+0x95c>)
 8007f5e:	f7f9 f8d9 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007f62:	4827      	ldr	r0, [pc, #156]	; (8008000 <cppLoop+0x928>)
 8007f64:	f7fa f8f2 	bl	800214c <_ZN8JoyStick8getValueEv>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b02      	cmp	r3, #2
 8007f6c:	bf0c      	ite	eq
 8007f6e:	2301      	moveq	r3, #1
 8007f70:	2300      	movne	r3, #0
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f001 8359 	beq.w	800962c <cppLoop+0x1f54>
			HAL_Delay(500);
 8007f7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007f7e:	f001 fc9b 	bl	80098b8 <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 8007f82:	4b2b      	ldr	r3, [pc, #172]	; (8008030 <cppLoop+0x958>)
 8007f84:	edd3 7a00 	vldr	s15, [r3]
 8007f88:	eeb0 0a67 	vmov.f32	s0, s15
 8007f8c:	4826      	ldr	r0, [pc, #152]	; (8008028 <cppLoop+0x950>)
 8007f8e:	f7fb fcac 	bl	80038ea <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 8007f92:	f04f 32ff 	mov.w	r2, #4294967295
 8007f96:	2101      	movs	r1, #1
 8007f98:	481a      	ldr	r0, [pc, #104]	; (8008004 <cppLoop+0x92c>)
 8007f9a:	f7fa f9f7 	bl	800238c <_ZN3LED2LREaa>
			//HAL_Delay(3000);
			//esc.on(0.35, 0.35, 0.35, 0.35);
			//HAL_Delay(1000);

			// Record start
			HAL_Delay(1000);
 8007f9e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007fa2:	f001 fc89 	bl	80098b8 <HAL_Delay>
			logger.start();
 8007fa6:	4824      	ldr	r0, [pc, #144]	; (8008038 <cppLoop+0x960>)
 8007fa8:	f7fc fbaf 	bl	800470a <_ZN6Logger5startEv>

			// Run
			line_trace.setMode(FIRST_RUNNING);
 8007fac:	2100      	movs	r1, #0
 8007fae:	481e      	ldr	r0, [pc, #120]	; (8008028 <cppLoop+0x950>)
 8007fb0:	f7fb fe46 	bl	8003c40 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 8007fb4:	481c      	ldr	r0, [pc, #112]	; (8008028 <cppLoop+0x950>)
 8007fb6:	f7fb fe81 	bl	8003cbc <_ZN9LineTrace7runningEv>

			// BLDC off
			//esc.off();

			// Record stop and save
			logger.stop();
 8007fba:	481f      	ldr	r0, [pc, #124]	; (8008038 <cppLoop+0x960>)
 8007fbc:	f7fc fbb5 	bl	800472a <_ZN6Logger4stopEv>
			logger.saveLogsInt("STATELOG", "LPERIOD.txt");
 8007fc0:	4a1e      	ldr	r2, [pc, #120]	; (800803c <cppLoop+0x964>)
 8007fc2:	491f      	ldr	r1, [pc, #124]	; (8008040 <cppLoop+0x968>)
 8007fc4:	481c      	ldr	r0, [pc, #112]	; (8008038 <cppLoop+0x960>)
 8007fc6:	f7fc faab 	bl	8004520 <_ZN6Logger11saveLogsIntEPKcS1_>
			logger.saveLogs2Int("STATELOG", "RPERIOD.txt");
 8007fca:	4a1e      	ldr	r2, [pc, #120]	; (8008044 <cppLoop+0x96c>)
 8007fcc:	491c      	ldr	r1, [pc, #112]	; (8008040 <cppLoop+0x968>)
 8007fce:	481a      	ldr	r0, [pc, #104]	; (8008038 <cppLoop+0x960>)
 8007fd0:	f7fc fabc 	bl	800454c <_ZN6Logger12saveLogs2IntEPKcS1_>

			led.LR(0, -1);
 8007fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fd8:	2100      	movs	r1, #0
 8007fda:	480a      	ldr	r0, [pc, #40]	; (8008004 <cppLoop+0x92c>)
 8007fdc:	f7fa f9d6 	bl	800238c <_ZN3LED2LREaa>
		}

		break;
 8007fe0:	f001 bb24 	b.w	800962c <cppLoop+0x1f54>
 8007fe4:	f3af 8000 	nop.w
 8007fe8:	88e368f1 	.word	0x88e368f1
 8007fec:	3ee4f8b5 	.word	0x3ee4f8b5
 8007ff0:	eb1c432d 	.word	0xeb1c432d
 8007ff4:	3f1a36e2 	.word	0x3f1a36e2
 8007ff8:	a0b5ed8d 	.word	0xa0b5ed8d
 8007ffc:	3eb0c6f7 	.word	0x3eb0c6f7
 8008000:	200005e8 	.word	0x200005e8
 8008004:	200005f4 	.word	0x200005f4
 8008008:	20042264 	.word	0x20042264
 800800c:	20042288 	.word	0x20042288
 8008010:	20042290 	.word	0x20042290
 8008014:	20042298 	.word	0x20042298
 8008018:	080199ac 	.word	0x080199ac
 800801c:	080199b8 	.word	0x080199b8
 8008020:	080199c0 	.word	0x080199c0
 8008024:	080199cc 	.word	0x080199cc
 8008028:	2001db84 	.word	0x2001db84
 800802c:	080199d8 	.word	0x080199d8
 8008030:	200422a0 	.word	0x200422a0
 8008034:	080199e4 	.word	0x080199e4
 8008038:	20000618 	.word	0x20000618
 800803c:	080199f0 	.word	0x080199f0
 8008040:	080199fc 	.word	0x080199fc
 8008044:	08019a08 	.word	0x08019a08

	case 2:
		led.fullColor('B');
 8008048:	2142      	movs	r1, #66	; 0x42
 800804a:	48c1      	ldr	r0, [pc, #772]	; (8008350 <cppLoop+0xc78>)
 800804c:	f7fa f8e2 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008050:	f7f9 f826 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008054:	2100      	movs	r1, #0
 8008056:	2000      	movs	r0, #0
 8008058:	f7f9 f832 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 800805c:	48bd      	ldr	r0, [pc, #756]	; (8008354 <cppLoop+0xc7c>)
 800805e:	f7f9 f859 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008062:	2101      	movs	r1, #1
 8008064:	2000      	movs	r0, #0
 8008066:	f7f9 f82b 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 800806a:	4bbb      	ldr	r3, [pc, #748]	; (8008358 <cppLoop+0xc80>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4618      	mov	r0, r3
 8008070:	f7f8 fa82 	bl	8000578 <__aeabi_f2d>
 8008074:	4603      	mov	r3, r0
 8008076:	460c      	mov	r4, r1
 8008078:	461a      	mov	r2, r3
 800807a:	4623      	mov	r3, r4
 800807c:	48b7      	ldr	r0, [pc, #732]	; (800835c <cppLoop+0xc84>)
 800807e:	f7f9 f849 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 8008082:	48b7      	ldr	r0, [pc, #732]	; (8008360 <cppLoop+0xc88>)
 8008084:	f7fa f862 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008088:	4603      	mov	r3, r0
 800808a:	2b10      	cmp	r3, #16
 800808c:	bf0c      	ite	eq
 800808e:	2301      	moveq	r3, #1
 8008090:	2300      	movne	r3, #0
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b00      	cmp	r3, #0
 8008096:	d023      	beq.n	80080e0 <cppLoop+0xa08>
			led.LR(-1, 1);
 8008098:	2201      	movs	r2, #1
 800809a:	f04f 31ff 	mov.w	r1, #4294967295
 800809e:	48ac      	ldr	r0, [pc, #688]	; (8008350 <cppLoop+0xc78>)
 80080a0:	f7fa f974 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80080a4:	2064      	movs	r0, #100	; 0x64
 80080a6:	f001 fc07 	bl	80098b8 <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 80080aa:	4bab      	ldr	r3, [pc, #684]	; (8008358 <cppLoop+0xc80>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7f8 fa62 	bl	8000578 <__aeabi_f2d>
 80080b4:	a3a4      	add	r3, pc, #656	; (adr r3, 8008348 <cppLoop+0xc70>)
 80080b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ba:	f7f8 f8ff 	bl	80002bc <__adddf3>
 80080be:	4603      	mov	r3, r0
 80080c0:	460c      	mov	r4, r1
 80080c2:	4618      	mov	r0, r3
 80080c4:	4621      	mov	r1, r4
 80080c6:	f7f8 fda7 	bl	8000c18 <__aeabi_d2f>
 80080ca:	4602      	mov	r2, r0
 80080cc:	4ba2      	ldr	r3, [pc, #648]	; (8008358 <cppLoop+0xc80>)
 80080ce:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 80080d0:	2200      	movs	r2, #0
 80080d2:	f04f 31ff 	mov.w	r1, #4294967295
 80080d6:	489e      	ldr	r0, [pc, #632]	; (8008350 <cppLoop+0xc78>)
 80080d8:	f7fa f958 	bl	800238c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 80080dc:	f001 baa8 	b.w	8009630 <cppLoop+0x1f58>
		else if(joy_stick.getValue() == JOY_L){
 80080e0:	489f      	ldr	r0, [pc, #636]	; (8008360 <cppLoop+0xc88>)
 80080e2:	f7fa f833 	bl	800214c <_ZN8JoyStick8getValueEv>
 80080e6:	4603      	mov	r3, r0
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	bf0c      	ite	eq
 80080ec:	2301      	moveq	r3, #1
 80080ee:	2300      	movne	r3, #0
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d023      	beq.n	800813e <cppLoop+0xa66>
			led.LR(-1, 1);
 80080f6:	2201      	movs	r2, #1
 80080f8:	f04f 31ff 	mov.w	r1, #4294967295
 80080fc:	4894      	ldr	r0, [pc, #592]	; (8008350 <cppLoop+0xc78>)
 80080fe:	f7fa f945 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008102:	2064      	movs	r0, #100	; 0x64
 8008104:	f001 fbd8 	bl	80098b8 <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 8008108:	4b93      	ldr	r3, [pc, #588]	; (8008358 <cppLoop+0xc80>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4618      	mov	r0, r3
 800810e:	f7f8 fa33 	bl	8000578 <__aeabi_f2d>
 8008112:	a38d      	add	r3, pc, #564	; (adr r3, 8008348 <cppLoop+0xc70>)
 8008114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008118:	f7f8 f8ce 	bl	80002b8 <__aeabi_dsub>
 800811c:	4603      	mov	r3, r0
 800811e:	460c      	mov	r4, r1
 8008120:	4618      	mov	r0, r3
 8008122:	4621      	mov	r1, r4
 8008124:	f7f8 fd78 	bl	8000c18 <__aeabi_d2f>
 8008128:	4602      	mov	r2, r0
 800812a:	4b8b      	ldr	r3, [pc, #556]	; (8008358 <cppLoop+0xc80>)
 800812c:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800812e:	2200      	movs	r2, #0
 8008130:	f04f 31ff 	mov.w	r1, #4294967295
 8008134:	4886      	ldr	r0, [pc, #536]	; (8008350 <cppLoop+0xc78>)
 8008136:	f7fa f929 	bl	800238c <_ZN3LED2LREaa>
		break;
 800813a:	f001 ba79 	b.w	8009630 <cppLoop+0x1f58>
		else if(joy_stick.getValue() == JOY_C){
 800813e:	4888      	ldr	r0, [pc, #544]	; (8008360 <cppLoop+0xc88>)
 8008140:	f7fa f804 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008144:	4603      	mov	r3, r0
 8008146:	2b02      	cmp	r3, #2
 8008148:	bf0c      	ite	eq
 800814a:	2301      	moveq	r3, #1
 800814c:	2300      	movne	r3, #0
 800814e:	b2db      	uxtb	r3, r3
 8008150:	2b00      	cmp	r3, #0
 8008152:	f001 826d 	beq.w	8009630 <cppLoop+0x1f58>
			led.LR(-1, 1);
 8008156:	2201      	movs	r2, #1
 8008158:	f04f 31ff 	mov.w	r1, #4294967295
 800815c:	487c      	ldr	r0, [pc, #496]	; (8008350 <cppLoop+0xc78>)
 800815e:	f7fa f915 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008162:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008166:	f001 fba7 	bl	80098b8 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 800816a:	2300      	movs	r3, #0
 800816c:	9300      	str	r3, [sp, #0]
 800816e:	4b7a      	ldr	r3, [pc, #488]	; (8008358 <cppLoop+0xc80>)
 8008170:	2201      	movs	r2, #1
 8008172:	497c      	ldr	r1, [pc, #496]	; (8008364 <cppLoop+0xc8c>)
 8008174:	487c      	ldr	r0, [pc, #496]	; (8008368 <cppLoop+0xc90>)
 8008176:	f7f9 fb63 	bl	8001840 <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 800817a:	4b77      	ldr	r3, [pc, #476]	; (8008358 <cppLoop+0xc80>)
 800817c:	edd3 7a00 	vldr	s15, [r3]
 8008180:	eeb0 0a67 	vmov.f32	s0, s15
 8008184:	4879      	ldr	r0, [pc, #484]	; (800836c <cppLoop+0xc94>)
 8008186:	f7fb fbb0 	bl	80038ea <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 800818a:	2200      	movs	r2, #0
 800818c:	f04f 31ff 	mov.w	r1, #4294967295
 8008190:	486f      	ldr	r0, [pc, #444]	; (8008350 <cppLoop+0xc78>)
 8008192:	f7fa f8fb 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008196:	f001 ba4b 	b.w	8009630 <cppLoop+0x1f58>

	case 3:
		led.fullColor('Y');
 800819a:	2159      	movs	r1, #89	; 0x59
 800819c:	486c      	ldr	r0, [pc, #432]	; (8008350 <cppLoop+0xc78>)
 800819e:	f7fa f839 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 80081a2:	f7f8 ff7d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80081a6:	2100      	movs	r1, #0
 80081a8:	2000      	movs	r0, #0
 80081aa:	f7f8 ff89 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", adj_max_velocity);
 80081ae:	4b70      	ldr	r3, [pc, #448]	; (8008370 <cppLoop+0xc98>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4618      	mov	r0, r3
 80081b4:	f7f8 f9e0 	bl	8000578 <__aeabi_f2d>
 80081b8:	4603      	mov	r3, r0
 80081ba:	460c      	mov	r4, r1
 80081bc:	461a      	mov	r2, r3
 80081be:	4623      	mov	r3, r4
 80081c0:	486c      	ldr	r0, [pc, #432]	; (8008374 <cppLoop+0xc9c>)
 80081c2:	f7f8 ffa7 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80081c6:	2101      	movs	r1, #1
 80081c8:	2000      	movs	r0, #0
 80081ca:	f7f8 ff79 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity);
 80081ce:	4b6a      	ldr	r3, [pc, #424]	; (8008378 <cppLoop+0xca0>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7f8 f9d0 	bl	8000578 <__aeabi_f2d>
 80081d8:	4603      	mov	r3, r0
 80081da:	460c      	mov	r4, r1
 80081dc:	461a      	mov	r2, r3
 80081de:	4623      	mov	r3, r4
 80081e0:	4866      	ldr	r0, [pc, #408]	; (800837c <cppLoop+0xca4>)
 80081e2:	f7f8 ff97 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80081e6:	485e      	ldr	r0, [pc, #376]	; (8008360 <cppLoop+0xc88>)
 80081e8:	f7f9 ffb0 	bl	800214c <_ZN8JoyStick8getValueEv>
 80081ec:	4603      	mov	r3, r0
 80081ee:	2b02      	cmp	r3, #2
 80081f0:	bf0c      	ite	eq
 80081f2:	2301      	moveq	r3, #1
 80081f4:	2300      	movne	r3, #0
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f001 821b 	beq.w	8009634 <cppLoop+0x1f5c>
			HAL_Delay(500);
 80081fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008202:	f001 fb59 	bl	80098b8 <HAL_Delay>

			led.LR(1, -1);
 8008206:	f04f 32ff 	mov.w	r2, #4294967295
 800820a:	2101      	movs	r1, #1
 800820c:	4850      	ldr	r0, [pc, #320]	; (8008350 <cppLoop+0xc78>)
 800820e:	f7fa f8bd 	bl	800238c <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8008212:	2101      	movs	r1, #1
 8008214:	4855      	ldr	r0, [pc, #340]	; (800836c <cppLoop+0xc94>)
 8008216:	f7fb fd13 	bl	8003c40 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 800821a:	4b57      	ldr	r3, [pc, #348]	; (8008378 <cppLoop+0xca0>)
 800821c:	edd3 7a00 	vldr	s15, [r3]
 8008220:	eeb0 0a67 	vmov.f32	s0, s15
 8008224:	4851      	ldr	r0, [pc, #324]	; (800836c <cppLoop+0xc94>)
 8008226:	f7fb fb60 	bl	80038ea <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 800822a:	4b51      	ldr	r3, [pc, #324]	; (8008370 <cppLoop+0xc98>)
 800822c:	edd3 7a00 	vldr	s15, [r3]
 8008230:	eeb0 0a67 	vmov.f32	s0, s15
 8008234:	484d      	ldr	r0, [pc, #308]	; (800836c <cppLoop+0xc94>)
 8008236:	f7fb fb68 	bl	800390a <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 800823a:	4b4f      	ldr	r3, [pc, #316]	; (8008378 <cppLoop+0xca0>)
 800823c:	edd3 7a00 	vldr	s15, [r3]
 8008240:	eeb0 0a67 	vmov.f32	s0, s15
 8008244:	4849      	ldr	r0, [pc, #292]	; (800836c <cppLoop+0xc94>)
 8008246:	f7fb fb80 	bl	800394a <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabele();
 800824a:	4848      	ldr	r0, [pc, #288]	; (800836c <cppLoop+0xc94>)
 800824c:	f7fb fe20 	bl	8003e90 <_ZN9LineTrace20createVelocityTabeleEv>

			HAL_Delay(3000);
 8008250:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8008254:	f001 fb30 	bl	80098b8 <HAL_Delay>
			esc.on(0.35, 0.35, 0.35, 0.35);
 8008258:	eddf 1a49 	vldr	s3, [pc, #292]	; 8008380 <cppLoop+0xca8>
 800825c:	ed9f 1a48 	vldr	s2, [pc, #288]	; 8008380 <cppLoop+0xca8>
 8008260:	eddf 0a47 	vldr	s1, [pc, #284]	; 8008380 <cppLoop+0xca8>
 8008264:	ed9f 0a46 	vldr	s0, [pc, #280]	; 8008380 <cppLoop+0xca8>
 8008268:	4846      	ldr	r0, [pc, #280]	; (8008384 <cppLoop+0xcac>)
 800826a:	f7f8 fff1 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 800826e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008272:	f001 fb21 	bl	80098b8 <HAL_Delay>

			line_trace.running();
 8008276:	483d      	ldr	r0, [pc, #244]	; (800836c <cppLoop+0xc94>)
 8008278:	f7fb fd20 	bl	8003cbc <_ZN9LineTrace7runningEv>

			// BLDC off
			esc.off();
 800827c:	4841      	ldr	r0, [pc, #260]	; (8008384 <cppLoop+0xcac>)
 800827e:	f7f9 f881 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 8008282:	f04f 32ff 	mov.w	r2, #4294967295
 8008286:	2100      	movs	r1, #0
 8008288:	4831      	ldr	r0, [pc, #196]	; (8008350 <cppLoop+0xc78>)
 800828a:	f7fa f87f 	bl	800238c <_ZN3LED2LREaa>
		}

		break;
 800828e:	f001 b9d1 	b.w	8009634 <cppLoop+0x1f5c>

	case 4:
		led.fullColor('G');
 8008292:	2147      	movs	r1, #71	; 0x47
 8008294:	482e      	ldr	r0, [pc, #184]	; (8008350 <cppLoop+0xc78>)
 8008296:	f7f9 ffbd 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 800829a:	f7f8 ff01 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800829e:	2100      	movs	r1, #0
 80082a0:	2000      	movs	r0, #0
 80082a2:	f7f8 ff0d 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", line_trace.getMaxVelocity());
 80082a6:	4831      	ldr	r0, [pc, #196]	; (800836c <cppLoop+0xc94>)
 80082a8:	f7fb fb7f 	bl	80039aa <_ZN9LineTrace14getMaxVelocityEv>
 80082ac:	ee10 3a10 	vmov	r3, s0
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7f8 f961 	bl	8000578 <__aeabi_f2d>
 80082b6:	4603      	mov	r3, r0
 80082b8:	460c      	mov	r4, r1
 80082ba:	461a      	mov	r2, r3
 80082bc:	4623      	mov	r3, r4
 80082be:	482d      	ldr	r0, [pc, #180]	; (8008374 <cppLoop+0xc9c>)
 80082c0:	f7f8 ff28 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80082c4:	2101      	movs	r1, #1
 80082c6:	2000      	movs	r0, #0
 80082c8:	f7f8 fefa 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity());
 80082cc:	4827      	ldr	r0, [pc, #156]	; (800836c <cppLoop+0xc94>)
 80082ce:	f7fb fb8c 	bl	80039ea <_ZN9LineTrace14getMinVelocityEv>
 80082d2:	ee10 3a10 	vmov	r3, s0
 80082d6:	4618      	mov	r0, r3
 80082d8:	f7f8 f94e 	bl	8000578 <__aeabi_f2d>
 80082dc:	4603      	mov	r3, r0
 80082de:	460c      	mov	r4, r1
 80082e0:	461a      	mov	r2, r3
 80082e2:	4623      	mov	r3, r4
 80082e4:	481d      	ldr	r0, [pc, #116]	; (800835c <cppLoop+0xc84>)
 80082e6:	f7f8 ff15 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80082ea:	481d      	ldr	r0, [pc, #116]	; (8008360 <cppLoop+0xc88>)
 80082ec:	f7f9 ff2e 	bl	800214c <_ZN8JoyStick8getValueEv>
 80082f0:	4603      	mov	r3, r0
 80082f2:	2b08      	cmp	r3, #8
 80082f4:	bf0c      	ite	eq
 80082f6:	2301      	moveq	r3, #1
 80082f8:	2300      	movne	r3, #0
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d045      	beq.n	800838c <cppLoop+0xcb4>
			led.LR(-1, 1);
 8008300:	2201      	movs	r2, #1
 8008302:	f04f 31ff 	mov.w	r1, #4294967295
 8008306:	4812      	ldr	r0, [pc, #72]	; (8008350 <cppLoop+0xc78>)
 8008308:	f7fa f840 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 800830c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008310:	f001 fad2 	bl	80098b8 <HAL_Delay>

			selector_vel++;
 8008314:	4b1c      	ldr	r3, [pc, #112]	; (8008388 <cppLoop+0xcb0>)
 8008316:	f9b3 3000 	ldrsh.w	r3, [r3]
 800831a:	b29b      	uxth	r3, r3
 800831c:	3301      	adds	r3, #1
 800831e:	b29b      	uxth	r3, r3
 8008320:	b21a      	sxth	r2, r3
 8008322:	4b19      	ldr	r3, [pc, #100]	; (8008388 <cppLoop+0xcb0>)
 8008324:	801a      	strh	r2, [r3, #0]
			if(selector_vel >= 2) selector_vel = 0;
 8008326:	4b18      	ldr	r3, [pc, #96]	; (8008388 <cppLoop+0xcb0>)
 8008328:	f9b3 3000 	ldrsh.w	r3, [r3]
 800832c:	2b01      	cmp	r3, #1
 800832e:	dd02      	ble.n	8008336 <cppLoop+0xc5e>
 8008330:	4b15      	ldr	r3, [pc, #84]	; (8008388 <cppLoop+0xcb0>)
 8008332:	2200      	movs	r2, #0
 8008334:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008336:	2200      	movs	r2, #0
 8008338:	f04f 31ff 	mov.w	r1, #4294967295
 800833c:	4804      	ldr	r0, [pc, #16]	; (8008350 <cppLoop+0xc78>)
 800833e:	f7fa f825 	bl	800238c <_ZN3LED2LREaa>
			line_trace.setMaxVelocity(adj_max_velocity);
			line_trace.setMinVelocity(adj_min_velocity);

			led.LR(-1, 0);
		}
		break;
 8008342:	f001 b979 	b.w	8009638 <cppLoop+0x1f60>
 8008346:	bf00      	nop
 8008348:	9999999a 	.word	0x9999999a
 800834c:	3fb99999 	.word	0x3fb99999
 8008350:	200005f4 	.word	0x200005f4
 8008354:	080199d8 	.word	0x080199d8
 8008358:	200422a0 	.word	0x200422a0
 800835c:	08019a14 	.word	0x08019a14
 8008360:	200005e8 	.word	0x200005e8
 8008364:	08019a20 	.word	0x08019a20
 8008368:	080199b8 	.word	0x080199b8
 800836c:	2001db84 	.word	0x2001db84
 8008370:	200422a8 	.word	0x200422a8
 8008374:	08019a2c 	.word	0x08019a2c
 8008378:	200422b8 	.word	0x200422b8
 800837c:	080199e4 	.word	0x080199e4
 8008380:	3eb33333 	.word	0x3eb33333
 8008384:	2001db80 	.word	0x2001db80
 8008388:	2004226a 	.word	0x2004226a
		else if(joy_stick.getValue() == JOY_R){
 800838c:	48a4      	ldr	r0, [pc, #656]	; (8008620 <cppLoop+0xf48>)
 800838e:	f7f9 fedd 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008392:	4603      	mov	r3, r0
 8008394:	2b10      	cmp	r3, #16
 8008396:	bf0c      	ite	eq
 8008398:	2301      	moveq	r3, #1
 800839a:	2300      	movne	r3, #0
 800839c:	b2db      	uxtb	r3, r3
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d03c      	beq.n	800841c <cppLoop+0xd44>
			led.LR(-1, 1);
 80083a2:	2201      	movs	r2, #1
 80083a4:	f04f 31ff 	mov.w	r1, #4294967295
 80083a8:	489e      	ldr	r0, [pc, #632]	; (8008624 <cppLoop+0xf4c>)
 80083aa:	f7f9 ffef 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80083ae:	2064      	movs	r0, #100	; 0x64
 80083b0:	f001 fa82 	bl	80098b8 <HAL_Delay>
			if(selector_vel == 0)
 80083b4:	4b9c      	ldr	r3, [pc, #624]	; (8008628 <cppLoop+0xf50>)
 80083b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d113      	bne.n	80083e6 <cppLoop+0xd0e>
				adj_max_velocity = adj_max_velocity + 0.1;
 80083be:	4b9b      	ldr	r3, [pc, #620]	; (800862c <cppLoop+0xf54>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7f8 f8d8 	bl	8000578 <__aeabi_f2d>
 80083c8:	a393      	add	r3, pc, #588	; (adr r3, 8008618 <cppLoop+0xf40>)
 80083ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ce:	f7f7 ff75 	bl	80002bc <__adddf3>
 80083d2:	4603      	mov	r3, r0
 80083d4:	460c      	mov	r4, r1
 80083d6:	4618      	mov	r0, r3
 80083d8:	4621      	mov	r1, r4
 80083da:	f7f8 fc1d 	bl	8000c18 <__aeabi_d2f>
 80083de:	4602      	mov	r2, r0
 80083e0:	4b92      	ldr	r3, [pc, #584]	; (800862c <cppLoop+0xf54>)
 80083e2:	601a      	str	r2, [r3, #0]
 80083e4:	e012      	b.n	800840c <cppLoop+0xd34>
				adj_min_velocity = adj_min_velocity + 0.1;
 80083e6:	4b92      	ldr	r3, [pc, #584]	; (8008630 <cppLoop+0xf58>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7f8 f8c4 	bl	8000578 <__aeabi_f2d>
 80083f0:	a389      	add	r3, pc, #548	; (adr r3, 8008618 <cppLoop+0xf40>)
 80083f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f6:	f7f7 ff61 	bl	80002bc <__adddf3>
 80083fa:	4603      	mov	r3, r0
 80083fc:	460c      	mov	r4, r1
 80083fe:	4618      	mov	r0, r3
 8008400:	4621      	mov	r1, r4
 8008402:	f7f8 fc09 	bl	8000c18 <__aeabi_d2f>
 8008406:	4602      	mov	r2, r0
 8008408:	4b89      	ldr	r3, [pc, #548]	; (8008630 <cppLoop+0xf58>)
 800840a:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800840c:	2200      	movs	r2, #0
 800840e:	f04f 31ff 	mov.w	r1, #4294967295
 8008412:	4884      	ldr	r0, [pc, #528]	; (8008624 <cppLoop+0xf4c>)
 8008414:	f7f9 ffba 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008418:	f001 b90e 	b.w	8009638 <cppLoop+0x1f60>
		else if(joy_stick.getValue() == JOY_L){
 800841c:	4880      	ldr	r0, [pc, #512]	; (8008620 <cppLoop+0xf48>)
 800841e:	f7f9 fe95 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008422:	4603      	mov	r3, r0
 8008424:	2b01      	cmp	r3, #1
 8008426:	bf0c      	ite	eq
 8008428:	2301      	moveq	r3, #1
 800842a:	2300      	movne	r3, #0
 800842c:	b2db      	uxtb	r3, r3
 800842e:	2b00      	cmp	r3, #0
 8008430:	d03c      	beq.n	80084ac <cppLoop+0xdd4>
			led.LR(-1, 1);
 8008432:	2201      	movs	r2, #1
 8008434:	f04f 31ff 	mov.w	r1, #4294967295
 8008438:	487a      	ldr	r0, [pc, #488]	; (8008624 <cppLoop+0xf4c>)
 800843a:	f7f9 ffa7 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 800843e:	2064      	movs	r0, #100	; 0x64
 8008440:	f001 fa3a 	bl	80098b8 <HAL_Delay>
			if(selector_vel == 0)
 8008444:	4b78      	ldr	r3, [pc, #480]	; (8008628 <cppLoop+0xf50>)
 8008446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d113      	bne.n	8008476 <cppLoop+0xd9e>
				adj_max_velocity = adj_max_velocity - 0.1;
 800844e:	4b77      	ldr	r3, [pc, #476]	; (800862c <cppLoop+0xf54>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4618      	mov	r0, r3
 8008454:	f7f8 f890 	bl	8000578 <__aeabi_f2d>
 8008458:	a36f      	add	r3, pc, #444	; (adr r3, 8008618 <cppLoop+0xf40>)
 800845a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845e:	f7f7 ff2b 	bl	80002b8 <__aeabi_dsub>
 8008462:	4603      	mov	r3, r0
 8008464:	460c      	mov	r4, r1
 8008466:	4618      	mov	r0, r3
 8008468:	4621      	mov	r1, r4
 800846a:	f7f8 fbd5 	bl	8000c18 <__aeabi_d2f>
 800846e:	4602      	mov	r2, r0
 8008470:	4b6e      	ldr	r3, [pc, #440]	; (800862c <cppLoop+0xf54>)
 8008472:	601a      	str	r2, [r3, #0]
 8008474:	e012      	b.n	800849c <cppLoop+0xdc4>
				adj_min_velocity = adj_min_velocity - 0.1;
 8008476:	4b6e      	ldr	r3, [pc, #440]	; (8008630 <cppLoop+0xf58>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4618      	mov	r0, r3
 800847c:	f7f8 f87c 	bl	8000578 <__aeabi_f2d>
 8008480:	a365      	add	r3, pc, #404	; (adr r3, 8008618 <cppLoop+0xf40>)
 8008482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008486:	f7f7 ff17 	bl	80002b8 <__aeabi_dsub>
 800848a:	4603      	mov	r3, r0
 800848c:	460c      	mov	r4, r1
 800848e:	4618      	mov	r0, r3
 8008490:	4621      	mov	r1, r4
 8008492:	f7f8 fbc1 	bl	8000c18 <__aeabi_d2f>
 8008496:	4602      	mov	r2, r0
 8008498:	4b65      	ldr	r3, [pc, #404]	; (8008630 <cppLoop+0xf58>)
 800849a:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800849c:	2200      	movs	r2, #0
 800849e:	f04f 31ff 	mov.w	r1, #4294967295
 80084a2:	4860      	ldr	r0, [pc, #384]	; (8008624 <cppLoop+0xf4c>)
 80084a4:	f7f9 ff72 	bl	800238c <_ZN3LED2LREaa>
		break;
 80084a8:	f001 b8c6 	b.w	8009638 <cppLoop+0x1f60>
		else if(joy_stick.getValue() == JOY_C){
 80084ac:	485c      	ldr	r0, [pc, #368]	; (8008620 <cppLoop+0xf48>)
 80084ae:	f7f9 fe4d 	bl	800214c <_ZN8JoyStick8getValueEv>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b02      	cmp	r3, #2
 80084b6:	bf0c      	ite	eq
 80084b8:	2301      	moveq	r3, #1
 80084ba:	2300      	movne	r3, #0
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f001 80ba 	beq.w	8009638 <cppLoop+0x1f60>
			led.LR(-1, 1);
 80084c4:	2201      	movs	r2, #1
 80084c6:	f04f 31ff 	mov.w	r1, #4294967295
 80084ca:	4856      	ldr	r0, [pc, #344]	; (8008624 <cppLoop+0xf4c>)
 80084cc:	f7f9 ff5e 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80084d0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80084d4:	f001 f9f0 	bl	80098b8 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 80084d8:	2300      	movs	r3, #0
 80084da:	9300      	str	r3, [sp, #0]
 80084dc:	4b53      	ldr	r3, [pc, #332]	; (800862c <cppLoop+0xf54>)
 80084de:	2201      	movs	r2, #1
 80084e0:	4954      	ldr	r1, [pc, #336]	; (8008634 <cppLoop+0xf5c>)
 80084e2:	4855      	ldr	r0, [pc, #340]	; (8008638 <cppLoop+0xf60>)
 80084e4:	f7f9 f9ac 	bl	8001840 <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL.TXT", 1, &adj_min_velocity, OVER_WRITE);
 80084e8:	2300      	movs	r3, #0
 80084ea:	9300      	str	r3, [sp, #0]
 80084ec:	4b50      	ldr	r3, [pc, #320]	; (8008630 <cppLoop+0xf58>)
 80084ee:	2201      	movs	r2, #1
 80084f0:	4952      	ldr	r1, [pc, #328]	; (800863c <cppLoop+0xf64>)
 80084f2:	4851      	ldr	r0, [pc, #324]	; (8008638 <cppLoop+0xf60>)
 80084f4:	f7f9 f9a4 	bl	8001840 <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 80084f8:	4b4c      	ldr	r3, [pc, #304]	; (800862c <cppLoop+0xf54>)
 80084fa:	edd3 7a00 	vldr	s15, [r3]
 80084fe:	eeb0 0a67 	vmov.f32	s0, s15
 8008502:	484f      	ldr	r0, [pc, #316]	; (8008640 <cppLoop+0xf68>)
 8008504:	f7fb fa01 	bl	800390a <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8008508:	4b49      	ldr	r3, [pc, #292]	; (8008630 <cppLoop+0xf58>)
 800850a:	edd3 7a00 	vldr	s15, [r3]
 800850e:	eeb0 0a67 	vmov.f32	s0, s15
 8008512:	484b      	ldr	r0, [pc, #300]	; (8008640 <cppLoop+0xf68>)
 8008514:	f7fb fa19 	bl	800394a <_ZN9LineTrace14setMinVelocityEf>
			led.LR(-1, 0);
 8008518:	2200      	movs	r2, #0
 800851a:	f04f 31ff 	mov.w	r1, #4294967295
 800851e:	4841      	ldr	r0, [pc, #260]	; (8008624 <cppLoop+0xf4c>)
 8008520:	f7f9 ff34 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008524:	f001 b888 	b.w	8009638 <cppLoop+0x1f60>

	case 5:
		led.fullColor('M');
 8008528:	214d      	movs	r1, #77	; 0x4d
 800852a:	483e      	ldr	r0, [pc, #248]	; (8008624 <cppLoop+0xf4c>)
 800852c:	f7f9 fe72 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008530:	f7f8 fdb6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008534:	2100      	movs	r1, #0
 8008536:	2000      	movs	r0, #0
 8008538:	f7f8 fdc2 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", adj_max_velocity2);
 800853c:	4b41      	ldr	r3, [pc, #260]	; (8008644 <cppLoop+0xf6c>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4618      	mov	r0, r3
 8008542:	f7f8 f819 	bl	8000578 <__aeabi_f2d>
 8008546:	4603      	mov	r3, r0
 8008548:	460c      	mov	r4, r1
 800854a:	461a      	mov	r2, r3
 800854c:	4623      	mov	r3, r4
 800854e:	483e      	ldr	r0, [pc, #248]	; (8008648 <cppLoop+0xf70>)
 8008550:	f7f8 fde0 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008554:	2101      	movs	r1, #1
 8008556:	2000      	movs	r0, #0
 8008558:	f7f8 fdb2 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity2);
 800855c:	4b3b      	ldr	r3, [pc, #236]	; (800864c <cppLoop+0xf74>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4618      	mov	r0, r3
 8008562:	f7f8 f809 	bl	8000578 <__aeabi_f2d>
 8008566:	4603      	mov	r3, r0
 8008568:	460c      	mov	r4, r1
 800856a:	461a      	mov	r2, r3
 800856c:	4623      	mov	r3, r4
 800856e:	4838      	ldr	r0, [pc, #224]	; (8008650 <cppLoop+0xf78>)
 8008570:	f7f8 fdd0 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008574:	482a      	ldr	r0, [pc, #168]	; (8008620 <cppLoop+0xf48>)
 8008576:	f7f9 fde9 	bl	800214c <_ZN8JoyStick8getValueEv>
 800857a:	4603      	mov	r3, r0
 800857c:	2b02      	cmp	r3, #2
 800857e:	bf0c      	ite	eq
 8008580:	2301      	moveq	r3, #1
 8008582:	2300      	movne	r3, #0
 8008584:	b2db      	uxtb	r3, r3
 8008586:	2b00      	cmp	r3, #0
 8008588:	f001 8058 	beq.w	800963c <cppLoop+0x1f64>
			HAL_Delay(500);
 800858c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008590:	f001 f992 	bl	80098b8 <HAL_Delay>

			led.LR(1, -1);
 8008594:	f04f 32ff 	mov.w	r2, #4294967295
 8008598:	2101      	movs	r1, #1
 800859a:	4822      	ldr	r0, [pc, #136]	; (8008624 <cppLoop+0xf4c>)
 800859c:	f7f9 fef6 	bl	800238c <_ZN3LED2LREaa>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 80085a0:	4b2c      	ldr	r3, [pc, #176]	; (8008654 <cppLoop+0xf7c>)
 80085a2:	edd3 7a00 	vldr	s15, [r3]
 80085a6:	4b2c      	ldr	r3, [pc, #176]	; (8008658 <cppLoop+0xf80>)
 80085a8:	ed93 7a00 	vldr	s14, [r3]
 80085ac:	4b2b      	ldr	r3, [pc, #172]	; (800865c <cppLoop+0xf84>)
 80085ae:	edd3 6a00 	vldr	s13, [r3]
 80085b2:	eeb0 1a66 	vmov.f32	s2, s13
 80085b6:	eef0 0a47 	vmov.f32	s1, s14
 80085ba:	eeb0 0a67 	vmov.f32	s0, s15
 80085be:	4820      	ldr	r0, [pc, #128]	; (8008640 <cppLoop+0xf68>)
 80085c0:	f7fb f8f8 	bl	80037b4 <_ZN9LineTrace7setGainEfff>
			line_trace.setMode(THIRD_RUNNING);
 80085c4:	2102      	movs	r1, #2
 80085c6:	481e      	ldr	r0, [pc, #120]	; (8008640 <cppLoop+0xf68>)
 80085c8:	f7fb fb3a 	bl	8003c40 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 80085cc:	4b1f      	ldr	r3, [pc, #124]	; (800864c <cppLoop+0xf74>)
 80085ce:	edd3 7a00 	vldr	s15, [r3]
 80085d2:	eeb0 0a67 	vmov.f32	s0, s15
 80085d6:	481a      	ldr	r0, [pc, #104]	; (8008640 <cppLoop+0xf68>)
 80085d8:	f7fb f987 	bl	80038ea <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 80085dc:	4b19      	ldr	r3, [pc, #100]	; (8008644 <cppLoop+0xf6c>)
 80085de:	edd3 7a00 	vldr	s15, [r3]
 80085e2:	eeb0 0a67 	vmov.f32	s0, s15
 80085e6:	4816      	ldr	r0, [pc, #88]	; (8008640 <cppLoop+0xf68>)
 80085e8:	f7fb f99f 	bl	800392a <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 80085ec:	4b17      	ldr	r3, [pc, #92]	; (800864c <cppLoop+0xf74>)
 80085ee:	edd3 7a00 	vldr	s15, [r3]
 80085f2:	eeb0 0a67 	vmov.f32	s0, s15
 80085f6:	4812      	ldr	r0, [pc, #72]	; (8008640 <cppLoop+0xf68>)
 80085f8:	f7fb f9b7 	bl	800396a <_ZN9LineTrace15setMinVelocity2Ef>
			line_trace.createVelocityTabele();
 80085fc:	4810      	ldr	r0, [pc, #64]	; (8008640 <cppLoop+0xf68>)
 80085fe:	f7fb fc47 	bl	8003e90 <_ZN9LineTrace20createVelocityTabeleEv>

			line_trace.running();
 8008602:	480f      	ldr	r0, [pc, #60]	; (8008640 <cppLoop+0xf68>)
 8008604:	f7fb fb5a 	bl	8003cbc <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8008608:	f04f 32ff 	mov.w	r2, #4294967295
 800860c:	2100      	movs	r1, #0
 800860e:	4805      	ldr	r0, [pc, #20]	; (8008624 <cppLoop+0xf4c>)
 8008610:	f7f9 febc 	bl	800238c <_ZN3LED2LREaa>
		}

		break;
 8008614:	f001 b812 	b.w	800963c <cppLoop+0x1f64>
 8008618:	9999999a 	.word	0x9999999a
 800861c:	3fb99999 	.word	0x3fb99999
 8008620:	200005e8 	.word	0x200005e8
 8008624:	200005f4 	.word	0x200005f4
 8008628:	2004226a 	.word	0x2004226a
 800862c:	200422a8 	.word	0x200422a8
 8008630:	200422b8 	.word	0x200422b8
 8008634:	08019a38 	.word	0x08019a38
 8008638:	080199b8 	.word	0x080199b8
 800863c:	08019a44 	.word	0x08019a44
 8008640:	2001db84 	.word	0x2001db84
 8008644:	200422b0 	.word	0x200422b0
 8008648:	08019a50 	.word	0x08019a50
 800864c:	200422c0 	.word	0x200422c0
 8008650:	080199e4 	.word	0x080199e4
 8008654:	20042270 	.word	0x20042270
 8008658:	20042278 	.word	0x20042278
 800865c:	20042280 	.word	0x20042280

	case 6:
		led.fullColor('R');
 8008660:	2152      	movs	r1, #82	; 0x52
 8008662:	4895      	ldr	r0, [pc, #596]	; (80088b8 <cppLoop+0x11e0>)
 8008664:	f7f9 fdd6 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008668:	f7f8 fd1a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800866c:	2100      	movs	r1, #0
 800866e:	2000      	movs	r0, #0
 8008670:	f7f8 fd26 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", line_trace.getMaxVelocity2());
 8008674:	4891      	ldr	r0, [pc, #580]	; (80088bc <cppLoop+0x11e4>)
 8008676:	f7fb f9a8 	bl	80039ca <_ZN9LineTrace15getMaxVelocity2Ev>
 800867a:	ee10 3a10 	vmov	r3, s0
 800867e:	4618      	mov	r0, r3
 8008680:	f7f7 ff7a 	bl	8000578 <__aeabi_f2d>
 8008684:	4603      	mov	r3, r0
 8008686:	460c      	mov	r4, r1
 8008688:	461a      	mov	r2, r3
 800868a:	4623      	mov	r3, r4
 800868c:	488c      	ldr	r0, [pc, #560]	; (80088c0 <cppLoop+0x11e8>)
 800868e:	f7f8 fd41 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008692:	2101      	movs	r1, #1
 8008694:	2000      	movs	r0, #0
 8008696:	f7f8 fd13 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity2());
 800869a:	4888      	ldr	r0, [pc, #544]	; (80088bc <cppLoop+0x11e4>)
 800869c:	f7fb f9b5 	bl	8003a0a <_ZN9LineTrace15getMinVelocity2Ev>
 80086a0:	ee10 3a10 	vmov	r3, s0
 80086a4:	4618      	mov	r0, r3
 80086a6:	f7f7 ff67 	bl	8000578 <__aeabi_f2d>
 80086aa:	4603      	mov	r3, r0
 80086ac:	460c      	mov	r4, r1
 80086ae:	461a      	mov	r2, r3
 80086b0:	4623      	mov	r3, r4
 80086b2:	4884      	ldr	r0, [pc, #528]	; (80088c4 <cppLoop+0x11ec>)
 80086b4:	f7f8 fd2e 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80086b8:	4883      	ldr	r0, [pc, #524]	; (80088c8 <cppLoop+0x11f0>)
 80086ba:	f7f9 fd47 	bl	800214c <_ZN8JoyStick8getValueEv>
 80086be:	4603      	mov	r3, r0
 80086c0:	2b08      	cmp	r3, #8
 80086c2:	bf0c      	ite	eq
 80086c4:	2301      	moveq	r3, #1
 80086c6:	2300      	movne	r3, #0
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d022      	beq.n	8008714 <cppLoop+0x103c>
			led.LR(-1, 1);
 80086ce:	2201      	movs	r2, #1
 80086d0:	f04f 31ff 	mov.w	r1, #4294967295
 80086d4:	4878      	ldr	r0, [pc, #480]	; (80088b8 <cppLoop+0x11e0>)
 80086d6:	f7f9 fe59 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80086da:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80086de:	f001 f8eb 	bl	80098b8 <HAL_Delay>

			selector_vel2++;
 80086e2:	4b7a      	ldr	r3, [pc, #488]	; (80088cc <cppLoop+0x11f4>)
 80086e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	3301      	adds	r3, #1
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	b21a      	sxth	r2, r3
 80086f0:	4b76      	ldr	r3, [pc, #472]	; (80088cc <cppLoop+0x11f4>)
 80086f2:	801a      	strh	r2, [r3, #0]
			if(selector_vel2 >= 2) selector_vel2 = 0;
 80086f4:	4b75      	ldr	r3, [pc, #468]	; (80088cc <cppLoop+0x11f4>)
 80086f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	dd02      	ble.n	8008704 <cppLoop+0x102c>
 80086fe:	4b73      	ldr	r3, [pc, #460]	; (80088cc <cppLoop+0x11f4>)
 8008700:	2200      	movs	r2, #0
 8008702:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008704:	2200      	movs	r2, #0
 8008706:	f04f 31ff 	mov.w	r1, #4294967295
 800870a:	486b      	ldr	r0, [pc, #428]	; (80088b8 <cppLoop+0x11e0>)
 800870c:	f7f9 fe3e 	bl	800238c <_ZN3LED2LREaa>
			line_trace.setMinVelocity2(adj_min_velocity2);

			led.LR(-1, 0);
		}

		break;
 8008710:	f000 bf96 	b.w	8009640 <cppLoop+0x1f68>
		else if(joy_stick.getValue() == JOY_R){
 8008714:	486c      	ldr	r0, [pc, #432]	; (80088c8 <cppLoop+0x11f0>)
 8008716:	f7f9 fd19 	bl	800214c <_ZN8JoyStick8getValueEv>
 800871a:	4603      	mov	r3, r0
 800871c:	2b10      	cmp	r3, #16
 800871e:	bf0c      	ite	eq
 8008720:	2301      	moveq	r3, #1
 8008722:	2300      	movne	r3, #0
 8008724:	b2db      	uxtb	r3, r3
 8008726:	2b00      	cmp	r3, #0
 8008728:	d03c      	beq.n	80087a4 <cppLoop+0x10cc>
			led.LR(-1, 1);
 800872a:	2201      	movs	r2, #1
 800872c:	f04f 31ff 	mov.w	r1, #4294967295
 8008730:	4861      	ldr	r0, [pc, #388]	; (80088b8 <cppLoop+0x11e0>)
 8008732:	f7f9 fe2b 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008736:	2064      	movs	r0, #100	; 0x64
 8008738:	f001 f8be 	bl	80098b8 <HAL_Delay>
			if(selector_vel2 == 0)
 800873c:	4b63      	ldr	r3, [pc, #396]	; (80088cc <cppLoop+0x11f4>)
 800873e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d113      	bne.n	800876e <cppLoop+0x1096>
				adj_max_velocity2 = adj_max_velocity2 + 0.1;
 8008746:	4b62      	ldr	r3, [pc, #392]	; (80088d0 <cppLoop+0x11f8>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4618      	mov	r0, r3
 800874c:	f7f7 ff14 	bl	8000578 <__aeabi_f2d>
 8008750:	a357      	add	r3, pc, #348	; (adr r3, 80088b0 <cppLoop+0x11d8>)
 8008752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008756:	f7f7 fdb1 	bl	80002bc <__adddf3>
 800875a:	4603      	mov	r3, r0
 800875c:	460c      	mov	r4, r1
 800875e:	4618      	mov	r0, r3
 8008760:	4621      	mov	r1, r4
 8008762:	f7f8 fa59 	bl	8000c18 <__aeabi_d2f>
 8008766:	4602      	mov	r2, r0
 8008768:	4b59      	ldr	r3, [pc, #356]	; (80088d0 <cppLoop+0x11f8>)
 800876a:	601a      	str	r2, [r3, #0]
 800876c:	e012      	b.n	8008794 <cppLoop+0x10bc>
				adj_min_velocity2 = adj_min_velocity2 + 0.1;
 800876e:	4b59      	ldr	r3, [pc, #356]	; (80088d4 <cppLoop+0x11fc>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4618      	mov	r0, r3
 8008774:	f7f7 ff00 	bl	8000578 <__aeabi_f2d>
 8008778:	a34d      	add	r3, pc, #308	; (adr r3, 80088b0 <cppLoop+0x11d8>)
 800877a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877e:	f7f7 fd9d 	bl	80002bc <__adddf3>
 8008782:	4603      	mov	r3, r0
 8008784:	460c      	mov	r4, r1
 8008786:	4618      	mov	r0, r3
 8008788:	4621      	mov	r1, r4
 800878a:	f7f8 fa45 	bl	8000c18 <__aeabi_d2f>
 800878e:	4602      	mov	r2, r0
 8008790:	4b50      	ldr	r3, [pc, #320]	; (80088d4 <cppLoop+0x11fc>)
 8008792:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008794:	2200      	movs	r2, #0
 8008796:	f04f 31ff 	mov.w	r1, #4294967295
 800879a:	4847      	ldr	r0, [pc, #284]	; (80088b8 <cppLoop+0x11e0>)
 800879c:	f7f9 fdf6 	bl	800238c <_ZN3LED2LREaa>
		break;
 80087a0:	f000 bf4e 	b.w	8009640 <cppLoop+0x1f68>
		else if(joy_stick.getValue() == JOY_L){
 80087a4:	4848      	ldr	r0, [pc, #288]	; (80088c8 <cppLoop+0x11f0>)
 80087a6:	f7f9 fcd1 	bl	800214c <_ZN8JoyStick8getValueEv>
 80087aa:	4603      	mov	r3, r0
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	bf0c      	ite	eq
 80087b0:	2301      	moveq	r3, #1
 80087b2:	2300      	movne	r3, #0
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d03c      	beq.n	8008834 <cppLoop+0x115c>
			led.LR(-1, 1);
 80087ba:	2201      	movs	r2, #1
 80087bc:	f04f 31ff 	mov.w	r1, #4294967295
 80087c0:	483d      	ldr	r0, [pc, #244]	; (80088b8 <cppLoop+0x11e0>)
 80087c2:	f7f9 fde3 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80087c6:	2064      	movs	r0, #100	; 0x64
 80087c8:	f001 f876 	bl	80098b8 <HAL_Delay>
			if(selector_vel2 == 0)
 80087cc:	4b3f      	ldr	r3, [pc, #252]	; (80088cc <cppLoop+0x11f4>)
 80087ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d113      	bne.n	80087fe <cppLoop+0x1126>
				adj_max_velocity2 = adj_max_velocity2 - 0.1;
 80087d6:	4b3e      	ldr	r3, [pc, #248]	; (80088d0 <cppLoop+0x11f8>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4618      	mov	r0, r3
 80087dc:	f7f7 fecc 	bl	8000578 <__aeabi_f2d>
 80087e0:	a333      	add	r3, pc, #204	; (adr r3, 80088b0 <cppLoop+0x11d8>)
 80087e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e6:	f7f7 fd67 	bl	80002b8 <__aeabi_dsub>
 80087ea:	4603      	mov	r3, r0
 80087ec:	460c      	mov	r4, r1
 80087ee:	4618      	mov	r0, r3
 80087f0:	4621      	mov	r1, r4
 80087f2:	f7f8 fa11 	bl	8000c18 <__aeabi_d2f>
 80087f6:	4602      	mov	r2, r0
 80087f8:	4b35      	ldr	r3, [pc, #212]	; (80088d0 <cppLoop+0x11f8>)
 80087fa:	601a      	str	r2, [r3, #0]
 80087fc:	e012      	b.n	8008824 <cppLoop+0x114c>
				adj_min_velocity2 = adj_min_velocity2 - 0.1;
 80087fe:	4b35      	ldr	r3, [pc, #212]	; (80088d4 <cppLoop+0x11fc>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4618      	mov	r0, r3
 8008804:	f7f7 feb8 	bl	8000578 <__aeabi_f2d>
 8008808:	a329      	add	r3, pc, #164	; (adr r3, 80088b0 <cppLoop+0x11d8>)
 800880a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880e:	f7f7 fd53 	bl	80002b8 <__aeabi_dsub>
 8008812:	4603      	mov	r3, r0
 8008814:	460c      	mov	r4, r1
 8008816:	4618      	mov	r0, r3
 8008818:	4621      	mov	r1, r4
 800881a:	f7f8 f9fd 	bl	8000c18 <__aeabi_d2f>
 800881e:	4602      	mov	r2, r0
 8008820:	4b2c      	ldr	r3, [pc, #176]	; (80088d4 <cppLoop+0x11fc>)
 8008822:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008824:	2200      	movs	r2, #0
 8008826:	f04f 31ff 	mov.w	r1, #4294967295
 800882a:	4823      	ldr	r0, [pc, #140]	; (80088b8 <cppLoop+0x11e0>)
 800882c:	f7f9 fdae 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008830:	f000 bf06 	b.w	8009640 <cppLoop+0x1f68>
		else if(joy_stick.getValue() == JOY_C){
 8008834:	4824      	ldr	r0, [pc, #144]	; (80088c8 <cppLoop+0x11f0>)
 8008836:	f7f9 fc89 	bl	800214c <_ZN8JoyStick8getValueEv>
 800883a:	4603      	mov	r3, r0
 800883c:	2b02      	cmp	r3, #2
 800883e:	bf0c      	ite	eq
 8008840:	2301      	moveq	r3, #1
 8008842:	2300      	movne	r3, #0
 8008844:	b2db      	uxtb	r3, r3
 8008846:	2b00      	cmp	r3, #0
 8008848:	f000 86fa 	beq.w	8009640 <cppLoop+0x1f68>
			led.LR(-1, 1);
 800884c:	2201      	movs	r2, #1
 800884e:	f04f 31ff 	mov.w	r1, #4294967295
 8008852:	4819      	ldr	r0, [pc, #100]	; (80088b8 <cppLoop+0x11e0>)
 8008854:	f7f9 fd9a 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008858:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800885c:	f001 f82c 	bl	80098b8 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 8008860:	2300      	movs	r3, #0
 8008862:	9300      	str	r3, [sp, #0]
 8008864:	4b1a      	ldr	r3, [pc, #104]	; (80088d0 <cppLoop+0x11f8>)
 8008866:	2201      	movs	r2, #1
 8008868:	491b      	ldr	r1, [pc, #108]	; (80088d8 <cppLoop+0x1200>)
 800886a:	481c      	ldr	r0, [pc, #112]	; (80088dc <cppLoop+0x1204>)
 800886c:	f7f8 ffe8 	bl	8001840 <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL2.TXT", 1, &adj_min_velocity2, OVER_WRITE);
 8008870:	2300      	movs	r3, #0
 8008872:	9300      	str	r3, [sp, #0]
 8008874:	4b17      	ldr	r3, [pc, #92]	; (80088d4 <cppLoop+0x11fc>)
 8008876:	2201      	movs	r2, #1
 8008878:	4919      	ldr	r1, [pc, #100]	; (80088e0 <cppLoop+0x1208>)
 800887a:	4818      	ldr	r0, [pc, #96]	; (80088dc <cppLoop+0x1204>)
 800887c:	f7f8 ffe0 	bl	8001840 <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8008880:	4b13      	ldr	r3, [pc, #76]	; (80088d0 <cppLoop+0x11f8>)
 8008882:	edd3 7a00 	vldr	s15, [r3]
 8008886:	eeb0 0a67 	vmov.f32	s0, s15
 800888a:	480c      	ldr	r0, [pc, #48]	; (80088bc <cppLoop+0x11e4>)
 800888c:	f7fb f84d 	bl	800392a <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 8008890:	4b10      	ldr	r3, [pc, #64]	; (80088d4 <cppLoop+0x11fc>)
 8008892:	edd3 7a00 	vldr	s15, [r3]
 8008896:	eeb0 0a67 	vmov.f32	s0, s15
 800889a:	4808      	ldr	r0, [pc, #32]	; (80088bc <cppLoop+0x11e4>)
 800889c:	f7fb f865 	bl	800396a <_ZN9LineTrace15setMinVelocity2Ef>
			led.LR(-1, 0);
 80088a0:	2200      	movs	r2, #0
 80088a2:	f04f 31ff 	mov.w	r1, #4294967295
 80088a6:	4804      	ldr	r0, [pc, #16]	; (80088b8 <cppLoop+0x11e0>)
 80088a8:	f7f9 fd70 	bl	800238c <_ZN3LED2LREaa>
		break;
 80088ac:	f000 bec8 	b.w	8009640 <cppLoop+0x1f68>
 80088b0:	9999999a 	.word	0x9999999a
 80088b4:	3fb99999 	.word	0x3fb99999
 80088b8:	200005f4 	.word	0x200005f4
 80088bc:	2001db84 	.word	0x2001db84
 80088c0:	08019a50 	.word	0x08019a50
 80088c4:	08019a14 	.word	0x08019a14
 80088c8:	200005e8 	.word	0x200005e8
 80088cc:	2004226c 	.word	0x2004226c
 80088d0:	200422b0 	.word	0x200422b0
 80088d4:	200422c0 	.word	0x200422c0
 80088d8:	08019a5c 	.word	0x08019a5c
 80088dc:	080199b8 	.word	0x080199b8
 80088e0:	08019a68 	.word	0x08019a68

	case 7:
		led.fullColor('W');
 80088e4:	2157      	movs	r1, #87	; 0x57
 80088e6:	48c2      	ldr	r0, [pc, #776]	; (8008bf0 <cppLoop+0x1518>)
 80088e8:	f7f9 fc94 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 80088ec:	f7f8 fbd8 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80088f0:	2100      	movs	r1, #0
 80088f2:	2000      	movs	r0, #0
 80088f4:	f7f8 fbe4 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC:%4.1f", line_trace.getMaxAcc());
 80088f8:	48be      	ldr	r0, [pc, #760]	; (8008bf4 <cppLoop+0x151c>)
 80088fa:	f7fb f8ca 	bl	8003a92 <_ZN9LineTrace9getMaxAccEv>
 80088fe:	ee10 3a10 	vmov	r3, s0
 8008902:	4618      	mov	r0, r3
 8008904:	f7f7 fe38 	bl	8000578 <__aeabi_f2d>
 8008908:	4603      	mov	r3, r0
 800890a:	460c      	mov	r4, r1
 800890c:	461a      	mov	r2, r3
 800890e:	4623      	mov	r3, r4
 8008910:	48b9      	ldr	r0, [pc, #740]	; (8008bf8 <cppLoop+0x1520>)
 8008912:	f7f8 fbff 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008916:	2101      	movs	r1, #1
 8008918:	2000      	movs	r0, #0
 800891a:	f7f8 fbd1 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC:%4.1f", line_trace.getMaxDec());
 800891e:	48b5      	ldr	r0, [pc, #724]	; (8008bf4 <cppLoop+0x151c>)
 8008920:	f7fb f8ed 	bl	8003afe <_ZN9LineTrace9getMaxDecEv>
 8008924:	ee10 3a10 	vmov	r3, s0
 8008928:	4618      	mov	r0, r3
 800892a:	f7f7 fe25 	bl	8000578 <__aeabi_f2d>
 800892e:	4603      	mov	r3, r0
 8008930:	460c      	mov	r4, r1
 8008932:	461a      	mov	r2, r3
 8008934:	4623      	mov	r3, r4
 8008936:	48b1      	ldr	r0, [pc, #708]	; (8008bfc <cppLoop+0x1524>)
 8008938:	f7f8 fbec 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 800893c:	48b0      	ldr	r0, [pc, #704]	; (8008c00 <cppLoop+0x1528>)
 800893e:	f7f9 fc05 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008942:	4603      	mov	r3, r0
 8008944:	2b08      	cmp	r3, #8
 8008946:	bf0c      	ite	eq
 8008948:	2301      	moveq	r3, #1
 800894a:	2300      	movne	r3, #0
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	d022      	beq.n	8008998 <cppLoop+0x12c0>
			led.LR(-1, 1);
 8008952:	2201      	movs	r2, #1
 8008954:	f04f 31ff 	mov.w	r1, #4294967295
 8008958:	48a5      	ldr	r0, [pc, #660]	; (8008bf0 <cppLoop+0x1518>)
 800895a:	f7f9 fd17 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 800895e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008962:	f000 ffa9 	bl	80098b8 <HAL_Delay>

			selector_acc++;
 8008966:	4ba7      	ldr	r3, [pc, #668]	; (8008c04 <cppLoop+0x152c>)
 8008968:	f9b3 3000 	ldrsh.w	r3, [r3]
 800896c:	b29b      	uxth	r3, r3
 800896e:	3301      	adds	r3, #1
 8008970:	b29b      	uxth	r3, r3
 8008972:	b21a      	sxth	r2, r3
 8008974:	4ba3      	ldr	r3, [pc, #652]	; (8008c04 <cppLoop+0x152c>)
 8008976:	801a      	strh	r2, [r3, #0]
			if(selector_acc >= 2) selector_acc = 0;
 8008978:	4ba2      	ldr	r3, [pc, #648]	; (8008c04 <cppLoop+0x152c>)
 800897a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800897e:	2b01      	cmp	r3, #1
 8008980:	dd02      	ble.n	8008988 <cppLoop+0x12b0>
 8008982:	4ba0      	ldr	r3, [pc, #640]	; (8008c04 <cppLoop+0x152c>)
 8008984:	2200      	movs	r2, #0
 8008986:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008988:	2200      	movs	r2, #0
 800898a:	f04f 31ff 	mov.w	r1, #4294967295
 800898e:	4898      	ldr	r0, [pc, #608]	; (8008bf0 <cppLoop+0x1518>)
 8008990:	f7f9 fcfc 	bl	800238c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
			line_trace.setMaxAccDec(adj_acc, adj_dec);

			led.LR(-1, 0);
		}
		break;
 8008994:	f000 be56 	b.w	8009644 <cppLoop+0x1f6c>
		else if(joy_stick.getValue() == JOY_R){
 8008998:	4899      	ldr	r0, [pc, #612]	; (8008c00 <cppLoop+0x1528>)
 800899a:	f7f9 fbd7 	bl	800214c <_ZN8JoyStick8getValueEv>
 800899e:	4603      	mov	r3, r0
 80089a0:	2b10      	cmp	r3, #16
 80089a2:	bf0c      	ite	eq
 80089a4:	2301      	moveq	r3, #1
 80089a6:	2300      	movne	r3, #0
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d03c      	beq.n	8008a28 <cppLoop+0x1350>
			led.LR(-1, 1);
 80089ae:	2201      	movs	r2, #1
 80089b0:	f04f 31ff 	mov.w	r1, #4294967295
 80089b4:	488e      	ldr	r0, [pc, #568]	; (8008bf0 <cppLoop+0x1518>)
 80089b6:	f7f9 fce9 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80089ba:	2064      	movs	r0, #100	; 0x64
 80089bc:	f000 ff7c 	bl	80098b8 <HAL_Delay>
			if(selector_acc == 0){
 80089c0:	4b90      	ldr	r3, [pc, #576]	; (8008c04 <cppLoop+0x152c>)
 80089c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d113      	bne.n	80089f2 <cppLoop+0x131a>
				adj_acc = adj_acc + 0.1;
 80089ca:	4b8f      	ldr	r3, [pc, #572]	; (8008c08 <cppLoop+0x1530>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4618      	mov	r0, r3
 80089d0:	f7f7 fdd2 	bl	8000578 <__aeabi_f2d>
 80089d4:	a384      	add	r3, pc, #528	; (adr r3, 8008be8 <cppLoop+0x1510>)
 80089d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089da:	f7f7 fc6f 	bl	80002bc <__adddf3>
 80089de:	4603      	mov	r3, r0
 80089e0:	460c      	mov	r4, r1
 80089e2:	4618      	mov	r0, r3
 80089e4:	4621      	mov	r1, r4
 80089e6:	f7f8 f917 	bl	8000c18 <__aeabi_d2f>
 80089ea:	4602      	mov	r2, r0
 80089ec:	4b86      	ldr	r3, [pc, #536]	; (8008c08 <cppLoop+0x1530>)
 80089ee:	601a      	str	r2, [r3, #0]
 80089f0:	e012      	b.n	8008a18 <cppLoop+0x1340>
				adj_dec = adj_dec + 0.1;
 80089f2:	4b86      	ldr	r3, [pc, #536]	; (8008c0c <cppLoop+0x1534>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4618      	mov	r0, r3
 80089f8:	f7f7 fdbe 	bl	8000578 <__aeabi_f2d>
 80089fc:	a37a      	add	r3, pc, #488	; (adr r3, 8008be8 <cppLoop+0x1510>)
 80089fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a02:	f7f7 fc5b 	bl	80002bc <__adddf3>
 8008a06:	4603      	mov	r3, r0
 8008a08:	460c      	mov	r4, r1
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	4621      	mov	r1, r4
 8008a0e:	f7f8 f903 	bl	8000c18 <__aeabi_d2f>
 8008a12:	4602      	mov	r2, r0
 8008a14:	4b7d      	ldr	r3, [pc, #500]	; (8008c0c <cppLoop+0x1534>)
 8008a16:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f04f 31ff 	mov.w	r1, #4294967295
 8008a1e:	4874      	ldr	r0, [pc, #464]	; (8008bf0 <cppLoop+0x1518>)
 8008a20:	f7f9 fcb4 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008a24:	f000 be0e 	b.w	8009644 <cppLoop+0x1f6c>
		else if(joy_stick.getValue() == JOY_L){
 8008a28:	4875      	ldr	r0, [pc, #468]	; (8008c00 <cppLoop+0x1528>)
 8008a2a:	f7f9 fb8f 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	bf0c      	ite	eq
 8008a34:	2301      	moveq	r3, #1
 8008a36:	2300      	movne	r3, #0
 8008a38:	b2db      	uxtb	r3, r3
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d03c      	beq.n	8008ab8 <cppLoop+0x13e0>
			led.LR(-1, 1);
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f04f 31ff 	mov.w	r1, #4294967295
 8008a44:	486a      	ldr	r0, [pc, #424]	; (8008bf0 <cppLoop+0x1518>)
 8008a46:	f7f9 fca1 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008a4a:	2064      	movs	r0, #100	; 0x64
 8008a4c:	f000 ff34 	bl	80098b8 <HAL_Delay>
			if(selector_acc == 0){
 8008a50:	4b6c      	ldr	r3, [pc, #432]	; (8008c04 <cppLoop+0x152c>)
 8008a52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d113      	bne.n	8008a82 <cppLoop+0x13aa>
				adj_acc = adj_acc - 0.1;
 8008a5a:	4b6b      	ldr	r3, [pc, #428]	; (8008c08 <cppLoop+0x1530>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f7f7 fd8a 	bl	8000578 <__aeabi_f2d>
 8008a64:	a360      	add	r3, pc, #384	; (adr r3, 8008be8 <cppLoop+0x1510>)
 8008a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6a:	f7f7 fc25 	bl	80002b8 <__aeabi_dsub>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	460c      	mov	r4, r1
 8008a72:	4618      	mov	r0, r3
 8008a74:	4621      	mov	r1, r4
 8008a76:	f7f8 f8cf 	bl	8000c18 <__aeabi_d2f>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	4b62      	ldr	r3, [pc, #392]	; (8008c08 <cppLoop+0x1530>)
 8008a7e:	601a      	str	r2, [r3, #0]
 8008a80:	e012      	b.n	8008aa8 <cppLoop+0x13d0>
				adj_dec = adj_dec - 0.1;
 8008a82:	4b62      	ldr	r3, [pc, #392]	; (8008c0c <cppLoop+0x1534>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4618      	mov	r0, r3
 8008a88:	f7f7 fd76 	bl	8000578 <__aeabi_f2d>
 8008a8c:	a356      	add	r3, pc, #344	; (adr r3, 8008be8 <cppLoop+0x1510>)
 8008a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a92:	f7f7 fc11 	bl	80002b8 <__aeabi_dsub>
 8008a96:	4603      	mov	r3, r0
 8008a98:	460c      	mov	r4, r1
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	4621      	mov	r1, r4
 8008a9e:	f7f8 f8bb 	bl	8000c18 <__aeabi_d2f>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	4b59      	ldr	r3, [pc, #356]	; (8008c0c <cppLoop+0x1534>)
 8008aa6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f04f 31ff 	mov.w	r1, #4294967295
 8008aae:	4850      	ldr	r0, [pc, #320]	; (8008bf0 <cppLoop+0x1518>)
 8008ab0:	f7f9 fc6c 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008ab4:	f000 bdc6 	b.w	8009644 <cppLoop+0x1f6c>
		else if(joy_stick.getValue() == JOY_C){
 8008ab8:	4851      	ldr	r0, [pc, #324]	; (8008c00 <cppLoop+0x1528>)
 8008aba:	f7f9 fb47 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	2b02      	cmp	r3, #2
 8008ac2:	bf0c      	ite	eq
 8008ac4:	2301      	moveq	r3, #1
 8008ac6:	2300      	movne	r3, #0
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f000 85ba 	beq.w	8009644 <cppLoop+0x1f6c>
			led.LR(-1, 1);
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	f04f 31ff 	mov.w	r1, #4294967295
 8008ad6:	4846      	ldr	r0, [pc, #280]	; (8008bf0 <cppLoop+0x1518>)
 8008ad8:	f7f9 fc58 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008adc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008ae0:	f000 feea 	bl	80098b8 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC.TXT", 1, &adj_acc, OVER_WRITE);
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	9300      	str	r3, [sp, #0]
 8008ae8:	4b47      	ldr	r3, [pc, #284]	; (8008c08 <cppLoop+0x1530>)
 8008aea:	2201      	movs	r2, #1
 8008aec:	4948      	ldr	r1, [pc, #288]	; (8008c10 <cppLoop+0x1538>)
 8008aee:	4849      	ldr	r0, [pc, #292]	; (8008c14 <cppLoop+0x153c>)
 8008af0:	f7f8 fea6 	bl	8001840 <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
 8008af4:	2300      	movs	r3, #0
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	4b44      	ldr	r3, [pc, #272]	; (8008c0c <cppLoop+0x1534>)
 8008afa:	2201      	movs	r2, #1
 8008afc:	4946      	ldr	r1, [pc, #280]	; (8008c18 <cppLoop+0x1540>)
 8008afe:	4845      	ldr	r0, [pc, #276]	; (8008c14 <cppLoop+0x153c>)
 8008b00:	f7f8 fe9e 	bl	8001840 <sd_write_array_float>
			line_trace.setMaxAccDec(adj_acc, adj_dec);
 8008b04:	4b40      	ldr	r3, [pc, #256]	; (8008c08 <cppLoop+0x1530>)
 8008b06:	edd3 7a00 	vldr	s15, [r3]
 8008b0a:	4b40      	ldr	r3, [pc, #256]	; (8008c0c <cppLoop+0x1534>)
 8008b0c:	ed93 7a00 	vldr	s14, [r3]
 8008b10:	eef0 0a47 	vmov.f32	s1, s14
 8008b14:	eeb0 0a67 	vmov.f32	s0, s15
 8008b18:	4836      	ldr	r0, [pc, #216]	; (8008bf4 <cppLoop+0x151c>)
 8008b1a:	f7fa ff86 	bl	8003a2a <_ZN9LineTrace12setMaxAccDecEff>
			led.LR(-1, 0);
 8008b1e:	2200      	movs	r2, #0
 8008b20:	f04f 31ff 	mov.w	r1, #4294967295
 8008b24:	4832      	ldr	r0, [pc, #200]	; (8008bf0 <cppLoop+0x1518>)
 8008b26:	f7f9 fc31 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008b2a:	f000 bd8b 	b.w	8009644 <cppLoop+0x1f6c>

	case 8:
		led.fullColor('W');
 8008b2e:	2157      	movs	r1, #87	; 0x57
 8008b30:	482f      	ldr	r0, [pc, #188]	; (8008bf0 <cppLoop+0x1518>)
 8008b32:	f7f9 fb6f 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008b36:	f7f8 fab3 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008b3a:	2100      	movs	r1, #0
 8008b3c:	2000      	movs	r0, #0
 8008b3e:	f7f8 fabf 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC2:%3.1f", line_trace.getMaxAcc2());
 8008b42:	482c      	ldr	r0, [pc, #176]	; (8008bf4 <cppLoop+0x151c>)
 8008b44:	f7fa ffc9 	bl	8003ada <_ZN9LineTrace10getMaxAcc2Ev>
 8008b48:	ee10 3a10 	vmov	r3, s0
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f7f7 fd13 	bl	8000578 <__aeabi_f2d>
 8008b52:	4603      	mov	r3, r0
 8008b54:	460c      	mov	r4, r1
 8008b56:	461a      	mov	r2, r3
 8008b58:	4623      	mov	r3, r4
 8008b5a:	4830      	ldr	r0, [pc, #192]	; (8008c1c <cppLoop+0x1544>)
 8008b5c:	f7f8 fada 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008b60:	2101      	movs	r1, #1
 8008b62:	2000      	movs	r0, #0
 8008b64:	f7f8 faac 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC2:%3.1f", line_trace.getMaxDec2());
 8008b68:	4822      	ldr	r0, [pc, #136]	; (8008bf4 <cppLoop+0x151c>)
 8008b6a:	f7fa ffa4 	bl	8003ab6 <_ZN9LineTrace10getMaxDec2Ev>
 8008b6e:	ee10 3a10 	vmov	r3, s0
 8008b72:	4618      	mov	r0, r3
 8008b74:	f7f7 fd00 	bl	8000578 <__aeabi_f2d>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	460c      	mov	r4, r1
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	4623      	mov	r3, r4
 8008b80:	4827      	ldr	r0, [pc, #156]	; (8008c20 <cppLoop+0x1548>)
 8008b82:	f7f8 fac7 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008b86:	481e      	ldr	r0, [pc, #120]	; (8008c00 <cppLoop+0x1528>)
 8008b88:	f7f9 fae0 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2b08      	cmp	r3, #8
 8008b90:	bf0c      	ite	eq
 8008b92:	2301      	moveq	r3, #1
 8008b94:	2300      	movne	r3, #0
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d045      	beq.n	8008c28 <cppLoop+0x1550>
			led.LR(-1, 1);
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	f04f 31ff 	mov.w	r1, #4294967295
 8008ba2:	4813      	ldr	r0, [pc, #76]	; (8008bf0 <cppLoop+0x1518>)
 8008ba4:	f7f9 fbf2 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008ba8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008bac:	f000 fe84 	bl	80098b8 <HAL_Delay>

			selector_acc2++;
 8008bb0:	4b1c      	ldr	r3, [pc, #112]	; (8008c24 <cppLoop+0x154c>)
 8008bb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	3301      	adds	r3, #1
 8008bba:	b29b      	uxth	r3, r3
 8008bbc:	b21a      	sxth	r2, r3
 8008bbe:	4b19      	ldr	r3, [pc, #100]	; (8008c24 <cppLoop+0x154c>)
 8008bc0:	801a      	strh	r2, [r3, #0]
			if(selector_acc2 >= 2) selector_acc2 = 0;
 8008bc2:	4b18      	ldr	r3, [pc, #96]	; (8008c24 <cppLoop+0x154c>)
 8008bc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	dd02      	ble.n	8008bd2 <cppLoop+0x14fa>
 8008bcc:	4b15      	ldr	r3, [pc, #84]	; (8008c24 <cppLoop+0x154c>)
 8008bce:	2200      	movs	r2, #0
 8008bd0:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8008bd8:	4805      	ldr	r0, [pc, #20]	; (8008bf0 <cppLoop+0x1518>)
 8008bda:	f7f9 fbd7 	bl	800238c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);

			led.LR(-1, 0);
		}
		break;
 8008bde:	f000 bd33 	b.w	8009648 <cppLoop+0x1f70>
 8008be2:	bf00      	nop
 8008be4:	f3af 8000 	nop.w
 8008be8:	9999999a 	.word	0x9999999a
 8008bec:	3fb99999 	.word	0x3fb99999
 8008bf0:	200005f4 	.word	0x200005f4
 8008bf4:	2001db84 	.word	0x2001db84
 8008bf8:	08019a74 	.word	0x08019a74
 8008bfc:	08019a80 	.word	0x08019a80
 8008c00:	200005e8 	.word	0x200005e8
 8008c04:	20042266 	.word	0x20042266
 8008c08:	200422c8 	.word	0x200422c8
 8008c0c:	200422d0 	.word	0x200422d0
 8008c10:	08019a8c 	.word	0x08019a8c
 8008c14:	080199b8 	.word	0x080199b8
 8008c18:	08019a94 	.word	0x08019a94
 8008c1c:	08019a9c 	.word	0x08019a9c
 8008c20:	08019aa8 	.word	0x08019aa8
 8008c24:	20042268 	.word	0x20042268
		else if(joy_stick.getValue() == JOY_R){
 8008c28:	48bf      	ldr	r0, [pc, #764]	; (8008f28 <cppLoop+0x1850>)
 8008c2a:	f7f9 fa8f 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	2b10      	cmp	r3, #16
 8008c32:	bf0c      	ite	eq
 8008c34:	2301      	moveq	r3, #1
 8008c36:	2300      	movne	r3, #0
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d03c      	beq.n	8008cb8 <cppLoop+0x15e0>
			led.LR(-1, 1);
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f04f 31ff 	mov.w	r1, #4294967295
 8008c44:	48b9      	ldr	r0, [pc, #740]	; (8008f2c <cppLoop+0x1854>)
 8008c46:	f7f9 fba1 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008c4a:	2064      	movs	r0, #100	; 0x64
 8008c4c:	f000 fe34 	bl	80098b8 <HAL_Delay>
			if(selector_acc2 == 0){
 8008c50:	4bb7      	ldr	r3, [pc, #732]	; (8008f30 <cppLoop+0x1858>)
 8008c52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d113      	bne.n	8008c82 <cppLoop+0x15aa>
				adj_acc2 = adj_acc2 + 0.1;
 8008c5a:	4bb6      	ldr	r3, [pc, #728]	; (8008f34 <cppLoop+0x185c>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4618      	mov	r0, r3
 8008c60:	f7f7 fc8a 	bl	8000578 <__aeabi_f2d>
 8008c64:	a3ae      	add	r3, pc, #696	; (adr r3, 8008f20 <cppLoop+0x1848>)
 8008c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6a:	f7f7 fb27 	bl	80002bc <__adddf3>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	460c      	mov	r4, r1
 8008c72:	4618      	mov	r0, r3
 8008c74:	4621      	mov	r1, r4
 8008c76:	f7f7 ffcf 	bl	8000c18 <__aeabi_d2f>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	4bad      	ldr	r3, [pc, #692]	; (8008f34 <cppLoop+0x185c>)
 8008c7e:	601a      	str	r2, [r3, #0]
 8008c80:	e012      	b.n	8008ca8 <cppLoop+0x15d0>
				adj_dec2 = adj_dec2 + 0.1;
 8008c82:	4bad      	ldr	r3, [pc, #692]	; (8008f38 <cppLoop+0x1860>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7f7 fc76 	bl	8000578 <__aeabi_f2d>
 8008c8c:	a3a4      	add	r3, pc, #656	; (adr r3, 8008f20 <cppLoop+0x1848>)
 8008c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c92:	f7f7 fb13 	bl	80002bc <__adddf3>
 8008c96:	4603      	mov	r3, r0
 8008c98:	460c      	mov	r4, r1
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	4621      	mov	r1, r4
 8008c9e:	f7f7 ffbb 	bl	8000c18 <__aeabi_d2f>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	4ba4      	ldr	r3, [pc, #656]	; (8008f38 <cppLoop+0x1860>)
 8008ca6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f04f 31ff 	mov.w	r1, #4294967295
 8008cae:	489f      	ldr	r0, [pc, #636]	; (8008f2c <cppLoop+0x1854>)
 8008cb0:	f7f9 fb6c 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008cb4:	f000 bcc8 	b.w	8009648 <cppLoop+0x1f70>
		else if(joy_stick.getValue() == JOY_L){
 8008cb8:	489b      	ldr	r0, [pc, #620]	; (8008f28 <cppLoop+0x1850>)
 8008cba:	f7f9 fa47 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	bf0c      	ite	eq
 8008cc4:	2301      	moveq	r3, #1
 8008cc6:	2300      	movne	r3, #0
 8008cc8:	b2db      	uxtb	r3, r3
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d03c      	beq.n	8008d48 <cppLoop+0x1670>
			led.LR(-1, 1);
 8008cce:	2201      	movs	r2, #1
 8008cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8008cd4:	4895      	ldr	r0, [pc, #596]	; (8008f2c <cppLoop+0x1854>)
 8008cd6:	f7f9 fb59 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008cda:	2064      	movs	r0, #100	; 0x64
 8008cdc:	f000 fdec 	bl	80098b8 <HAL_Delay>
			if(selector_acc2 == 0){
 8008ce0:	4b93      	ldr	r3, [pc, #588]	; (8008f30 <cppLoop+0x1858>)
 8008ce2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d113      	bne.n	8008d12 <cppLoop+0x163a>
				adj_acc2 = adj_acc2 - 0.1;
 8008cea:	4b92      	ldr	r3, [pc, #584]	; (8008f34 <cppLoop+0x185c>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f7f7 fc42 	bl	8000578 <__aeabi_f2d>
 8008cf4:	a38a      	add	r3, pc, #552	; (adr r3, 8008f20 <cppLoop+0x1848>)
 8008cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfa:	f7f7 fadd 	bl	80002b8 <__aeabi_dsub>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	460c      	mov	r4, r1
 8008d02:	4618      	mov	r0, r3
 8008d04:	4621      	mov	r1, r4
 8008d06:	f7f7 ff87 	bl	8000c18 <__aeabi_d2f>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	4b89      	ldr	r3, [pc, #548]	; (8008f34 <cppLoop+0x185c>)
 8008d0e:	601a      	str	r2, [r3, #0]
 8008d10:	e012      	b.n	8008d38 <cppLoop+0x1660>
				adj_dec2 = adj_dec2 - 0.1;
 8008d12:	4b89      	ldr	r3, [pc, #548]	; (8008f38 <cppLoop+0x1860>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4618      	mov	r0, r3
 8008d18:	f7f7 fc2e 	bl	8000578 <__aeabi_f2d>
 8008d1c:	a380      	add	r3, pc, #512	; (adr r3, 8008f20 <cppLoop+0x1848>)
 8008d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d22:	f7f7 fac9 	bl	80002b8 <__aeabi_dsub>
 8008d26:	4603      	mov	r3, r0
 8008d28:	460c      	mov	r4, r1
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	4621      	mov	r1, r4
 8008d2e:	f7f7 ff73 	bl	8000c18 <__aeabi_d2f>
 8008d32:	4602      	mov	r2, r0
 8008d34:	4b80      	ldr	r3, [pc, #512]	; (8008f38 <cppLoop+0x1860>)
 8008d36:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f04f 31ff 	mov.w	r1, #4294967295
 8008d3e:	487b      	ldr	r0, [pc, #492]	; (8008f2c <cppLoop+0x1854>)
 8008d40:	f7f9 fb24 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008d44:	f000 bc80 	b.w	8009648 <cppLoop+0x1f70>
		else if(joy_stick.getValue() == JOY_C){
 8008d48:	4877      	ldr	r0, [pc, #476]	; (8008f28 <cppLoop+0x1850>)
 8008d4a:	f7f9 f9ff 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b02      	cmp	r3, #2
 8008d52:	bf0c      	ite	eq
 8008d54:	2301      	moveq	r3, #1
 8008d56:	2300      	movne	r3, #0
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f000 8474 	beq.w	8009648 <cppLoop+0x1f70>
			led.LR(-1, 1);
 8008d60:	2201      	movs	r2, #1
 8008d62:	f04f 31ff 	mov.w	r1, #4294967295
 8008d66:	4871      	ldr	r0, [pc, #452]	; (8008f2c <cppLoop+0x1854>)
 8008d68:	f7f9 fb10 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008d6c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008d70:	f000 fda2 	bl	80098b8 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC2.TXT", 1, &adj_acc2, OVER_WRITE);
 8008d74:	2300      	movs	r3, #0
 8008d76:	9300      	str	r3, [sp, #0]
 8008d78:	4b6e      	ldr	r3, [pc, #440]	; (8008f34 <cppLoop+0x185c>)
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	496f      	ldr	r1, [pc, #444]	; (8008f3c <cppLoop+0x1864>)
 8008d7e:	4870      	ldr	r0, [pc, #448]	; (8008f40 <cppLoop+0x1868>)
 8008d80:	f7f8 fd5e 	bl	8001840 <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
 8008d84:	2300      	movs	r3, #0
 8008d86:	9300      	str	r3, [sp, #0]
 8008d88:	4b6b      	ldr	r3, [pc, #428]	; (8008f38 <cppLoop+0x1860>)
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	496d      	ldr	r1, [pc, #436]	; (8008f44 <cppLoop+0x186c>)
 8008d8e:	486c      	ldr	r0, [pc, #432]	; (8008f40 <cppLoop+0x1868>)
 8008d90:	f7f8 fd56 	bl	8001840 <sd_write_array_float>
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);
 8008d94:	4b67      	ldr	r3, [pc, #412]	; (8008f34 <cppLoop+0x185c>)
 8008d96:	edd3 7a00 	vldr	s15, [r3]
 8008d9a:	4b67      	ldr	r3, [pc, #412]	; (8008f38 <cppLoop+0x1860>)
 8008d9c:	ed93 7a00 	vldr	s14, [r3]
 8008da0:	eef0 0a47 	vmov.f32	s1, s14
 8008da4:	eeb0 0a67 	vmov.f32	s0, s15
 8008da8:	4867      	ldr	r0, [pc, #412]	; (8008f48 <cppLoop+0x1870>)
 8008daa:	f7fa fe58 	bl	8003a5e <_ZN9LineTrace13setMaxAccDec2Eff>
			led.LR(-1, 0);
 8008dae:	2200      	movs	r2, #0
 8008db0:	f04f 31ff 	mov.w	r1, #4294967295
 8008db4:	485d      	ldr	r0, [pc, #372]	; (8008f2c <cppLoop+0x1854>)
 8008db6:	f7f9 fae9 	bl	800238c <_ZN3LED2LREaa>
		break;
 8008dba:	f000 bc45 	b.w	8009648 <cppLoop+0x1f70>

	case 9:
		led.fullColor('~');
 8008dbe:	217e      	movs	r1, #126	; 0x7e
 8008dc0:	485a      	ldr	r0, [pc, #360]	; (8008f2c <cppLoop+0x1854>)
 8008dc2:	f7f9 fa27 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008dc6:	f7f8 f96b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008dca:	2100      	movs	r1, #0
 8008dcc:	2000      	movs	r0, #0
 8008dce:	f7f8 f977 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 8008dd2:	485e      	ldr	r0, [pc, #376]	; (8008f4c <cppLoop+0x1874>)
 8008dd4:	f7f8 f99e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008dd8:	2101      	movs	r1, #1
 8008dda:	2000      	movs	r0, #0
 8008ddc:	f7f8 f970 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8008de0:	485b      	ldr	r0, [pc, #364]	; (8008f50 <cppLoop+0x1878>)
 8008de2:	f7f8 f997 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008de6:	4850      	ldr	r0, [pc, #320]	; (8008f28 <cppLoop+0x1850>)
 8008de8:	f7f9 f9b0 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	bf0c      	ite	eq
 8008df2:	2301      	moveq	r3, #1
 8008df4:	2300      	movne	r3, #0
 8008df6:	b2db      	uxtb	r3, r3
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f000 8427 	beq.w	800964c <cppLoop+0x1f74>
			led.LR(-1, 1);
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f04f 31ff 	mov.w	r1, #4294967295
 8008e04:	4849      	ldr	r0, [pc, #292]	; (8008f2c <cppLoop+0x1854>)
 8008e06:	f7f9 fac1 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(500);
 8008e0a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008e0e:	f000 fd53 	bl	80098b8 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8008e12:	ed9f 0a50 	vldr	s0, [pc, #320]	; 8008f54 <cppLoop+0x187c>
 8008e16:	484c      	ldr	r0, [pc, #304]	; (8008f48 <cppLoop+0x1870>)
 8008e18:	f7fa fd58 	bl	80038cc <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8008e1c:	484a      	ldr	r0, [pc, #296]	; (8008f48 <cppLoop+0x1870>)
 8008e1e:	f7fa ff21 	bl	8003c64 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8008e22:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008e26:	f000 fd47 	bl	80098b8 <HAL_Delay>

			led.fullColor('R');
 8008e2a:	2152      	movs	r1, #82	; 0x52
 8008e2c:	483f      	ldr	r0, [pc, #252]	; (8008f2c <cppLoop+0x1854>)
 8008e2e:	f7f9 f9f1 	bl	8002214 <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 8008e32:	4849      	ldr	r0, [pc, #292]	; (8008f58 <cppLoop+0x1880>)
 8008e34:	f7f8 fc56 	bl	80016e4 <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 8008e38:	f242 7010 	movw	r0, #10000	; 0x2710
 8008e3c:	f000 fd3c 	bl	80098b8 <HAL_Delay>

			line_trace.stop();
 8008e40:	4841      	ldr	r0, [pc, #260]	; (8008f48 <cppLoop+0x1870>)
 8008e42:	f7fa ffaf 	bl	8003da4 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8008e46:	4945      	ldr	r1, [pc, #276]	; (8008f5c <cppLoop+0x1884>)
 8008e48:	4845      	ldr	r0, [pc, #276]	; (8008f60 <cppLoop+0x1888>)
 8008e4a:	f7f8 fc84 	bl	8001756 <user_fopen>
			float d = encoder.getDistance();
 8008e4e:	4842      	ldr	r0, [pc, #264]	; (8008f58 <cppLoop+0x1880>)
 8008e50:	f7f8 fc2a 	bl	80016a8 <_ZN7Encoder11getDistanceEv>
 8008e54:	eef0 7a40 	vmov.f32	s15, s0
 8008e58:	edc7 7a01 	vstr	s15, [r7, #4]
			sd_write_float(1, &d, ADD_WRITE);
 8008e5c:	1d3b      	adds	r3, r7, #4
 8008e5e:	2201      	movs	r2, #1
 8008e60:	4619      	mov	r1, r3
 8008e62:	2001      	movs	r0, #1
 8008e64:	f7f8 fc9a 	bl	800179c <sd_write_float>
			user_fclose();
 8008e68:	f7f8 fc88 	bl	800177c <user_fclose>

			led.LR(-1, 0);
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f04f 31ff 	mov.w	r1, #4294967295
 8008e72:	482e      	ldr	r0, [pc, #184]	; (8008f2c <cppLoop+0x1854>)
 8008e74:	f7f9 fa8a 	bl	800238c <_ZN3LED2LREaa>
		}
		break;
 8008e78:	e3e8      	b.n	800964c <cppLoop+0x1f74>

	case 10:
		led.fullColor('~');
 8008e7a:	217e      	movs	r1, #126	; 0x7e
 8008e7c:	482b      	ldr	r0, [pc, #172]	; (8008f2c <cppLoop+0x1854>)
 8008e7e:	f7f9 f9c9 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008e82:	f7f8 f90d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008e86:	2100      	movs	r1, #0
 8008e88:	2000      	movs	r0, #0
 8008e8a:	f7f8 f919 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 8008e8e:	4835      	ldr	r0, [pc, #212]	; (8008f64 <cppLoop+0x188c>)
 8008e90:	f7f8 f940 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008e94:	2101      	movs	r1, #1
 8008e96:	2000      	movs	r0, #0
 8008e98:	f7f8 f912 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 8008e9c:	4832      	ldr	r0, [pc, #200]	; (8008f68 <cppLoop+0x1890>)
 8008e9e:	f7f8 f939 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 8008ea2:	4821      	ldr	r0, [pc, #132]	; (8008f28 <cppLoop+0x1850>)
 8008ea4:	f7f9 f952 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	bf0c      	ite	eq
 8008eae:	2301      	moveq	r3, #1
 8008eb0:	2300      	movne	r3, #0
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	f000 83cb 	beq.w	8009650 <cppLoop+0x1f78>
			HAL_Delay(500);
 8008eba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008ebe:	f000 fcfb 	bl	80098b8 <HAL_Delay>
			led.LR(-1, 1);
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8008ec8:	4818      	ldr	r0, [pc, #96]	; (8008f2c <cppLoop+0x1854>)
 8008eca:	f7f9 fa5f 	bl	800238c <_ZN3LED2LREaa>

			line_trace.setMode(THIRD_RUNNING);
 8008ece:	2102      	movs	r1, #2
 8008ed0:	481d      	ldr	r0, [pc, #116]	; (8008f48 <cppLoop+0x1870>)
 8008ed2:	f7fa feb5 	bl	8003c40 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 8008ed6:	4b25      	ldr	r3, [pc, #148]	; (8008f6c <cppLoop+0x1894>)
 8008ed8:	edd3 7a00 	vldr	s15, [r3]
 8008edc:	eeb0 0a67 	vmov.f32	s0, s15
 8008ee0:	4819      	ldr	r0, [pc, #100]	; (8008f48 <cppLoop+0x1870>)
 8008ee2:	f7fa fd02 	bl	80038ea <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 8008ee6:	4b21      	ldr	r3, [pc, #132]	; (8008f6c <cppLoop+0x1894>)
 8008ee8:	edd3 7a00 	vldr	s15, [r3]
 8008eec:	eeb0 0a67 	vmov.f32	s0, s15
 8008ef0:	4815      	ldr	r0, [pc, #84]	; (8008f48 <cppLoop+0x1870>)
 8008ef2:	f7fa fd0a 	bl	800390a <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 8008ef6:	4b1d      	ldr	r3, [pc, #116]	; (8008f6c <cppLoop+0x1894>)
 8008ef8:	edd3 7a00 	vldr	s15, [r3]
 8008efc:	eeb0 0a67 	vmov.f32	s0, s15
 8008f00:	4811      	ldr	r0, [pc, #68]	; (8008f48 <cppLoop+0x1870>)
 8008f02:	f7fa fd22 	bl	800394a <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8008f06:	4810      	ldr	r0, [pc, #64]	; (8008f48 <cppLoop+0x1870>)
 8008f08:	f7fb f890 	bl	800402c <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f04f 31ff 	mov.w	r1, #4294967295
 8008f12:	4806      	ldr	r0, [pc, #24]	; (8008f2c <cppLoop+0x1854>)
 8008f14:	f7f9 fa3a 	bl	800238c <_ZN3LED2LREaa>
		}

		break;
 8008f18:	e39a      	b.n	8009650 <cppLoop+0x1f78>
 8008f1a:	bf00      	nop
 8008f1c:	f3af 8000 	nop.w
 8008f20:	9999999a 	.word	0x9999999a
 8008f24:	3fb99999 	.word	0x3fb99999
 8008f28:	200005e8 	.word	0x200005e8
 8008f2c:	200005f4 	.word	0x200005f4
 8008f30:	20042268 	.word	0x20042268
 8008f34:	200422d8 	.word	0x200422d8
 8008f38:	200422e0 	.word	0x200422e0
 8008f3c:	08019ab4 	.word	0x08019ab4
 8008f40:	080199b8 	.word	0x080199b8
 8008f44:	08019ac0 	.word	0x08019ac0
 8008f48:	2001db84 	.word	0x2001db84
 8008f4c:	08019acc 	.word	0x08019acc
 8008f50:	08019ad4 	.word	0x08019ad4
 8008f54:	00000000 	.word	0x00000000
 8008f58:	2001dae4 	.word	0x2001dae4
 8008f5c:	08019ae0 	.word	0x08019ae0
 8008f60:	08019ae8 	.word	0x08019ae8
 8008f64:	08019af4 	.word	0x08019af4
 8008f68:	08019b00 	.word	0x08019b00
 8008f6c:	200422b0 	.word	0x200422b0

	case 11:
		led.fullColor('~');
 8008f70:	217e      	movs	r1, #126	; 0x7e
 8008f72:	48c4      	ldr	r0, [pc, #784]	; (8009284 <cppLoop+0x1bac>)
 8008f74:	f7f9 f94e 	bl	8002214 <_ZN3LED9fullColorEc>

lcd_clear();
 8008f78:	f7f8 f892 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008f7c:	2100      	movs	r1, #0
 8008f7e:	2000      	movs	r0, #0
 8008f80:	f7f8 f89e 	bl	80010c0 <lcd_locate>
		lcd_printf("ESC");
 8008f84:	48c0      	ldr	r0, [pc, #768]	; (8009288 <cppLoop+0x1bb0>)
 8008f86:	f7f8 f8c5 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008f8a:	2101      	movs	r1, #1
 8008f8c:	2000      	movs	r0, #0
 8008f8e:	f7f8 f897 	bl	80010c0 <lcd_locate>
		lcd_printf("TEST");
 8008f92:	48be      	ldr	r0, [pc, #760]	; (800928c <cppLoop+0x1bb4>)
 8008f94:	f7f8 f8be 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008f98:	48bd      	ldr	r0, [pc, #756]	; (8009290 <cppLoop+0x1bb8>)
 8008f9a:	f7f9 f8d7 	bl	800214c <_ZN8JoyStick8getValueEv>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	2b02      	cmp	r3, #2
 8008fa2:	bf0c      	ite	eq
 8008fa4:	2301      	moveq	r3, #1
 8008fa6:	2300      	movne	r3, #0
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	f000 8352 	beq.w	8009654 <cppLoop+0x1f7c>
			HAL_Delay(1000);
 8008fb0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008fb4:	f000 fc80 	bl	80098b8 <HAL_Delay>
			led.LR(-1, 1);
 8008fb8:	2201      	movs	r2, #1
 8008fba:	f04f 31ff 	mov.w	r1, #4294967295
 8008fbe:	48b1      	ldr	r0, [pc, #708]	; (8009284 <cppLoop+0x1bac>)
 8008fc0:	f7f9 f9e4 	bl	800238c <_ZN3LED2LREaa>

			esc.on(0.35, 0.35, 0.35, 0.35);
 8008fc4:	eddf 1ab3 	vldr	s3, [pc, #716]	; 8009294 <cppLoop+0x1bbc>
 8008fc8:	ed9f 1ab2 	vldr	s2, [pc, #712]	; 8009294 <cppLoop+0x1bbc>
 8008fcc:	eddf 0ab1 	vldr	s1, [pc, #708]	; 8009294 <cppLoop+0x1bbc>
 8008fd0:	ed9f 0ab0 	vldr	s0, [pc, #704]	; 8009294 <cppLoop+0x1bbc>
 8008fd4:	48b0      	ldr	r0, [pc, #704]	; (8009298 <cppLoop+0x1bc0>)
 8008fd6:	f7f8 f93b 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(3000);
 8008fda:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8008fde:	f000 fc6b 	bl	80098b8 <HAL_Delay>
			esc.off();
 8008fe2:	48ad      	ldr	r0, [pc, #692]	; (8009298 <cppLoop+0x1bc0>)
 8008fe4:	f7f8 f9ce 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(-1, 0);
 8008fe8:	2200      	movs	r2, #0
 8008fea:	f04f 31ff 	mov.w	r1, #4294967295
 8008fee:	48a5      	ldr	r0, [pc, #660]	; (8009284 <cppLoop+0x1bac>)
 8008ff0:	f7f9 f9cc 	bl	800238c <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}
		*/

		break;
 8008ff4:	e32e      	b.n	8009654 <cppLoop+0x1f7c>

	case 12:
		led.fullColor('~');
 8008ff6:	217e      	movs	r1, #126	; 0x7e
 8008ff8:	48a2      	ldr	r0, [pc, #648]	; (8009284 <cppLoop+0x1bac>)
 8008ffa:	f7f9 f90b 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008ffe:	f7f8 f84f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009002:	2100      	movs	r1, #0
 8009004:	2000      	movs	r0, #0
 8009006:	f7f8 f85b 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 800900a:	48a4      	ldr	r0, [pc, #656]	; (800929c <cppLoop+0x1bc4>)
 800900c:	f7f8 f882 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009010:	2101      	movs	r1, #1
 8009012:	2000      	movs	r0, #0
 8009014:	f7f8 f854 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8009018:	48a1      	ldr	r0, [pc, #644]	; (80092a0 <cppLoop+0x1bc8>)
 800901a:	f7f8 f87b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800901e:	489c      	ldr	r0, [pc, #624]	; (8009290 <cppLoop+0x1bb8>)
 8009020:	f7f9 f894 	bl	800214c <_ZN8JoyStick8getValueEv>
 8009024:	4603      	mov	r3, r0
 8009026:	2b02      	cmp	r3, #2
 8009028:	bf0c      	ite	eq
 800902a:	2301      	moveq	r3, #1
 800902c:	2300      	movne	r3, #0
 800902e:	b2db      	uxtb	r3, r3
 8009030:	2b00      	cmp	r3, #0
 8009032:	f000 8311 	beq.w	8009658 <cppLoop+0x1f80>
			HAL_Delay(1500);
 8009036:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800903a:	f000 fc3d 	bl	80098b8 <HAL_Delay>
			led.LR(-1, 1);
 800903e:	2201      	movs	r2, #1
 8009040:	f04f 31ff 	mov.w	r1, #4294967295
 8009044:	488f      	ldr	r0, [pc, #572]	; (8009284 <cppLoop+0x1bac>)
 8009046:	f7f9 f9a1 	bl	800238c <_ZN3LED2LREaa>

			HAL_Delay(3000);
 800904a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800904e:	f000 fc33 	bl	80098b8 <HAL_Delay>
			esc.on(0.35, 0.35, 0.35, 0.35);
 8009052:	eddf 1a90 	vldr	s3, [pc, #576]	; 8009294 <cppLoop+0x1bbc>
 8009056:	ed9f 1a8f 	vldr	s2, [pc, #572]	; 8009294 <cppLoop+0x1bbc>
 800905a:	eddf 0a8e 	vldr	s1, [pc, #568]	; 8009294 <cppLoop+0x1bbc>
 800905e:	ed9f 0a8d 	vldr	s0, [pc, #564]	; 8009294 <cppLoop+0x1bbc>
 8009062:	488d      	ldr	r0, [pc, #564]	; (8009298 <cppLoop+0x1bc0>)
 8009064:	f7f8 f8f4 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 8009068:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800906c:	f000 fc24 	bl	80098b8 <HAL_Delay>

			logger.start();
 8009070:	488c      	ldr	r0, [pc, #560]	; (80092a4 <cppLoop+0x1bcc>)
 8009072:	f7fb fb4a 	bl	800470a <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8009076:	488c      	ldr	r0, [pc, #560]	; (80092a8 <cppLoop+0x1bd0>)
 8009078:	f7fc fc83 	bl	8005982 <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 800907c:	eddf 0a8b 	vldr	s1, [pc, #556]	; 80092ac <cppLoop+0x1bd4>
 8009080:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009084:	4888      	ldr	r0, [pc, #544]	; (80092a8 <cppLoop+0x1bd0>)
 8009086:	f7fc fc0f 	bl	80058a8 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 800908a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800908e:	f000 fc13 	bl	80098b8 <HAL_Delay>

			logger.stop();
 8009092:	4884      	ldr	r0, [pc, #528]	; (80092a4 <cppLoop+0x1bcc>)
 8009094:	f7fb fb49 	bl	800472a <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8009098:	4883      	ldr	r0, [pc, #524]	; (80092a8 <cppLoop+0x1bd0>)
 800909a:	f7fc fc85 	bl	80059a8 <_ZN12VelocityCtrl4stopEv>
			esc.off();
 800909e:	487e      	ldr	r0, [pc, #504]	; (8009298 <cppLoop+0x1bc0>)
 80090a0:	f7f8 f970 	bl	8001384 <_ZN3ESC3offEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 80090a4:	4a82      	ldr	r2, [pc, #520]	; (80092b0 <cppLoop+0x1bd8>)
 80090a6:	4983      	ldr	r1, [pc, #524]	; (80092b4 <cppLoop+0x1bdc>)
 80090a8:	487e      	ldr	r0, [pc, #504]	; (80092a4 <cppLoop+0x1bcc>)
 80090aa:	f7fb fa25 	bl	80044f8 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 80090ae:	2200      	movs	r2, #0
 80090b0:	f04f 31ff 	mov.w	r1, #4294967295
 80090b4:	4873      	ldr	r0, [pc, #460]	; (8009284 <cppLoop+0x1bac>)
 80090b6:	f7f9 f969 	bl	800238c <_ZN3LED2LREaa>
		}
		break;
 80090ba:	e2cd      	b.n	8009658 <cppLoop+0x1f80>

	case 13:

		led.fullColor('W');
 80090bc:	2157      	movs	r1, #87	; 0x57
 80090be:	4871      	ldr	r0, [pc, #452]	; (8009284 <cppLoop+0x1bac>)
 80090c0:	f7f9 f8a8 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 80090c4:	f7f7 ffec 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80090c8:	2100      	movs	r1, #0
 80090ca:	2000      	movs	r0, #0
 80090cc:	f7f7 fff8 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 80090d0:	4879      	ldr	r0, [pc, #484]	; (80092b8 <cppLoop+0x1be0>)
 80090d2:	f7f8 f81f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80090d6:	2101      	movs	r1, #1
 80090d8:	2000      	movs	r0, #0
 80090da:	f7f7 fff1 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 80090de:	4b77      	ldr	r3, [pc, #476]	; (80092bc <cppLoop+0x1be4>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4618      	mov	r0, r3
 80090e4:	f7f7 fa48 	bl	8000578 <__aeabi_f2d>
 80090e8:	4603      	mov	r3, r0
 80090ea:	460c      	mov	r4, r1
 80090ec:	461a      	mov	r2, r3
 80090ee:	4623      	mov	r3, r4
 80090f0:	4873      	ldr	r0, [pc, #460]	; (80092c0 <cppLoop+0x1be8>)
 80090f2:	f7f8 f80f 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80090f6:	4866      	ldr	r0, [pc, #408]	; (8009290 <cppLoop+0x1bb8>)
 80090f8:	f7f9 f828 	bl	800214c <_ZN8JoyStick8getValueEv>
 80090fc:	4603      	mov	r3, r0
 80090fe:	2b02      	cmp	r3, #2
 8009100:	bf0c      	ite	eq
 8009102:	2301      	moveq	r3, #1
 8009104:	2300      	movne	r3, #0
 8009106:	b2db      	uxtb	r3, r3
 8009108:	2b00      	cmp	r3, #0
 800910a:	f000 82a7 	beq.w	800965c <cppLoop+0x1f84>
			HAL_Delay(500);
 800910e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009112:	f000 fbd1 	bl	80098b8 <HAL_Delay>

			led.LR(1, -1);
 8009116:	f04f 32ff 	mov.w	r2, #4294967295
 800911a:	2101      	movs	r1, #1
 800911c:	4859      	ldr	r0, [pc, #356]	; (8009284 <cppLoop+0x1bac>)
 800911e:	f7f9 f935 	bl	800238c <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 8009122:	2102      	movs	r1, #2
 8009124:	4867      	ldr	r0, [pc, #412]	; (80092c4 <cppLoop+0x1bec>)
 8009126:	f7fa fd8b 	bl	8003c40 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 800912a:	4b67      	ldr	r3, [pc, #412]	; (80092c8 <cppLoop+0x1bf0>)
 800912c:	edd3 7a00 	vldr	s15, [r3]
 8009130:	eeb0 0a67 	vmov.f32	s0, s15
 8009134:	4863      	ldr	r0, [pc, #396]	; (80092c4 <cppLoop+0x1bec>)
 8009136:	f7fa fbd8 	bl	80038ea <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 800913a:	4b60      	ldr	r3, [pc, #384]	; (80092bc <cppLoop+0x1be4>)
 800913c:	edd3 7a00 	vldr	s15, [r3]
 8009140:	eeb0 0a67 	vmov.f32	s0, s15
 8009144:	485f      	ldr	r0, [pc, #380]	; (80092c4 <cppLoop+0x1bec>)
 8009146:	f7fa fbe0 	bl	800390a <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 800914a:	4b5c      	ldr	r3, [pc, #368]	; (80092bc <cppLoop+0x1be4>)
 800914c:	edd3 7a00 	vldr	s15, [r3]
 8009150:	eeb0 0a67 	vmov.f32	s0, s15
 8009154:	485b      	ldr	r0, [pc, #364]	; (80092c4 <cppLoop+0x1bec>)
 8009156:	f7fa fbf8 	bl	800394a <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 800915a:	485a      	ldr	r0, [pc, #360]	; (80092c4 <cppLoop+0x1bec>)
 800915c:	f7fa ff66 	bl	800402c <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			HAL_Delay(3000);
 8009160:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009164:	f000 fba8 	bl	80098b8 <HAL_Delay>
			esc.on(0.35, 0.35, 0.35, 0.35);
 8009168:	eddf 1a4a 	vldr	s3, [pc, #296]	; 8009294 <cppLoop+0x1bbc>
 800916c:	ed9f 1a49 	vldr	s2, [pc, #292]	; 8009294 <cppLoop+0x1bbc>
 8009170:	eddf 0a48 	vldr	s1, [pc, #288]	; 8009294 <cppLoop+0x1bbc>
 8009174:	ed9f 0a47 	vldr	s0, [pc, #284]	; 8009294 <cppLoop+0x1bbc>
 8009178:	4847      	ldr	r0, [pc, #284]	; (8009298 <cppLoop+0x1bc0>)
 800917a:	f7f8 f869 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 800917e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009182:	f000 fb99 	bl	80098b8 <HAL_Delay>

			line_trace.running();
 8009186:	484f      	ldr	r0, [pc, #316]	; (80092c4 <cppLoop+0x1bec>)
 8009188:	f7fa fd98 	bl	8003cbc <_ZN9LineTrace7runningEv>

			esc.off();
 800918c:	4842      	ldr	r0, [pc, #264]	; (8009298 <cppLoop+0x1bc0>)
 800918e:	f7f8 f8f9 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 8009192:	f04f 32ff 	mov.w	r2, #4294967295
 8009196:	2100      	movs	r1, #0
 8009198:	483a      	ldr	r0, [pc, #232]	; (8009284 <cppLoop+0x1bac>)
 800919a:	f7f9 f8f7 	bl	800238c <_ZN3LED2LREaa>
			sys_ident.inOutputSave();

			led.LR(-1, 0);
		}
		*/
		break;
 800919e:	e25d      	b.n	800965c <cppLoop+0x1f84>

	case 14:
		led.fullColor('W');
 80091a0:	2157      	movs	r1, #87	; 0x57
 80091a2:	4838      	ldr	r0, [pc, #224]	; (8009284 <cppLoop+0x1bac>)
 80091a4:	f7f9 f836 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 80091a8:	f7f7 ff7a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80091ac:	2100      	movs	r1, #0
 80091ae:	2000      	movs	r0, #0
 80091b0:	f7f7 ff86 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 80091b4:	4845      	ldr	r0, [pc, #276]	; (80092cc <cppLoop+0x1bf4>)
 80091b6:	f7f7 ffad 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80091ba:	2101      	movs	r1, #1
 80091bc:	2000      	movs	r0, #0
 80091be:	f7f7 ff7f 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 80091c2:	4b43      	ldr	r3, [pc, #268]	; (80092d0 <cppLoop+0x1bf8>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7f7 f9d6 	bl	8000578 <__aeabi_f2d>
 80091cc:	4603      	mov	r3, r0
 80091ce:	460c      	mov	r4, r1
 80091d0:	461a      	mov	r2, r3
 80091d2:	4623      	mov	r3, r4
 80091d4:	483a      	ldr	r0, [pc, #232]	; (80092c0 <cppLoop+0x1be8>)
 80091d6:	f7f7 ff9d 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80091da:	482d      	ldr	r0, [pc, #180]	; (8009290 <cppLoop+0x1bb8>)
 80091dc:	f7f8 ffb6 	bl	800214c <_ZN8JoyStick8getValueEv>
 80091e0:	4603      	mov	r3, r0
 80091e2:	2b02      	cmp	r3, #2
 80091e4:	bf0c      	ite	eq
 80091e6:	2301      	moveq	r3, #1
 80091e8:	2300      	movne	r3, #0
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	f000 8237 	beq.w	8009660 <cppLoop+0x1f88>
			HAL_Delay(500);
 80091f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80091f6:	f000 fb5f 	bl	80098b8 <HAL_Delay>

			led.LR(1, -1);
 80091fa:	f04f 32ff 	mov.w	r2, #4294967295
 80091fe:	2101      	movs	r1, #1
 8009200:	4820      	ldr	r0, [pc, #128]	; (8009284 <cppLoop+0x1bac>)
 8009202:	f7f9 f8c3 	bl	800238c <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8009206:	2101      	movs	r1, #1
 8009208:	482e      	ldr	r0, [pc, #184]	; (80092c4 <cppLoop+0x1bec>)
 800920a:	f7fa fd19 	bl	8003c40 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 800920e:	4b31      	ldr	r3, [pc, #196]	; (80092d4 <cppLoop+0x1bfc>)
 8009210:	edd3 7a00 	vldr	s15, [r3]
 8009214:	eeb0 0a67 	vmov.f32	s0, s15
 8009218:	482a      	ldr	r0, [pc, #168]	; (80092c4 <cppLoop+0x1bec>)
 800921a:	f7fa fb66 	bl	80038ea <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 800921e:	4b2c      	ldr	r3, [pc, #176]	; (80092d0 <cppLoop+0x1bf8>)
 8009220:	edd3 7a00 	vldr	s15, [r3]
 8009224:	eeb0 0a67 	vmov.f32	s0, s15
 8009228:	4826      	ldr	r0, [pc, #152]	; (80092c4 <cppLoop+0x1bec>)
 800922a:	f7fa fb6e 	bl	800390a <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 800922e:	4b29      	ldr	r3, [pc, #164]	; (80092d4 <cppLoop+0x1bfc>)
 8009230:	edd3 7a00 	vldr	s15, [r3]
 8009234:	eeb0 0a67 	vmov.f32	s0, s15
 8009238:	4822      	ldr	r0, [pc, #136]	; (80092c4 <cppLoop+0x1bec>)
 800923a:	f7fa fb86 	bl	800394a <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 800923e:	4821      	ldr	r0, [pc, #132]	; (80092c4 <cppLoop+0x1bec>)
 8009240:	f7fa fef4 	bl	800402c <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			HAL_Delay(3000);
 8009244:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009248:	f000 fb36 	bl	80098b8 <HAL_Delay>
			esc.on(0.35, 0.35, 0.35, 0.35);
 800924c:	eddf 1a11 	vldr	s3, [pc, #68]	; 8009294 <cppLoop+0x1bbc>
 8009250:	ed9f 1a10 	vldr	s2, [pc, #64]	; 8009294 <cppLoop+0x1bbc>
 8009254:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8009294 <cppLoop+0x1bbc>
 8009258:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8009294 <cppLoop+0x1bbc>
 800925c:	480e      	ldr	r0, [pc, #56]	; (8009298 <cppLoop+0x1bc0>)
 800925e:	f7f7 fff7 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 8009262:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009266:	f000 fb27 	bl	80098b8 <HAL_Delay>

			line_trace.running();
 800926a:	4816      	ldr	r0, [pc, #88]	; (80092c4 <cppLoop+0x1bec>)
 800926c:	f7fa fd26 	bl	8003cbc <_ZN9LineTrace7runningEv>

			esc.off();
 8009270:	4809      	ldr	r0, [pc, #36]	; (8009298 <cppLoop+0x1bc0>)
 8009272:	f7f8 f887 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 8009276:	f04f 32ff 	mov.w	r2, #4294967295
 800927a:	2100      	movs	r1, #0
 800927c:	4801      	ldr	r0, [pc, #4]	; (8009284 <cppLoop+0x1bac>)
 800927e:	f7f9 f885 	bl	800238c <_ZN3LED2LREaa>
		}

		break;
 8009282:	e1ed      	b.n	8009660 <cppLoop+0x1f88>
 8009284:	200005f4 	.word	0x200005f4
 8009288:	08019b0c 	.word	0x08019b0c
 800928c:	08019b10 	.word	0x08019b10
 8009290:	200005e8 	.word	0x200005e8
 8009294:	3eb33333 	.word	0x3eb33333
 8009298:	2001db80 	.word	0x2001db80
 800929c:	08019b18 	.word	0x08019b18
 80092a0:	08019b1c 	.word	0x08019b1c
 80092a4:	20000618 	.word	0x20000618
 80092a8:	2001db04 	.word	0x2001db04
 80092ac:	00000000 	.word	0x00000000
 80092b0:	08019b28 	.word	0x08019b28
 80092b4:	08019b34 	.word	0x08019b34
 80092b8:	08019b40 	.word	0x08019b40
 80092bc:	200422b0 	.word	0x200422b0
 80092c0:	080199e4 	.word	0x080199e4
 80092c4:	2001db84 	.word	0x2001db84
 80092c8:	200422c0 	.word	0x200422c0
 80092cc:	08019b4c 	.word	0x08019b4c
 80092d0:	200422a8 	.word	0x200422a8
 80092d4:	200422b8 	.word	0x200422b8

	case 15:
		led.fullColor('W');
 80092d8:	2157      	movs	r1, #87	; 0x57
 80092da:	48a3      	ldr	r0, [pc, #652]	; (8009568 <cppLoop+0x1e90>)
 80092dc:	f7f8 ff9a 	bl	8002214 <_ZN3LED9fullColorEc>

		lcd_clear();
 80092e0:	f7f7 fede 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80092e4:	2100      	movs	r1, #0
 80092e6:	2000      	movs	r0, #0
 80092e8:	f7f7 feea 	bl	80010c0 <lcd_locate>
		lcd_printf("Fast%4.2lf", line_trace.getKp()*1000);
 80092ec:	489f      	ldr	r0, [pc, #636]	; (800956c <cppLoop+0x1e94>)
 80092ee:	f7fa fa7a 	bl	80037e6 <_ZN9LineTrace5getKpEv>
 80092f2:	eeb0 7a40 	vmov.f32	s14, s0
 80092f6:	eddf 7a9e 	vldr	s15, [pc, #632]	; 8009570 <cppLoop+0x1e98>
 80092fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092fe:	ee17 0a90 	vmov	r0, s15
 8009302:	f7f7 f939 	bl	8000578 <__aeabi_f2d>
 8009306:	4603      	mov	r3, r0
 8009308:	460c      	mov	r4, r1
 800930a:	461a      	mov	r2, r3
 800930c:	4623      	mov	r3, r4
 800930e:	4899      	ldr	r0, [pc, #612]	; (8009574 <cppLoop+0x1e9c>)
 8009310:	f7f7 ff00 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009314:	2101      	movs	r1, #1
 8009316:	2000      	movs	r0, #0
 8009318:	f7f7 fed2 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKi()*100, line_trace.getKd()*10000);
 800931c:	4893      	ldr	r0, [pc, #588]	; (800956c <cppLoop+0x1e94>)
 800931e:	f7fa fa71 	bl	8003804 <_ZN9LineTrace5getKiEv>
 8009322:	eeb0 7a40 	vmov.f32	s14, s0
 8009326:	eddf 7a94 	vldr	s15, [pc, #592]	; 8009578 <cppLoop+0x1ea0>
 800932a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800932e:	ee17 0a90 	vmov	r0, s15
 8009332:	f7f7 f921 	bl	8000578 <__aeabi_f2d>
 8009336:	4605      	mov	r5, r0
 8009338:	460e      	mov	r6, r1
 800933a:	488c      	ldr	r0, [pc, #560]	; (800956c <cppLoop+0x1e94>)
 800933c:	f7fa fa71 	bl	8003822 <_ZN9LineTrace5getKdEv>
 8009340:	eeb0 7a40 	vmov.f32	s14, s0
 8009344:	eddf 7a8d 	vldr	s15, [pc, #564]	; 800957c <cppLoop+0x1ea4>
 8009348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800934c:	ee17 0a90 	vmov	r0, s15
 8009350:	f7f7 f912 	bl	8000578 <__aeabi_f2d>
 8009354:	4603      	mov	r3, r0
 8009356:	460c      	mov	r4, r1
 8009358:	e9cd 3400 	strd	r3, r4, [sp]
 800935c:	462a      	mov	r2, r5
 800935e:	4633      	mov	r3, r6
 8009360:	4887      	ldr	r0, [pc, #540]	; (8009580 <cppLoop+0x1ea8>)
 8009362:	f7f7 fed7 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8009366:	4887      	ldr	r0, [pc, #540]	; (8009584 <cppLoop+0x1eac>)
 8009368:	f7f8 fef0 	bl	800214c <_ZN8JoyStick8getValueEv>
 800936c:	4603      	mov	r3, r0
 800936e:	2b08      	cmp	r3, #8
 8009370:	bf0c      	ite	eq
 8009372:	2301      	moveq	r3, #1
 8009374:	2300      	movne	r3, #0
 8009376:	b2db      	uxtb	r3, r3
 8009378:	2b00      	cmp	r3, #0
 800937a:	d021      	beq.n	80093c0 <cppLoop+0x1ce8>
			led.LR(-1, 1);
 800937c:	2201      	movs	r2, #1
 800937e:	f04f 31ff 	mov.w	r1, #4294967295
 8009382:	4879      	ldr	r0, [pc, #484]	; (8009568 <cppLoop+0x1e90>)
 8009384:	f7f9 f802 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8009388:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800938c:	f000 fa94 	bl	80098b8 <HAL_Delay>

			selector++;
 8009390:	4b7d      	ldr	r3, [pc, #500]	; (8009588 <cppLoop+0x1eb0>)
 8009392:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009396:	b29b      	uxth	r3, r3
 8009398:	3301      	adds	r3, #1
 800939a:	b29b      	uxth	r3, r3
 800939c:	b21a      	sxth	r2, r3
 800939e:	4b7a      	ldr	r3, [pc, #488]	; (8009588 <cppLoop+0x1eb0>)
 80093a0:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 80093a2:	4b79      	ldr	r3, [pc, #484]	; (8009588 <cppLoop+0x1eb0>)
 80093a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80093a8:	2b02      	cmp	r3, #2
 80093aa:	dd02      	ble.n	80093b2 <cppLoop+0x1cda>
 80093ac:	4b76      	ldr	r3, [pc, #472]	; (8009588 <cppLoop+0x1eb0>)
 80093ae:	2200      	movs	r2, #0
 80093b0:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80093b2:	2200      	movs	r2, #0
 80093b4:	f04f 31ff 	mov.w	r1, #4294967295
 80093b8:	486b      	ldr	r0, [pc, #428]	; (8009568 <cppLoop+0x1e90>)
 80093ba:	f7f8 ffe7 	bl	800238c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 80093be:	e151      	b.n	8009664 <cppLoop+0x1f8c>
		else if(joy_stick.getValue() == JOY_R){
 80093c0:	4870      	ldr	r0, [pc, #448]	; (8009584 <cppLoop+0x1eac>)
 80093c2:	f7f8 fec3 	bl	800214c <_ZN8JoyStick8getValueEv>
 80093c6:	4603      	mov	r3, r0
 80093c8:	2b10      	cmp	r3, #16
 80093ca:	bf0c      	ite	eq
 80093cc:	2301      	moveq	r3, #1
 80093ce:	2300      	movne	r3, #0
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d058      	beq.n	8009488 <cppLoop+0x1db0>
			led.LR(-1, 1);
 80093d6:	2201      	movs	r2, #1
 80093d8:	f04f 31ff 	mov.w	r1, #4294967295
 80093dc:	4862      	ldr	r0, [pc, #392]	; (8009568 <cppLoop+0x1e90>)
 80093de:	f7f8 ffd5 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80093e2:	2064      	movs	r0, #100	; 0x64
 80093e4:	f000 fa68 	bl	80098b8 <HAL_Delay>
			if(selector == 0){
 80093e8:	4b67      	ldr	r3, [pc, #412]	; (8009588 <cppLoop+0x1eb0>)
 80093ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d113      	bne.n	800941a <cppLoop+0x1d42>
				adj_kp = adj_kp + 0.00001;
 80093f2:	4b66      	ldr	r3, [pc, #408]	; (800958c <cppLoop+0x1eb4>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7f7 f8be 	bl	8000578 <__aeabi_f2d>
 80093fc:	a354      	add	r3, pc, #336	; (adr r3, 8009550 <cppLoop+0x1e78>)
 80093fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009402:	f7f6 ff5b 	bl	80002bc <__adddf3>
 8009406:	4603      	mov	r3, r0
 8009408:	460c      	mov	r4, r1
 800940a:	4618      	mov	r0, r3
 800940c:	4621      	mov	r1, r4
 800940e:	f7f7 fc03 	bl	8000c18 <__aeabi_d2f>
 8009412:	4602      	mov	r2, r0
 8009414:	4b5d      	ldr	r3, [pc, #372]	; (800958c <cppLoop+0x1eb4>)
 8009416:	601a      	str	r2, [r3, #0]
 8009418:	e02b      	b.n	8009472 <cppLoop+0x1d9a>
			else if(selector == 1){
 800941a:	4b5b      	ldr	r3, [pc, #364]	; (8009588 <cppLoop+0x1eb0>)
 800941c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009420:	2b01      	cmp	r3, #1
 8009422:	d113      	bne.n	800944c <cppLoop+0x1d74>
				adj_ki = adj_ki + 0.0001;
 8009424:	4b5a      	ldr	r3, [pc, #360]	; (8009590 <cppLoop+0x1eb8>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4618      	mov	r0, r3
 800942a:	f7f7 f8a5 	bl	8000578 <__aeabi_f2d>
 800942e:	a34a      	add	r3, pc, #296	; (adr r3, 8009558 <cppLoop+0x1e80>)
 8009430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009434:	f7f6 ff42 	bl	80002bc <__adddf3>
 8009438:	4603      	mov	r3, r0
 800943a:	460c      	mov	r4, r1
 800943c:	4618      	mov	r0, r3
 800943e:	4621      	mov	r1, r4
 8009440:	f7f7 fbea 	bl	8000c18 <__aeabi_d2f>
 8009444:	4602      	mov	r2, r0
 8009446:	4b52      	ldr	r3, [pc, #328]	; (8009590 <cppLoop+0x1eb8>)
 8009448:	601a      	str	r2, [r3, #0]
 800944a:	e012      	b.n	8009472 <cppLoop+0x1d9a>
				adj_kd = adj_kd + 0.000001;
 800944c:	4b51      	ldr	r3, [pc, #324]	; (8009594 <cppLoop+0x1ebc>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4618      	mov	r0, r3
 8009452:	f7f7 f891 	bl	8000578 <__aeabi_f2d>
 8009456:	a342      	add	r3, pc, #264	; (adr r3, 8009560 <cppLoop+0x1e88>)
 8009458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945c:	f7f6 ff2e 	bl	80002bc <__adddf3>
 8009460:	4603      	mov	r3, r0
 8009462:	460c      	mov	r4, r1
 8009464:	4618      	mov	r0, r3
 8009466:	4621      	mov	r1, r4
 8009468:	f7f7 fbd6 	bl	8000c18 <__aeabi_d2f>
 800946c:	4602      	mov	r2, r0
 800946e:	4b49      	ldr	r3, [pc, #292]	; (8009594 <cppLoop+0x1ebc>)
 8009470:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8009472:	2152      	movs	r1, #82	; 0x52
 8009474:	483c      	ldr	r0, [pc, #240]	; (8009568 <cppLoop+0x1e90>)
 8009476:	f7f8 fecd 	bl	8002214 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 800947a:	2200      	movs	r2, #0
 800947c:	f04f 31ff 	mov.w	r1, #4294967295
 8009480:	4839      	ldr	r0, [pc, #228]	; (8009568 <cppLoop+0x1e90>)
 8009482:	f7f8 ff83 	bl	800238c <_ZN3LED2LREaa>
		break;
 8009486:	e0ed      	b.n	8009664 <cppLoop+0x1f8c>
		else if(joy_stick.getValue() == JOY_L){
 8009488:	483e      	ldr	r0, [pc, #248]	; (8009584 <cppLoop+0x1eac>)
 800948a:	f7f8 fe5f 	bl	800214c <_ZN8JoyStick8getValueEv>
 800948e:	4603      	mov	r3, r0
 8009490:	2b01      	cmp	r3, #1
 8009492:	bf0c      	ite	eq
 8009494:	2301      	moveq	r3, #1
 8009496:	2300      	movne	r3, #0
 8009498:	b2db      	uxtb	r3, r3
 800949a:	2b00      	cmp	r3, #0
 800949c:	d07c      	beq.n	8009598 <cppLoop+0x1ec0>
			led.LR(-1, 1);
 800949e:	2201      	movs	r2, #1
 80094a0:	f04f 31ff 	mov.w	r1, #4294967295
 80094a4:	4830      	ldr	r0, [pc, #192]	; (8009568 <cppLoop+0x1e90>)
 80094a6:	f7f8 ff71 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80094aa:	2064      	movs	r0, #100	; 0x64
 80094ac:	f000 fa04 	bl	80098b8 <HAL_Delay>
			if(selector == 0){
 80094b0:	4b35      	ldr	r3, [pc, #212]	; (8009588 <cppLoop+0x1eb0>)
 80094b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d113      	bne.n	80094e2 <cppLoop+0x1e0a>
				adj_kp = adj_kp - 0.00001;
 80094ba:	4b34      	ldr	r3, [pc, #208]	; (800958c <cppLoop+0x1eb4>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	4618      	mov	r0, r3
 80094c0:	f7f7 f85a 	bl	8000578 <__aeabi_f2d>
 80094c4:	a322      	add	r3, pc, #136	; (adr r3, 8009550 <cppLoop+0x1e78>)
 80094c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ca:	f7f6 fef5 	bl	80002b8 <__aeabi_dsub>
 80094ce:	4603      	mov	r3, r0
 80094d0:	460c      	mov	r4, r1
 80094d2:	4618      	mov	r0, r3
 80094d4:	4621      	mov	r1, r4
 80094d6:	f7f7 fb9f 	bl	8000c18 <__aeabi_d2f>
 80094da:	4602      	mov	r2, r0
 80094dc:	4b2b      	ldr	r3, [pc, #172]	; (800958c <cppLoop+0x1eb4>)
 80094de:	601a      	str	r2, [r3, #0]
 80094e0:	e02b      	b.n	800953a <cppLoop+0x1e62>
			else if(selector == 1){
 80094e2:	4b29      	ldr	r3, [pc, #164]	; (8009588 <cppLoop+0x1eb0>)
 80094e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d113      	bne.n	8009514 <cppLoop+0x1e3c>
				adj_ki = adj_ki - 0.0001;
 80094ec:	4b28      	ldr	r3, [pc, #160]	; (8009590 <cppLoop+0x1eb8>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7f7 f841 	bl	8000578 <__aeabi_f2d>
 80094f6:	a318      	add	r3, pc, #96	; (adr r3, 8009558 <cppLoop+0x1e80>)
 80094f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094fc:	f7f6 fedc 	bl	80002b8 <__aeabi_dsub>
 8009500:	4603      	mov	r3, r0
 8009502:	460c      	mov	r4, r1
 8009504:	4618      	mov	r0, r3
 8009506:	4621      	mov	r1, r4
 8009508:	f7f7 fb86 	bl	8000c18 <__aeabi_d2f>
 800950c:	4602      	mov	r2, r0
 800950e:	4b20      	ldr	r3, [pc, #128]	; (8009590 <cppLoop+0x1eb8>)
 8009510:	601a      	str	r2, [r3, #0]
 8009512:	e012      	b.n	800953a <cppLoop+0x1e62>
				adj_kd = adj_kd - 0.000001;
 8009514:	4b1f      	ldr	r3, [pc, #124]	; (8009594 <cppLoop+0x1ebc>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4618      	mov	r0, r3
 800951a:	f7f7 f82d 	bl	8000578 <__aeabi_f2d>
 800951e:	a310      	add	r3, pc, #64	; (adr r3, 8009560 <cppLoop+0x1e88>)
 8009520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009524:	f7f6 fec8 	bl	80002b8 <__aeabi_dsub>
 8009528:	4603      	mov	r3, r0
 800952a:	460c      	mov	r4, r1
 800952c:	4618      	mov	r0, r3
 800952e:	4621      	mov	r1, r4
 8009530:	f7f7 fb72 	bl	8000c18 <__aeabi_d2f>
 8009534:	4602      	mov	r2, r0
 8009536:	4b17      	ldr	r3, [pc, #92]	; (8009594 <cppLoop+0x1ebc>)
 8009538:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800953a:	2152      	movs	r1, #82	; 0x52
 800953c:	480a      	ldr	r0, [pc, #40]	; (8009568 <cppLoop+0x1e90>)
 800953e:	f7f8 fe69 	bl	8002214 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8009542:	2200      	movs	r2, #0
 8009544:	f04f 31ff 	mov.w	r1, #4294967295
 8009548:	4807      	ldr	r0, [pc, #28]	; (8009568 <cppLoop+0x1e90>)
 800954a:	f7f8 ff1f 	bl	800238c <_ZN3LED2LREaa>
		break;
 800954e:	e089      	b.n	8009664 <cppLoop+0x1f8c>
 8009550:	88e368f1 	.word	0x88e368f1
 8009554:	3ee4f8b5 	.word	0x3ee4f8b5
 8009558:	eb1c432d 	.word	0xeb1c432d
 800955c:	3f1a36e2 	.word	0x3f1a36e2
 8009560:	a0b5ed8d 	.word	0xa0b5ed8d
 8009564:	3eb0c6f7 	.word	0x3eb0c6f7
 8009568:	200005f4 	.word	0x200005f4
 800956c:	2001db84 	.word	0x2001db84
 8009570:	447a0000 	.word	0x447a0000
 8009574:	08019b58 	.word	0x08019b58
 8009578:	42c80000 	.word	0x42c80000
 800957c:	461c4000 	.word	0x461c4000
 8009580:	0801999c 	.word	0x0801999c
 8009584:	200005e8 	.word	0x200005e8
 8009588:	20042264 	.word	0x20042264
 800958c:	20042270 	.word	0x20042270
 8009590:	20042278 	.word	0x20042278
 8009594:	20042280 	.word	0x20042280
		else if(joy_stick.getValue() == JOY_C){
 8009598:	4836      	ldr	r0, [pc, #216]	; (8009674 <cppLoop+0x1f9c>)
 800959a:	f7f8 fdd7 	bl	800214c <_ZN8JoyStick8getValueEv>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b02      	cmp	r3, #2
 80095a2:	bf0c      	ite	eq
 80095a4:	2301      	moveq	r3, #1
 80095a6:	2300      	movne	r3, #0
 80095a8:	b2db      	uxtb	r3, r3
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d05a      	beq.n	8009664 <cppLoop+0x1f8c>
			led.LR(-1, 1);
 80095ae:	2201      	movs	r2, #1
 80095b0:	f04f 31ff 	mov.w	r1, #4294967295
 80095b4:	4830      	ldr	r0, [pc, #192]	; (8009678 <cppLoop+0x1fa0>)
 80095b6:	f7f8 fee9 	bl	800238c <_ZN3LED2LREaa>
			HAL_Delay(300);
 80095ba:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80095be:	f000 f97b 	bl	80098b8 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 80095c2:	2300      	movs	r3, #0
 80095c4:	9300      	str	r3, [sp, #0]
 80095c6:	4b2d      	ldr	r3, [pc, #180]	; (800967c <cppLoop+0x1fa4>)
 80095c8:	2201      	movs	r2, #1
 80095ca:	492d      	ldr	r1, [pc, #180]	; (8009680 <cppLoop+0x1fa8>)
 80095cc:	482d      	ldr	r0, [pc, #180]	; (8009684 <cppLoop+0x1fac>)
 80095ce:	f7f8 f937 	bl	8001840 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 80095d2:	2300      	movs	r3, #0
 80095d4:	9300      	str	r3, [sp, #0]
 80095d6:	4b2c      	ldr	r3, [pc, #176]	; (8009688 <cppLoop+0x1fb0>)
 80095d8:	2201      	movs	r2, #1
 80095da:	492c      	ldr	r1, [pc, #176]	; (800968c <cppLoop+0x1fb4>)
 80095dc:	4829      	ldr	r0, [pc, #164]	; (8009684 <cppLoop+0x1fac>)
 80095de:	f7f8 f92f 	bl	8001840 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 80095e2:	2300      	movs	r3, #0
 80095e4:	9300      	str	r3, [sp, #0]
 80095e6:	4b2a      	ldr	r3, [pc, #168]	; (8009690 <cppLoop+0x1fb8>)
 80095e8:	2201      	movs	r2, #1
 80095ea:	492a      	ldr	r1, [pc, #168]	; (8009694 <cppLoop+0x1fbc>)
 80095ec:	4825      	ldr	r0, [pc, #148]	; (8009684 <cppLoop+0x1fac>)
 80095ee:	f7f8 f927 	bl	8001840 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 80095f2:	4b22      	ldr	r3, [pc, #136]	; (800967c <cppLoop+0x1fa4>)
 80095f4:	edd3 7a00 	vldr	s15, [r3]
 80095f8:	4b23      	ldr	r3, [pc, #140]	; (8009688 <cppLoop+0x1fb0>)
 80095fa:	ed93 7a00 	vldr	s14, [r3]
 80095fe:	4b24      	ldr	r3, [pc, #144]	; (8009690 <cppLoop+0x1fb8>)
 8009600:	edd3 6a00 	vldr	s13, [r3]
 8009604:	eeb0 1a66 	vmov.f32	s2, s13
 8009608:	eef0 0a47 	vmov.f32	s1, s14
 800960c:	eeb0 0a67 	vmov.f32	s0, s15
 8009610:	4821      	ldr	r0, [pc, #132]	; (8009698 <cppLoop+0x1fc0>)
 8009612:	f7fa f8cf 	bl	80037b4 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8009616:	2200      	movs	r2, #0
 8009618:	f04f 31ff 	mov.w	r1, #4294967295
 800961c:	4816      	ldr	r0, [pc, #88]	; (8009678 <cppLoop+0x1fa0>)
 800961e:	f7f8 feb5 	bl	800238c <_ZN3LED2LREaa>
		break;
 8009622:	e01f      	b.n	8009664 <cppLoop+0x1f8c>

	default:
		break;
 8009624:	bf00      	nop
 8009626:	e01e      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009628:	bf00      	nop
 800962a:	e01c      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 800962c:	bf00      	nop
 800962e:	e01a      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009630:	bf00      	nop
 8009632:	e018      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009634:	bf00      	nop
 8009636:	e016      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009638:	bf00      	nop
 800963a:	e014      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 800963c:	bf00      	nop
 800963e:	e012      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009640:	bf00      	nop
 8009642:	e010      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009644:	bf00      	nop
 8009646:	e00e      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009648:	bf00      	nop
 800964a:	e00c      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 800964c:	bf00      	nop
 800964e:	e00a      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009650:	bf00      	nop
 8009652:	e008      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009654:	bf00      	nop
 8009656:	e006      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009658:	bf00      	nop
 800965a:	e004      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 800965c:	bf00      	nop
 800965e:	e002      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009660:	bf00      	nop
 8009662:	e000      	b.n	8009666 <cppLoop+0x1f8e>
		break;
 8009664:	bf00      	nop

	}

	HAL_Delay(30);
 8009666:	201e      	movs	r0, #30
 8009668:	f000 f926 	bl	80098b8 <HAL_Delay>

}
 800966c:	bf00      	nop
 800966e:	370c      	adds	r7, #12
 8009670:	46bd      	mov	sp, r7
 8009672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009674:	200005e8 	.word	0x200005e8
 8009678:	200005f4 	.word	0x200005f4
 800967c:	20042270 	.word	0x20042270
 8009680:	08019b64 	.word	0x08019b64
 8009684:	080199b8 	.word	0x080199b8
 8009688:	20042278 	.word	0x20042278
 800968c:	08019b6c 	.word	0x08019b6c
 8009690:	20042280 	.word	0x20042280
 8009694:	08019b74 	.word	0x08019b74
 8009698:	2001db84 	.word	0x2001db84

0800969c <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 800969c:	b580      	push	{r7, lr}
 800969e:	b088      	sub	sp, #32
 80096a0:	af06      	add	r7, sp, #24
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2b01      	cmp	r3, #1
 80096aa:	d142      	bne.n	8009732 <_Z41__static_initialization_and_destruction_0ii+0x96>
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d13d      	bne.n	8009732 <_Z41__static_initialization_and_destruction_0ii+0x96>
LineSensor line_sensor;
 80096b6:	4821      	ldr	r0, [pc, #132]	; (800973c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80096b8:	f7f8 fea0 	bl	80023fc <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 80096bc:	4820      	ldr	r0, [pc, #128]	; (8009740 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80096be:	f7fb fc23 	bl	8004f08 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 80096c2:	4820      	ldr	r0, [pc, #128]	; (8009744 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80096c4:	f7f8 fd36 	bl	8002134 <_ZN8JoyStickC1Ev>
Motor motor;
 80096c8:	481f      	ldr	r0, [pc, #124]	; (8009748 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80096ca:	f7fb f83e 	bl	800474a <_ZN5MotorC1Ev>
IMU imu;
 80096ce:	481f      	ldr	r0, [pc, #124]	; (800974c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80096d0:	f7f8 fb2e 	bl	8001d30 <_ZN3IMUC1Ev>
Logger logger;
 80096d4:	481e      	ldr	r0, [pc, #120]	; (8009750 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 80096d6:	f7fa fd99 	bl	800420c <_ZN6LoggerC1Ev>
Encoder encoder;
 80096da:	481e      	ldr	r0, [pc, #120]	; (8009754 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80096dc:	f7f7 fe76 	bl	80013cc <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 80096e0:	4b1a      	ldr	r3, [pc, #104]	; (800974c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80096e2:	4a1c      	ldr	r2, [pc, #112]	; (8009754 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80096e4:	4918      	ldr	r1, [pc, #96]	; (8009748 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80096e6:	481c      	ldr	r0, [pc, #112]	; (8009758 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80096e8:	f7fb ffaa 	bl	8005640 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 80096ec:	4b1a      	ldr	r3, [pc, #104]	; (8009758 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80096ee:	4a17      	ldr	r2, [pc, #92]	; (800974c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80096f0:	4918      	ldr	r1, [pc, #96]	; (8009754 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80096f2:	481a      	ldr	r0, [pc, #104]	; (800975c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 80096f4:	f7fb f928 	bl	8004948 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
ESC esc;
 80096f8:	4819      	ldr	r0, [pc, #100]	; (8009760 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 80096fa:	f7f7 fd6b 	bl	80011d4 <_ZN3ESCC1Ev>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger, &imu, &esc);
 80096fe:	4b18      	ldr	r3, [pc, #96]	; (8009760 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009700:	9305      	str	r3, [sp, #20]
 8009702:	4b12      	ldr	r3, [pc, #72]	; (800974c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009704:	9304      	str	r3, [sp, #16]
 8009706:	4b12      	ldr	r3, [pc, #72]	; (8009750 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009708:	9303      	str	r3, [sp, #12]
 800970a:	4b14      	ldr	r3, [pc, #80]	; (800975c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 800970c:	9302      	str	r3, [sp, #8]
 800970e:	4b11      	ldr	r3, [pc, #68]	; (8009754 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009710:	9301      	str	r3, [sp, #4]
 8009712:	4b0b      	ldr	r3, [pc, #44]	; (8009740 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009714:	9300      	str	r3, [sp, #0]
 8009716:	4b10      	ldr	r3, [pc, #64]	; (8009758 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009718:	4a08      	ldr	r2, [pc, #32]	; (800973c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800971a:	490b      	ldr	r1, [pc, #44]	; (8009748 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800971c:	4811      	ldr	r0, [pc, #68]	; (8009764 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 800971e:	f7f9 f9bd 	bl	8002a9c <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>
SystemIdentification sys_ident(&logger, &motor);
 8009722:	4a09      	ldr	r2, [pc, #36]	; (8009748 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009724:	490a      	ldr	r1, [pc, #40]	; (8009750 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009726:	4810      	ldr	r0, [pc, #64]	; (8009768 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8009728:	f7fb fd50 	bl	80051cc <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 800972c:	480f      	ldr	r0, [pc, #60]	; (800976c <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 800972e:	f7fb fa7d 	bl	8004c2c <_ZN13PathFollowingC1Ev>
}
 8009732:	bf00      	nop
 8009734:	3708      	adds	r7, #8
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}
 800973a:	bf00      	nop
 800973c:	200002e4 	.word	0x200002e4
 8009740:	200005dc 	.word	0x200005dc
 8009744:	200005e8 	.word	0x200005e8
 8009748:	200005f0 	.word	0x200005f0
 800974c:	20000604 	.word	0x20000604
 8009750:	20000618 	.word	0x20000618
 8009754:	2001dae4 	.word	0x2001dae4
 8009758:	2001db04 	.word	0x2001db04
 800975c:	2001db40 	.word	0x2001db40
 8009760:	2001db80 	.word	0x2001db80
 8009764:	2001db84 	.word	0x2001db84
 8009768:	2002a92c 	.word	0x2002a92c
 800976c:	2002ab38 	.word	0x2002ab38

08009770 <_GLOBAL__sub_I_line_sensor>:
 8009770:	b580      	push	{r7, lr}
 8009772:	af00      	add	r7, sp, #0
 8009774:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009778:	2001      	movs	r0, #1
 800977a:	f7ff ff8f 	bl	800969c <_Z41__static_initialization_and_destruction_0ii>
 800977e:	bd80      	pop	{r7, pc}

08009780 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009780:	f8df d034 	ldr.w	sp, [pc, #52]	; 80097b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009784:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009786:	e003      	b.n	8009790 <LoopCopyDataInit>

08009788 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009788:	4b0c      	ldr	r3, [pc, #48]	; (80097bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800978a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800978c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800978e:	3104      	adds	r1, #4

08009790 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009790:	480b      	ldr	r0, [pc, #44]	; (80097c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009792:	4b0c      	ldr	r3, [pc, #48]	; (80097c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009794:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009796:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009798:	d3f6      	bcc.n	8009788 <CopyDataInit>
  ldr  r2, =_sbss
 800979a:	4a0b      	ldr	r2, [pc, #44]	; (80097c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800979c:	e002      	b.n	80097a4 <LoopFillZerobss>

0800979e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800979e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80097a0:	f842 3b04 	str.w	r3, [r2], #4

080097a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80097a4:	4b09      	ldr	r3, [pc, #36]	; (80097cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80097a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80097a8:	d3f9      	bcc.n	800979e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80097aa:	f7fd fe5b 	bl	8007464 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80097ae:	f00b fdd3 	bl	8015358 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80097b2:	f7fc f995 	bl	8005ae0 <main>
  bx  lr    
 80097b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80097b8:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80097bc:	0801a168 	.word	0x0801a168
  ldr  r0, =_sdata
 80097c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80097c4:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80097c8:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80097cc:	20046cc8 	.word	0x20046cc8

080097d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80097d0:	e7fe      	b.n	80097d0 <ADC_IRQHandler>
	...

080097d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80097d8:	4b0e      	ldr	r3, [pc, #56]	; (8009814 <HAL_Init+0x40>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4a0d      	ldr	r2, [pc, #52]	; (8009814 <HAL_Init+0x40>)
 80097de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80097e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80097e4:	4b0b      	ldr	r3, [pc, #44]	; (8009814 <HAL_Init+0x40>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4a0a      	ldr	r2, [pc, #40]	; (8009814 <HAL_Init+0x40>)
 80097ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80097ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80097f0:	4b08      	ldr	r3, [pc, #32]	; (8009814 <HAL_Init+0x40>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a07      	ldr	r2, [pc, #28]	; (8009814 <HAL_Init+0x40>)
 80097f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80097fc:	2003      	movs	r0, #3
 80097fe:	f000 fd51 	bl	800a2a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009802:	2000      	movs	r0, #0
 8009804:	f000 f808 	bl	8009818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009808:	f7fd f87c 	bl	8006904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800980c:	2300      	movs	r3, #0
}
 800980e:	4618      	mov	r0, r3
 8009810:	bd80      	pop	{r7, pc}
 8009812:	bf00      	nop
 8009814:	40023c00 	.word	0x40023c00

08009818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b082      	sub	sp, #8
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009820:	4b12      	ldr	r3, [pc, #72]	; (800986c <HAL_InitTick+0x54>)
 8009822:	681a      	ldr	r2, [r3, #0]
 8009824:	4b12      	ldr	r3, [pc, #72]	; (8009870 <HAL_InitTick+0x58>)
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	4619      	mov	r1, r3
 800982a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800982e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009832:	fbb2 f3f3 	udiv	r3, r2, r3
 8009836:	4618      	mov	r0, r3
 8009838:	f000 fd69 	bl	800a30e <HAL_SYSTICK_Config>
 800983c:	4603      	mov	r3, r0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d001      	beq.n	8009846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8009842:	2301      	movs	r3, #1
 8009844:	e00e      	b.n	8009864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2b0f      	cmp	r3, #15
 800984a:	d80a      	bhi.n	8009862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800984c:	2200      	movs	r2, #0
 800984e:	6879      	ldr	r1, [r7, #4]
 8009850:	f04f 30ff 	mov.w	r0, #4294967295
 8009854:	f000 fd31 	bl	800a2ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009858:	4a06      	ldr	r2, [pc, #24]	; (8009874 <HAL_InitTick+0x5c>)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	e000      	b.n	8009864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009862:	2301      	movs	r3, #1
}
 8009864:	4618      	mov	r0, r3
 8009866:	3708      	adds	r7, #8
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}
 800986c:	20000000 	.word	0x20000000
 8009870:	20000008 	.word	0x20000008
 8009874:	20000004 	.word	0x20000004

08009878 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009878:	b480      	push	{r7}
 800987a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800987c:	4b06      	ldr	r3, [pc, #24]	; (8009898 <HAL_IncTick+0x20>)
 800987e:	781b      	ldrb	r3, [r3, #0]
 8009880:	461a      	mov	r2, r3
 8009882:	4b06      	ldr	r3, [pc, #24]	; (800989c <HAL_IncTick+0x24>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4413      	add	r3, r2
 8009888:	4a04      	ldr	r2, [pc, #16]	; (800989c <HAL_IncTick+0x24>)
 800988a:	6013      	str	r3, [r2, #0]
}
 800988c:	bf00      	nop
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	20000008 	.word	0x20000008
 800989c:	20044c50 	.word	0x20044c50

080098a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80098a0:	b480      	push	{r7}
 80098a2:	af00      	add	r7, sp, #0
  return uwTick;
 80098a4:	4b03      	ldr	r3, [pc, #12]	; (80098b4 <HAL_GetTick+0x14>)
 80098a6:	681b      	ldr	r3, [r3, #0]
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop
 80098b4:	20044c50 	.word	0x20044c50

080098b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80098c0:	f7ff ffee 	bl	80098a0 <HAL_GetTick>
 80098c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098d0:	d005      	beq.n	80098de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80098d2:	4b09      	ldr	r3, [pc, #36]	; (80098f8 <HAL_Delay+0x40>)
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	461a      	mov	r2, r3
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	4413      	add	r3, r2
 80098dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80098de:	bf00      	nop
 80098e0:	f7ff ffde 	bl	80098a0 <HAL_GetTick>
 80098e4:	4602      	mov	r2, r0
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	1ad3      	subs	r3, r2, r3
 80098ea:	68fa      	ldr	r2, [r7, #12]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d8f7      	bhi.n	80098e0 <HAL_Delay+0x28>
  {
  }
}
 80098f0:	bf00      	nop
 80098f2:	3710      	adds	r7, #16
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}
 80098f8:	20000008 	.word	0x20000008

080098fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009904:	2300      	movs	r3, #0
 8009906:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d101      	bne.n	8009912 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800990e:	2301      	movs	r3, #1
 8009910:	e033      	b.n	800997a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009916:	2b00      	cmp	r3, #0
 8009918:	d109      	bne.n	800992e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f7fd f81a 	bl	8006954 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2200      	movs	r2, #0
 8009924:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2200      	movs	r2, #0
 800992a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009932:	f003 0310 	and.w	r3, r3, #16
 8009936:	2b00      	cmp	r3, #0
 8009938:	d118      	bne.n	800996c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800993e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009942:	f023 0302 	bic.w	r3, r3, #2
 8009946:	f043 0202 	orr.w	r2, r3, #2
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fa5a 	bl	8009e08 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800995e:	f023 0303 	bic.w	r3, r3, #3
 8009962:	f043 0201 	orr.w	r2, r3, #1
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	641a      	str	r2, [r3, #64]	; 0x40
 800996a:	e001      	b.n	8009970 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800996c:	2301      	movs	r3, #1
 800996e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2200      	movs	r2, #0
 8009974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8009978:	7bfb      	ldrb	r3, [r7, #15]
}
 800997a:	4618      	mov	r0, r3
 800997c:	3710      	adds	r7, #16
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
	...

08009984 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b086      	sub	sp, #24
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8009990:	2300      	movs	r3, #0
 8009992:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800999a:	2b01      	cmp	r3, #1
 800999c:	d101      	bne.n	80099a2 <HAL_ADC_Start_DMA+0x1e>
 800999e:	2302      	movs	r3, #2
 80099a0:	e0cc      	b.n	8009b3c <HAL_ADC_Start_DMA+0x1b8>
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2201      	movs	r2, #1
 80099a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	689b      	ldr	r3, [r3, #8]
 80099b0:	f003 0301 	and.w	r3, r3, #1
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d018      	beq.n	80099ea <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	689a      	ldr	r2, [r3, #8]
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f042 0201 	orr.w	r2, r2, #1
 80099c6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80099c8:	4b5e      	ldr	r3, [pc, #376]	; (8009b44 <HAL_ADC_Start_DMA+0x1c0>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a5e      	ldr	r2, [pc, #376]	; (8009b48 <HAL_ADC_Start_DMA+0x1c4>)
 80099ce:	fba2 2303 	umull	r2, r3, r2, r3
 80099d2:	0c9a      	lsrs	r2, r3, #18
 80099d4:	4613      	mov	r3, r2
 80099d6:	005b      	lsls	r3, r3, #1
 80099d8:	4413      	add	r3, r2
 80099da:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80099dc:	e002      	b.n	80099e4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	3b01      	subs	r3, #1
 80099e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d1f9      	bne.n	80099de <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	f003 0301 	and.w	r3, r3, #1
 80099f4:	2b01      	cmp	r3, #1
 80099f6:	f040 80a0 	bne.w	8009b3a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099fe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009a02:	f023 0301 	bic.w	r3, r3, #1
 8009a06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d007      	beq.n	8009a2c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a20:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009a24:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009a34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a38:	d106      	bne.n	8009a48 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a3e:	f023 0206 	bic.w	r2, r3, #6
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	645a      	str	r2, [r3, #68]	; 0x44
 8009a46:	e002      	b.n	8009a4e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2200      	movs	r2, #0
 8009a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009a56:	4b3d      	ldr	r3, [pc, #244]	; (8009b4c <HAL_ADC_Start_DMA+0x1c8>)
 8009a58:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a5e:	4a3c      	ldr	r2, [pc, #240]	; (8009b50 <HAL_ADC_Start_DMA+0x1cc>)
 8009a60:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a66:	4a3b      	ldr	r2, [pc, #236]	; (8009b54 <HAL_ADC_Start_DMA+0x1d0>)
 8009a68:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a6e:	4a3a      	ldr	r2, [pc, #232]	; (8009b58 <HAL_ADC_Start_DMA+0x1d4>)
 8009a70:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8009a7a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	685a      	ldr	r2, [r3, #4]
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009a8a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689a      	ldr	r2, [r3, #8]
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009a9a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	334c      	adds	r3, #76	; 0x4c
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	68ba      	ldr	r2, [r7, #8]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f000 fcea 	bl	800a484 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	685b      	ldr	r3, [r3, #4]
 8009ab4:	f003 031f 	and.w	r3, r3, #31
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d12a      	bne.n	8009b12 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a26      	ldr	r2, [pc, #152]	; (8009b5c <HAL_ADC_Start_DMA+0x1d8>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d015      	beq.n	8009af2 <HAL_ADC_Start_DMA+0x16e>
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a25      	ldr	r2, [pc, #148]	; (8009b60 <HAL_ADC_Start_DMA+0x1dc>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d105      	bne.n	8009adc <HAL_ADC_Start_DMA+0x158>
 8009ad0:	4b1e      	ldr	r3, [pc, #120]	; (8009b4c <HAL_ADC_Start_DMA+0x1c8>)
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	f003 031f 	and.w	r3, r3, #31
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d00a      	beq.n	8009af2 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4a20      	ldr	r2, [pc, #128]	; (8009b64 <HAL_ADC_Start_DMA+0x1e0>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d129      	bne.n	8009b3a <HAL_ADC_Start_DMA+0x1b6>
 8009ae6:	4b19      	ldr	r3, [pc, #100]	; (8009b4c <HAL_ADC_Start_DMA+0x1c8>)
 8009ae8:	685b      	ldr	r3, [r3, #4]
 8009aea:	f003 031f 	and.w	r3, r3, #31
 8009aee:	2b0f      	cmp	r3, #15
 8009af0:	d823      	bhi.n	8009b3a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	689b      	ldr	r3, [r3, #8]
 8009af8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d11c      	bne.n	8009b3a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	689a      	ldr	r2, [r3, #8]
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009b0e:	609a      	str	r2, [r3, #8]
 8009b10:	e013      	b.n	8009b3a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a11      	ldr	r2, [pc, #68]	; (8009b5c <HAL_ADC_Start_DMA+0x1d8>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d10e      	bne.n	8009b3a <HAL_ADC_Start_DMA+0x1b6>
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	689b      	ldr	r3, [r3, #8]
 8009b22:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d107      	bne.n	8009b3a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	689a      	ldr	r2, [r3, #8]
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009b38:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8009b3a:	2300      	movs	r3, #0
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3718      	adds	r7, #24
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}
 8009b44:	20000000 	.word	0x20000000
 8009b48:	431bde83 	.word	0x431bde83
 8009b4c:	40012300 	.word	0x40012300
 8009b50:	0800a001 	.word	0x0800a001
 8009b54:	0800a0bb 	.word	0x0800a0bb
 8009b58:	0800a0d7 	.word	0x0800a0d7
 8009b5c:	40012000 	.word	0x40012000
 8009b60:	40012100 	.word	0x40012100
 8009b64:	40012200 	.word	0x40012200

08009b68 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr

08009b90 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8009b98:	bf00      	nop
 8009b9a:	370c      	adds	r7, #12
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	d101      	bne.n	8009bc0 <HAL_ADC_ConfigChannel+0x1c>
 8009bbc:	2302      	movs	r3, #2
 8009bbe:	e113      	b.n	8009de8 <HAL_ADC_ConfigChannel+0x244>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	2b09      	cmp	r3, #9
 8009bce:	d925      	bls.n	8009c1c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	68d9      	ldr	r1, [r3, #12]
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	b29b      	uxth	r3, r3
 8009bdc:	461a      	mov	r2, r3
 8009bde:	4613      	mov	r3, r2
 8009be0:	005b      	lsls	r3, r3, #1
 8009be2:	4413      	add	r3, r2
 8009be4:	3b1e      	subs	r3, #30
 8009be6:	2207      	movs	r2, #7
 8009be8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bec:	43da      	mvns	r2, r3
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	400a      	ands	r2, r1
 8009bf4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	68d9      	ldr	r1, [r3, #12]
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	689a      	ldr	r2, [r3, #8]
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	b29b      	uxth	r3, r3
 8009c06:	4618      	mov	r0, r3
 8009c08:	4603      	mov	r3, r0
 8009c0a:	005b      	lsls	r3, r3, #1
 8009c0c:	4403      	add	r3, r0
 8009c0e:	3b1e      	subs	r3, #30
 8009c10:	409a      	lsls	r2, r3
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	430a      	orrs	r2, r1
 8009c18:	60da      	str	r2, [r3, #12]
 8009c1a:	e022      	b.n	8009c62 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	6919      	ldr	r1, [r3, #16]
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	461a      	mov	r2, r3
 8009c2a:	4613      	mov	r3, r2
 8009c2c:	005b      	lsls	r3, r3, #1
 8009c2e:	4413      	add	r3, r2
 8009c30:	2207      	movs	r2, #7
 8009c32:	fa02 f303 	lsl.w	r3, r2, r3
 8009c36:	43da      	mvns	r2, r3
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	400a      	ands	r2, r1
 8009c3e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	6919      	ldr	r1, [r3, #16]
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	689a      	ldr	r2, [r3, #8]
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	b29b      	uxth	r3, r3
 8009c50:	4618      	mov	r0, r3
 8009c52:	4603      	mov	r3, r0
 8009c54:	005b      	lsls	r3, r3, #1
 8009c56:	4403      	add	r3, r0
 8009c58:	409a      	lsls	r2, r3
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	430a      	orrs	r2, r1
 8009c60:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	2b06      	cmp	r3, #6
 8009c68:	d824      	bhi.n	8009cb4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	685a      	ldr	r2, [r3, #4]
 8009c74:	4613      	mov	r3, r2
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	4413      	add	r3, r2
 8009c7a:	3b05      	subs	r3, #5
 8009c7c:	221f      	movs	r2, #31
 8009c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8009c82:	43da      	mvns	r2, r3
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	400a      	ands	r2, r1
 8009c8a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	4618      	mov	r0, r3
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	685a      	ldr	r2, [r3, #4]
 8009c9e:	4613      	mov	r3, r2
 8009ca0:	009b      	lsls	r3, r3, #2
 8009ca2:	4413      	add	r3, r2
 8009ca4:	3b05      	subs	r3, #5
 8009ca6:	fa00 f203 	lsl.w	r2, r0, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	430a      	orrs	r2, r1
 8009cb0:	635a      	str	r2, [r3, #52]	; 0x34
 8009cb2:	e04c      	b.n	8009d4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	2b0c      	cmp	r3, #12
 8009cba:	d824      	bhi.n	8009d06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	685a      	ldr	r2, [r3, #4]
 8009cc6:	4613      	mov	r3, r2
 8009cc8:	009b      	lsls	r3, r3, #2
 8009cca:	4413      	add	r3, r2
 8009ccc:	3b23      	subs	r3, #35	; 0x23
 8009cce:	221f      	movs	r2, #31
 8009cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8009cd4:	43da      	mvns	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	400a      	ands	r2, r1
 8009cdc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	4618      	mov	r0, r3
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	685a      	ldr	r2, [r3, #4]
 8009cf0:	4613      	mov	r3, r2
 8009cf2:	009b      	lsls	r3, r3, #2
 8009cf4:	4413      	add	r3, r2
 8009cf6:	3b23      	subs	r3, #35	; 0x23
 8009cf8:	fa00 f203 	lsl.w	r2, r0, r3
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	430a      	orrs	r2, r1
 8009d02:	631a      	str	r2, [r3, #48]	; 0x30
 8009d04:	e023      	b.n	8009d4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	685a      	ldr	r2, [r3, #4]
 8009d10:	4613      	mov	r3, r2
 8009d12:	009b      	lsls	r3, r3, #2
 8009d14:	4413      	add	r3, r2
 8009d16:	3b41      	subs	r3, #65	; 0x41
 8009d18:	221f      	movs	r2, #31
 8009d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8009d1e:	43da      	mvns	r2, r3
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	400a      	ands	r2, r1
 8009d26:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	b29b      	uxth	r3, r3
 8009d34:	4618      	mov	r0, r3
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	685a      	ldr	r2, [r3, #4]
 8009d3a:	4613      	mov	r3, r2
 8009d3c:	009b      	lsls	r3, r3, #2
 8009d3e:	4413      	add	r3, r2
 8009d40:	3b41      	subs	r3, #65	; 0x41
 8009d42:	fa00 f203 	lsl.w	r2, r0, r3
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	430a      	orrs	r2, r1
 8009d4c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009d4e:	4b29      	ldr	r3, [pc, #164]	; (8009df4 <HAL_ADC_ConfigChannel+0x250>)
 8009d50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a28      	ldr	r2, [pc, #160]	; (8009df8 <HAL_ADC_ConfigChannel+0x254>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d10f      	bne.n	8009d7c <HAL_ADC_ConfigChannel+0x1d8>
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	2b12      	cmp	r3, #18
 8009d62:	d10b      	bne.n	8009d7c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	685b      	ldr	r3, [r3, #4]
 8009d74:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a1d      	ldr	r2, [pc, #116]	; (8009df8 <HAL_ADC_ConfigChannel+0x254>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d12b      	bne.n	8009dde <HAL_ADC_ConfigChannel+0x23a>
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	4a1c      	ldr	r2, [pc, #112]	; (8009dfc <HAL_ADC_ConfigChannel+0x258>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d003      	beq.n	8009d98 <HAL_ADC_ConfigChannel+0x1f4>
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	2b11      	cmp	r3, #17
 8009d96:	d122      	bne.n	8009dde <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	685b      	ldr	r3, [r3, #4]
 8009d9c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4a11      	ldr	r2, [pc, #68]	; (8009dfc <HAL_ADC_ConfigChannel+0x258>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d111      	bne.n	8009dde <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8009dba:	4b11      	ldr	r3, [pc, #68]	; (8009e00 <HAL_ADC_ConfigChannel+0x25c>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a11      	ldr	r2, [pc, #68]	; (8009e04 <HAL_ADC_ConfigChannel+0x260>)
 8009dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8009dc4:	0c9a      	lsrs	r2, r3, #18
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	4413      	add	r3, r2
 8009dcc:	005b      	lsls	r3, r3, #1
 8009dce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009dd0:	e002      	b.n	8009dd8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1f9      	bne.n	8009dd2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8009de6:	2300      	movs	r3, #0
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3714      	adds	r7, #20
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr
 8009df4:	40012300 	.word	0x40012300
 8009df8:	40012000 	.word	0x40012000
 8009dfc:	10000012 	.word	0x10000012
 8009e00:	20000000 	.word	0x20000000
 8009e04:	431bde83 	.word	0x431bde83

08009e08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009e08:	b480      	push	{r7}
 8009e0a:	b085      	sub	sp, #20
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009e10:	4b79      	ldr	r3, [pc, #484]	; (8009ff8 <ADC_Init+0x1f0>)
 8009e12:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	685a      	ldr	r2, [r3, #4]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	685b      	ldr	r3, [r3, #4]
 8009e28:	431a      	orrs	r2, r3
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	685a      	ldr	r2, [r3, #4]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009e3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6859      	ldr	r1, [r3, #4]
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	691b      	ldr	r3, [r3, #16]
 8009e48:	021a      	lsls	r2, r3, #8
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	430a      	orrs	r2, r1
 8009e50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	685a      	ldr	r2, [r3, #4]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8009e60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	6859      	ldr	r1, [r3, #4]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	689a      	ldr	r2, [r3, #8]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	430a      	orrs	r2, r1
 8009e72:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	689a      	ldr	r2, [r3, #8]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009e82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	6899      	ldr	r1, [r3, #8]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	68da      	ldr	r2, [r3, #12]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	430a      	orrs	r2, r1
 8009e94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e9a:	4a58      	ldr	r2, [pc, #352]	; (8009ffc <ADC_Init+0x1f4>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d022      	beq.n	8009ee6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	689a      	ldr	r2, [r3, #8]
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009eae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	6899      	ldr	r1, [r3, #8]
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	430a      	orrs	r2, r1
 8009ec0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	689a      	ldr	r2, [r3, #8]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009ed0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	6899      	ldr	r1, [r3, #8]
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	430a      	orrs	r2, r1
 8009ee2:	609a      	str	r2, [r3, #8]
 8009ee4:	e00f      	b.n	8009f06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	689a      	ldr	r2, [r3, #8]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009ef4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	689a      	ldr	r2, [r3, #8]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009f04:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	689a      	ldr	r2, [r3, #8]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f022 0202 	bic.w	r2, r2, #2
 8009f14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	6899      	ldr	r1, [r3, #8]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	7e1b      	ldrb	r3, [r3, #24]
 8009f20:	005a      	lsls	r2, r3, #1
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	430a      	orrs	r2, r1
 8009f28:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d01b      	beq.n	8009f6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	685a      	ldr	r2, [r3, #4]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f42:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	685a      	ldr	r2, [r3, #4]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8009f52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	6859      	ldr	r1, [r3, #4]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f5e:	3b01      	subs	r3, #1
 8009f60:	035a      	lsls	r2, r3, #13
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	430a      	orrs	r2, r1
 8009f68:	605a      	str	r2, [r3, #4]
 8009f6a:	e007      	b.n	8009f7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	685a      	ldr	r2, [r3, #4]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009f7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8009f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	69db      	ldr	r3, [r3, #28]
 8009f96:	3b01      	subs	r3, #1
 8009f98:	051a      	lsls	r2, r3, #20
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	430a      	orrs	r2, r1
 8009fa0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	689a      	ldr	r2, [r3, #8]
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009fb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	6899      	ldr	r1, [r3, #8]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009fbe:	025a      	lsls	r2, r3, #9
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	430a      	orrs	r2, r1
 8009fc6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	689a      	ldr	r2, [r3, #8]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009fd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	6899      	ldr	r1, [r3, #8]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	695b      	ldr	r3, [r3, #20]
 8009fe2:	029a      	lsls	r2, r3, #10
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	430a      	orrs	r2, r1
 8009fea:	609a      	str	r2, [r3, #8]
}
 8009fec:	bf00      	nop
 8009fee:	3714      	adds	r7, #20
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr
 8009ff8:	40012300 	.word	0x40012300
 8009ffc:	0f000001 	.word	0x0f000001

0800a000 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b084      	sub	sp, #16
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a00c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a012:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a016:	2b00      	cmp	r3, #0
 800a018:	d13c      	bne.n	800a094 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a01e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	689b      	ldr	r3, [r3, #8]
 800a02c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a030:	2b00      	cmp	r3, #0
 800a032:	d12b      	bne.n	800a08c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d127      	bne.n	800a08c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a042:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a046:	2b00      	cmp	r3, #0
 800a048:	d006      	beq.n	800a058 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	689b      	ldr	r3, [r3, #8]
 800a050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a054:	2b00      	cmp	r3, #0
 800a056:	d119      	bne.n	800a08c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	685a      	ldr	r2, [r3, #4]
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f022 0220 	bic.w	r2, r2, #32
 800a066:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a06c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a078:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d105      	bne.n	800a08c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a084:	f043 0201 	orr.w	r2, r3, #1
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f7ff fd6b 	bl	8009b68 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a092:	e00e      	b.n	800a0b2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a098:	f003 0310 	and.w	r3, r3, #16
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d003      	beq.n	800a0a8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800a0a0:	68f8      	ldr	r0, [r7, #12]
 800a0a2:	f7ff fd75 	bl	8009b90 <HAL_ADC_ErrorCallback>
}
 800a0a6:	e004      	b.n	800a0b2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	4798      	blx	r3
}
 800a0b2:	bf00      	nop
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}

0800a0ba <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b084      	sub	sp, #16
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0c6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a0c8:	68f8      	ldr	r0, [r7, #12]
 800a0ca:	f7ff fd57 	bl	8009b7c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a0ce:	bf00      	nop
 800a0d0:	3710      	adds	r7, #16
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b084      	sub	sp, #16
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0e2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2240      	movs	r2, #64	; 0x40
 800a0e8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0ee:	f043 0204 	orr.w	r2, r3, #4
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	f7ff fd4a 	bl	8009b90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a0fc:	bf00      	nop
 800a0fe:	3710      	adds	r7, #16
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}

0800a104 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a104:	b480      	push	{r7}
 800a106:	b085      	sub	sp, #20
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f003 0307 	and.w	r3, r3, #7
 800a112:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a114:	4b0c      	ldr	r3, [pc, #48]	; (800a148 <__NVIC_SetPriorityGrouping+0x44>)
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a11a:	68ba      	ldr	r2, [r7, #8]
 800a11c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a120:	4013      	ands	r3, r2
 800a122:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a12c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a130:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a134:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a136:	4a04      	ldr	r2, [pc, #16]	; (800a148 <__NVIC_SetPriorityGrouping+0x44>)
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	60d3      	str	r3, [r2, #12]
}
 800a13c:	bf00      	nop
 800a13e:	3714      	adds	r7, #20
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr
 800a148:	e000ed00 	.word	0xe000ed00

0800a14c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a14c:	b480      	push	{r7}
 800a14e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a150:	4b04      	ldr	r3, [pc, #16]	; (800a164 <__NVIC_GetPriorityGrouping+0x18>)
 800a152:	68db      	ldr	r3, [r3, #12]
 800a154:	0a1b      	lsrs	r3, r3, #8
 800a156:	f003 0307 	and.w	r3, r3, #7
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr
 800a164:	e000ed00 	.word	0xe000ed00

0800a168 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	4603      	mov	r3, r0
 800a170:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a176:	2b00      	cmp	r3, #0
 800a178:	db0b      	blt.n	800a192 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a17a:	79fb      	ldrb	r3, [r7, #7]
 800a17c:	f003 021f 	and.w	r2, r3, #31
 800a180:	4907      	ldr	r1, [pc, #28]	; (800a1a0 <__NVIC_EnableIRQ+0x38>)
 800a182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a186:	095b      	lsrs	r3, r3, #5
 800a188:	2001      	movs	r0, #1
 800a18a:	fa00 f202 	lsl.w	r2, r0, r2
 800a18e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a192:	bf00      	nop
 800a194:	370c      	adds	r7, #12
 800a196:	46bd      	mov	sp, r7
 800a198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19c:	4770      	bx	lr
 800a19e:	bf00      	nop
 800a1a0:	e000e100 	.word	0xe000e100

0800a1a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	6039      	str	r1, [r7, #0]
 800a1ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a1b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	db0a      	blt.n	800a1ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	b2da      	uxtb	r2, r3
 800a1bc:	490c      	ldr	r1, [pc, #48]	; (800a1f0 <__NVIC_SetPriority+0x4c>)
 800a1be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1c2:	0112      	lsls	r2, r2, #4
 800a1c4:	b2d2      	uxtb	r2, r2
 800a1c6:	440b      	add	r3, r1
 800a1c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a1cc:	e00a      	b.n	800a1e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	b2da      	uxtb	r2, r3
 800a1d2:	4908      	ldr	r1, [pc, #32]	; (800a1f4 <__NVIC_SetPriority+0x50>)
 800a1d4:	79fb      	ldrb	r3, [r7, #7]
 800a1d6:	f003 030f 	and.w	r3, r3, #15
 800a1da:	3b04      	subs	r3, #4
 800a1dc:	0112      	lsls	r2, r2, #4
 800a1de:	b2d2      	uxtb	r2, r2
 800a1e0:	440b      	add	r3, r1
 800a1e2:	761a      	strb	r2, [r3, #24]
}
 800a1e4:	bf00      	nop
 800a1e6:	370c      	adds	r7, #12
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr
 800a1f0:	e000e100 	.word	0xe000e100
 800a1f4:	e000ed00 	.word	0xe000ed00

0800a1f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b089      	sub	sp, #36	; 0x24
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f003 0307 	and.w	r3, r3, #7
 800a20a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a20c:	69fb      	ldr	r3, [r7, #28]
 800a20e:	f1c3 0307 	rsb	r3, r3, #7
 800a212:	2b04      	cmp	r3, #4
 800a214:	bf28      	it	cs
 800a216:	2304      	movcs	r3, #4
 800a218:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a21a:	69fb      	ldr	r3, [r7, #28]
 800a21c:	3304      	adds	r3, #4
 800a21e:	2b06      	cmp	r3, #6
 800a220:	d902      	bls.n	800a228 <NVIC_EncodePriority+0x30>
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	3b03      	subs	r3, #3
 800a226:	e000      	b.n	800a22a <NVIC_EncodePriority+0x32>
 800a228:	2300      	movs	r3, #0
 800a22a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a22c:	f04f 32ff 	mov.w	r2, #4294967295
 800a230:	69bb      	ldr	r3, [r7, #24]
 800a232:	fa02 f303 	lsl.w	r3, r2, r3
 800a236:	43da      	mvns	r2, r3
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	401a      	ands	r2, r3
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a240:	f04f 31ff 	mov.w	r1, #4294967295
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	fa01 f303 	lsl.w	r3, r1, r3
 800a24a:	43d9      	mvns	r1, r3
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a250:	4313      	orrs	r3, r2
         );
}
 800a252:	4618      	mov	r0, r3
 800a254:	3724      	adds	r7, #36	; 0x24
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr
	...

0800a260 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b082      	sub	sp, #8
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	3b01      	subs	r3, #1
 800a26c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a270:	d301      	bcc.n	800a276 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a272:	2301      	movs	r3, #1
 800a274:	e00f      	b.n	800a296 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a276:	4a0a      	ldr	r2, [pc, #40]	; (800a2a0 <SysTick_Config+0x40>)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	3b01      	subs	r3, #1
 800a27c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a27e:	210f      	movs	r1, #15
 800a280:	f04f 30ff 	mov.w	r0, #4294967295
 800a284:	f7ff ff8e 	bl	800a1a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a288:	4b05      	ldr	r3, [pc, #20]	; (800a2a0 <SysTick_Config+0x40>)
 800a28a:	2200      	movs	r2, #0
 800a28c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a28e:	4b04      	ldr	r3, [pc, #16]	; (800a2a0 <SysTick_Config+0x40>)
 800a290:	2207      	movs	r2, #7
 800a292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a294:	2300      	movs	r3, #0
}
 800a296:	4618      	mov	r0, r3
 800a298:	3708      	adds	r7, #8
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
 800a29e:	bf00      	nop
 800a2a0:	e000e010 	.word	0xe000e010

0800a2a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b082      	sub	sp, #8
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f7ff ff29 	bl	800a104 <__NVIC_SetPriorityGrouping>
}
 800a2b2:	bf00      	nop
 800a2b4:	3708      	adds	r7, #8
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bd80      	pop	{r7, pc}

0800a2ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a2ba:	b580      	push	{r7, lr}
 800a2bc:	b086      	sub	sp, #24
 800a2be:	af00      	add	r7, sp, #0
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	60b9      	str	r1, [r7, #8]
 800a2c4:	607a      	str	r2, [r7, #4]
 800a2c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a2cc:	f7ff ff3e 	bl	800a14c <__NVIC_GetPriorityGrouping>
 800a2d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a2d2:	687a      	ldr	r2, [r7, #4]
 800a2d4:	68b9      	ldr	r1, [r7, #8]
 800a2d6:	6978      	ldr	r0, [r7, #20]
 800a2d8:	f7ff ff8e 	bl	800a1f8 <NVIC_EncodePriority>
 800a2dc:	4602      	mov	r2, r0
 800a2de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a2e2:	4611      	mov	r1, r2
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	f7ff ff5d 	bl	800a1a4 <__NVIC_SetPriority>
}
 800a2ea:	bf00      	nop
 800a2ec:	3718      	adds	r7, #24
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bd80      	pop	{r7, pc}

0800a2f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a2f2:	b580      	push	{r7, lr}
 800a2f4:	b082      	sub	sp, #8
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a2fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a300:	4618      	mov	r0, r3
 800a302:	f7ff ff31 	bl	800a168 <__NVIC_EnableIRQ>
}
 800a306:	bf00      	nop
 800a308:	3708      	adds	r7, #8
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}

0800a30e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a30e:	b580      	push	{r7, lr}
 800a310:	b082      	sub	sp, #8
 800a312:	af00      	add	r7, sp, #0
 800a314:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f7ff ffa2 	bl	800a260 <SysTick_Config>
 800a31c:	4603      	mov	r3, r0
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3708      	adds	r7, #8
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}
	...

0800a328 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b086      	sub	sp, #24
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a330:	2300      	movs	r3, #0
 800a332:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a334:	f7ff fab4 	bl	80098a0 <HAL_GetTick>
 800a338:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d101      	bne.n	800a344 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a340:	2301      	movs	r3, #1
 800a342:	e099      	b.n	800a478 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2200      	movs	r2, #0
 800a348:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2202      	movs	r2, #2
 800a350:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	681a      	ldr	r2, [r3, #0]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f022 0201 	bic.w	r2, r2, #1
 800a362:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a364:	e00f      	b.n	800a386 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a366:	f7ff fa9b 	bl	80098a0 <HAL_GetTick>
 800a36a:	4602      	mov	r2, r0
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	1ad3      	subs	r3, r2, r3
 800a370:	2b05      	cmp	r3, #5
 800a372:	d908      	bls.n	800a386 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2220      	movs	r2, #32
 800a378:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2203      	movs	r2, #3
 800a37e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a382:	2303      	movs	r3, #3
 800a384:	e078      	b.n	800a478 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	f003 0301 	and.w	r3, r3, #1
 800a390:	2b00      	cmp	r3, #0
 800a392:	d1e8      	bne.n	800a366 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a39c:	697a      	ldr	r2, [r7, #20]
 800a39e:	4b38      	ldr	r3, [pc, #224]	; (800a480 <HAL_DMA_Init+0x158>)
 800a3a0:	4013      	ands	r3, r2
 800a3a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	685a      	ldr	r2, [r3, #4]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a3b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	691b      	ldr	r3, [r3, #16]
 800a3b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a3be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	699b      	ldr	r3, [r3, #24]
 800a3c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a3ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6a1b      	ldr	r3, [r3, #32]
 800a3d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a3d2:	697a      	ldr	r2, [r7, #20]
 800a3d4:	4313      	orrs	r3, r2
 800a3d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3dc:	2b04      	cmp	r3, #4
 800a3de:	d107      	bne.n	800a3f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3e8:	4313      	orrs	r3, r2
 800a3ea:	697a      	ldr	r2, [r7, #20]
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	697a      	ldr	r2, [r7, #20]
 800a3f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	695b      	ldr	r3, [r3, #20]
 800a3fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	f023 0307 	bic.w	r3, r3, #7
 800a406:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a40c:	697a      	ldr	r2, [r7, #20]
 800a40e:	4313      	orrs	r3, r2
 800a410:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a416:	2b04      	cmp	r3, #4
 800a418:	d117      	bne.n	800a44a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a41e:	697a      	ldr	r2, [r7, #20]
 800a420:	4313      	orrs	r3, r2
 800a422:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d00e      	beq.n	800a44a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f000 fa9d 	bl	800a96c <DMA_CheckFifoParam>
 800a432:	4603      	mov	r3, r0
 800a434:	2b00      	cmp	r3, #0
 800a436:	d008      	beq.n	800a44a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2240      	movs	r2, #64	; 0x40
 800a43c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2201      	movs	r2, #1
 800a442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a446:	2301      	movs	r3, #1
 800a448:	e016      	b.n	800a478 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	697a      	ldr	r2, [r7, #20]
 800a450:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 fa54 	bl	800a900 <DMA_CalcBaseAndBitshift>
 800a458:	4603      	mov	r3, r0
 800a45a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a460:	223f      	movs	r2, #63	; 0x3f
 800a462:	409a      	lsls	r2, r3
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2200      	movs	r2, #0
 800a46c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2201      	movs	r2, #1
 800a472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a476:	2300      	movs	r3, #0
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3718      	adds	r7, #24
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}
 800a480:	f010803f 	.word	0xf010803f

0800a484 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b086      	sub	sp, #24
 800a488:	af00      	add	r7, sp, #0
 800a48a:	60f8      	str	r0, [r7, #12]
 800a48c:	60b9      	str	r1, [r7, #8]
 800a48e:	607a      	str	r2, [r7, #4]
 800a490:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a492:	2300      	movs	r3, #0
 800a494:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a49a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a4a2:	2b01      	cmp	r3, #1
 800a4a4:	d101      	bne.n	800a4aa <HAL_DMA_Start_IT+0x26>
 800a4a6:	2302      	movs	r3, #2
 800a4a8:	e040      	b.n	800a52c <HAL_DMA_Start_IT+0xa8>
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2201      	movs	r2, #1
 800a4ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	2b01      	cmp	r3, #1
 800a4bc:	d12f      	bne.n	800a51e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2202      	movs	r2, #2
 800a4c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	687a      	ldr	r2, [r7, #4]
 800a4d0:	68b9      	ldr	r1, [r7, #8]
 800a4d2:	68f8      	ldr	r0, [r7, #12]
 800a4d4:	f000 f9e6 	bl	800a8a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4dc:	223f      	movs	r2, #63	; 0x3f
 800a4de:	409a      	lsls	r2, r3
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	681a      	ldr	r2, [r3, #0]
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f042 0216 	orr.w	r2, r2, #22
 800a4f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d007      	beq.n	800a50c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f042 0208 	orr.w	r2, r2, #8
 800a50a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	681a      	ldr	r2, [r3, #0]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f042 0201 	orr.w	r2, r2, #1
 800a51a:	601a      	str	r2, [r3, #0]
 800a51c:	e005      	b.n	800a52a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	2200      	movs	r2, #0
 800a522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a526:	2302      	movs	r3, #2
 800a528:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a52a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3718      	adds	r7, #24
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a542:	b2db      	uxtb	r3, r3
 800a544:	2b02      	cmp	r3, #2
 800a546:	d004      	beq.n	800a552 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2280      	movs	r2, #128	; 0x80
 800a54c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a54e:	2301      	movs	r3, #1
 800a550:	e00c      	b.n	800a56c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2205      	movs	r2, #5
 800a556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f022 0201 	bic.w	r2, r2, #1
 800a568:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a56a:	2300      	movs	r3, #0
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	370c      	adds	r7, #12
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b086      	sub	sp, #24
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a580:	2300      	movs	r3, #0
 800a582:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a584:	4b92      	ldr	r3, [pc, #584]	; (800a7d0 <HAL_DMA_IRQHandler+0x258>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	4a92      	ldr	r2, [pc, #584]	; (800a7d4 <HAL_DMA_IRQHandler+0x25c>)
 800a58a:	fba2 2303 	umull	r2, r3, r2, r3
 800a58e:	0a9b      	lsrs	r3, r3, #10
 800a590:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a596:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a598:	693b      	ldr	r3, [r7, #16]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5a2:	2208      	movs	r2, #8
 800a5a4:	409a      	lsls	r2, r3
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	4013      	ands	r3, r2
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d01a      	beq.n	800a5e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f003 0304 	and.w	r3, r3, #4
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d013      	beq.n	800a5e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	681a      	ldr	r2, [r3, #0]
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f022 0204 	bic.w	r2, r2, #4
 800a5ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5d0:	2208      	movs	r2, #8
 800a5d2:	409a      	lsls	r2, r3
 800a5d4:	693b      	ldr	r3, [r7, #16]
 800a5d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5dc:	f043 0201 	orr.w	r2, r3, #1
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5e8:	2201      	movs	r2, #1
 800a5ea:	409a      	lsls	r2, r3
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	4013      	ands	r3, r2
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d012      	beq.n	800a61a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	695b      	ldr	r3, [r3, #20]
 800a5fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d00b      	beq.n	800a61a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a606:	2201      	movs	r2, #1
 800a608:	409a      	lsls	r2, r3
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a612:	f043 0202 	orr.w	r2, r3, #2
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a61e:	2204      	movs	r2, #4
 800a620:	409a      	lsls	r2, r3
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	4013      	ands	r3, r2
 800a626:	2b00      	cmp	r3, #0
 800a628:	d012      	beq.n	800a650 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f003 0302 	and.w	r3, r3, #2
 800a634:	2b00      	cmp	r3, #0
 800a636:	d00b      	beq.n	800a650 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a63c:	2204      	movs	r2, #4
 800a63e:	409a      	lsls	r2, r3
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a648:	f043 0204 	orr.w	r2, r3, #4
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a654:	2210      	movs	r2, #16
 800a656:	409a      	lsls	r2, r3
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	4013      	ands	r3, r2
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d043      	beq.n	800a6e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f003 0308 	and.w	r3, r3, #8
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d03c      	beq.n	800a6e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a672:	2210      	movs	r2, #16
 800a674:	409a      	lsls	r2, r3
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a684:	2b00      	cmp	r3, #0
 800a686:	d018      	beq.n	800a6ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a692:	2b00      	cmp	r3, #0
 800a694:	d108      	bne.n	800a6a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d024      	beq.n	800a6e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	4798      	blx	r3
 800a6a6:	e01f      	b.n	800a6e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d01b      	beq.n	800a6e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	4798      	blx	r3
 800a6b8:	e016      	b.n	800a6e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d107      	bne.n	800a6d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f022 0208 	bic.w	r2, r2, #8
 800a6d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d003      	beq.n	800a6e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6ec:	2220      	movs	r2, #32
 800a6ee:	409a      	lsls	r2, r3
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	4013      	ands	r3, r2
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	f000 808e 	beq.w	800a816 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f003 0310 	and.w	r3, r3, #16
 800a704:	2b00      	cmp	r3, #0
 800a706:	f000 8086 	beq.w	800a816 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a70e:	2220      	movs	r2, #32
 800a710:	409a      	lsls	r2, r3
 800a712:	693b      	ldr	r3, [r7, #16]
 800a714:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	2b05      	cmp	r3, #5
 800a720:	d136      	bne.n	800a790 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	681a      	ldr	r2, [r3, #0]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f022 0216 	bic.w	r2, r2, #22
 800a730:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	695a      	ldr	r2, [r3, #20]
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a740:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a746:	2b00      	cmp	r3, #0
 800a748:	d103      	bne.n	800a752 <HAL_DMA_IRQHandler+0x1da>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d007      	beq.n	800a762 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	681a      	ldr	r2, [r3, #0]
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f022 0208 	bic.w	r2, r2, #8
 800a760:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a766:	223f      	movs	r2, #63	; 0x3f
 800a768:	409a      	lsls	r2, r3
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2200      	movs	r2, #0
 800a772:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2201      	movs	r2, #1
 800a77a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a782:	2b00      	cmp	r3, #0
 800a784:	d07d      	beq.n	800a882 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	4798      	blx	r3
        }
        return;
 800a78e:	e078      	b.n	800a882 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d01c      	beq.n	800a7d8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d108      	bne.n	800a7be <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d030      	beq.n	800a816 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	4798      	blx	r3
 800a7bc:	e02b      	b.n	800a816 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d027      	beq.n	800a816 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	4798      	blx	r3
 800a7ce:	e022      	b.n	800a816 <HAL_DMA_IRQHandler+0x29e>
 800a7d0:	20000000 	.word	0x20000000
 800a7d4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d10f      	bne.n	800a806 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f022 0210 	bic.w	r2, r2, #16
 800a7f4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2201      	movs	r2, #1
 800a802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d003      	beq.n	800a816 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d032      	beq.n	800a884 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a822:	f003 0301 	and.w	r3, r3, #1
 800a826:	2b00      	cmp	r3, #0
 800a828:	d022      	beq.n	800a870 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2205      	movs	r2, #5
 800a82e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	681a      	ldr	r2, [r3, #0]
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f022 0201 	bic.w	r2, r2, #1
 800a840:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	3301      	adds	r3, #1
 800a846:	60bb      	str	r3, [r7, #8]
 800a848:	697a      	ldr	r2, [r7, #20]
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d307      	bcc.n	800a85e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f003 0301 	and.w	r3, r3, #1
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d1f2      	bne.n	800a842 <HAL_DMA_IRQHandler+0x2ca>
 800a85c:	e000      	b.n	800a860 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800a85e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2200      	movs	r2, #0
 800a864:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2201      	movs	r2, #1
 800a86c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a874:	2b00      	cmp	r3, #0
 800a876:	d005      	beq.n	800a884 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	4798      	blx	r3
 800a880:	e000      	b.n	800a884 <HAL_DMA_IRQHandler+0x30c>
        return;
 800a882:	bf00      	nop
    }
  }
}
 800a884:	3718      	adds	r7, #24
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}
 800a88a:	bf00      	nop

0800a88c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800a898:	4618      	mov	r0, r3
 800a89a:	370c      	adds	r7, #12
 800a89c:	46bd      	mov	sp, r7
 800a89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a2:	4770      	bx	lr

0800a8a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b085      	sub	sp, #20
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	60f8      	str	r0, [r7, #12]
 800a8ac:	60b9      	str	r1, [r7, #8]
 800a8ae:	607a      	str	r2, [r7, #4]
 800a8b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	681a      	ldr	r2, [r3, #0]
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a8c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	683a      	ldr	r2, [r7, #0]
 800a8c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	689b      	ldr	r3, [r3, #8]
 800a8ce:	2b40      	cmp	r3, #64	; 0x40
 800a8d0:	d108      	bne.n	800a8e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	687a      	ldr	r2, [r7, #4]
 800a8d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	68ba      	ldr	r2, [r7, #8]
 800a8e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800a8e2:	e007      	b.n	800a8f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	68ba      	ldr	r2, [r7, #8]
 800a8ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	60da      	str	r2, [r3, #12]
}
 800a8f4:	bf00      	nop
 800a8f6:	3714      	adds	r7, #20
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fe:	4770      	bx	lr

0800a900 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a900:	b480      	push	{r7}
 800a902:	b085      	sub	sp, #20
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	b2db      	uxtb	r3, r3
 800a90e:	3b10      	subs	r3, #16
 800a910:	4a14      	ldr	r2, [pc, #80]	; (800a964 <DMA_CalcBaseAndBitshift+0x64>)
 800a912:	fba2 2303 	umull	r2, r3, r2, r3
 800a916:	091b      	lsrs	r3, r3, #4
 800a918:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a91a:	4a13      	ldr	r2, [pc, #76]	; (800a968 <DMA_CalcBaseAndBitshift+0x68>)
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	4413      	add	r3, r2
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	461a      	mov	r2, r3
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	2b03      	cmp	r3, #3
 800a92c:	d909      	bls.n	800a942 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a936:	f023 0303 	bic.w	r3, r3, #3
 800a93a:	1d1a      	adds	r2, r3, #4
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	659a      	str	r2, [r3, #88]	; 0x58
 800a940:	e007      	b.n	800a952 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a94a:	f023 0303 	bic.w	r3, r3, #3
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a956:	4618      	mov	r0, r3
 800a958:	3714      	adds	r7, #20
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop
 800a964:	aaaaaaab 	.word	0xaaaaaaab
 800a968:	08019bb0 	.word	0x08019bb0

0800a96c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b085      	sub	sp, #20
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a974:	2300      	movs	r3, #0
 800a976:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a97c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	699b      	ldr	r3, [r3, #24]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d11f      	bne.n	800a9c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	2b03      	cmp	r3, #3
 800a98a:	d855      	bhi.n	800aa38 <DMA_CheckFifoParam+0xcc>
 800a98c:	a201      	add	r2, pc, #4	; (adr r2, 800a994 <DMA_CheckFifoParam+0x28>)
 800a98e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a992:	bf00      	nop
 800a994:	0800a9a5 	.word	0x0800a9a5
 800a998:	0800a9b7 	.word	0x0800a9b7
 800a99c:	0800a9a5 	.word	0x0800a9a5
 800a9a0:	0800aa39 	.word	0x0800aa39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d045      	beq.n	800aa3c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a9b4:	e042      	b.n	800aa3c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9ba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a9be:	d13f      	bne.n	800aa40 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a9c4:	e03c      	b.n	800aa40 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	699b      	ldr	r3, [r3, #24]
 800a9ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9ce:	d121      	bne.n	800aa14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	2b03      	cmp	r3, #3
 800a9d4:	d836      	bhi.n	800aa44 <DMA_CheckFifoParam+0xd8>
 800a9d6:	a201      	add	r2, pc, #4	; (adr r2, 800a9dc <DMA_CheckFifoParam+0x70>)
 800a9d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9dc:	0800a9ed 	.word	0x0800a9ed
 800a9e0:	0800a9f3 	.word	0x0800a9f3
 800a9e4:	0800a9ed 	.word	0x0800a9ed
 800a9e8:	0800aa05 	.word	0x0800aa05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	73fb      	strb	r3, [r7, #15]
      break;
 800a9f0:	e02f      	b.n	800aa52 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d024      	beq.n	800aa48 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aa02:	e021      	b.n	800aa48 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800aa0c:	d11e      	bne.n	800aa4c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800aa0e:	2301      	movs	r3, #1
 800aa10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800aa12:	e01b      	b.n	800aa4c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	2b02      	cmp	r3, #2
 800aa18:	d902      	bls.n	800aa20 <DMA_CheckFifoParam+0xb4>
 800aa1a:	2b03      	cmp	r3, #3
 800aa1c:	d003      	beq.n	800aa26 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800aa1e:	e018      	b.n	800aa52 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800aa20:	2301      	movs	r3, #1
 800aa22:	73fb      	strb	r3, [r7, #15]
      break;
 800aa24:	e015      	b.n	800aa52 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d00e      	beq.n	800aa50 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800aa32:	2301      	movs	r3, #1
 800aa34:	73fb      	strb	r3, [r7, #15]
      break;
 800aa36:	e00b      	b.n	800aa50 <DMA_CheckFifoParam+0xe4>
      break;
 800aa38:	bf00      	nop
 800aa3a:	e00a      	b.n	800aa52 <DMA_CheckFifoParam+0xe6>
      break;
 800aa3c:	bf00      	nop
 800aa3e:	e008      	b.n	800aa52 <DMA_CheckFifoParam+0xe6>
      break;
 800aa40:	bf00      	nop
 800aa42:	e006      	b.n	800aa52 <DMA_CheckFifoParam+0xe6>
      break;
 800aa44:	bf00      	nop
 800aa46:	e004      	b.n	800aa52 <DMA_CheckFifoParam+0xe6>
      break;
 800aa48:	bf00      	nop
 800aa4a:	e002      	b.n	800aa52 <DMA_CheckFifoParam+0xe6>
      break;   
 800aa4c:	bf00      	nop
 800aa4e:	e000      	b.n	800aa52 <DMA_CheckFifoParam+0xe6>
      break;
 800aa50:	bf00      	nop
    }
  } 
  
  return status; 
 800aa52:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3714      	adds	r7, #20
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b089      	sub	sp, #36	; 0x24
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800aa72:	2300      	movs	r3, #0
 800aa74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800aa76:	2300      	movs	r3, #0
 800aa78:	61fb      	str	r3, [r7, #28]
 800aa7a:	e177      	b.n	800ad6c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800aa7c:	2201      	movs	r2, #1
 800aa7e:	69fb      	ldr	r3, [r7, #28]
 800aa80:	fa02 f303 	lsl.w	r3, r2, r3
 800aa84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	697a      	ldr	r2, [r7, #20]
 800aa8c:	4013      	ands	r3, r2
 800aa8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800aa90:	693a      	ldr	r2, [r7, #16]
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	429a      	cmp	r2, r3
 800aa96:	f040 8166 	bne.w	800ad66 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d00b      	beq.n	800aaba <HAL_GPIO_Init+0x5a>
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	685b      	ldr	r3, [r3, #4]
 800aaa6:	2b02      	cmp	r3, #2
 800aaa8:	d007      	beq.n	800aaba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800aaae:	2b11      	cmp	r3, #17
 800aab0:	d003      	beq.n	800aaba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	685b      	ldr	r3, [r3, #4]
 800aab6:	2b12      	cmp	r3, #18
 800aab8:	d130      	bne.n	800ab1c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	689b      	ldr	r3, [r3, #8]
 800aabe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800aac0:	69fb      	ldr	r3, [r7, #28]
 800aac2:	005b      	lsls	r3, r3, #1
 800aac4:	2203      	movs	r2, #3
 800aac6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaca:	43db      	mvns	r3, r3
 800aacc:	69ba      	ldr	r2, [r7, #24]
 800aace:	4013      	ands	r3, r2
 800aad0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	68da      	ldr	r2, [r3, #12]
 800aad6:	69fb      	ldr	r3, [r7, #28]
 800aad8:	005b      	lsls	r3, r3, #1
 800aada:	fa02 f303 	lsl.w	r3, r2, r3
 800aade:	69ba      	ldr	r2, [r7, #24]
 800aae0:	4313      	orrs	r3, r2
 800aae2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	69ba      	ldr	r2, [r7, #24]
 800aae8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	685b      	ldr	r3, [r3, #4]
 800aaee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	69fb      	ldr	r3, [r7, #28]
 800aaf4:	fa02 f303 	lsl.w	r3, r2, r3
 800aaf8:	43db      	mvns	r3, r3
 800aafa:	69ba      	ldr	r2, [r7, #24]
 800aafc:	4013      	ands	r3, r2
 800aafe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	091b      	lsrs	r3, r3, #4
 800ab06:	f003 0201 	and.w	r2, r3, #1
 800ab0a:	69fb      	ldr	r3, [r7, #28]
 800ab0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab10:	69ba      	ldr	r2, [r7, #24]
 800ab12:	4313      	orrs	r3, r2
 800ab14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	69ba      	ldr	r2, [r7, #24]
 800ab1a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ab22:	69fb      	ldr	r3, [r7, #28]
 800ab24:	005b      	lsls	r3, r3, #1
 800ab26:	2203      	movs	r2, #3
 800ab28:	fa02 f303 	lsl.w	r3, r2, r3
 800ab2c:	43db      	mvns	r3, r3
 800ab2e:	69ba      	ldr	r2, [r7, #24]
 800ab30:	4013      	ands	r3, r2
 800ab32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	689a      	ldr	r2, [r3, #8]
 800ab38:	69fb      	ldr	r3, [r7, #28]
 800ab3a:	005b      	lsls	r3, r3, #1
 800ab3c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab40:	69ba      	ldr	r2, [r7, #24]
 800ab42:	4313      	orrs	r3, r2
 800ab44:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	69ba      	ldr	r2, [r7, #24]
 800ab4a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	685b      	ldr	r3, [r3, #4]
 800ab50:	2b02      	cmp	r3, #2
 800ab52:	d003      	beq.n	800ab5c <HAL_GPIO_Init+0xfc>
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	685b      	ldr	r3, [r3, #4]
 800ab58:	2b12      	cmp	r3, #18
 800ab5a:	d123      	bne.n	800aba4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ab5c:	69fb      	ldr	r3, [r7, #28]
 800ab5e:	08da      	lsrs	r2, r3, #3
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	3208      	adds	r2, #8
 800ab64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ab6a:	69fb      	ldr	r3, [r7, #28]
 800ab6c:	f003 0307 	and.w	r3, r3, #7
 800ab70:	009b      	lsls	r3, r3, #2
 800ab72:	220f      	movs	r2, #15
 800ab74:	fa02 f303 	lsl.w	r3, r2, r3
 800ab78:	43db      	mvns	r3, r3
 800ab7a:	69ba      	ldr	r2, [r7, #24]
 800ab7c:	4013      	ands	r3, r2
 800ab7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	691a      	ldr	r2, [r3, #16]
 800ab84:	69fb      	ldr	r3, [r7, #28]
 800ab86:	f003 0307 	and.w	r3, r3, #7
 800ab8a:	009b      	lsls	r3, r3, #2
 800ab8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab90:	69ba      	ldr	r2, [r7, #24]
 800ab92:	4313      	orrs	r3, r2
 800ab94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800ab96:	69fb      	ldr	r3, [r7, #28]
 800ab98:	08da      	lsrs	r2, r3, #3
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	3208      	adds	r2, #8
 800ab9e:	69b9      	ldr	r1, [r7, #24]
 800aba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	005b      	lsls	r3, r3, #1
 800abae:	2203      	movs	r2, #3
 800abb0:	fa02 f303 	lsl.w	r3, r2, r3
 800abb4:	43db      	mvns	r3, r3
 800abb6:	69ba      	ldr	r2, [r7, #24]
 800abb8:	4013      	ands	r3, r2
 800abba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	685b      	ldr	r3, [r3, #4]
 800abc0:	f003 0203 	and.w	r2, r3, #3
 800abc4:	69fb      	ldr	r3, [r7, #28]
 800abc6:	005b      	lsls	r3, r3, #1
 800abc8:	fa02 f303 	lsl.w	r3, r2, r3
 800abcc:	69ba      	ldr	r2, [r7, #24]
 800abce:	4313      	orrs	r3, r2
 800abd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	69ba      	ldr	r2, [r7, #24]
 800abd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	f000 80c0 	beq.w	800ad66 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800abe6:	2300      	movs	r3, #0
 800abe8:	60fb      	str	r3, [r7, #12]
 800abea:	4b65      	ldr	r3, [pc, #404]	; (800ad80 <HAL_GPIO_Init+0x320>)
 800abec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abee:	4a64      	ldr	r2, [pc, #400]	; (800ad80 <HAL_GPIO_Init+0x320>)
 800abf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800abf4:	6453      	str	r3, [r2, #68]	; 0x44
 800abf6:	4b62      	ldr	r3, [pc, #392]	; (800ad80 <HAL_GPIO_Init+0x320>)
 800abf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800abfe:	60fb      	str	r3, [r7, #12]
 800ac00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ac02:	4a60      	ldr	r2, [pc, #384]	; (800ad84 <HAL_GPIO_Init+0x324>)
 800ac04:	69fb      	ldr	r3, [r7, #28]
 800ac06:	089b      	lsrs	r3, r3, #2
 800ac08:	3302      	adds	r3, #2
 800ac0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ac10:	69fb      	ldr	r3, [r7, #28]
 800ac12:	f003 0303 	and.w	r3, r3, #3
 800ac16:	009b      	lsls	r3, r3, #2
 800ac18:	220f      	movs	r2, #15
 800ac1a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac1e:	43db      	mvns	r3, r3
 800ac20:	69ba      	ldr	r2, [r7, #24]
 800ac22:	4013      	ands	r3, r2
 800ac24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	4a57      	ldr	r2, [pc, #348]	; (800ad88 <HAL_GPIO_Init+0x328>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d037      	beq.n	800ac9e <HAL_GPIO_Init+0x23e>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	4a56      	ldr	r2, [pc, #344]	; (800ad8c <HAL_GPIO_Init+0x32c>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d031      	beq.n	800ac9a <HAL_GPIO_Init+0x23a>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a55      	ldr	r2, [pc, #340]	; (800ad90 <HAL_GPIO_Init+0x330>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d02b      	beq.n	800ac96 <HAL_GPIO_Init+0x236>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a54      	ldr	r2, [pc, #336]	; (800ad94 <HAL_GPIO_Init+0x334>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d025      	beq.n	800ac92 <HAL_GPIO_Init+0x232>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a53      	ldr	r2, [pc, #332]	; (800ad98 <HAL_GPIO_Init+0x338>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d01f      	beq.n	800ac8e <HAL_GPIO_Init+0x22e>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	4a52      	ldr	r2, [pc, #328]	; (800ad9c <HAL_GPIO_Init+0x33c>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d019      	beq.n	800ac8a <HAL_GPIO_Init+0x22a>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	4a51      	ldr	r2, [pc, #324]	; (800ada0 <HAL_GPIO_Init+0x340>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d013      	beq.n	800ac86 <HAL_GPIO_Init+0x226>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	4a50      	ldr	r2, [pc, #320]	; (800ada4 <HAL_GPIO_Init+0x344>)
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d00d      	beq.n	800ac82 <HAL_GPIO_Init+0x222>
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	4a4f      	ldr	r2, [pc, #316]	; (800ada8 <HAL_GPIO_Init+0x348>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d007      	beq.n	800ac7e <HAL_GPIO_Init+0x21e>
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	4a4e      	ldr	r2, [pc, #312]	; (800adac <HAL_GPIO_Init+0x34c>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d101      	bne.n	800ac7a <HAL_GPIO_Init+0x21a>
 800ac76:	2309      	movs	r3, #9
 800ac78:	e012      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac7a:	230a      	movs	r3, #10
 800ac7c:	e010      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac7e:	2308      	movs	r3, #8
 800ac80:	e00e      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac82:	2307      	movs	r3, #7
 800ac84:	e00c      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac86:	2306      	movs	r3, #6
 800ac88:	e00a      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac8a:	2305      	movs	r3, #5
 800ac8c:	e008      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac8e:	2304      	movs	r3, #4
 800ac90:	e006      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac92:	2303      	movs	r3, #3
 800ac94:	e004      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac96:	2302      	movs	r3, #2
 800ac98:	e002      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	e000      	b.n	800aca0 <HAL_GPIO_Init+0x240>
 800ac9e:	2300      	movs	r3, #0
 800aca0:	69fa      	ldr	r2, [r7, #28]
 800aca2:	f002 0203 	and.w	r2, r2, #3
 800aca6:	0092      	lsls	r2, r2, #2
 800aca8:	4093      	lsls	r3, r2
 800acaa:	69ba      	ldr	r2, [r7, #24]
 800acac:	4313      	orrs	r3, r2
 800acae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800acb0:	4934      	ldr	r1, [pc, #208]	; (800ad84 <HAL_GPIO_Init+0x324>)
 800acb2:	69fb      	ldr	r3, [r7, #28]
 800acb4:	089b      	lsrs	r3, r3, #2
 800acb6:	3302      	adds	r3, #2
 800acb8:	69ba      	ldr	r2, [r7, #24]
 800acba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800acbe:	4b3c      	ldr	r3, [pc, #240]	; (800adb0 <HAL_GPIO_Init+0x350>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	43db      	mvns	r3, r3
 800acc8:	69ba      	ldr	r2, [r7, #24]
 800acca:	4013      	ands	r3, r2
 800accc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	685b      	ldr	r3, [r3, #4]
 800acd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d003      	beq.n	800ace2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800acda:	69ba      	ldr	r2, [r7, #24]
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	4313      	orrs	r3, r2
 800ace0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800ace2:	4a33      	ldr	r2, [pc, #204]	; (800adb0 <HAL_GPIO_Init+0x350>)
 800ace4:	69bb      	ldr	r3, [r7, #24]
 800ace6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800ace8:	4b31      	ldr	r3, [pc, #196]	; (800adb0 <HAL_GPIO_Init+0x350>)
 800acea:	685b      	ldr	r3, [r3, #4]
 800acec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	43db      	mvns	r3, r3
 800acf2:	69ba      	ldr	r2, [r7, #24]
 800acf4:	4013      	ands	r3, r2
 800acf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	685b      	ldr	r3, [r3, #4]
 800acfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d003      	beq.n	800ad0c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800ad04:	69ba      	ldr	r2, [r7, #24]
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	4313      	orrs	r3, r2
 800ad0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ad0c:	4a28      	ldr	r2, [pc, #160]	; (800adb0 <HAL_GPIO_Init+0x350>)
 800ad0e:	69bb      	ldr	r3, [r7, #24]
 800ad10:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ad12:	4b27      	ldr	r3, [pc, #156]	; (800adb0 <HAL_GPIO_Init+0x350>)
 800ad14:	689b      	ldr	r3, [r3, #8]
 800ad16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	43db      	mvns	r3, r3
 800ad1c:	69ba      	ldr	r2, [r7, #24]
 800ad1e:	4013      	ands	r3, r2
 800ad20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	685b      	ldr	r3, [r3, #4]
 800ad26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d003      	beq.n	800ad36 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800ad2e:	69ba      	ldr	r2, [r7, #24]
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	4313      	orrs	r3, r2
 800ad34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ad36:	4a1e      	ldr	r2, [pc, #120]	; (800adb0 <HAL_GPIO_Init+0x350>)
 800ad38:	69bb      	ldr	r3, [r7, #24]
 800ad3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ad3c:	4b1c      	ldr	r3, [pc, #112]	; (800adb0 <HAL_GPIO_Init+0x350>)
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ad42:	693b      	ldr	r3, [r7, #16]
 800ad44:	43db      	mvns	r3, r3
 800ad46:	69ba      	ldr	r2, [r7, #24]
 800ad48:	4013      	ands	r3, r2
 800ad4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	685b      	ldr	r3, [r3, #4]
 800ad50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d003      	beq.n	800ad60 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800ad58:	69ba      	ldr	r2, [r7, #24]
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	4313      	orrs	r3, r2
 800ad5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800ad60:	4a13      	ldr	r2, [pc, #76]	; (800adb0 <HAL_GPIO_Init+0x350>)
 800ad62:	69bb      	ldr	r3, [r7, #24]
 800ad64:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ad66:	69fb      	ldr	r3, [r7, #28]
 800ad68:	3301      	adds	r3, #1
 800ad6a:	61fb      	str	r3, [r7, #28]
 800ad6c:	69fb      	ldr	r3, [r7, #28]
 800ad6e:	2b0f      	cmp	r3, #15
 800ad70:	f67f ae84 	bls.w	800aa7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800ad74:	bf00      	nop
 800ad76:	3724      	adds	r7, #36	; 0x24
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7e:	4770      	bx	lr
 800ad80:	40023800 	.word	0x40023800
 800ad84:	40013800 	.word	0x40013800
 800ad88:	40020000 	.word	0x40020000
 800ad8c:	40020400 	.word	0x40020400
 800ad90:	40020800 	.word	0x40020800
 800ad94:	40020c00 	.word	0x40020c00
 800ad98:	40021000 	.word	0x40021000
 800ad9c:	40021400 	.word	0x40021400
 800ada0:	40021800 	.word	0x40021800
 800ada4:	40021c00 	.word	0x40021c00
 800ada8:	40022000 	.word	0x40022000
 800adac:	40022400 	.word	0x40022400
 800adb0:	40013c00 	.word	0x40013c00

0800adb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b085      	sub	sp, #20
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
 800adbc:	460b      	mov	r3, r1
 800adbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	691a      	ldr	r2, [r3, #16]
 800adc4:	887b      	ldrh	r3, [r7, #2]
 800adc6:	4013      	ands	r3, r2
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d002      	beq.n	800add2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800adcc:	2301      	movs	r3, #1
 800adce:	73fb      	strb	r3, [r7, #15]
 800add0:	e001      	b.n	800add6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800add2:	2300      	movs	r3, #0
 800add4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800add6:	7bfb      	ldrb	r3, [r7, #15]
}
 800add8:	4618      	mov	r0, r3
 800adda:	3714      	adds	r7, #20
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b083      	sub	sp, #12
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
 800adec:	460b      	mov	r3, r1
 800adee:	807b      	strh	r3, [r7, #2]
 800adf0:	4613      	mov	r3, r2
 800adf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800adf4:	787b      	ldrb	r3, [r7, #1]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d003      	beq.n	800ae02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800adfa:	887a      	ldrh	r2, [r7, #2]
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800ae00:	e003      	b.n	800ae0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800ae02:	887b      	ldrh	r3, [r7, #2]
 800ae04:	041a      	lsls	r2, r3, #16
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	619a      	str	r2, [r3, #24]
}
 800ae0a:	bf00      	nop
 800ae0c:	370c      	adds	r7, #12
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae14:	4770      	bx	lr
	...

0800ae18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b084      	sub	sp, #16
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d101      	bne.n	800ae2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800ae26:	2301      	movs	r3, #1
 800ae28:	e11f      	b.n	800b06a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae30:	b2db      	uxtb	r3, r3
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d106      	bne.n	800ae44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f7fb fe3a 	bl	8006ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2224      	movs	r2, #36	; 0x24
 800ae48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	681a      	ldr	r2, [r3, #0]
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f022 0201 	bic.w	r2, r2, #1
 800ae5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	681a      	ldr	r2, [r3, #0]
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ae6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	681a      	ldr	r2, [r3, #0]
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ae7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800ae7c:	f001 f96e 	bl	800c15c <HAL_RCC_GetPCLK1Freq>
 800ae80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	4a7b      	ldr	r2, [pc, #492]	; (800b074 <HAL_I2C_Init+0x25c>)
 800ae88:	4293      	cmp	r3, r2
 800ae8a:	d807      	bhi.n	800ae9c <HAL_I2C_Init+0x84>
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	4a7a      	ldr	r2, [pc, #488]	; (800b078 <HAL_I2C_Init+0x260>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	bf94      	ite	ls
 800ae94:	2301      	movls	r3, #1
 800ae96:	2300      	movhi	r3, #0
 800ae98:	b2db      	uxtb	r3, r3
 800ae9a:	e006      	b.n	800aeaa <HAL_I2C_Init+0x92>
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	4a77      	ldr	r2, [pc, #476]	; (800b07c <HAL_I2C_Init+0x264>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	bf94      	ite	ls
 800aea4:	2301      	movls	r3, #1
 800aea6:	2300      	movhi	r3, #0
 800aea8:	b2db      	uxtb	r3, r3
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d001      	beq.n	800aeb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800aeae:	2301      	movs	r3, #1
 800aeb0:	e0db      	b.n	800b06a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	4a72      	ldr	r2, [pc, #456]	; (800b080 <HAL_I2C_Init+0x268>)
 800aeb6:	fba2 2303 	umull	r2, r3, r2, r3
 800aeba:	0c9b      	lsrs	r3, r3, #18
 800aebc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	68ba      	ldr	r2, [r7, #8]
 800aece:	430a      	orrs	r2, r1
 800aed0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	6a1b      	ldr	r3, [r3, #32]
 800aed8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	4a64      	ldr	r2, [pc, #400]	; (800b074 <HAL_I2C_Init+0x25c>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d802      	bhi.n	800aeec <HAL_I2C_Init+0xd4>
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	3301      	adds	r3, #1
 800aeea:	e009      	b.n	800af00 <HAL_I2C_Init+0xe8>
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800aef2:	fb02 f303 	mul.w	r3, r2, r3
 800aef6:	4a63      	ldr	r2, [pc, #396]	; (800b084 <HAL_I2C_Init+0x26c>)
 800aef8:	fba2 2303 	umull	r2, r3, r2, r3
 800aefc:	099b      	lsrs	r3, r3, #6
 800aefe:	3301      	adds	r3, #1
 800af00:	687a      	ldr	r2, [r7, #4]
 800af02:	6812      	ldr	r2, [r2, #0]
 800af04:	430b      	orrs	r3, r1
 800af06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	69db      	ldr	r3, [r3, #28]
 800af0e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800af12:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	4956      	ldr	r1, [pc, #344]	; (800b074 <HAL_I2C_Init+0x25c>)
 800af1c:	428b      	cmp	r3, r1
 800af1e:	d80d      	bhi.n	800af3c <HAL_I2C_Init+0x124>
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	1e59      	subs	r1, r3, #1
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	005b      	lsls	r3, r3, #1
 800af2a:	fbb1 f3f3 	udiv	r3, r1, r3
 800af2e:	3301      	adds	r3, #1
 800af30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800af34:	2b04      	cmp	r3, #4
 800af36:	bf38      	it	cc
 800af38:	2304      	movcc	r3, #4
 800af3a:	e04f      	b.n	800afdc <HAL_I2C_Init+0x1c4>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	689b      	ldr	r3, [r3, #8]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d111      	bne.n	800af68 <HAL_I2C_Init+0x150>
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	1e58      	subs	r0, r3, #1
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6859      	ldr	r1, [r3, #4]
 800af4c:	460b      	mov	r3, r1
 800af4e:	005b      	lsls	r3, r3, #1
 800af50:	440b      	add	r3, r1
 800af52:	fbb0 f3f3 	udiv	r3, r0, r3
 800af56:	3301      	adds	r3, #1
 800af58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	bf0c      	ite	eq
 800af60:	2301      	moveq	r3, #1
 800af62:	2300      	movne	r3, #0
 800af64:	b2db      	uxtb	r3, r3
 800af66:	e012      	b.n	800af8e <HAL_I2C_Init+0x176>
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	1e58      	subs	r0, r3, #1
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6859      	ldr	r1, [r3, #4]
 800af70:	460b      	mov	r3, r1
 800af72:	009b      	lsls	r3, r3, #2
 800af74:	440b      	add	r3, r1
 800af76:	0099      	lsls	r1, r3, #2
 800af78:	440b      	add	r3, r1
 800af7a:	fbb0 f3f3 	udiv	r3, r0, r3
 800af7e:	3301      	adds	r3, #1
 800af80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800af84:	2b00      	cmp	r3, #0
 800af86:	bf0c      	ite	eq
 800af88:	2301      	moveq	r3, #1
 800af8a:	2300      	movne	r3, #0
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d001      	beq.n	800af96 <HAL_I2C_Init+0x17e>
 800af92:	2301      	movs	r3, #1
 800af94:	e022      	b.n	800afdc <HAL_I2C_Init+0x1c4>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	689b      	ldr	r3, [r3, #8]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d10e      	bne.n	800afbc <HAL_I2C_Init+0x1a4>
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	1e58      	subs	r0, r3, #1
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6859      	ldr	r1, [r3, #4]
 800afa6:	460b      	mov	r3, r1
 800afa8:	005b      	lsls	r3, r3, #1
 800afaa:	440b      	add	r3, r1
 800afac:	fbb0 f3f3 	udiv	r3, r0, r3
 800afb0:	3301      	adds	r3, #1
 800afb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800afb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800afba:	e00f      	b.n	800afdc <HAL_I2C_Init+0x1c4>
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	1e58      	subs	r0, r3, #1
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6859      	ldr	r1, [r3, #4]
 800afc4:	460b      	mov	r3, r1
 800afc6:	009b      	lsls	r3, r3, #2
 800afc8:	440b      	add	r3, r1
 800afca:	0099      	lsls	r1, r3, #2
 800afcc:	440b      	add	r3, r1
 800afce:	fbb0 f3f3 	udiv	r3, r0, r3
 800afd2:	3301      	adds	r3, #1
 800afd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800afd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800afdc:	6879      	ldr	r1, [r7, #4]
 800afde:	6809      	ldr	r1, [r1, #0]
 800afe0:	4313      	orrs	r3, r2
 800afe2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	69da      	ldr	r2, [r3, #28]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6a1b      	ldr	r3, [r3, #32]
 800aff6:	431a      	orrs	r2, r3
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	430a      	orrs	r2, r1
 800affe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	689b      	ldr	r3, [r3, #8]
 800b006:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800b00a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	6911      	ldr	r1, [r2, #16]
 800b012:	687a      	ldr	r2, [r7, #4]
 800b014:	68d2      	ldr	r2, [r2, #12]
 800b016:	4311      	orrs	r1, r2
 800b018:	687a      	ldr	r2, [r7, #4]
 800b01a:	6812      	ldr	r2, [r2, #0]
 800b01c:	430b      	orrs	r3, r1
 800b01e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	68db      	ldr	r3, [r3, #12]
 800b026:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	695a      	ldr	r2, [r3, #20]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	699b      	ldr	r3, [r3, #24]
 800b032:	431a      	orrs	r2, r3
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	430a      	orrs	r2, r1
 800b03a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	681a      	ldr	r2, [r3, #0]
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f042 0201 	orr.w	r2, r2, #1
 800b04a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2220      	movs	r2, #32
 800b056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2200      	movs	r2, #0
 800b05e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2200      	movs	r2, #0
 800b064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b068:	2300      	movs	r3, #0
}
 800b06a:	4618      	mov	r0, r3
 800b06c:	3710      	adds	r7, #16
 800b06e:	46bd      	mov	sp, r7
 800b070:	bd80      	pop	{r7, pc}
 800b072:	bf00      	nop
 800b074:	000186a0 	.word	0x000186a0
 800b078:	001e847f 	.word	0x001e847f
 800b07c:	003d08ff 	.word	0x003d08ff
 800b080:	431bde83 	.word	0x431bde83
 800b084:	10624dd3 	.word	0x10624dd3

0800b088 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b088      	sub	sp, #32
 800b08c:	af02      	add	r7, sp, #8
 800b08e:	60f8      	str	r0, [r7, #12]
 800b090:	607a      	str	r2, [r7, #4]
 800b092:	461a      	mov	r2, r3
 800b094:	460b      	mov	r3, r1
 800b096:	817b      	strh	r3, [r7, #10]
 800b098:	4613      	mov	r3, r2
 800b09a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b09c:	f7fe fc00 	bl	80098a0 <HAL_GetTick>
 800b0a0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b0a8:	b2db      	uxtb	r3, r3
 800b0aa:	2b20      	cmp	r3, #32
 800b0ac:	f040 80e0 	bne.w	800b270 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	9300      	str	r3, [sp, #0]
 800b0b4:	2319      	movs	r3, #25
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	4970      	ldr	r1, [pc, #448]	; (800b27c <HAL_I2C_Master_Transmit+0x1f4>)
 800b0ba:	68f8      	ldr	r0, [r7, #12]
 800b0bc:	f000 fc58 	bl	800b970 <I2C_WaitOnFlagUntilTimeout>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d001      	beq.n	800b0ca <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800b0c6:	2302      	movs	r3, #2
 800b0c8:	e0d3      	b.n	800b272 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d101      	bne.n	800b0d8 <HAL_I2C_Master_Transmit+0x50>
 800b0d4:	2302      	movs	r3, #2
 800b0d6:	e0cc      	b.n	800b272 <HAL_I2C_Master_Transmit+0x1ea>
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	2201      	movs	r2, #1
 800b0dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f003 0301 	and.w	r3, r3, #1
 800b0ea:	2b01      	cmp	r3, #1
 800b0ec:	d007      	beq.n	800b0fe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f042 0201 	orr.w	r2, r2, #1
 800b0fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	681a      	ldr	r2, [r3, #0]
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b10c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	2221      	movs	r2, #33	; 0x21
 800b112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2210      	movs	r2, #16
 800b11a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	2200      	movs	r2, #0
 800b122:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	893a      	ldrh	r2, [r7, #8]
 800b12e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b134:	b29a      	uxth	r2, r3
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	4a50      	ldr	r2, [pc, #320]	; (800b280 <HAL_I2C_Master_Transmit+0x1f8>)
 800b13e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b140:	8979      	ldrh	r1, [r7, #10]
 800b142:	697b      	ldr	r3, [r7, #20]
 800b144:	6a3a      	ldr	r2, [r7, #32]
 800b146:	68f8      	ldr	r0, [r7, #12]
 800b148:	f000 fac2 	bl	800b6d0 <I2C_MasterRequestWrite>
 800b14c:	4603      	mov	r3, r0
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d001      	beq.n	800b156 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800b152:	2301      	movs	r3, #1
 800b154:	e08d      	b.n	800b272 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b156:	2300      	movs	r3, #0
 800b158:	613b      	str	r3, [r7, #16]
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	695b      	ldr	r3, [r3, #20]
 800b160:	613b      	str	r3, [r7, #16]
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	699b      	ldr	r3, [r3, #24]
 800b168:	613b      	str	r3, [r7, #16]
 800b16a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800b16c:	e066      	b.n	800b23c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b16e:	697a      	ldr	r2, [r7, #20]
 800b170:	6a39      	ldr	r1, [r7, #32]
 800b172:	68f8      	ldr	r0, [r7, #12]
 800b174:	f000 fcd2 	bl	800bb1c <I2C_WaitOnTXEFlagUntilTimeout>
 800b178:	4603      	mov	r3, r0
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d00d      	beq.n	800b19a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b182:	2b04      	cmp	r3, #4
 800b184:	d107      	bne.n	800b196 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	681a      	ldr	r2, [r3, #0]
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b194:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b196:	2301      	movs	r3, #1
 800b198:	e06b      	b.n	800b272 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b19e:	781a      	ldrb	r2, [r3, #0]
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1aa:	1c5a      	adds	r2, r3, #1
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b1b4:	b29b      	uxth	r3, r3
 800b1b6:	3b01      	subs	r3, #1
 800b1b8:	b29a      	uxth	r2, r3
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b1c2:	3b01      	subs	r3, #1
 800b1c4:	b29a      	uxth	r2, r3
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	695b      	ldr	r3, [r3, #20]
 800b1d0:	f003 0304 	and.w	r3, r3, #4
 800b1d4:	2b04      	cmp	r3, #4
 800b1d6:	d11b      	bne.n	800b210 <HAL_I2C_Master_Transmit+0x188>
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d017      	beq.n	800b210 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e4:	781a      	ldrb	r2, [r3, #0]
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1f0:	1c5a      	adds	r2, r3, #1
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b1fa:	b29b      	uxth	r3, r3
 800b1fc:	3b01      	subs	r3, #1
 800b1fe:	b29a      	uxth	r2, r3
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b208:	3b01      	subs	r3, #1
 800b20a:	b29a      	uxth	r2, r3
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b210:	697a      	ldr	r2, [r7, #20]
 800b212:	6a39      	ldr	r1, [r7, #32]
 800b214:	68f8      	ldr	r0, [r7, #12]
 800b216:	f000 fcc2 	bl	800bb9e <I2C_WaitOnBTFFlagUntilTimeout>
 800b21a:	4603      	mov	r3, r0
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d00d      	beq.n	800b23c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b224:	2b04      	cmp	r3, #4
 800b226:	d107      	bne.n	800b238 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	681a      	ldr	r2, [r3, #0]
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b236:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b238:	2301      	movs	r3, #1
 800b23a:	e01a      	b.n	800b272 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b240:	2b00      	cmp	r3, #0
 800b242:	d194      	bne.n	800b16e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	681a      	ldr	r2, [r3, #0]
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b252:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	2220      	movs	r2, #32
 800b258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	2200      	movs	r2, #0
 800b260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	2200      	movs	r2, #0
 800b268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b26c:	2300      	movs	r3, #0
 800b26e:	e000      	b.n	800b272 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800b270:	2302      	movs	r3, #2
  }
}
 800b272:	4618      	mov	r0, r3
 800b274:	3718      	adds	r7, #24
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}
 800b27a:	bf00      	nop
 800b27c:	00100002 	.word	0x00100002
 800b280:	ffff0000 	.word	0xffff0000

0800b284 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b08c      	sub	sp, #48	; 0x30
 800b288:	af02      	add	r7, sp, #8
 800b28a:	60f8      	str	r0, [r7, #12]
 800b28c:	607a      	str	r2, [r7, #4]
 800b28e:	461a      	mov	r2, r3
 800b290:	460b      	mov	r3, r1
 800b292:	817b      	strh	r3, [r7, #10]
 800b294:	4613      	mov	r3, r2
 800b296:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b298:	f7fe fb02 	bl	80098a0 <HAL_GetTick>
 800b29c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b2a4:	b2db      	uxtb	r3, r3
 800b2a6:	2b20      	cmp	r3, #32
 800b2a8:	f040 820b 	bne.w	800b6c2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b2ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ae:	9300      	str	r3, [sp, #0]
 800b2b0:	2319      	movs	r3, #25
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	497c      	ldr	r1, [pc, #496]	; (800b4a8 <HAL_I2C_Master_Receive+0x224>)
 800b2b6:	68f8      	ldr	r0, [r7, #12]
 800b2b8:	f000 fb5a 	bl	800b970 <I2C_WaitOnFlagUntilTimeout>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d001      	beq.n	800b2c6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800b2c2:	2302      	movs	r3, #2
 800b2c4:	e1fe      	b.n	800b6c4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2cc:	2b01      	cmp	r3, #1
 800b2ce:	d101      	bne.n	800b2d4 <HAL_I2C_Master_Receive+0x50>
 800b2d0:	2302      	movs	r3, #2
 800b2d2:	e1f7      	b.n	800b6c4 <HAL_I2C_Master_Receive+0x440>
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	f003 0301 	and.w	r3, r3, #1
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	d007      	beq.n	800b2fa <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f042 0201 	orr.w	r2, r2, #1
 800b2f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	681a      	ldr	r2, [r3, #0]
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b308:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	2222      	movs	r2, #34	; 0x22
 800b30e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	2210      	movs	r2, #16
 800b316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2200      	movs	r2, #0
 800b31e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	687a      	ldr	r2, [r7, #4]
 800b324:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	893a      	ldrh	r2, [r7, #8]
 800b32a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b330:	b29a      	uxth	r2, r3
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	4a5c      	ldr	r2, [pc, #368]	; (800b4ac <HAL_I2C_Master_Receive+0x228>)
 800b33a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b33c:	8979      	ldrh	r1, [r7, #10]
 800b33e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b340:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b342:	68f8      	ldr	r0, [r7, #12]
 800b344:	f000 fa46 	bl	800b7d4 <I2C_MasterRequestRead>
 800b348:	4603      	mov	r3, r0
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d001      	beq.n	800b352 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800b34e:	2301      	movs	r3, #1
 800b350:	e1b8      	b.n	800b6c4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b356:	2b00      	cmp	r3, #0
 800b358:	d113      	bne.n	800b382 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b35a:	2300      	movs	r3, #0
 800b35c:	623b      	str	r3, [r7, #32]
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	695b      	ldr	r3, [r3, #20]
 800b364:	623b      	str	r3, [r7, #32]
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	699b      	ldr	r3, [r3, #24]
 800b36c:	623b      	str	r3, [r7, #32]
 800b36e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	681a      	ldr	r2, [r3, #0]
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b37e:	601a      	str	r2, [r3, #0]
 800b380:	e18c      	b.n	800b69c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b386:	2b01      	cmp	r3, #1
 800b388:	d11b      	bne.n	800b3c2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	681a      	ldr	r2, [r3, #0]
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b398:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b39a:	2300      	movs	r3, #0
 800b39c:	61fb      	str	r3, [r7, #28]
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	695b      	ldr	r3, [r3, #20]
 800b3a4:	61fb      	str	r3, [r7, #28]
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	699b      	ldr	r3, [r3, #24]
 800b3ac:	61fb      	str	r3, [r7, #28]
 800b3ae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	681a      	ldr	r2, [r3, #0]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b3be:	601a      	str	r2, [r3, #0]
 800b3c0:	e16c      	b.n	800b69c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b3c6:	2b02      	cmp	r3, #2
 800b3c8:	d11b      	bne.n	800b402 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	681a      	ldr	r2, [r3, #0]
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b3d8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	681a      	ldr	r2, [r3, #0]
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b3e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	61bb      	str	r3, [r7, #24]
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	695b      	ldr	r3, [r3, #20]
 800b3f4:	61bb      	str	r3, [r7, #24]
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	699b      	ldr	r3, [r3, #24]
 800b3fc:	61bb      	str	r3, [r7, #24]
 800b3fe:	69bb      	ldr	r3, [r7, #24]
 800b400:	e14c      	b.n	800b69c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	681a      	ldr	r2, [r3, #0]
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b410:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b412:	2300      	movs	r3, #0
 800b414:	617b      	str	r3, [r7, #20]
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	695b      	ldr	r3, [r3, #20]
 800b41c:	617b      	str	r3, [r7, #20]
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	699b      	ldr	r3, [r3, #24]
 800b424:	617b      	str	r3, [r7, #20]
 800b426:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800b428:	e138      	b.n	800b69c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b42e:	2b03      	cmp	r3, #3
 800b430:	f200 80f1 	bhi.w	800b616 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b438:	2b01      	cmp	r3, #1
 800b43a:	d123      	bne.n	800b484 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b43c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b43e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b440:	68f8      	ldr	r0, [r7, #12]
 800b442:	f000 fbed 	bl	800bc20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b446:	4603      	mov	r3, r0
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d001      	beq.n	800b450 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800b44c:	2301      	movs	r3, #1
 800b44e:	e139      	b.n	800b6c4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	691a      	ldr	r2, [r3, #16]
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b45a:	b2d2      	uxtb	r2, r2
 800b45c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b462:	1c5a      	adds	r2, r3, #1
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b46c:	3b01      	subs	r3, #1
 800b46e:	b29a      	uxth	r2, r3
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b478:	b29b      	uxth	r3, r3
 800b47a:	3b01      	subs	r3, #1
 800b47c:	b29a      	uxth	r2, r3
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b482:	e10b      	b.n	800b69c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b488:	2b02      	cmp	r3, #2
 800b48a:	d14e      	bne.n	800b52a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b48c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b48e:	9300      	str	r3, [sp, #0]
 800b490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b492:	2200      	movs	r2, #0
 800b494:	4906      	ldr	r1, [pc, #24]	; (800b4b0 <HAL_I2C_Master_Receive+0x22c>)
 800b496:	68f8      	ldr	r0, [r7, #12]
 800b498:	f000 fa6a 	bl	800b970 <I2C_WaitOnFlagUntilTimeout>
 800b49c:	4603      	mov	r3, r0
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d008      	beq.n	800b4b4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	e10e      	b.n	800b6c4 <HAL_I2C_Master_Receive+0x440>
 800b4a6:	bf00      	nop
 800b4a8:	00100002 	.word	0x00100002
 800b4ac:	ffff0000 	.word	0xffff0000
 800b4b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	681a      	ldr	r2, [r3, #0]
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b4c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	691a      	ldr	r2, [r3, #16]
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4ce:	b2d2      	uxtb	r2, r2
 800b4d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4d6:	1c5a      	adds	r2, r3, #1
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b4e0:	3b01      	subs	r3, #1
 800b4e2:	b29a      	uxth	r2, r3
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b4ec:	b29b      	uxth	r3, r3
 800b4ee:	3b01      	subs	r3, #1
 800b4f0:	b29a      	uxth	r2, r3
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	691a      	ldr	r2, [r3, #16]
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b500:	b2d2      	uxtb	r2, r2
 800b502:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b508:	1c5a      	adds	r2, r3, #1
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b512:	3b01      	subs	r3, #1
 800b514:	b29a      	uxth	r2, r3
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b51e:	b29b      	uxth	r3, r3
 800b520:	3b01      	subs	r3, #1
 800b522:	b29a      	uxth	r2, r3
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b528:	e0b8      	b.n	800b69c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b52a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b52c:	9300      	str	r3, [sp, #0]
 800b52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b530:	2200      	movs	r2, #0
 800b532:	4966      	ldr	r1, [pc, #408]	; (800b6cc <HAL_I2C_Master_Receive+0x448>)
 800b534:	68f8      	ldr	r0, [r7, #12]
 800b536:	f000 fa1b 	bl	800b970 <I2C_WaitOnFlagUntilTimeout>
 800b53a:	4603      	mov	r3, r0
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d001      	beq.n	800b544 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800b540:	2301      	movs	r3, #1
 800b542:	e0bf      	b.n	800b6c4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	681a      	ldr	r2, [r3, #0]
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b552:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	691a      	ldr	r2, [r3, #16]
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b55e:	b2d2      	uxtb	r2, r2
 800b560:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b566:	1c5a      	adds	r2, r3, #1
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b570:	3b01      	subs	r3, #1
 800b572:	b29a      	uxth	r2, r3
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b57c:	b29b      	uxth	r3, r3
 800b57e:	3b01      	subs	r3, #1
 800b580:	b29a      	uxth	r2, r3
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b588:	9300      	str	r3, [sp, #0]
 800b58a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b58c:	2200      	movs	r2, #0
 800b58e:	494f      	ldr	r1, [pc, #316]	; (800b6cc <HAL_I2C_Master_Receive+0x448>)
 800b590:	68f8      	ldr	r0, [r7, #12]
 800b592:	f000 f9ed 	bl	800b970 <I2C_WaitOnFlagUntilTimeout>
 800b596:	4603      	mov	r3, r0
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d001      	beq.n	800b5a0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800b59c:	2301      	movs	r3, #1
 800b59e:	e091      	b.n	800b6c4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	681a      	ldr	r2, [r3, #0]
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b5ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	691a      	ldr	r2, [r3, #16]
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5ba:	b2d2      	uxtb	r2, r2
 800b5bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5c2:	1c5a      	adds	r2, r3, #1
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b5cc:	3b01      	subs	r3, #1
 800b5ce:	b29a      	uxth	r2, r3
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b5d8:	b29b      	uxth	r3, r3
 800b5da:	3b01      	subs	r3, #1
 800b5dc:	b29a      	uxth	r2, r3
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	691a      	ldr	r2, [r3, #16]
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5ec:	b2d2      	uxtb	r2, r2
 800b5ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5f4:	1c5a      	adds	r2, r3, #1
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b5fe:	3b01      	subs	r3, #1
 800b600:	b29a      	uxth	r2, r3
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b60a:	b29b      	uxth	r3, r3
 800b60c:	3b01      	subs	r3, #1
 800b60e:	b29a      	uxth	r2, r3
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b614:	e042      	b.n	800b69c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b616:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b618:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b61a:	68f8      	ldr	r0, [r7, #12]
 800b61c:	f000 fb00 	bl	800bc20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b620:	4603      	mov	r3, r0
 800b622:	2b00      	cmp	r3, #0
 800b624:	d001      	beq.n	800b62a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800b626:	2301      	movs	r3, #1
 800b628:	e04c      	b.n	800b6c4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	691a      	ldr	r2, [r3, #16]
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b634:	b2d2      	uxtb	r2, r2
 800b636:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b63c:	1c5a      	adds	r2, r3, #1
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b646:	3b01      	subs	r3, #1
 800b648:	b29a      	uxth	r2, r3
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b652:	b29b      	uxth	r3, r3
 800b654:	3b01      	subs	r3, #1
 800b656:	b29a      	uxth	r2, r3
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	695b      	ldr	r3, [r3, #20]
 800b662:	f003 0304 	and.w	r3, r3, #4
 800b666:	2b04      	cmp	r3, #4
 800b668:	d118      	bne.n	800b69c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	691a      	ldr	r2, [r3, #16]
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b674:	b2d2      	uxtb	r2, r2
 800b676:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b67c:	1c5a      	adds	r2, r3, #1
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b686:	3b01      	subs	r3, #1
 800b688:	b29a      	uxth	r2, r3
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b692:	b29b      	uxth	r3, r3
 800b694:	3b01      	subs	r3, #1
 800b696:	b29a      	uxth	r2, r3
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	f47f aec2 	bne.w	800b42a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2220      	movs	r2, #32
 800b6aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b6be:	2300      	movs	r3, #0
 800b6c0:	e000      	b.n	800b6c4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800b6c2:	2302      	movs	r3, #2
  }
}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	3728      	adds	r7, #40	; 0x28
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bd80      	pop	{r7, pc}
 800b6cc:	00010004 	.word	0x00010004

0800b6d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b088      	sub	sp, #32
 800b6d4:	af02      	add	r7, sp, #8
 800b6d6:	60f8      	str	r0, [r7, #12]
 800b6d8:	607a      	str	r2, [r7, #4]
 800b6da:	603b      	str	r3, [r7, #0]
 800b6dc:	460b      	mov	r3, r1
 800b6de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800b6e6:	697b      	ldr	r3, [r7, #20]
 800b6e8:	2b08      	cmp	r3, #8
 800b6ea:	d006      	beq.n	800b6fa <I2C_MasterRequestWrite+0x2a>
 800b6ec:	697b      	ldr	r3, [r7, #20]
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d003      	beq.n	800b6fa <I2C_MasterRequestWrite+0x2a>
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b6f8:	d108      	bne.n	800b70c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	681a      	ldr	r2, [r3, #0]
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b708:	601a      	str	r2, [r3, #0]
 800b70a:	e00b      	b.n	800b724 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b710:	2b12      	cmp	r3, #18
 800b712:	d107      	bne.n	800b724 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	681a      	ldr	r2, [r3, #0]
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b722:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	9300      	str	r3, [sp, #0]
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2200      	movs	r2, #0
 800b72c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800b730:	68f8      	ldr	r0, [r7, #12]
 800b732:	f000 f91d 	bl	800b970 <I2C_WaitOnFlagUntilTimeout>
 800b736:	4603      	mov	r3, r0
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d00d      	beq.n	800b758 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b746:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b74a:	d103      	bne.n	800b754 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b752:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800b754:	2303      	movs	r3, #3
 800b756:	e035      	b.n	800b7c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	691b      	ldr	r3, [r3, #16]
 800b75c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b760:	d108      	bne.n	800b774 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800b762:	897b      	ldrh	r3, [r7, #10]
 800b764:	b2db      	uxtb	r3, r3
 800b766:	461a      	mov	r2, r3
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800b770:	611a      	str	r2, [r3, #16]
 800b772:	e01b      	b.n	800b7ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800b774:	897b      	ldrh	r3, [r7, #10]
 800b776:	11db      	asrs	r3, r3, #7
 800b778:	b2db      	uxtb	r3, r3
 800b77a:	f003 0306 	and.w	r3, r3, #6
 800b77e:	b2db      	uxtb	r3, r3
 800b780:	f063 030f 	orn	r3, r3, #15
 800b784:	b2da      	uxtb	r2, r3
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	490e      	ldr	r1, [pc, #56]	; (800b7cc <I2C_MasterRequestWrite+0xfc>)
 800b792:	68f8      	ldr	r0, [r7, #12]
 800b794:	f000 f943 	bl	800ba1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b798:	4603      	mov	r3, r0
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d001      	beq.n	800b7a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800b79e:	2301      	movs	r3, #1
 800b7a0:	e010      	b.n	800b7c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800b7a2:	897b      	ldrh	r3, [r7, #10]
 800b7a4:	b2da      	uxtb	r2, r3
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	687a      	ldr	r2, [r7, #4]
 800b7b0:	4907      	ldr	r1, [pc, #28]	; (800b7d0 <I2C_MasterRequestWrite+0x100>)
 800b7b2:	68f8      	ldr	r0, [r7, #12]
 800b7b4:	f000 f933 	bl	800ba1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d001      	beq.n	800b7c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e000      	b.n	800b7c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800b7c2:	2300      	movs	r3, #0
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	3718      	adds	r7, #24
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}
 800b7cc:	00010008 	.word	0x00010008
 800b7d0:	00010002 	.word	0x00010002

0800b7d4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b088      	sub	sp, #32
 800b7d8:	af02      	add	r7, sp, #8
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	607a      	str	r2, [r7, #4]
 800b7de:	603b      	str	r3, [r7, #0]
 800b7e0:	460b      	mov	r3, r1
 800b7e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7e8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	681a      	ldr	r2, [r3, #0]
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b7f8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	2b08      	cmp	r3, #8
 800b7fe:	d006      	beq.n	800b80e <I2C_MasterRequestRead+0x3a>
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	2b01      	cmp	r3, #1
 800b804:	d003      	beq.n	800b80e <I2C_MasterRequestRead+0x3a>
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b80c:	d108      	bne.n	800b820 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	681a      	ldr	r2, [r3, #0]
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b81c:	601a      	str	r2, [r3, #0]
 800b81e:	e00b      	b.n	800b838 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b824:	2b11      	cmp	r3, #17
 800b826:	d107      	bne.n	800b838 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	681a      	ldr	r2, [r3, #0]
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b836:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	9300      	str	r3, [sp, #0]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2200      	movs	r2, #0
 800b840:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800b844:	68f8      	ldr	r0, [r7, #12]
 800b846:	f000 f893 	bl	800b970 <I2C_WaitOnFlagUntilTimeout>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d00d      	beq.n	800b86c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b85a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b85e:	d103      	bne.n	800b868 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b866:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800b868:	2303      	movs	r3, #3
 800b86a:	e079      	b.n	800b960 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	691b      	ldr	r3, [r3, #16]
 800b870:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b874:	d108      	bne.n	800b888 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800b876:	897b      	ldrh	r3, [r7, #10]
 800b878:	b2db      	uxtb	r3, r3
 800b87a:	f043 0301 	orr.w	r3, r3, #1
 800b87e:	b2da      	uxtb	r2, r3
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	611a      	str	r2, [r3, #16]
 800b886:	e05f      	b.n	800b948 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800b888:	897b      	ldrh	r3, [r7, #10]
 800b88a:	11db      	asrs	r3, r3, #7
 800b88c:	b2db      	uxtb	r3, r3
 800b88e:	f003 0306 	and.w	r3, r3, #6
 800b892:	b2db      	uxtb	r3, r3
 800b894:	f063 030f 	orn	r3, r3, #15
 800b898:	b2da      	uxtb	r2, r3
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	687a      	ldr	r2, [r7, #4]
 800b8a4:	4930      	ldr	r1, [pc, #192]	; (800b968 <I2C_MasterRequestRead+0x194>)
 800b8a6:	68f8      	ldr	r0, [r7, #12]
 800b8a8:	f000 f8b9 	bl	800ba1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d001      	beq.n	800b8b6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	e054      	b.n	800b960 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800b8b6:	897b      	ldrh	r3, [r7, #10]
 800b8b8:	b2da      	uxtb	r2, r3
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	687a      	ldr	r2, [r7, #4]
 800b8c4:	4929      	ldr	r1, [pc, #164]	; (800b96c <I2C_MasterRequestRead+0x198>)
 800b8c6:	68f8      	ldr	r0, [r7, #12]
 800b8c8:	f000 f8a9 	bl	800ba1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d001      	beq.n	800b8d6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	e044      	b.n	800b960 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	613b      	str	r3, [r7, #16]
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	695b      	ldr	r3, [r3, #20]
 800b8e0:	613b      	str	r3, [r7, #16]
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	699b      	ldr	r3, [r3, #24]
 800b8e8:	613b      	str	r3, [r7, #16]
 800b8ea:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	681a      	ldr	r2, [r3, #0]
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b8fa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	9300      	str	r3, [sp, #0]
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2200      	movs	r2, #0
 800b904:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800b908:	68f8      	ldr	r0, [r7, #12]
 800b90a:	f000 f831 	bl	800b970 <I2C_WaitOnFlagUntilTimeout>
 800b90e:	4603      	mov	r3, r0
 800b910:	2b00      	cmp	r3, #0
 800b912:	d00d      	beq.n	800b930 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b91e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b922:	d103      	bne.n	800b92c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b92a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800b92c:	2303      	movs	r3, #3
 800b92e:	e017      	b.n	800b960 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800b930:	897b      	ldrh	r3, [r7, #10]
 800b932:	11db      	asrs	r3, r3, #7
 800b934:	b2db      	uxtb	r3, r3
 800b936:	f003 0306 	and.w	r3, r3, #6
 800b93a:	b2db      	uxtb	r3, r3
 800b93c:	f063 030e 	orn	r3, r3, #14
 800b940:	b2da      	uxtb	r2, r3
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	687a      	ldr	r2, [r7, #4]
 800b94c:	4907      	ldr	r1, [pc, #28]	; (800b96c <I2C_MasterRequestRead+0x198>)
 800b94e:	68f8      	ldr	r0, [r7, #12]
 800b950:	f000 f865 	bl	800ba1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b954:	4603      	mov	r3, r0
 800b956:	2b00      	cmp	r3, #0
 800b958:	d001      	beq.n	800b95e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800b95a:	2301      	movs	r3, #1
 800b95c:	e000      	b.n	800b960 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800b95e:	2300      	movs	r3, #0
}
 800b960:	4618      	mov	r0, r3
 800b962:	3718      	adds	r7, #24
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}
 800b968:	00010008 	.word	0x00010008
 800b96c:	00010002 	.word	0x00010002

0800b970 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b084      	sub	sp, #16
 800b974:	af00      	add	r7, sp, #0
 800b976:	60f8      	str	r0, [r7, #12]
 800b978:	60b9      	str	r1, [r7, #8]
 800b97a:	603b      	str	r3, [r7, #0]
 800b97c:	4613      	mov	r3, r2
 800b97e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b980:	e025      	b.n	800b9ce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b988:	d021      	beq.n	800b9ce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b98a:	f7fd ff89 	bl	80098a0 <HAL_GetTick>
 800b98e:	4602      	mov	r2, r0
 800b990:	69bb      	ldr	r3, [r7, #24]
 800b992:	1ad3      	subs	r3, r2, r3
 800b994:	683a      	ldr	r2, [r7, #0]
 800b996:	429a      	cmp	r2, r3
 800b998:	d302      	bcc.n	800b9a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d116      	bne.n	800b9ce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	2220      	movs	r2, #32
 800b9aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ba:	f043 0220 	orr.w	r2, r3, #32
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b9ca:	2301      	movs	r3, #1
 800b9cc:	e023      	b.n	800ba16 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	0c1b      	lsrs	r3, r3, #16
 800b9d2:	b2db      	uxtb	r3, r3
 800b9d4:	2b01      	cmp	r3, #1
 800b9d6:	d10d      	bne.n	800b9f4 <I2C_WaitOnFlagUntilTimeout+0x84>
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	695b      	ldr	r3, [r3, #20]
 800b9de:	43da      	mvns	r2, r3
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	4013      	ands	r3, r2
 800b9e4:	b29b      	uxth	r3, r3
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	bf0c      	ite	eq
 800b9ea:	2301      	moveq	r3, #1
 800b9ec:	2300      	movne	r3, #0
 800b9ee:	b2db      	uxtb	r3, r3
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	e00c      	b.n	800ba0e <I2C_WaitOnFlagUntilTimeout+0x9e>
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	699b      	ldr	r3, [r3, #24]
 800b9fa:	43da      	mvns	r2, r3
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	4013      	ands	r3, r2
 800ba00:	b29b      	uxth	r3, r3
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	bf0c      	ite	eq
 800ba06:	2301      	moveq	r3, #1
 800ba08:	2300      	movne	r3, #0
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	79fb      	ldrb	r3, [r7, #7]
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d0b6      	beq.n	800b982 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}

0800ba1e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800ba1e:	b580      	push	{r7, lr}
 800ba20:	b084      	sub	sp, #16
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	60f8      	str	r0, [r7, #12]
 800ba26:	60b9      	str	r1, [r7, #8]
 800ba28:	607a      	str	r2, [r7, #4]
 800ba2a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800ba2c:	e051      	b.n	800bad2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	695b      	ldr	r3, [r3, #20]
 800ba34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba3c:	d123      	bne.n	800ba86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	681a      	ldr	r2, [r3, #0]
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ba4c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800ba56:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	2220      	movs	r2, #32
 800ba62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	2200      	movs	r2, #0
 800ba6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba72:	f043 0204 	orr.w	r2, r3, #4
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800ba82:	2301      	movs	r3, #1
 800ba84:	e046      	b.n	800bb14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba8c:	d021      	beq.n	800bad2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ba8e:	f7fd ff07 	bl	80098a0 <HAL_GetTick>
 800ba92:	4602      	mov	r2, r0
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	1ad3      	subs	r3, r2, r3
 800ba98:	687a      	ldr	r2, [r7, #4]
 800ba9a:	429a      	cmp	r2, r3
 800ba9c:	d302      	bcc.n	800baa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d116      	bne.n	800bad2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	2200      	movs	r2, #0
 800baa8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	2220      	movs	r2, #32
 800baae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	2200      	movs	r2, #0
 800bab6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800babe:	f043 0220 	orr.w	r2, r3, #32
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	2200      	movs	r2, #0
 800baca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bace:	2301      	movs	r3, #1
 800bad0:	e020      	b.n	800bb14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	0c1b      	lsrs	r3, r3, #16
 800bad6:	b2db      	uxtb	r3, r3
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d10c      	bne.n	800baf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	695b      	ldr	r3, [r3, #20]
 800bae2:	43da      	mvns	r2, r3
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	4013      	ands	r3, r2
 800bae8:	b29b      	uxth	r3, r3
 800baea:	2b00      	cmp	r3, #0
 800baec:	bf14      	ite	ne
 800baee:	2301      	movne	r3, #1
 800baf0:	2300      	moveq	r3, #0
 800baf2:	b2db      	uxtb	r3, r3
 800baf4:	e00b      	b.n	800bb0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	699b      	ldr	r3, [r3, #24]
 800bafc:	43da      	mvns	r2, r3
 800bafe:	68bb      	ldr	r3, [r7, #8]
 800bb00:	4013      	ands	r3, r2
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	bf14      	ite	ne
 800bb08:	2301      	movne	r3, #1
 800bb0a:	2300      	moveq	r3, #0
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d18d      	bne.n	800ba2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800bb12:	2300      	movs	r3, #0
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3710      	adds	r7, #16
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	60b9      	str	r1, [r7, #8]
 800bb26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bb28:	e02d      	b.n	800bb86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800bb2a:	68f8      	ldr	r0, [r7, #12]
 800bb2c:	f000 f8ce 	bl	800bccc <I2C_IsAcknowledgeFailed>
 800bb30:	4603      	mov	r3, r0
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d001      	beq.n	800bb3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800bb36:	2301      	movs	r3, #1
 800bb38:	e02d      	b.n	800bb96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb40:	d021      	beq.n	800bb86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb42:	f7fd fead 	bl	80098a0 <HAL_GetTick>
 800bb46:	4602      	mov	r2, r0
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	1ad3      	subs	r3, r2, r3
 800bb4c:	68ba      	ldr	r2, [r7, #8]
 800bb4e:	429a      	cmp	r2, r3
 800bb50:	d302      	bcc.n	800bb58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d116      	bne.n	800bb86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	2220      	movs	r2, #32
 800bb62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb72:	f043 0220 	orr.w	r2, r3, #32
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bb82:	2301      	movs	r3, #1
 800bb84:	e007      	b.n	800bb96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	695b      	ldr	r3, [r3, #20]
 800bb8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb90:	2b80      	cmp	r3, #128	; 0x80
 800bb92:	d1ca      	bne.n	800bb2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bb94:	2300      	movs	r3, #0
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3710      	adds	r7, #16
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}

0800bb9e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bb9e:	b580      	push	{r7, lr}
 800bba0:	b084      	sub	sp, #16
 800bba2:	af00      	add	r7, sp, #0
 800bba4:	60f8      	str	r0, [r7, #12]
 800bba6:	60b9      	str	r1, [r7, #8]
 800bba8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800bbaa:	e02d      	b.n	800bc08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800bbac:	68f8      	ldr	r0, [r7, #12]
 800bbae:	f000 f88d 	bl	800bccc <I2C_IsAcknowledgeFailed>
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d001      	beq.n	800bbbc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800bbb8:	2301      	movs	r3, #1
 800bbba:	e02d      	b.n	800bc18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbc2:	d021      	beq.n	800bc08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bbc4:	f7fd fe6c 	bl	80098a0 <HAL_GetTick>
 800bbc8:	4602      	mov	r2, r0
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	1ad3      	subs	r3, r2, r3
 800bbce:	68ba      	ldr	r2, [r7, #8]
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	d302      	bcc.n	800bbda <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d116      	bne.n	800bc08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	2220      	movs	r2, #32
 800bbe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	2200      	movs	r2, #0
 800bbec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbf4:	f043 0220 	orr.w	r2, r3, #32
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bc04:	2301      	movs	r3, #1
 800bc06:	e007      	b.n	800bc18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	695b      	ldr	r3, [r3, #20]
 800bc0e:	f003 0304 	and.w	r3, r3, #4
 800bc12:	2b04      	cmp	r3, #4
 800bc14:	d1ca      	bne.n	800bbac <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bc16:	2300      	movs	r3, #0
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3710      	adds	r7, #16
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b084      	sub	sp, #16
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bc2c:	e042      	b.n	800bcb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	695b      	ldr	r3, [r3, #20]
 800bc34:	f003 0310 	and.w	r3, r3, #16
 800bc38:	2b10      	cmp	r3, #16
 800bc3a:	d119      	bne.n	800bc70 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	f06f 0210 	mvn.w	r2, #16
 800bc44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	2200      	movs	r2, #0
 800bc4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	2220      	movs	r2, #32
 800bc50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	2200      	movs	r2, #0
 800bc58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	2200      	movs	r2, #0
 800bc68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	e029      	b.n	800bcc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bc70:	f7fd fe16 	bl	80098a0 <HAL_GetTick>
 800bc74:	4602      	mov	r2, r0
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	1ad3      	subs	r3, r2, r3
 800bc7a:	68ba      	ldr	r2, [r7, #8]
 800bc7c:	429a      	cmp	r2, r3
 800bc7e:	d302      	bcc.n	800bc86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d116      	bne.n	800bcb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	2220      	movs	r2, #32
 800bc90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2200      	movs	r2, #0
 800bc98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bca0:	f043 0220 	orr.w	r2, r3, #32
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	2200      	movs	r2, #0
 800bcac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	e007      	b.n	800bcc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	695b      	ldr	r3, [r3, #20]
 800bcba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcbe:	2b40      	cmp	r3, #64	; 0x40
 800bcc0:	d1b5      	bne.n	800bc2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800bcc2:	2300      	movs	r3, #0
}
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	3710      	adds	r7, #16
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}

0800bccc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800bccc:	b480      	push	{r7}
 800bcce:	b083      	sub	sp, #12
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	695b      	ldr	r3, [r3, #20]
 800bcda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bcde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bce2:	d11b      	bne.n	800bd1c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800bcec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2220      	movs	r2, #32
 800bcf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2200      	movs	r2, #0
 800bd00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd08:	f043 0204 	orr.w	r2, r3, #4
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2200      	movs	r2, #0
 800bd14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e000      	b.n	800bd1e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800bd1c:	2300      	movs	r3, #0
}
 800bd1e:	4618      	mov	r0, r3
 800bd20:	370c      	adds	r7, #12
 800bd22:	46bd      	mov	sp, r7
 800bd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd28:	4770      	bx	lr
	...

0800bd2c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b082      	sub	sp, #8
 800bd30:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800bd32:	2300      	movs	r3, #0
 800bd34:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800bd36:	2300      	movs	r3, #0
 800bd38:	603b      	str	r3, [r7, #0]
 800bd3a:	4b20      	ldr	r3, [pc, #128]	; (800bdbc <HAL_PWREx_EnableOverDrive+0x90>)
 800bd3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd3e:	4a1f      	ldr	r2, [pc, #124]	; (800bdbc <HAL_PWREx_EnableOverDrive+0x90>)
 800bd40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd44:	6413      	str	r3, [r2, #64]	; 0x40
 800bd46:	4b1d      	ldr	r3, [pc, #116]	; (800bdbc <HAL_PWREx_EnableOverDrive+0x90>)
 800bd48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bd4e:	603b      	str	r3, [r7, #0]
 800bd50:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800bd52:	4b1b      	ldr	r3, [pc, #108]	; (800bdc0 <HAL_PWREx_EnableOverDrive+0x94>)
 800bd54:	2201      	movs	r2, #1
 800bd56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bd58:	f7fd fda2 	bl	80098a0 <HAL_GetTick>
 800bd5c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bd5e:	e009      	b.n	800bd74 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bd60:	f7fd fd9e 	bl	80098a0 <HAL_GetTick>
 800bd64:	4602      	mov	r2, r0
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	1ad3      	subs	r3, r2, r3
 800bd6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bd6e:	d901      	bls.n	800bd74 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800bd70:	2303      	movs	r3, #3
 800bd72:	e01f      	b.n	800bdb4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bd74:	4b13      	ldr	r3, [pc, #76]	; (800bdc4 <HAL_PWREx_EnableOverDrive+0x98>)
 800bd76:	685b      	ldr	r3, [r3, #4]
 800bd78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bd7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd80:	d1ee      	bne.n	800bd60 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800bd82:	4b11      	ldr	r3, [pc, #68]	; (800bdc8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800bd84:	2201      	movs	r2, #1
 800bd86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bd88:	f7fd fd8a 	bl	80098a0 <HAL_GetTick>
 800bd8c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800bd8e:	e009      	b.n	800bda4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bd90:	f7fd fd86 	bl	80098a0 <HAL_GetTick>
 800bd94:	4602      	mov	r2, r0
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	1ad3      	subs	r3, r2, r3
 800bd9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bd9e:	d901      	bls.n	800bda4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800bda0:	2303      	movs	r3, #3
 800bda2:	e007      	b.n	800bdb4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800bda4:	4b07      	ldr	r3, [pc, #28]	; (800bdc4 <HAL_PWREx_EnableOverDrive+0x98>)
 800bda6:	685b      	ldr	r3, [r3, #4]
 800bda8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bdac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bdb0:	d1ee      	bne.n	800bd90 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800bdb2:	2300      	movs	r3, #0
}
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	3708      	adds	r7, #8
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}
 800bdbc:	40023800 	.word	0x40023800
 800bdc0:	420e0040 	.word	0x420e0040
 800bdc4:	40007000 	.word	0x40007000
 800bdc8:	420e0044 	.word	0x420e0044

0800bdcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b084      	sub	sp, #16
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
 800bdd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d101      	bne.n	800bde0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bddc:	2301      	movs	r3, #1
 800bdde:	e0cc      	b.n	800bf7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bde0:	4b68      	ldr	r3, [pc, #416]	; (800bf84 <HAL_RCC_ClockConfig+0x1b8>)
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f003 030f 	and.w	r3, r3, #15
 800bde8:	683a      	ldr	r2, [r7, #0]
 800bdea:	429a      	cmp	r2, r3
 800bdec:	d90c      	bls.n	800be08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bdee:	4b65      	ldr	r3, [pc, #404]	; (800bf84 <HAL_RCC_ClockConfig+0x1b8>)
 800bdf0:	683a      	ldr	r2, [r7, #0]
 800bdf2:	b2d2      	uxtb	r2, r2
 800bdf4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bdf6:	4b63      	ldr	r3, [pc, #396]	; (800bf84 <HAL_RCC_ClockConfig+0x1b8>)
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f003 030f 	and.w	r3, r3, #15
 800bdfe:	683a      	ldr	r2, [r7, #0]
 800be00:	429a      	cmp	r2, r3
 800be02:	d001      	beq.n	800be08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800be04:	2301      	movs	r3, #1
 800be06:	e0b8      	b.n	800bf7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	f003 0302 	and.w	r3, r3, #2
 800be10:	2b00      	cmp	r3, #0
 800be12:	d020      	beq.n	800be56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f003 0304 	and.w	r3, r3, #4
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d005      	beq.n	800be2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800be20:	4b59      	ldr	r3, [pc, #356]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800be22:	689b      	ldr	r3, [r3, #8]
 800be24:	4a58      	ldr	r2, [pc, #352]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800be26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800be2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f003 0308 	and.w	r3, r3, #8
 800be34:	2b00      	cmp	r3, #0
 800be36:	d005      	beq.n	800be44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800be38:	4b53      	ldr	r3, [pc, #332]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800be3a:	689b      	ldr	r3, [r3, #8]
 800be3c:	4a52      	ldr	r2, [pc, #328]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800be3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800be42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800be44:	4b50      	ldr	r3, [pc, #320]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800be46:	689b      	ldr	r3, [r3, #8]
 800be48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	689b      	ldr	r3, [r3, #8]
 800be50:	494d      	ldr	r1, [pc, #308]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800be52:	4313      	orrs	r3, r2
 800be54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f003 0301 	and.w	r3, r3, #1
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d044      	beq.n	800beec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	685b      	ldr	r3, [r3, #4]
 800be66:	2b01      	cmp	r3, #1
 800be68:	d107      	bne.n	800be7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800be6a:	4b47      	ldr	r3, [pc, #284]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be72:	2b00      	cmp	r3, #0
 800be74:	d119      	bne.n	800beaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800be76:	2301      	movs	r3, #1
 800be78:	e07f      	b.n	800bf7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	685b      	ldr	r3, [r3, #4]
 800be7e:	2b02      	cmp	r3, #2
 800be80:	d003      	beq.n	800be8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800be86:	2b03      	cmp	r3, #3
 800be88:	d107      	bne.n	800be9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800be8a:	4b3f      	ldr	r3, [pc, #252]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be92:	2b00      	cmp	r3, #0
 800be94:	d109      	bne.n	800beaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800be96:	2301      	movs	r3, #1
 800be98:	e06f      	b.n	800bf7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800be9a:	4b3b      	ldr	r3, [pc, #236]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	f003 0302 	and.w	r3, r3, #2
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d101      	bne.n	800beaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bea6:	2301      	movs	r3, #1
 800bea8:	e067      	b.n	800bf7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800beaa:	4b37      	ldr	r3, [pc, #220]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800beac:	689b      	ldr	r3, [r3, #8]
 800beae:	f023 0203 	bic.w	r2, r3, #3
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	685b      	ldr	r3, [r3, #4]
 800beb6:	4934      	ldr	r1, [pc, #208]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800beb8:	4313      	orrs	r3, r2
 800beba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800bebc:	f7fd fcf0 	bl	80098a0 <HAL_GetTick>
 800bec0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bec2:	e00a      	b.n	800beda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bec4:	f7fd fcec 	bl	80098a0 <HAL_GetTick>
 800bec8:	4602      	mov	r2, r0
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	1ad3      	subs	r3, r2, r3
 800bece:	f241 3288 	movw	r2, #5000	; 0x1388
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d901      	bls.n	800beda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800bed6:	2303      	movs	r3, #3
 800bed8:	e04f      	b.n	800bf7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800beda:	4b2b      	ldr	r3, [pc, #172]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800bedc:	689b      	ldr	r3, [r3, #8]
 800bede:	f003 020c 	and.w	r2, r3, #12
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	685b      	ldr	r3, [r3, #4]
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	429a      	cmp	r2, r3
 800beea:	d1eb      	bne.n	800bec4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800beec:	4b25      	ldr	r3, [pc, #148]	; (800bf84 <HAL_RCC_ClockConfig+0x1b8>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	f003 030f 	and.w	r3, r3, #15
 800bef4:	683a      	ldr	r2, [r7, #0]
 800bef6:	429a      	cmp	r2, r3
 800bef8:	d20c      	bcs.n	800bf14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800befa:	4b22      	ldr	r3, [pc, #136]	; (800bf84 <HAL_RCC_ClockConfig+0x1b8>)
 800befc:	683a      	ldr	r2, [r7, #0]
 800befe:	b2d2      	uxtb	r2, r2
 800bf00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bf02:	4b20      	ldr	r3, [pc, #128]	; (800bf84 <HAL_RCC_ClockConfig+0x1b8>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f003 030f 	and.w	r3, r3, #15
 800bf0a:	683a      	ldr	r2, [r7, #0]
 800bf0c:	429a      	cmp	r2, r3
 800bf0e:	d001      	beq.n	800bf14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800bf10:	2301      	movs	r3, #1
 800bf12:	e032      	b.n	800bf7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f003 0304 	and.w	r3, r3, #4
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d008      	beq.n	800bf32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bf20:	4b19      	ldr	r3, [pc, #100]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800bf22:	689b      	ldr	r3, [r3, #8]
 800bf24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	68db      	ldr	r3, [r3, #12]
 800bf2c:	4916      	ldr	r1, [pc, #88]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800bf2e:	4313      	orrs	r3, r2
 800bf30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	f003 0308 	and.w	r3, r3, #8
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d009      	beq.n	800bf52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bf3e:	4b12      	ldr	r3, [pc, #72]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800bf40:	689b      	ldr	r3, [r3, #8]
 800bf42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	691b      	ldr	r3, [r3, #16]
 800bf4a:	00db      	lsls	r3, r3, #3
 800bf4c:	490e      	ldr	r1, [pc, #56]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800bf4e:	4313      	orrs	r3, r2
 800bf50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800bf52:	f000 f821 	bl	800bf98 <HAL_RCC_GetSysClockFreq>
 800bf56:	4601      	mov	r1, r0
 800bf58:	4b0b      	ldr	r3, [pc, #44]	; (800bf88 <HAL_RCC_ClockConfig+0x1bc>)
 800bf5a:	689b      	ldr	r3, [r3, #8]
 800bf5c:	091b      	lsrs	r3, r3, #4
 800bf5e:	f003 030f 	and.w	r3, r3, #15
 800bf62:	4a0a      	ldr	r2, [pc, #40]	; (800bf8c <HAL_RCC_ClockConfig+0x1c0>)
 800bf64:	5cd3      	ldrb	r3, [r2, r3]
 800bf66:	fa21 f303 	lsr.w	r3, r1, r3
 800bf6a:	4a09      	ldr	r2, [pc, #36]	; (800bf90 <HAL_RCC_ClockConfig+0x1c4>)
 800bf6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800bf6e:	4b09      	ldr	r3, [pc, #36]	; (800bf94 <HAL_RCC_ClockConfig+0x1c8>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7fd fc50 	bl	8009818 <HAL_InitTick>

  return HAL_OK;
 800bf78:	2300      	movs	r3, #0
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
 800bf82:	bf00      	nop
 800bf84:	40023c00 	.word	0x40023c00
 800bf88:	40023800 	.word	0x40023800
 800bf8c:	08019b98 	.word	0x08019b98
 800bf90:	20000000 	.word	0x20000000
 800bf94:	20000004 	.word	0x20000004

0800bf98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bf98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf9a:	b085      	sub	sp, #20
 800bf9c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	607b      	str	r3, [r7, #4]
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	60fb      	str	r3, [r7, #12]
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800bfaa:	2300      	movs	r3, #0
 800bfac:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bfae:	4b63      	ldr	r3, [pc, #396]	; (800c13c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800bfb0:	689b      	ldr	r3, [r3, #8]
 800bfb2:	f003 030c 	and.w	r3, r3, #12
 800bfb6:	2b04      	cmp	r3, #4
 800bfb8:	d007      	beq.n	800bfca <HAL_RCC_GetSysClockFreq+0x32>
 800bfba:	2b08      	cmp	r3, #8
 800bfbc:	d008      	beq.n	800bfd0 <HAL_RCC_GetSysClockFreq+0x38>
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	f040 80b4 	bne.w	800c12c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800bfc4:	4b5e      	ldr	r3, [pc, #376]	; (800c140 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800bfc6:	60bb      	str	r3, [r7, #8]
       break;
 800bfc8:	e0b3      	b.n	800c132 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800bfca:	4b5d      	ldr	r3, [pc, #372]	; (800c140 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800bfcc:	60bb      	str	r3, [r7, #8]
      break;
 800bfce:	e0b0      	b.n	800c132 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bfd0:	4b5a      	ldr	r3, [pc, #360]	; (800c13c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800bfd2:	685b      	ldr	r3, [r3, #4]
 800bfd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bfd8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800bfda:	4b58      	ldr	r3, [pc, #352]	; (800c13c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800bfdc:	685b      	ldr	r3, [r3, #4]
 800bfde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d04a      	beq.n	800c07c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bfe6:	4b55      	ldr	r3, [pc, #340]	; (800c13c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800bfe8:	685b      	ldr	r3, [r3, #4]
 800bfea:	099b      	lsrs	r3, r3, #6
 800bfec:	f04f 0400 	mov.w	r4, #0
 800bff0:	f240 11ff 	movw	r1, #511	; 0x1ff
 800bff4:	f04f 0200 	mov.w	r2, #0
 800bff8:	ea03 0501 	and.w	r5, r3, r1
 800bffc:	ea04 0602 	and.w	r6, r4, r2
 800c000:	4629      	mov	r1, r5
 800c002:	4632      	mov	r2, r6
 800c004:	f04f 0300 	mov.w	r3, #0
 800c008:	f04f 0400 	mov.w	r4, #0
 800c00c:	0154      	lsls	r4, r2, #5
 800c00e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c012:	014b      	lsls	r3, r1, #5
 800c014:	4619      	mov	r1, r3
 800c016:	4622      	mov	r2, r4
 800c018:	1b49      	subs	r1, r1, r5
 800c01a:	eb62 0206 	sbc.w	r2, r2, r6
 800c01e:	f04f 0300 	mov.w	r3, #0
 800c022:	f04f 0400 	mov.w	r4, #0
 800c026:	0194      	lsls	r4, r2, #6
 800c028:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c02c:	018b      	lsls	r3, r1, #6
 800c02e:	1a5b      	subs	r3, r3, r1
 800c030:	eb64 0402 	sbc.w	r4, r4, r2
 800c034:	f04f 0100 	mov.w	r1, #0
 800c038:	f04f 0200 	mov.w	r2, #0
 800c03c:	00e2      	lsls	r2, r4, #3
 800c03e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c042:	00d9      	lsls	r1, r3, #3
 800c044:	460b      	mov	r3, r1
 800c046:	4614      	mov	r4, r2
 800c048:	195b      	adds	r3, r3, r5
 800c04a:	eb44 0406 	adc.w	r4, r4, r6
 800c04e:	f04f 0100 	mov.w	r1, #0
 800c052:	f04f 0200 	mov.w	r2, #0
 800c056:	02a2      	lsls	r2, r4, #10
 800c058:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c05c:	0299      	lsls	r1, r3, #10
 800c05e:	460b      	mov	r3, r1
 800c060:	4614      	mov	r4, r2
 800c062:	4618      	mov	r0, r3
 800c064:	4621      	mov	r1, r4
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f04f 0400 	mov.w	r4, #0
 800c06c:	461a      	mov	r2, r3
 800c06e:	4623      	mov	r3, r4
 800c070:	f7f4 fe22 	bl	8000cb8 <__aeabi_uldivmod>
 800c074:	4603      	mov	r3, r0
 800c076:	460c      	mov	r4, r1
 800c078:	60fb      	str	r3, [r7, #12]
 800c07a:	e049      	b.n	800c110 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c07c:	4b2f      	ldr	r3, [pc, #188]	; (800c13c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c07e:	685b      	ldr	r3, [r3, #4]
 800c080:	099b      	lsrs	r3, r3, #6
 800c082:	f04f 0400 	mov.w	r4, #0
 800c086:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c08a:	f04f 0200 	mov.w	r2, #0
 800c08e:	ea03 0501 	and.w	r5, r3, r1
 800c092:	ea04 0602 	and.w	r6, r4, r2
 800c096:	4629      	mov	r1, r5
 800c098:	4632      	mov	r2, r6
 800c09a:	f04f 0300 	mov.w	r3, #0
 800c09e:	f04f 0400 	mov.w	r4, #0
 800c0a2:	0154      	lsls	r4, r2, #5
 800c0a4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c0a8:	014b      	lsls	r3, r1, #5
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	4622      	mov	r2, r4
 800c0ae:	1b49      	subs	r1, r1, r5
 800c0b0:	eb62 0206 	sbc.w	r2, r2, r6
 800c0b4:	f04f 0300 	mov.w	r3, #0
 800c0b8:	f04f 0400 	mov.w	r4, #0
 800c0bc:	0194      	lsls	r4, r2, #6
 800c0be:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c0c2:	018b      	lsls	r3, r1, #6
 800c0c4:	1a5b      	subs	r3, r3, r1
 800c0c6:	eb64 0402 	sbc.w	r4, r4, r2
 800c0ca:	f04f 0100 	mov.w	r1, #0
 800c0ce:	f04f 0200 	mov.w	r2, #0
 800c0d2:	00e2      	lsls	r2, r4, #3
 800c0d4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c0d8:	00d9      	lsls	r1, r3, #3
 800c0da:	460b      	mov	r3, r1
 800c0dc:	4614      	mov	r4, r2
 800c0de:	195b      	adds	r3, r3, r5
 800c0e0:	eb44 0406 	adc.w	r4, r4, r6
 800c0e4:	f04f 0100 	mov.w	r1, #0
 800c0e8:	f04f 0200 	mov.w	r2, #0
 800c0ec:	02a2      	lsls	r2, r4, #10
 800c0ee:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c0f2:	0299      	lsls	r1, r3, #10
 800c0f4:	460b      	mov	r3, r1
 800c0f6:	4614      	mov	r4, r2
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	4621      	mov	r1, r4
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f04f 0400 	mov.w	r4, #0
 800c102:	461a      	mov	r2, r3
 800c104:	4623      	mov	r3, r4
 800c106:	f7f4 fdd7 	bl	8000cb8 <__aeabi_uldivmod>
 800c10a:	4603      	mov	r3, r0
 800c10c:	460c      	mov	r4, r1
 800c10e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c110:	4b0a      	ldr	r3, [pc, #40]	; (800c13c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	0c1b      	lsrs	r3, r3, #16
 800c116:	f003 0303 	and.w	r3, r3, #3
 800c11a:	3301      	adds	r3, #1
 800c11c:	005b      	lsls	r3, r3, #1
 800c11e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c120:	68fa      	ldr	r2, [r7, #12]
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	fbb2 f3f3 	udiv	r3, r2, r3
 800c128:	60bb      	str	r3, [r7, #8]
      break;
 800c12a:	e002      	b.n	800c132 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c12c:	4b04      	ldr	r3, [pc, #16]	; (800c140 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c12e:	60bb      	str	r3, [r7, #8]
      break;
 800c130:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c132:	68bb      	ldr	r3, [r7, #8]
}
 800c134:	4618      	mov	r0, r3
 800c136:	3714      	adds	r7, #20
 800c138:	46bd      	mov	sp, r7
 800c13a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c13c:	40023800 	.word	0x40023800
 800c140:	00f42400 	.word	0x00f42400

0800c144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c144:	b480      	push	{r7}
 800c146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c148:	4b03      	ldr	r3, [pc, #12]	; (800c158 <HAL_RCC_GetHCLKFreq+0x14>)
 800c14a:	681b      	ldr	r3, [r3, #0]
}
 800c14c:	4618      	mov	r0, r3
 800c14e:	46bd      	mov	sp, r7
 800c150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c154:	4770      	bx	lr
 800c156:	bf00      	nop
 800c158:	20000000 	.word	0x20000000

0800c15c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c160:	f7ff fff0 	bl	800c144 <HAL_RCC_GetHCLKFreq>
 800c164:	4601      	mov	r1, r0
 800c166:	4b05      	ldr	r3, [pc, #20]	; (800c17c <HAL_RCC_GetPCLK1Freq+0x20>)
 800c168:	689b      	ldr	r3, [r3, #8]
 800c16a:	0a9b      	lsrs	r3, r3, #10
 800c16c:	f003 0307 	and.w	r3, r3, #7
 800c170:	4a03      	ldr	r2, [pc, #12]	; (800c180 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c172:	5cd3      	ldrb	r3, [r2, r3]
 800c174:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c178:	4618      	mov	r0, r3
 800c17a:	bd80      	pop	{r7, pc}
 800c17c:	40023800 	.word	0x40023800
 800c180:	08019ba8 	.word	0x08019ba8

0800c184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c188:	f7ff ffdc 	bl	800c144 <HAL_RCC_GetHCLKFreq>
 800c18c:	4601      	mov	r1, r0
 800c18e:	4b05      	ldr	r3, [pc, #20]	; (800c1a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c190:	689b      	ldr	r3, [r3, #8]
 800c192:	0b5b      	lsrs	r3, r3, #13
 800c194:	f003 0307 	and.w	r3, r3, #7
 800c198:	4a03      	ldr	r2, [pc, #12]	; (800c1a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c19a:	5cd3      	ldrb	r3, [r2, r3]
 800c19c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	bd80      	pop	{r7, pc}
 800c1a4:	40023800 	.word	0x40023800
 800c1a8:	08019ba8 	.word	0x08019ba8

0800c1ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b088      	sub	sp, #32
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d00a      	beq.n	800c1ea <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c1d4:	4b66      	ldr	r3, [pc, #408]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c1d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c1da:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1e2:	4963      	ldr	r1, [pc, #396]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c1e4:	4313      	orrs	r3, r2
 800c1e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d00a      	beq.n	800c20c <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800c1f6:	4b5e      	ldr	r3, [pc, #376]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c1f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c1fc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c204:	495a      	ldr	r1, [pc, #360]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c206:	4313      	orrs	r3, r2
 800c208:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	f003 0301 	and.w	r3, r3, #1
 800c214:	2b00      	cmp	r3, #0
 800c216:	d10b      	bne.n	800c230 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c220:	2b00      	cmp	r3, #0
 800c222:	d105      	bne.n	800c230 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d075      	beq.n	800c31c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c230:	4b50      	ldr	r3, [pc, #320]	; (800c374 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c232:	2200      	movs	r2, #0
 800c234:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c236:	f7fd fb33 	bl	80098a0 <HAL_GetTick>
 800c23a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c23c:	e008      	b.n	800c250 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c23e:	f7fd fb2f 	bl	80098a0 <HAL_GetTick>
 800c242:	4602      	mov	r2, r0
 800c244:	69fb      	ldr	r3, [r7, #28]
 800c246:	1ad3      	subs	r3, r2, r3
 800c248:	2b02      	cmp	r3, #2
 800c24a:	d901      	bls.n	800c250 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c24c:	2303      	movs	r3, #3
 800c24e:	e1dc      	b.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c250:	4b47      	ldr	r3, [pc, #284]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d1f0      	bne.n	800c23e <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	f003 0301 	and.w	r3, r3, #1
 800c264:	2b00      	cmp	r3, #0
 800c266:	d009      	beq.n	800c27c <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	019a      	lsls	r2, r3, #6
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	689b      	ldr	r3, [r3, #8]
 800c272:	071b      	lsls	r3, r3, #28
 800c274:	493e      	ldr	r1, [pc, #248]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c276:	4313      	orrs	r3, r2
 800c278:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	f003 0302 	and.w	r3, r3, #2
 800c284:	2b00      	cmp	r3, #0
 800c286:	d01f      	beq.n	800c2c8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c288:	4b39      	ldr	r3, [pc, #228]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c28a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c28e:	0f1b      	lsrs	r3, r3, #28
 800c290:	f003 0307 	and.w	r3, r3, #7
 800c294:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	685b      	ldr	r3, [r3, #4]
 800c29a:	019a      	lsls	r2, r3, #6
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	68db      	ldr	r3, [r3, #12]
 800c2a0:	061b      	lsls	r3, r3, #24
 800c2a2:	431a      	orrs	r2, r3
 800c2a4:	69bb      	ldr	r3, [r7, #24]
 800c2a6:	071b      	lsls	r3, r3, #28
 800c2a8:	4931      	ldr	r1, [pc, #196]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c2b0:	4b2f      	ldr	r3, [pc, #188]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c2b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c2b6:	f023 021f 	bic.w	r2, r3, #31
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6a1b      	ldr	r3, [r3, #32]
 800c2be:	3b01      	subs	r3, #1
 800c2c0:	492b      	ldr	r1, [pc, #172]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00d      	beq.n	800c2f0 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	685b      	ldr	r3, [r3, #4]
 800c2d8:	019a      	lsls	r2, r3, #6
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	68db      	ldr	r3, [r3, #12]
 800c2de:	061b      	lsls	r3, r3, #24
 800c2e0:	431a      	orrs	r2, r3
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	689b      	ldr	r3, [r3, #8]
 800c2e6:	071b      	lsls	r3, r3, #28
 800c2e8:	4921      	ldr	r1, [pc, #132]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c2ea:	4313      	orrs	r3, r2
 800c2ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c2f0:	4b20      	ldr	r3, [pc, #128]	; (800c374 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c2f6:	f7fd fad3 	bl	80098a0 <HAL_GetTick>
 800c2fa:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c2fc:	e008      	b.n	800c310 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c2fe:	f7fd facf 	bl	80098a0 <HAL_GetTick>
 800c302:	4602      	mov	r2, r0
 800c304:	69fb      	ldr	r3, [r7, #28]
 800c306:	1ad3      	subs	r3, r2, r3
 800c308:	2b02      	cmp	r3, #2
 800c30a:	d901      	bls.n	800c310 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c30c:	2303      	movs	r3, #3
 800c30e:	e17c      	b.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c310:	4b17      	ldr	r3, [pc, #92]	; (800c370 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d0f0      	beq.n	800c2fe <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	f003 0304 	and.w	r3, r3, #4
 800c324:	2b00      	cmp	r3, #0
 800c326:	d112      	bne.n	800c34e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c330:	2b00      	cmp	r3, #0
 800c332:	d10c      	bne.n	800c34e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	f000 80ce 	beq.w	800c4de <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c346:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c34a:	f040 80c8 	bne.w	800c4de <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c34e:	4b0a      	ldr	r3, [pc, #40]	; (800c378 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800c350:	2200      	movs	r2, #0
 800c352:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c354:	f7fd faa4 	bl	80098a0 <HAL_GetTick>
 800c358:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c35a:	e00f      	b.n	800c37c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c35c:	f7fd faa0 	bl	80098a0 <HAL_GetTick>
 800c360:	4602      	mov	r2, r0
 800c362:	69fb      	ldr	r3, [r7, #28]
 800c364:	1ad3      	subs	r3, r2, r3
 800c366:	2b02      	cmp	r3, #2
 800c368:	d908      	bls.n	800c37c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c36a:	2303      	movs	r3, #3
 800c36c:	e14d      	b.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800c36e:	bf00      	nop
 800c370:	40023800 	.word	0x40023800
 800c374:	42470068 	.word	0x42470068
 800c378:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c37c:	4ba5      	ldr	r3, [pc, #660]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c384:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c388:	d0e8      	beq.n	800c35c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	f003 0304 	and.w	r3, r3, #4
 800c392:	2b00      	cmp	r3, #0
 800c394:	d02e      	beq.n	800c3f4 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c396:	4b9f      	ldr	r3, [pc, #636]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c39c:	0c1b      	lsrs	r3, r3, #16
 800c39e:	f003 0303 	and.w	r3, r3, #3
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	005b      	lsls	r3, r3, #1
 800c3a6:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c3a8:	4b9a      	ldr	r3, [pc, #616]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c3aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3ae:	0f1b      	lsrs	r3, r3, #28
 800c3b0:	f003 0307 	and.w	r3, r3, #7
 800c3b4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	691b      	ldr	r3, [r3, #16]
 800c3ba:	019a      	lsls	r2, r3, #6
 800c3bc:	697b      	ldr	r3, [r7, #20]
 800c3be:	085b      	lsrs	r3, r3, #1
 800c3c0:	3b01      	subs	r3, #1
 800c3c2:	041b      	lsls	r3, r3, #16
 800c3c4:	431a      	orrs	r2, r3
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	699b      	ldr	r3, [r3, #24]
 800c3ca:	061b      	lsls	r3, r3, #24
 800c3cc:	431a      	orrs	r2, r3
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	071b      	lsls	r3, r3, #28
 800c3d2:	4990      	ldr	r1, [pc, #576]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c3d4:	4313      	orrs	r3, r2
 800c3d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c3da:	4b8e      	ldr	r3, [pc, #568]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c3dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c3e0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3e8:	3b01      	subs	r3, #1
 800c3ea:	021b      	lsls	r3, r3, #8
 800c3ec:	4989      	ldr	r1, [pc, #548]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c3ee:	4313      	orrs	r3, r2
 800c3f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f003 0308 	and.w	r3, r3, #8
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d02c      	beq.n	800c45a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c400:	4b84      	ldr	r3, [pc, #528]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c406:	0c1b      	lsrs	r3, r3, #16
 800c408:	f003 0303 	and.w	r3, r3, #3
 800c40c:	3301      	adds	r3, #1
 800c40e:	005b      	lsls	r3, r3, #1
 800c410:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c412:	4b80      	ldr	r3, [pc, #512]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c414:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c418:	0e1b      	lsrs	r3, r3, #24
 800c41a:	f003 030f 	and.w	r3, r3, #15
 800c41e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	691b      	ldr	r3, [r3, #16]
 800c424:	019a      	lsls	r2, r3, #6
 800c426:	697b      	ldr	r3, [r7, #20]
 800c428:	085b      	lsrs	r3, r3, #1
 800c42a:	3b01      	subs	r3, #1
 800c42c:	041b      	lsls	r3, r3, #16
 800c42e:	431a      	orrs	r2, r3
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	061b      	lsls	r3, r3, #24
 800c434:	431a      	orrs	r2, r3
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	69db      	ldr	r3, [r3, #28]
 800c43a:	071b      	lsls	r3, r3, #28
 800c43c:	4975      	ldr	r1, [pc, #468]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c43e:	4313      	orrs	r3, r2
 800c440:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c444:	4b73      	ldr	r3, [pc, #460]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c446:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c44a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c452:	4970      	ldr	r1, [pc, #448]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c454:	4313      	orrs	r3, r2
 800c456:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c462:	2b00      	cmp	r3, #0
 800c464:	d024      	beq.n	800c4b0 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c46a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c46e:	d11f      	bne.n	800c4b0 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c470:	4b68      	ldr	r3, [pc, #416]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c476:	0e1b      	lsrs	r3, r3, #24
 800c478:	f003 030f 	and.w	r3, r3, #15
 800c47c:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c47e:	4b65      	ldr	r3, [pc, #404]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c480:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c484:	0f1b      	lsrs	r3, r3, #28
 800c486:	f003 0307 	and.w	r3, r3, #7
 800c48a:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	691b      	ldr	r3, [r3, #16]
 800c490:	019a      	lsls	r2, r3, #6
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	695b      	ldr	r3, [r3, #20]
 800c496:	085b      	lsrs	r3, r3, #1
 800c498:	3b01      	subs	r3, #1
 800c49a:	041b      	lsls	r3, r3, #16
 800c49c:	431a      	orrs	r2, r3
 800c49e:	693b      	ldr	r3, [r7, #16]
 800c4a0:	061b      	lsls	r3, r3, #24
 800c4a2:	431a      	orrs	r2, r3
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	071b      	lsls	r3, r3, #28
 800c4a8:	495a      	ldr	r1, [pc, #360]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c4aa:	4313      	orrs	r3, r2
 800c4ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c4b0:	4b59      	ldr	r3, [pc, #356]	; (800c618 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800c4b2:	2201      	movs	r2, #1
 800c4b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c4b6:	f7fd f9f3 	bl	80098a0 <HAL_GetTick>
 800c4ba:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c4bc:	e008      	b.n	800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c4be:	f7fd f9ef 	bl	80098a0 <HAL_GetTick>
 800c4c2:	4602      	mov	r2, r0
 800c4c4:	69fb      	ldr	r3, [r7, #28]
 800c4c6:	1ad3      	subs	r3, r2, r3
 800c4c8:	2b02      	cmp	r3, #2
 800c4ca:	d901      	bls.n	800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c4cc:	2303      	movs	r3, #3
 800c4ce:	e09c      	b.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c4d0:	4b50      	ldr	r3, [pc, #320]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c4d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4dc:	d1ef      	bne.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	f003 0320 	and.w	r3, r3, #32
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	f000 8083 	beq.w	800c5f2 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	60bb      	str	r3, [r7, #8]
 800c4f0:	4b48      	ldr	r3, [pc, #288]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c4f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4f4:	4a47      	ldr	r2, [pc, #284]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c4f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c4fa:	6413      	str	r3, [r2, #64]	; 0x40
 800c4fc:	4b45      	ldr	r3, [pc, #276]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c4fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c500:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c504:	60bb      	str	r3, [r7, #8]
 800c506:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c508:	4b44      	ldr	r3, [pc, #272]	; (800c61c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	4a43      	ldr	r2, [pc, #268]	; (800c61c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c50e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c512:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c514:	f7fd f9c4 	bl	80098a0 <HAL_GetTick>
 800c518:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c51a:	e008      	b.n	800c52e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c51c:	f7fd f9c0 	bl	80098a0 <HAL_GetTick>
 800c520:	4602      	mov	r2, r0
 800c522:	69fb      	ldr	r3, [r7, #28]
 800c524:	1ad3      	subs	r3, r2, r3
 800c526:	2b02      	cmp	r3, #2
 800c528:	d901      	bls.n	800c52e <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800c52a:	2303      	movs	r3, #3
 800c52c:	e06d      	b.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c52e:	4b3b      	ldr	r3, [pc, #236]	; (800c61c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c536:	2b00      	cmp	r3, #0
 800c538:	d0f0      	beq.n	800c51c <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c53a:	4b36      	ldr	r3, [pc, #216]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c53c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c53e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c542:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c544:	69bb      	ldr	r3, [r7, #24]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d02f      	beq.n	800c5aa <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c54e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c552:	69ba      	ldr	r2, [r7, #24]
 800c554:	429a      	cmp	r2, r3
 800c556:	d028      	beq.n	800c5aa <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c558:	4b2e      	ldr	r3, [pc, #184]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c55a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c55c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c560:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c562:	4b2f      	ldr	r3, [pc, #188]	; (800c620 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c564:	2201      	movs	r2, #1
 800c566:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c568:	4b2d      	ldr	r3, [pc, #180]	; (800c620 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c56a:	2200      	movs	r2, #0
 800c56c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c56e:	4a29      	ldr	r2, [pc, #164]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c570:	69bb      	ldr	r3, [r7, #24]
 800c572:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c574:	4b27      	ldr	r3, [pc, #156]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c578:	f003 0301 	and.w	r3, r3, #1
 800c57c:	2b01      	cmp	r3, #1
 800c57e:	d114      	bne.n	800c5aa <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c580:	f7fd f98e 	bl	80098a0 <HAL_GetTick>
 800c584:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c586:	e00a      	b.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c588:	f7fd f98a 	bl	80098a0 <HAL_GetTick>
 800c58c:	4602      	mov	r2, r0
 800c58e:	69fb      	ldr	r3, [r7, #28]
 800c590:	1ad3      	subs	r3, r2, r3
 800c592:	f241 3288 	movw	r2, #5000	; 0x1388
 800c596:	4293      	cmp	r3, r2
 800c598:	d901      	bls.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800c59a:	2303      	movs	r3, #3
 800c59c:	e035      	b.n	800c60a <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c59e:	4b1d      	ldr	r3, [pc, #116]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5a2:	f003 0302 	and.w	r3, r3, #2
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d0ee      	beq.n	800c588 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c5b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c5b6:	d10d      	bne.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800c5b8:	4b16      	ldr	r3, [pc, #88]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5ba:	689b      	ldr	r3, [r3, #8]
 800c5bc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5c4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c5c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c5cc:	4911      	ldr	r1, [pc, #68]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5ce:	4313      	orrs	r3, r2
 800c5d0:	608b      	str	r3, [r1, #8]
 800c5d2:	e005      	b.n	800c5e0 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800c5d4:	4b0f      	ldr	r3, [pc, #60]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5d6:	689b      	ldr	r3, [r3, #8]
 800c5d8:	4a0e      	ldr	r2, [pc, #56]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5da:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c5de:	6093      	str	r3, [r2, #8]
 800c5e0:	4b0c      	ldr	r3, [pc, #48]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c5ec:	4909      	ldr	r1, [pc, #36]	; (800c614 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5ee:	4313      	orrs	r3, r2
 800c5f0:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	f003 0310 	and.w	r3, r3, #16
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d004      	beq.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800c604:	4b07      	ldr	r3, [pc, #28]	; (800c624 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800c606:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800c608:	2300      	movs	r3, #0
}
 800c60a:	4618      	mov	r0, r3
 800c60c:	3720      	adds	r7, #32
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}
 800c612:	bf00      	nop
 800c614:	40023800 	.word	0x40023800
 800c618:	42470070 	.word	0x42470070
 800c61c:	40007000 	.word	0x40007000
 800c620:	42470e40 	.word	0x42470e40
 800c624:	424711e0 	.word	0x424711e0

0800c628 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b086      	sub	sp, #24
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c630:	2300      	movs	r3, #0
 800c632:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	f003 0301 	and.w	r3, r3, #1
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d075      	beq.n	800c72c <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c640:	4ba2      	ldr	r3, [pc, #648]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c642:	689b      	ldr	r3, [r3, #8]
 800c644:	f003 030c 	and.w	r3, r3, #12
 800c648:	2b04      	cmp	r3, #4
 800c64a:	d00c      	beq.n	800c666 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c64c:	4b9f      	ldr	r3, [pc, #636]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c64e:	689b      	ldr	r3, [r3, #8]
 800c650:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c654:	2b08      	cmp	r3, #8
 800c656:	d112      	bne.n	800c67e <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c658:	4b9c      	ldr	r3, [pc, #624]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c660:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c664:	d10b      	bne.n	800c67e <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c666:	4b99      	ldr	r3, [pc, #612]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d05b      	beq.n	800c72a <HAL_RCC_OscConfig+0x102>
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	685b      	ldr	r3, [r3, #4]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d157      	bne.n	800c72a <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800c67a:	2301      	movs	r3, #1
 800c67c:	e20b      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	685b      	ldr	r3, [r3, #4]
 800c682:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c686:	d106      	bne.n	800c696 <HAL_RCC_OscConfig+0x6e>
 800c688:	4b90      	ldr	r3, [pc, #576]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	4a8f      	ldr	r2, [pc, #572]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c68e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c692:	6013      	str	r3, [r2, #0]
 800c694:	e01d      	b.n	800c6d2 <HAL_RCC_OscConfig+0xaa>
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	685b      	ldr	r3, [r3, #4]
 800c69a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c69e:	d10c      	bne.n	800c6ba <HAL_RCC_OscConfig+0x92>
 800c6a0:	4b8a      	ldr	r3, [pc, #552]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	4a89      	ldr	r2, [pc, #548]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c6a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c6aa:	6013      	str	r3, [r2, #0]
 800c6ac:	4b87      	ldr	r3, [pc, #540]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	4a86      	ldr	r2, [pc, #536]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c6b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c6b6:	6013      	str	r3, [r2, #0]
 800c6b8:	e00b      	b.n	800c6d2 <HAL_RCC_OscConfig+0xaa>
 800c6ba:	4b84      	ldr	r3, [pc, #528]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	4a83      	ldr	r2, [pc, #524]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c6c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c6c4:	6013      	str	r3, [r2, #0]
 800c6c6:	4b81      	ldr	r3, [pc, #516]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	4a80      	ldr	r2, [pc, #512]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c6cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c6d0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	685b      	ldr	r3, [r3, #4]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d013      	beq.n	800c702 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6da:	f7fd f8e1 	bl	80098a0 <HAL_GetTick>
 800c6de:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c6e0:	e008      	b.n	800c6f4 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c6e2:	f7fd f8dd 	bl	80098a0 <HAL_GetTick>
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	1ad3      	subs	r3, r2, r3
 800c6ec:	2b64      	cmp	r3, #100	; 0x64
 800c6ee:	d901      	bls.n	800c6f4 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800c6f0:	2303      	movs	r3, #3
 800c6f2:	e1d0      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c6f4:	4b75      	ldr	r3, [pc, #468]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d0f0      	beq.n	800c6e2 <HAL_RCC_OscConfig+0xba>
 800c700:	e014      	b.n	800c72c <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c702:	f7fd f8cd 	bl	80098a0 <HAL_GetTick>
 800c706:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c708:	e008      	b.n	800c71c <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c70a:	f7fd f8c9 	bl	80098a0 <HAL_GetTick>
 800c70e:	4602      	mov	r2, r0
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	1ad3      	subs	r3, r2, r3
 800c714:	2b64      	cmp	r3, #100	; 0x64
 800c716:	d901      	bls.n	800c71c <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800c718:	2303      	movs	r3, #3
 800c71a:	e1bc      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c71c:	4b6b      	ldr	r3, [pc, #428]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c724:	2b00      	cmp	r3, #0
 800c726:	d1f0      	bne.n	800c70a <HAL_RCC_OscConfig+0xe2>
 800c728:	e000      	b.n	800c72c <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c72a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f003 0302 	and.w	r3, r3, #2
 800c734:	2b00      	cmp	r3, #0
 800c736:	d063      	beq.n	800c800 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800c738:	4b64      	ldr	r3, [pc, #400]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c73a:	689b      	ldr	r3, [r3, #8]
 800c73c:	f003 030c 	and.w	r3, r3, #12
 800c740:	2b00      	cmp	r3, #0
 800c742:	d00b      	beq.n	800c75c <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c744:	4b61      	ldr	r3, [pc, #388]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c746:	689b      	ldr	r3, [r3, #8]
 800c748:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800c74c:	2b08      	cmp	r3, #8
 800c74e:	d11c      	bne.n	800c78a <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c750:	4b5e      	ldr	r3, [pc, #376]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d116      	bne.n	800c78a <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c75c:	4b5b      	ldr	r3, [pc, #364]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f003 0302 	and.w	r3, r3, #2
 800c764:	2b00      	cmp	r3, #0
 800c766:	d005      	beq.n	800c774 <HAL_RCC_OscConfig+0x14c>
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	68db      	ldr	r3, [r3, #12]
 800c76c:	2b01      	cmp	r3, #1
 800c76e:	d001      	beq.n	800c774 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800c770:	2301      	movs	r3, #1
 800c772:	e190      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c774:	4b55      	ldr	r3, [pc, #340]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	691b      	ldr	r3, [r3, #16]
 800c780:	00db      	lsls	r3, r3, #3
 800c782:	4952      	ldr	r1, [pc, #328]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c784:	4313      	orrs	r3, r2
 800c786:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c788:	e03a      	b.n	800c800 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	68db      	ldr	r3, [r3, #12]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d020      	beq.n	800c7d4 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c792:	4b4f      	ldr	r3, [pc, #316]	; (800c8d0 <HAL_RCC_OscConfig+0x2a8>)
 800c794:	2201      	movs	r2, #1
 800c796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c798:	f7fd f882 	bl	80098a0 <HAL_GetTick>
 800c79c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c79e:	e008      	b.n	800c7b2 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c7a0:	f7fd f87e 	bl	80098a0 <HAL_GetTick>
 800c7a4:	4602      	mov	r2, r0
 800c7a6:	693b      	ldr	r3, [r7, #16]
 800c7a8:	1ad3      	subs	r3, r2, r3
 800c7aa:	2b02      	cmp	r3, #2
 800c7ac:	d901      	bls.n	800c7b2 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800c7ae:	2303      	movs	r3, #3
 800c7b0:	e171      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c7b2:	4b46      	ldr	r3, [pc, #280]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f003 0302 	and.w	r3, r3, #2
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d0f0      	beq.n	800c7a0 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c7be:	4b43      	ldr	r3, [pc, #268]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	691b      	ldr	r3, [r3, #16]
 800c7ca:	00db      	lsls	r3, r3, #3
 800c7cc:	493f      	ldr	r1, [pc, #252]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c7ce:	4313      	orrs	r3, r2
 800c7d0:	600b      	str	r3, [r1, #0]
 800c7d2:	e015      	b.n	800c800 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c7d4:	4b3e      	ldr	r3, [pc, #248]	; (800c8d0 <HAL_RCC_OscConfig+0x2a8>)
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c7da:	f7fd f861 	bl	80098a0 <HAL_GetTick>
 800c7de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c7e0:	e008      	b.n	800c7f4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c7e2:	f7fd f85d 	bl	80098a0 <HAL_GetTick>
 800c7e6:	4602      	mov	r2, r0
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	1ad3      	subs	r3, r2, r3
 800c7ec:	2b02      	cmp	r3, #2
 800c7ee:	d901      	bls.n	800c7f4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800c7f0:	2303      	movs	r3, #3
 800c7f2:	e150      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c7f4:	4b35      	ldr	r3, [pc, #212]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f003 0302 	and.w	r3, r3, #2
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d1f0      	bne.n	800c7e2 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	f003 0308 	and.w	r3, r3, #8
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d030      	beq.n	800c86e <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	695b      	ldr	r3, [r3, #20]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d016      	beq.n	800c842 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c814:	4b2f      	ldr	r3, [pc, #188]	; (800c8d4 <HAL_RCC_OscConfig+0x2ac>)
 800c816:	2201      	movs	r2, #1
 800c818:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c81a:	f7fd f841 	bl	80098a0 <HAL_GetTick>
 800c81e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c820:	e008      	b.n	800c834 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c822:	f7fd f83d 	bl	80098a0 <HAL_GetTick>
 800c826:	4602      	mov	r2, r0
 800c828:	693b      	ldr	r3, [r7, #16]
 800c82a:	1ad3      	subs	r3, r2, r3
 800c82c:	2b02      	cmp	r3, #2
 800c82e:	d901      	bls.n	800c834 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800c830:	2303      	movs	r3, #3
 800c832:	e130      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c834:	4b25      	ldr	r3, [pc, #148]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c836:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c838:	f003 0302 	and.w	r3, r3, #2
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d0f0      	beq.n	800c822 <HAL_RCC_OscConfig+0x1fa>
 800c840:	e015      	b.n	800c86e <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c842:	4b24      	ldr	r3, [pc, #144]	; (800c8d4 <HAL_RCC_OscConfig+0x2ac>)
 800c844:	2200      	movs	r2, #0
 800c846:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c848:	f7fd f82a 	bl	80098a0 <HAL_GetTick>
 800c84c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c84e:	e008      	b.n	800c862 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c850:	f7fd f826 	bl	80098a0 <HAL_GetTick>
 800c854:	4602      	mov	r2, r0
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	1ad3      	subs	r3, r2, r3
 800c85a:	2b02      	cmp	r3, #2
 800c85c:	d901      	bls.n	800c862 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800c85e:	2303      	movs	r3, #3
 800c860:	e119      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c862:	4b1a      	ldr	r3, [pc, #104]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c864:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c866:	f003 0302 	and.w	r3, r3, #2
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d1f0      	bne.n	800c850 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	f003 0304 	and.w	r3, r3, #4
 800c876:	2b00      	cmp	r3, #0
 800c878:	f000 809f 	beq.w	800c9ba <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c87c:	2300      	movs	r3, #0
 800c87e:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c880:	4b12      	ldr	r3, [pc, #72]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c884:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d10f      	bne.n	800c8ac <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c88c:	2300      	movs	r3, #0
 800c88e:	60fb      	str	r3, [r7, #12]
 800c890:	4b0e      	ldr	r3, [pc, #56]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c894:	4a0d      	ldr	r2, [pc, #52]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c896:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c89a:	6413      	str	r3, [r2, #64]	; 0x40
 800c89c:	4b0b      	ldr	r3, [pc, #44]	; (800c8cc <HAL_RCC_OscConfig+0x2a4>)
 800c89e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c8a4:	60fb      	str	r3, [r7, #12]
 800c8a6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c8ac:	4b0a      	ldr	r3, [pc, #40]	; (800c8d8 <HAL_RCC_OscConfig+0x2b0>)
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d120      	bne.n	800c8fa <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800c8b8:	4b07      	ldr	r3, [pc, #28]	; (800c8d8 <HAL_RCC_OscConfig+0x2b0>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	4a06      	ldr	r2, [pc, #24]	; (800c8d8 <HAL_RCC_OscConfig+0x2b0>)
 800c8be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c8c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c8c4:	f7fc ffec 	bl	80098a0 <HAL_GetTick>
 800c8c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c8ca:	e010      	b.n	800c8ee <HAL_RCC_OscConfig+0x2c6>
 800c8cc:	40023800 	.word	0x40023800
 800c8d0:	42470000 	.word	0x42470000
 800c8d4:	42470e80 	.word	0x42470e80
 800c8d8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c8dc:	f7fc ffe0 	bl	80098a0 <HAL_GetTick>
 800c8e0:	4602      	mov	r2, r0
 800c8e2:	693b      	ldr	r3, [r7, #16]
 800c8e4:	1ad3      	subs	r3, r2, r3
 800c8e6:	2b02      	cmp	r3, #2
 800c8e8:	d901      	bls.n	800c8ee <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800c8ea:	2303      	movs	r3, #3
 800c8ec:	e0d3      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c8ee:	4b6c      	ldr	r3, [pc, #432]	; (800caa0 <HAL_RCC_OscConfig+0x478>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d0f0      	beq.n	800c8dc <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	689b      	ldr	r3, [r3, #8]
 800c8fe:	2b01      	cmp	r3, #1
 800c900:	d106      	bne.n	800c910 <HAL_RCC_OscConfig+0x2e8>
 800c902:	4b68      	ldr	r3, [pc, #416]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c906:	4a67      	ldr	r2, [pc, #412]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c908:	f043 0301 	orr.w	r3, r3, #1
 800c90c:	6713      	str	r3, [r2, #112]	; 0x70
 800c90e:	e01c      	b.n	800c94a <HAL_RCC_OscConfig+0x322>
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	689b      	ldr	r3, [r3, #8]
 800c914:	2b05      	cmp	r3, #5
 800c916:	d10c      	bne.n	800c932 <HAL_RCC_OscConfig+0x30a>
 800c918:	4b62      	ldr	r3, [pc, #392]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c91a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c91c:	4a61      	ldr	r2, [pc, #388]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c91e:	f043 0304 	orr.w	r3, r3, #4
 800c922:	6713      	str	r3, [r2, #112]	; 0x70
 800c924:	4b5f      	ldr	r3, [pc, #380]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c928:	4a5e      	ldr	r2, [pc, #376]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c92a:	f043 0301 	orr.w	r3, r3, #1
 800c92e:	6713      	str	r3, [r2, #112]	; 0x70
 800c930:	e00b      	b.n	800c94a <HAL_RCC_OscConfig+0x322>
 800c932:	4b5c      	ldr	r3, [pc, #368]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c936:	4a5b      	ldr	r2, [pc, #364]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c938:	f023 0301 	bic.w	r3, r3, #1
 800c93c:	6713      	str	r3, [r2, #112]	; 0x70
 800c93e:	4b59      	ldr	r3, [pc, #356]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c940:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c942:	4a58      	ldr	r2, [pc, #352]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c944:	f023 0304 	bic.w	r3, r3, #4
 800c948:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	689b      	ldr	r3, [r3, #8]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d015      	beq.n	800c97e <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c952:	f7fc ffa5 	bl	80098a0 <HAL_GetTick>
 800c956:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c958:	e00a      	b.n	800c970 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c95a:	f7fc ffa1 	bl	80098a0 <HAL_GetTick>
 800c95e:	4602      	mov	r2, r0
 800c960:	693b      	ldr	r3, [r7, #16]
 800c962:	1ad3      	subs	r3, r2, r3
 800c964:	f241 3288 	movw	r2, #5000	; 0x1388
 800c968:	4293      	cmp	r3, r2
 800c96a:	d901      	bls.n	800c970 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800c96c:	2303      	movs	r3, #3
 800c96e:	e092      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c970:	4b4c      	ldr	r3, [pc, #304]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c974:	f003 0302 	and.w	r3, r3, #2
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d0ee      	beq.n	800c95a <HAL_RCC_OscConfig+0x332>
 800c97c:	e014      	b.n	800c9a8 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c97e:	f7fc ff8f 	bl	80098a0 <HAL_GetTick>
 800c982:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c984:	e00a      	b.n	800c99c <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c986:	f7fc ff8b 	bl	80098a0 <HAL_GetTick>
 800c98a:	4602      	mov	r2, r0
 800c98c:	693b      	ldr	r3, [r7, #16]
 800c98e:	1ad3      	subs	r3, r2, r3
 800c990:	f241 3288 	movw	r2, #5000	; 0x1388
 800c994:	4293      	cmp	r3, r2
 800c996:	d901      	bls.n	800c99c <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800c998:	2303      	movs	r3, #3
 800c99a:	e07c      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c99c:	4b41      	ldr	r3, [pc, #260]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c99e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c9a0:	f003 0302 	and.w	r3, r3, #2
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d1ee      	bne.n	800c986 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c9a8:	7dfb      	ldrb	r3, [r7, #23]
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d105      	bne.n	800c9ba <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c9ae:	4b3d      	ldr	r3, [pc, #244]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9b2:	4a3c      	ldr	r2, [pc, #240]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c9b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c9b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	699b      	ldr	r3, [r3, #24]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d068      	beq.n	800ca94 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c9c2:	4b38      	ldr	r3, [pc, #224]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c9c4:	689b      	ldr	r3, [r3, #8]
 800c9c6:	f003 030c 	and.w	r3, r3, #12
 800c9ca:	2b08      	cmp	r3, #8
 800c9cc:	d060      	beq.n	800ca90 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	699b      	ldr	r3, [r3, #24]
 800c9d2:	2b02      	cmp	r3, #2
 800c9d4:	d145      	bne.n	800ca62 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c9d6:	4b34      	ldr	r3, [pc, #208]	; (800caa8 <HAL_RCC_OscConfig+0x480>)
 800c9d8:	2200      	movs	r2, #0
 800c9da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9dc:	f7fc ff60 	bl	80098a0 <HAL_GetTick>
 800c9e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c9e2:	e008      	b.n	800c9f6 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c9e4:	f7fc ff5c 	bl	80098a0 <HAL_GetTick>
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	693b      	ldr	r3, [r7, #16]
 800c9ec:	1ad3      	subs	r3, r2, r3
 800c9ee:	2b02      	cmp	r3, #2
 800c9f0:	d901      	bls.n	800c9f6 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800c9f2:	2303      	movs	r3, #3
 800c9f4:	e04f      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c9f6:	4b2b      	ldr	r3, [pc, #172]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d1f0      	bne.n	800c9e4 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	69da      	ldr	r2, [r3, #28]
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	6a1b      	ldr	r3, [r3, #32]
 800ca0a:	431a      	orrs	r2, r3
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca10:	019b      	lsls	r3, r3, #6
 800ca12:	431a      	orrs	r2, r3
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca18:	085b      	lsrs	r3, r3, #1
 800ca1a:	3b01      	subs	r3, #1
 800ca1c:	041b      	lsls	r3, r3, #16
 800ca1e:	431a      	orrs	r2, r3
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca24:	061b      	lsls	r3, r3, #24
 800ca26:	431a      	orrs	r2, r3
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca2c:	071b      	lsls	r3, r3, #28
 800ca2e:	491d      	ldr	r1, [pc, #116]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800ca30:	4313      	orrs	r3, r2
 800ca32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ca34:	4b1c      	ldr	r3, [pc, #112]	; (800caa8 <HAL_RCC_OscConfig+0x480>)
 800ca36:	2201      	movs	r2, #1
 800ca38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca3a:	f7fc ff31 	bl	80098a0 <HAL_GetTick>
 800ca3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ca40:	e008      	b.n	800ca54 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ca42:	f7fc ff2d 	bl	80098a0 <HAL_GetTick>
 800ca46:	4602      	mov	r2, r0
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	1ad3      	subs	r3, r2, r3
 800ca4c:	2b02      	cmp	r3, #2
 800ca4e:	d901      	bls.n	800ca54 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800ca50:	2303      	movs	r3, #3
 800ca52:	e020      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ca54:	4b13      	ldr	r3, [pc, #76]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d0f0      	beq.n	800ca42 <HAL_RCC_OscConfig+0x41a>
 800ca60:	e018      	b.n	800ca94 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ca62:	4b11      	ldr	r3, [pc, #68]	; (800caa8 <HAL_RCC_OscConfig+0x480>)
 800ca64:	2200      	movs	r2, #0
 800ca66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca68:	f7fc ff1a 	bl	80098a0 <HAL_GetTick>
 800ca6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ca6e:	e008      	b.n	800ca82 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ca70:	f7fc ff16 	bl	80098a0 <HAL_GetTick>
 800ca74:	4602      	mov	r2, r0
 800ca76:	693b      	ldr	r3, [r7, #16]
 800ca78:	1ad3      	subs	r3, r2, r3
 800ca7a:	2b02      	cmp	r3, #2
 800ca7c:	d901      	bls.n	800ca82 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800ca7e:	2303      	movs	r3, #3
 800ca80:	e009      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ca82:	4b08      	ldr	r3, [pc, #32]	; (800caa4 <HAL_RCC_OscConfig+0x47c>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d1f0      	bne.n	800ca70 <HAL_RCC_OscConfig+0x448>
 800ca8e:	e001      	b.n	800ca94 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800ca90:	2301      	movs	r3, #1
 800ca92:	e000      	b.n	800ca96 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800ca94:	2300      	movs	r3, #0
}
 800ca96:	4618      	mov	r0, r3
 800ca98:	3718      	adds	r7, #24
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	bd80      	pop	{r7, pc}
 800ca9e:	bf00      	nop
 800caa0:	40007000 	.word	0x40007000
 800caa4:	40023800 	.word	0x40023800
 800caa8:	42470060 	.word	0x42470060

0800caac <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b082      	sub	sp, #8
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d101      	bne.n	800cabe <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800caba:	2301      	movs	r3, #1
 800cabc:	e022      	b.n	800cb04 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cac4:	b2db      	uxtb	r3, r3
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d105      	bne.n	800cad6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	2200      	movs	r2, #0
 800cace:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f7fa f86d 	bl	8006bb0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2203      	movs	r2, #3
 800cada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cade:	6878      	ldr	r0, [r7, #4]
 800cae0:	f000 f814 	bl	800cb0c <HAL_SD_InitCard>
 800cae4:	4603      	mov	r3, r0
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d001      	beq.n	800caee <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800caea:	2301      	movs	r3, #1
 800caec:	e00a      	b.n	800cb04 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2200      	movs	r2, #0
 800caf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	2200      	movs	r2, #0
 800caf8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2201      	movs	r2, #1
 800cafe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800cb02:	2300      	movs	r3, #0
}
 800cb04:	4618      	mov	r0, r3
 800cb06:	3708      	adds	r7, #8
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	bd80      	pop	{r7, pc}

0800cb0c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cb0c:	b5b0      	push	{r4, r5, r7, lr}
 800cb0e:	b08e      	sub	sp, #56	; 0x38
 800cb10:	af04      	add	r7, sp, #16
 800cb12:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800cb14:	2300      	movs	r3, #0
 800cb16:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800cb18:	2300      	movs	r3, #0
 800cb1a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800cb20:	2300      	movs	r3, #0
 800cb22:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800cb24:	2300      	movs	r3, #0
 800cb26:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800cb28:	2376      	movs	r3, #118	; 0x76
 800cb2a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681d      	ldr	r5, [r3, #0]
 800cb30:	466c      	mov	r4, sp
 800cb32:	f107 0314 	add.w	r3, r7, #20
 800cb36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cb3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cb3e:	f107 0308 	add.w	r3, r7, #8
 800cb42:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cb44:	4628      	mov	r0, r5
 800cb46:	f003 fa87 	bl	8010058 <SDIO_Init>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800cb50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d001      	beq.n	800cb5c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800cb58:	2301      	movs	r3, #1
 800cb5a:	e031      	b.n	800cbc0 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800cb5c:	4b1a      	ldr	r3, [pc, #104]	; (800cbc8 <HAL_SD_InitCard+0xbc>)
 800cb5e:	2200      	movs	r2, #0
 800cb60:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	4618      	mov	r0, r3
 800cb68:	f003 fabf 	bl	80100ea <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800cb6c:	4b16      	ldr	r3, [pc, #88]	; (800cbc8 <HAL_SD_InitCard+0xbc>)
 800cb6e:	2201      	movs	r2, #1
 800cb70:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	f000 ffc6 	bl	800db04 <SD_PowerON>
 800cb78:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cb7a:	6a3b      	ldr	r3, [r7, #32]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d00b      	beq.n	800cb98 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2201      	movs	r2, #1
 800cb84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cb8c:	6a3b      	ldr	r3, [r7, #32]
 800cb8e:	431a      	orrs	r2, r3
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cb94:	2301      	movs	r3, #1
 800cb96:	e013      	b.n	800cbc0 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f000 fee5 	bl	800d968 <SD_InitCard>
 800cb9e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cba0:	6a3b      	ldr	r3, [r7, #32]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d00b      	beq.n	800cbbe <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	2201      	movs	r2, #1
 800cbaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cbb2:	6a3b      	ldr	r3, [r7, #32]
 800cbb4:	431a      	orrs	r2, r3
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cbba:	2301      	movs	r3, #1
 800cbbc:	e000      	b.n	800cbc0 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800cbbe:	2300      	movs	r3, #0
}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	3728      	adds	r7, #40	; 0x28
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	bdb0      	pop	{r4, r5, r7, pc}
 800cbc8:	422580a0 	.word	0x422580a0

0800cbcc <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b08c      	sub	sp, #48	; 0x30
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	60f8      	str	r0, [r7, #12]
 800cbd4:	60b9      	str	r1, [r7, #8]
 800cbd6:	607a      	str	r2, [r7, #4]
 800cbd8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800cbde:	68bb      	ldr	r3, [r7, #8]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d107      	bne.n	800cbf4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbe8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	e0c7      	b.n	800cd84 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cbfa:	b2db      	uxtb	r3, r3
 800cbfc:	2b01      	cmp	r3, #1
 800cbfe:	f040 80c0 	bne.w	800cd82 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	2200      	movs	r2, #0
 800cc06:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cc08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	441a      	add	r2, r3
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc12:	429a      	cmp	r2, r3
 800cc14:	d907      	bls.n	800cc26 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc1a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cc22:	2301      	movs	r3, #1
 800cc24:	e0ae      	b.n	800cd84 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	2203      	movs	r2, #3
 800cc2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	2200      	movs	r2, #0
 800cc34:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800cc44:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc4a:	4a50      	ldr	r2, [pc, #320]	; (800cd8c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800cc4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc52:	4a4f      	ldr	r2, [pc, #316]	; (800cd90 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800cc54:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	3380      	adds	r3, #128	; 0x80
 800cc68:	4619      	mov	r1, r3
 800cc6a:	68ba      	ldr	r2, [r7, #8]
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	025b      	lsls	r3, r3, #9
 800cc70:	089b      	lsrs	r3, r3, #2
 800cc72:	f7fd fc07 	bl	800a484 <HAL_DMA_Start_IT>
 800cc76:	4603      	mov	r3, r0
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d017      	beq.n	800ccac <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800cc8a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	4a40      	ldr	r2, [pc, #256]	; (800cd94 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800cc92:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc98:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	2201      	movs	r2, #1
 800cca4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800cca8:	2301      	movs	r3, #1
 800ccaa:	e06b      	b.n	800cd84 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800ccac:	4b3a      	ldr	r3, [pc, #232]	; (800cd98 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800ccae:	2201      	movs	r2, #1
 800ccb0:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccb6:	2b01      	cmp	r3, #1
 800ccb8:	d002      	beq.n	800ccc0 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800ccba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccbc:	025b      	lsls	r3, r3, #9
 800ccbe:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f003 faa1 	bl	8010210 <SDMMC_CmdBlockLength>
 800ccce:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800ccd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d00f      	beq.n	800ccf6 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4a2e      	ldr	r2, [pc, #184]	; (800cd94 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800ccdc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cce4:	431a      	orrs	r2, r3
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	2201      	movs	r2, #1
 800ccee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800ccf2:	2301      	movs	r3, #1
 800ccf4:	e046      	b.n	800cd84 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ccf6:	f04f 33ff 	mov.w	r3, #4294967295
 800ccfa:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	025b      	lsls	r3, r3, #9
 800cd00:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800cd02:	2390      	movs	r3, #144	; 0x90
 800cd04:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800cd06:	2302      	movs	r3, #2
 800cd08:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800cd0e:	2301      	movs	r3, #1
 800cd10:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f107 0210 	add.w	r2, r7, #16
 800cd1a:	4611      	mov	r1, r2
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	f003 fa4b 	bl	80101b8 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	2b01      	cmp	r3, #1
 800cd26:	d90a      	bls.n	800cd3e <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	2282      	movs	r2, #130	; 0x82
 800cd2c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cd34:	4618      	mov	r0, r3
 800cd36:	f003 faaf 	bl	8010298 <SDMMC_CmdReadMultiBlock>
 800cd3a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800cd3c:	e009      	b.n	800cd52 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	2281      	movs	r2, #129	; 0x81
 800cd42:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	f003 fa82 	bl	8010254 <SDMMC_CmdReadSingleBlock>
 800cd50:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800cd52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d012      	beq.n	800cd7e <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	4a0d      	ldr	r2, [pc, #52]	; (800cd94 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800cd5e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cd64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd66:	431a      	orrs	r2, r3
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	2201      	movs	r2, #1
 800cd70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	2200      	movs	r2, #0
 800cd78:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	e002      	b.n	800cd84 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800cd7e:	2300      	movs	r3, #0
 800cd80:	e000      	b.n	800cd84 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800cd82:	2302      	movs	r3, #2
  }
}
 800cd84:	4618      	mov	r0, r3
 800cd86:	3730      	adds	r7, #48	; 0x30
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd80      	pop	{r7, pc}
 800cd8c:	0800d777 	.word	0x0800d777
 800cd90:	0800d7e9 	.word	0x0800d7e9
 800cd94:	004005ff 	.word	0x004005ff
 800cd98:	4225858c 	.word	0x4225858c

0800cd9c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b08c      	sub	sp, #48	; 0x30
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	60f8      	str	r0, [r7, #12]
 800cda4:	60b9      	str	r1, [r7, #8]
 800cda6:	607a      	str	r2, [r7, #4]
 800cda8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d107      	bne.n	800cdc4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdb8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cdc0:	2301      	movs	r3, #1
 800cdc2:	e0ca      	b.n	800cf5a <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cdca:	b2db      	uxtb	r3, r3
 800cdcc:	2b01      	cmp	r3, #1
 800cdce:	f040 80c3 	bne.w	800cf58 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cdd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	441a      	add	r2, r3
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cde2:	429a      	cmp	r2, r3
 800cde4:	d907      	bls.n	800cdf6 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdea:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cdf2:	2301      	movs	r3, #1
 800cdf4:	e0b1      	b.n	800cf5a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	2203      	movs	r2, #3
 800cdfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	2200      	movs	r2, #0
 800ce04:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f042 021a 	orr.w	r2, r2, #26
 800ce14:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce1a:	4a52      	ldr	r2, [pc, #328]	; (800cf64 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800ce1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce22:	4a51      	ldr	r2, [pc, #324]	; (800cf68 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800ce24:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce32:	2b01      	cmp	r3, #1
 800ce34:	d002      	beq.n	800ce3c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800ce36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce38:	025b      	lsls	r3, r3, #9
 800ce3a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ce44:	4618      	mov	r0, r3
 800ce46:	f003 f9e3 	bl	8010210 <SDMMC_CmdBlockLength>
 800ce4a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ce4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d00f      	beq.n	800ce72 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	4a45      	ldr	r2, [pc, #276]	; (800cf6c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800ce58:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce60:	431a      	orrs	r2, r3
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	2201      	movs	r2, #1
 800ce6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e073      	b.n	800cf5a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	d90a      	bls.n	800ce8e <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	22a0      	movs	r2, #160	; 0xa0
 800ce7c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ce84:	4618      	mov	r0, r3
 800ce86:	f003 fa4b 	bl	8010320 <SDMMC_CmdWriteMultiBlock>
 800ce8a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800ce8c:	e009      	b.n	800cea2 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	2290      	movs	r2, #144	; 0x90
 800ce92:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	f003 fa1e 	bl	80102dc <SDMMC_CmdWriteSingleBlock>
 800cea0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800cea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d012      	beq.n	800cece <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a2f      	ldr	r2, [pc, #188]	; (800cf6c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800ceae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ceb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceb6:	431a      	orrs	r2, r3
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	2201      	movs	r2, #1
 800cec0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	2200      	movs	r2, #0
 800cec8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800ceca:	2301      	movs	r3, #1
 800cecc:	e045      	b.n	800cf5a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800cece:	4b28      	ldr	r3, [pc, #160]	; (800cf70 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800ced0:	2201      	movs	r2, #1
 800ced2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800ced8:	68b9      	ldr	r1, [r7, #8]
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	3380      	adds	r3, #128	; 0x80
 800cee0:	461a      	mov	r2, r3
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	025b      	lsls	r3, r3, #9
 800cee6:	089b      	lsrs	r3, r3, #2
 800cee8:	f7fd facc 	bl	800a484 <HAL_DMA_Start_IT>
 800ceec:	4603      	mov	r3, r0
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d01a      	beq.n	800cf28 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	f022 021a 	bic.w	r2, r2, #26
 800cf00:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	4a19      	ldr	r2, [pc, #100]	; (800cf6c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800cf08:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf0e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	2201      	movs	r2, #1
 800cf1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	2200      	movs	r2, #0
 800cf22:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800cf24:	2301      	movs	r3, #1
 800cf26:	e018      	b.n	800cf5a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cf28:	f04f 33ff 	mov.w	r3, #4294967295
 800cf2c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	025b      	lsls	r3, r3, #9
 800cf32:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800cf34:	2390      	movs	r3, #144	; 0x90
 800cf36:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800cf38:	2300      	movs	r3, #0
 800cf3a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800cf40:	2301      	movs	r3, #1
 800cf42:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	f107 0210 	add.w	r2, r7, #16
 800cf4c:	4611      	mov	r1, r2
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f003 f932 	bl	80101b8 <SDIO_ConfigData>

      return HAL_OK;
 800cf54:	2300      	movs	r3, #0
 800cf56:	e000      	b.n	800cf5a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800cf58:	2302      	movs	r3, #2
  }
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	3730      	adds	r7, #48	; 0x30
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bd80      	pop	{r7, pc}
 800cf62:	bf00      	nop
 800cf64:	0800d74d 	.word	0x0800d74d
 800cf68:	0800d7e9 	.word	0x0800d7e9
 800cf6c:	004005ff 	.word	0x004005ff
 800cf70:	4225858c 	.word	0x4225858c

0800cf74 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b084      	sub	sp, #16
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf80:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d008      	beq.n	800cfa2 <HAL_SD_IRQHandler+0x2e>
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	f003 0308 	and.w	r3, r3, #8
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d003      	beq.n	800cfa2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800cf9a:	6878      	ldr	r0, [r7, #4]
 800cf9c:	f000 ffc8 	bl	800df30 <SD_Read_IT>
 800cfa0:	e155      	b.n	800d24e <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	f000 808f 	beq.w	800d0d0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cfba:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfc2:	687a      	ldr	r2, [r7, #4]
 800cfc4:	6812      	ldr	r2, [r2, #0]
 800cfc6:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800cfca:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800cfce:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	f022 0201 	bic.w	r2, r2, #1
 800cfde:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	f003 0308 	and.w	r3, r3, #8
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d039      	beq.n	800d05e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	f003 0302 	and.w	r3, r3, #2
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d104      	bne.n	800cffe <HAL_SD_IRQHandler+0x8a>
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	f003 0320 	and.w	r3, r3, #32
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d011      	beq.n	800d022 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	4618      	mov	r0, r3
 800d004:	f003 f9ae 	bl	8010364 <SDMMC_CmdStopTransfer>
 800d008:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d008      	beq.n	800d022 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	431a      	orrs	r2, r3
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d01c:	6878      	ldr	r0, [r7, #4]
 800d01e:	f000 f91f 	bl	800d260 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	f240 523a 	movw	r2, #1338	; 0x53a
 800d02a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2201      	movs	r2, #1
 800d030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2200      	movs	r2, #0
 800d038:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	f003 0301 	and.w	r3, r3, #1
 800d040:	2b00      	cmp	r3, #0
 800d042:	d104      	bne.n	800d04e <HAL_SD_IRQHandler+0xda>
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	f003 0302 	and.w	r3, r3, #2
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d003      	beq.n	800d056 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d04e:	6878      	ldr	r0, [r7, #4]
 800d050:	f003 fe04 	bl	8010c5c <HAL_SD_RxCpltCallback>
 800d054:	e0fb      	b.n	800d24e <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d056:	6878      	ldr	r0, [r7, #4]
 800d058:	f003 fdf6 	bl	8010c48 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d05c:	e0f7      	b.n	800d24e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d064:	2b00      	cmp	r3, #0
 800d066:	f000 80f2 	beq.w	800d24e <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	f003 0320 	and.w	r3, r3, #32
 800d070:	2b00      	cmp	r3, #0
 800d072:	d011      	beq.n	800d098 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	4618      	mov	r0, r3
 800d07a:	f003 f973 	bl	8010364 <SDMMC_CmdStopTransfer>
 800d07e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d080:	68bb      	ldr	r3, [r7, #8]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d008      	beq.n	800d098 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	431a      	orrs	r2, r3
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f000 f8e4 	bl	800d260 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f003 0301 	and.w	r3, r3, #1
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	f040 80d5 	bne.w	800d24e <HAL_SD_IRQHandler+0x2da>
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	f003 0302 	and.w	r3, r3, #2
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	f040 80cf 	bne.w	800d24e <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f022 0208 	bic.w	r2, r2, #8
 800d0be:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2201      	movs	r2, #1
 800d0c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800d0c8:	6878      	ldr	r0, [r7, #4]
 800d0ca:	f003 fdbd 	bl	8010c48 <HAL_SD_TxCpltCallback>
}
 800d0ce:	e0be      	b.n	800d24e <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d008      	beq.n	800d0f0 <HAL_SD_IRQHandler+0x17c>
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	f003 0308 	and.w	r3, r3, #8
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d003      	beq.n	800d0f0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	f000 ff72 	bl	800dfd2 <SD_Write_IT>
 800d0ee:	e0ae      	b.n	800d24e <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0f6:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	f000 80a7 	beq.w	800d24e <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d106:	f003 0302 	and.w	r3, r3, #2
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d005      	beq.n	800d11a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d112:	f043 0202 	orr.w	r2, r3, #2
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d120:	f003 0308 	and.w	r3, r3, #8
 800d124:	2b00      	cmp	r3, #0
 800d126:	d005      	beq.n	800d134 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d12c:	f043 0208 	orr.w	r2, r3, #8
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d13a:	f003 0320 	and.w	r3, r3, #32
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d005      	beq.n	800d14e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d146:	f043 0220 	orr.w	r2, r3, #32
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d154:	f003 0310 	and.w	r3, r3, #16
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d005      	beq.n	800d168 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d160:	f043 0210 	orr.w	r2, r3, #16
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f240 523a 	movw	r2, #1338	; 0x53a
 800d170:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d180:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	4618      	mov	r0, r3
 800d188:	f003 f8ec 	bl	8010364 <SDMMC_CmdStopTransfer>
 800d18c:	4602      	mov	r2, r0
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d192:	431a      	orrs	r2, r3
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	f003 0308 	and.w	r3, r3, #8
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d00a      	beq.n	800d1b8 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	2201      	movs	r2, #1
 800d1a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f000 f855 	bl	800d260 <HAL_SD_ErrorCallback>
}
 800d1b6:	e04a      	b.n	800d24e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d045      	beq.n	800d24e <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	f003 0310 	and.w	r3, r3, #16
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d104      	bne.n	800d1d6 <HAL_SD_IRQHandler+0x262>
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	f003 0320 	and.w	r3, r3, #32
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d011      	beq.n	800d1fa <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1da:	4a1f      	ldr	r2, [pc, #124]	; (800d258 <HAL_SD_IRQHandler+0x2e4>)
 800d1dc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f7fd f9a6 	bl	800a534 <HAL_DMA_Abort_IT>
 800d1e8:	4603      	mov	r3, r0
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d02f      	beq.n	800d24e <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f000 fb4a 	bl	800d88c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d1f8:	e029      	b.n	800d24e <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	f003 0301 	and.w	r3, r3, #1
 800d200:	2b00      	cmp	r3, #0
 800d202:	d104      	bne.n	800d20e <HAL_SD_IRQHandler+0x29a>
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	f003 0302 	and.w	r3, r3, #2
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d011      	beq.n	800d232 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d212:	4a12      	ldr	r2, [pc, #72]	; (800d25c <HAL_SD_IRQHandler+0x2e8>)
 800d214:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d21a:	4618      	mov	r0, r3
 800d21c:	f7fd f98a 	bl	800a534 <HAL_DMA_Abort_IT>
 800d220:	4603      	mov	r3, r0
 800d222:	2b00      	cmp	r3, #0
 800d224:	d013      	beq.n	800d24e <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d22a:	4618      	mov	r0, r3
 800d22c:	f000 fb65 	bl	800d8fa <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d230:	e00d      	b.n	800d24e <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	2200      	movs	r2, #0
 800d236:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2201      	movs	r2, #1
 800d23c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	2200      	movs	r2, #0
 800d244:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f003 fcf4 	bl	8010c34 <HAL_SD_AbortCallback>
}
 800d24c:	e7ff      	b.n	800d24e <HAL_SD_IRQHandler+0x2da>
 800d24e:	bf00      	nop
 800d250:	3710      	adds	r7, #16
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop
 800d258:	0800d88d 	.word	0x0800d88d
 800d25c:	0800d8fb 	.word	0x0800d8fb

0800d260 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d260:	b480      	push	{r7}
 800d262:	b083      	sub	sp, #12
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d268:	bf00      	nop
 800d26a:	370c      	adds	r7, #12
 800d26c:	46bd      	mov	sp, r7
 800d26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d272:	4770      	bx	lr

0800d274 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d274:	b480      	push	{r7}
 800d276:	b083      	sub	sp, #12
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
 800d27c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d282:	0f9b      	lsrs	r3, r3, #30
 800d284:	b2da      	uxtb	r2, r3
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d28e:	0e9b      	lsrs	r3, r3, #26
 800d290:	b2db      	uxtb	r3, r3
 800d292:	f003 030f 	and.w	r3, r3, #15
 800d296:	b2da      	uxtb	r2, r3
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2a0:	0e1b      	lsrs	r3, r3, #24
 800d2a2:	b2db      	uxtb	r3, r3
 800d2a4:	f003 0303 	and.w	r3, r3, #3
 800d2a8:	b2da      	uxtb	r2, r3
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2b2:	0c1b      	lsrs	r3, r3, #16
 800d2b4:	b2da      	uxtb	r2, r3
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2be:	0a1b      	lsrs	r3, r3, #8
 800d2c0:	b2da      	uxtb	r2, r3
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2ca:	b2da      	uxtb	r2, r3
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d2d4:	0d1b      	lsrs	r3, r3, #20
 800d2d6:	b29a      	uxth	r2, r3
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d2e0:	0c1b      	lsrs	r3, r3, #16
 800d2e2:	b2db      	uxtb	r3, r3
 800d2e4:	f003 030f 	and.w	r3, r3, #15
 800d2e8:	b2da      	uxtb	r2, r3
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d2f2:	0bdb      	lsrs	r3, r3, #15
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	f003 0301 	and.w	r3, r3, #1
 800d2fa:	b2da      	uxtb	r2, r3
 800d2fc:	683b      	ldr	r3, [r7, #0]
 800d2fe:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d304:	0b9b      	lsrs	r3, r3, #14
 800d306:	b2db      	uxtb	r3, r3
 800d308:	f003 0301 	and.w	r3, r3, #1
 800d30c:	b2da      	uxtb	r2, r3
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d316:	0b5b      	lsrs	r3, r3, #13
 800d318:	b2db      	uxtb	r3, r3
 800d31a:	f003 0301 	and.w	r3, r3, #1
 800d31e:	b2da      	uxtb	r2, r3
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d328:	0b1b      	lsrs	r3, r3, #12
 800d32a:	b2db      	uxtb	r3, r3
 800d32c:	f003 0301 	and.w	r3, r3, #1
 800d330:	b2da      	uxtb	r2, r3
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	2200      	movs	r2, #0
 800d33a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d340:	2b00      	cmp	r3, #0
 800d342:	d163      	bne.n	800d40c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d348:	009a      	lsls	r2, r3, #2
 800d34a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d34e:	4013      	ands	r3, r2
 800d350:	687a      	ldr	r2, [r7, #4]
 800d352:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800d354:	0f92      	lsrs	r2, r2, #30
 800d356:	431a      	orrs	r2, r3
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d360:	0edb      	lsrs	r3, r3, #27
 800d362:	b2db      	uxtb	r3, r3
 800d364:	f003 0307 	and.w	r3, r3, #7
 800d368:	b2da      	uxtb	r2, r3
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d372:	0e1b      	lsrs	r3, r3, #24
 800d374:	b2db      	uxtb	r3, r3
 800d376:	f003 0307 	and.w	r3, r3, #7
 800d37a:	b2da      	uxtb	r2, r3
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d384:	0d5b      	lsrs	r3, r3, #21
 800d386:	b2db      	uxtb	r3, r3
 800d388:	f003 0307 	and.w	r3, r3, #7
 800d38c:	b2da      	uxtb	r2, r3
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d396:	0c9b      	lsrs	r3, r3, #18
 800d398:	b2db      	uxtb	r3, r3
 800d39a:	f003 0307 	and.w	r3, r3, #7
 800d39e:	b2da      	uxtb	r2, r3
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d3a8:	0bdb      	lsrs	r3, r3, #15
 800d3aa:	b2db      	uxtb	r3, r3
 800d3ac:	f003 0307 	and.w	r3, r3, #7
 800d3b0:	b2da      	uxtb	r2, r3
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d3b6:	683b      	ldr	r3, [r7, #0]
 800d3b8:	691b      	ldr	r3, [r3, #16]
 800d3ba:	1c5a      	adds	r2, r3, #1
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	7e1b      	ldrb	r3, [r3, #24]
 800d3c4:	b2db      	uxtb	r3, r3
 800d3c6:	f003 0307 	and.w	r3, r3, #7
 800d3ca:	3302      	adds	r3, #2
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	fa02 f303 	lsl.w	r3, r2, r3
 800d3d2:	687a      	ldr	r2, [r7, #4]
 800d3d4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800d3d6:	fb02 f203 	mul.w	r2, r2, r3
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d3de:	683b      	ldr	r3, [r7, #0]
 800d3e0:	7a1b      	ldrb	r3, [r3, #8]
 800d3e2:	b2db      	uxtb	r3, r3
 800d3e4:	f003 030f 	and.w	r3, r3, #15
 800d3e8:	2201      	movs	r2, #1
 800d3ea:	409a      	lsls	r2, r3
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d3f4:	687a      	ldr	r2, [r7, #4]
 800d3f6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800d3f8:	0a52      	lsrs	r2, r2, #9
 800d3fa:	fb02 f203 	mul.w	r2, r2, r3
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d408:	661a      	str	r2, [r3, #96]	; 0x60
 800d40a:	e031      	b.n	800d470 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d410:	2b01      	cmp	r3, #1
 800d412:	d11d      	bne.n	800d450 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d418:	041b      	lsls	r3, r3, #16
 800d41a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d422:	0c1b      	lsrs	r3, r3, #16
 800d424:	431a      	orrs	r2, r3
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	691b      	ldr	r3, [r3, #16]
 800d42e:	3301      	adds	r3, #1
 800d430:	029a      	lsls	r2, r3, #10
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d444:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	661a      	str	r2, [r3, #96]	; 0x60
 800d44e:	e00f      	b.n	800d470 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	4a58      	ldr	r2, [pc, #352]	; (800d5b8 <HAL_SD_GetCardCSD+0x344>)
 800d456:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d45c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2201      	movs	r2, #1
 800d468:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d46c:	2301      	movs	r3, #1
 800d46e:	e09d      	b.n	800d5ac <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d474:	0b9b      	lsrs	r3, r3, #14
 800d476:	b2db      	uxtb	r3, r3
 800d478:	f003 0301 	and.w	r3, r3, #1
 800d47c:	b2da      	uxtb	r2, r3
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d486:	09db      	lsrs	r3, r3, #7
 800d488:	b2db      	uxtb	r3, r3
 800d48a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d48e:	b2da      	uxtb	r2, r3
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d498:	b2db      	uxtb	r3, r3
 800d49a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d49e:	b2da      	uxtb	r2, r3
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4a8:	0fdb      	lsrs	r3, r3, #31
 800d4aa:	b2da      	uxtb	r2, r3
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4b4:	0f5b      	lsrs	r3, r3, #29
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	f003 0303 	and.w	r3, r3, #3
 800d4bc:	b2da      	uxtb	r2, r3
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4c6:	0e9b      	lsrs	r3, r3, #26
 800d4c8:	b2db      	uxtb	r3, r3
 800d4ca:	f003 0307 	and.w	r3, r3, #7
 800d4ce:	b2da      	uxtb	r2, r3
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4d8:	0d9b      	lsrs	r3, r3, #22
 800d4da:	b2db      	uxtb	r3, r3
 800d4dc:	f003 030f 	and.w	r3, r3, #15
 800d4e0:	b2da      	uxtb	r2, r3
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4ea:	0d5b      	lsrs	r3, r3, #21
 800d4ec:	b2db      	uxtb	r3, r3
 800d4ee:	f003 0301 	and.w	r3, r3, #1
 800d4f2:	b2da      	uxtb	r2, r3
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d506:	0c1b      	lsrs	r3, r3, #16
 800d508:	b2db      	uxtb	r3, r3
 800d50a:	f003 0301 	and.w	r3, r3, #1
 800d50e:	b2da      	uxtb	r2, r3
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d51a:	0bdb      	lsrs	r3, r3, #15
 800d51c:	b2db      	uxtb	r3, r3
 800d51e:	f003 0301 	and.w	r3, r3, #1
 800d522:	b2da      	uxtb	r2, r3
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d52e:	0b9b      	lsrs	r3, r3, #14
 800d530:	b2db      	uxtb	r3, r3
 800d532:	f003 0301 	and.w	r3, r3, #1
 800d536:	b2da      	uxtb	r2, r3
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d542:	0b5b      	lsrs	r3, r3, #13
 800d544:	b2db      	uxtb	r3, r3
 800d546:	f003 0301 	and.w	r3, r3, #1
 800d54a:	b2da      	uxtb	r2, r3
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d556:	0b1b      	lsrs	r3, r3, #12
 800d558:	b2db      	uxtb	r3, r3
 800d55a:	f003 0301 	and.w	r3, r3, #1
 800d55e:	b2da      	uxtb	r2, r3
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d56a:	0a9b      	lsrs	r3, r3, #10
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	f003 0303 	and.w	r3, r3, #3
 800d572:	b2da      	uxtb	r2, r3
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d57e:	0a1b      	lsrs	r3, r3, #8
 800d580:	b2db      	uxtb	r3, r3
 800d582:	f003 0303 	and.w	r3, r3, #3
 800d586:	b2da      	uxtb	r2, r3
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d592:	085b      	lsrs	r3, r3, #1
 800d594:	b2db      	uxtb	r3, r3
 800d596:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d59a:	b2da      	uxtb	r2, r3
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	2201      	movs	r2, #1
 800d5a6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800d5aa:	2300      	movs	r3, #0
}
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	370c      	adds	r7, #12
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b6:	4770      	bx	lr
 800d5b8:	004005ff 	.word	0x004005ff

0800d5bc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d5bc:	b480      	push	{r7}
 800d5be:	b083      	sub	sp, #12
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	6078      	str	r0, [r7, #4]
 800d5c4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d5ca:	683b      	ldr	r3, [r7, #0]
 800d5cc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d5d2:	683b      	ldr	r3, [r7, #0]
 800d5d4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d5fa:	683b      	ldr	r3, [r7, #0]
 800d5fc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d606:	2300      	movs	r3, #0
}
 800d608:	4618      	mov	r0, r3
 800d60a:	370c      	adds	r7, #12
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr

0800d614 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d614:	b5b0      	push	{r4, r5, r7, lr}
 800d616:	b08e      	sub	sp, #56	; 0x38
 800d618:	af04      	add	r7, sp, #16
 800d61a:	6078      	str	r0, [r7, #4]
 800d61c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	2203      	movs	r2, #3
 800d622:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d62a:	2b03      	cmp	r3, #3
 800d62c:	d02e      	beq.n	800d68c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d634:	d106      	bne.n	800d644 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d63a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	639a      	str	r2, [r3, #56]	; 0x38
 800d642:	e029      	b.n	800d698 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d64a:	d10a      	bne.n	800d662 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f000 fb0f 	bl	800dc70 <SD_WideBus_Enable>
 800d652:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d65a:	431a      	orrs	r2, r3
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	639a      	str	r2, [r3, #56]	; 0x38
 800d660:	e01a      	b.n	800d698 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800d662:	683b      	ldr	r3, [r7, #0]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d10a      	bne.n	800d67e <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f000 fb4c 	bl	800dd06 <SD_WideBus_Disable>
 800d66e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d676:	431a      	orrs	r2, r3
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	639a      	str	r2, [r3, #56]	; 0x38
 800d67c:	e00c      	b.n	800d698 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d682:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	639a      	str	r2, [r3, #56]	; 0x38
 800d68a:	e005      	b.n	800d698 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d690:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d009      	beq.n	800d6b4 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	4a18      	ldr	r2, [pc, #96]	; (800d708 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800d6a6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	2201      	movs	r2, #1
 800d6ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	e024      	b.n	800d6fe <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	685b      	ldr	r3, [r3, #4]
 800d6b8:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	689b      	ldr	r3, [r3, #8]
 800d6be:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	68db      	ldr	r3, [r3, #12]
 800d6c4:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	695b      	ldr	r3, [r3, #20]
 800d6ce:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	699b      	ldr	r3, [r3, #24]
 800d6d4:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681d      	ldr	r5, [r3, #0]
 800d6da:	466c      	mov	r4, sp
 800d6dc:	f107 0318 	add.w	r3, r7, #24
 800d6e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d6e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d6e8:	f107 030c 	add.w	r3, r7, #12
 800d6ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d6ee:	4628      	mov	r0, r5
 800d6f0:	f002 fcb2 	bl	8010058 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	2201      	movs	r2, #1
 800d6f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800d6fc:	2300      	movs	r3, #0
}
 800d6fe:	4618      	mov	r0, r3
 800d700:	3728      	adds	r7, #40	; 0x28
 800d702:	46bd      	mov	sp, r7
 800d704:	bdb0      	pop	{r4, r5, r7, pc}
 800d706:	bf00      	nop
 800d708:	004005ff 	.word	0x004005ff

0800d70c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b086      	sub	sp, #24
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800d714:	2300      	movs	r3, #0
 800d716:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800d718:	f107 030c 	add.w	r3, r7, #12
 800d71c:	4619      	mov	r1, r3
 800d71e:	6878      	ldr	r0, [r7, #4]
 800d720:	f000 fa7e 	bl	800dc20 <SD_SendStatus>
 800d724:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d005      	beq.n	800d738 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d730:	697b      	ldr	r3, [r7, #20]
 800d732:	431a      	orrs	r2, r3
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	0a5b      	lsrs	r3, r3, #9
 800d73c:	f003 030f 	and.w	r3, r3, #15
 800d740:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800d742:	693b      	ldr	r3, [r7, #16]
}
 800d744:	4618      	mov	r0, r3
 800d746:	3718      	adds	r7, #24
 800d748:	46bd      	mov	sp, r7
 800d74a:	bd80      	pop	{r7, pc}

0800d74c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d74c:	b480      	push	{r7}
 800d74e:	b085      	sub	sp, #20
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d758:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d768:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800d76a:	bf00      	nop
 800d76c:	3714      	adds	r7, #20
 800d76e:	46bd      	mov	sp, r7
 800d770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d774:	4770      	bx	lr

0800d776 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d776:	b580      	push	{r7, lr}
 800d778:	b084      	sub	sp, #16
 800d77a:	af00      	add	r7, sp, #0
 800d77c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d782:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d788:	2b82      	cmp	r3, #130	; 0x82
 800d78a:	d111      	bne.n	800d7b0 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	4618      	mov	r0, r3
 800d792:	f002 fde7 	bl	8010364 <SDMMC_CmdStopTransfer>
 800d796:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d798:	68bb      	ldr	r3, [r7, #8]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d008      	beq.n	800d7b0 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	431a      	orrs	r2, r3
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800d7aa:	68f8      	ldr	r0, [r7, #12]
 800d7ac:	f7ff fd58 	bl	800d260 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	f022 0208 	bic.w	r2, r2, #8
 800d7be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f240 523a 	movw	r2, #1338	; 0x53a
 800d7c8:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	2201      	movs	r2, #1
 800d7ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800d7d8:	68f8      	ldr	r0, [r7, #12]
 800d7da:	f003 fa3f 	bl	8010c5c <HAL_SD_RxCpltCallback>
#endif
}
 800d7de:	bf00      	nop
 800d7e0:	3710      	adds	r7, #16
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	bd80      	pop	{r7, pc}
	...

0800d7e8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b086      	sub	sp, #24
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7f4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800d7f6:	6878      	ldr	r0, [r7, #4]
 800d7f8:	f7fd f848 	bl	800a88c <HAL_DMA_GetError>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	2b02      	cmp	r3, #2
 800d800:	d03e      	beq.n	800d880 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800d802:	697b      	ldr	r3, [r7, #20]
 800d804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d808:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800d80a:	697b      	ldr	r3, [r7, #20]
 800d80c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d80e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d810:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	2b01      	cmp	r3, #1
 800d816:	d002      	beq.n	800d81e <SD_DMAError+0x36>
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	2b01      	cmp	r3, #1
 800d81c:	d12d      	bne.n	800d87a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d81e:	697b      	ldr	r3, [r7, #20]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	4a19      	ldr	r2, [pc, #100]	; (800d888 <SD_DMAError+0xa0>)
 800d824:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d826:	697b      	ldr	r3, [r7, #20]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d82c:	697b      	ldr	r3, [r7, #20]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d834:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d836:	697b      	ldr	r3, [r7, #20]
 800d838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d83a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d83e:	697b      	ldr	r3, [r7, #20]
 800d840:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800d842:	6978      	ldr	r0, [r7, #20]
 800d844:	f7ff ff62 	bl	800d70c <HAL_SD_GetCardState>
 800d848:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	2b06      	cmp	r3, #6
 800d84e:	d002      	beq.n	800d856 <SD_DMAError+0x6e>
 800d850:	68bb      	ldr	r3, [r7, #8]
 800d852:	2b05      	cmp	r3, #5
 800d854:	d10a      	bne.n	800d86c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d856:	697b      	ldr	r3, [r7, #20]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	4618      	mov	r0, r3
 800d85c:	f002 fd82 	bl	8010364 <SDMMC_CmdStopTransfer>
 800d860:	4602      	mov	r2, r0
 800d862:	697b      	ldr	r3, [r7, #20]
 800d864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d866:	431a      	orrs	r2, r3
 800d868:	697b      	ldr	r3, [r7, #20]
 800d86a:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800d86c:	697b      	ldr	r3, [r7, #20]
 800d86e:	2201      	movs	r2, #1
 800d870:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d874:	697b      	ldr	r3, [r7, #20]
 800d876:	2200      	movs	r2, #0
 800d878:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800d87a:	6978      	ldr	r0, [r7, #20]
 800d87c:	f7ff fcf0 	bl	800d260 <HAL_SD_ErrorCallback>
#endif
  }
}
 800d880:	bf00      	nop
 800d882:	3718      	adds	r7, #24
 800d884:	46bd      	mov	sp, r7
 800d886:	bd80      	pop	{r7, pc}
 800d888:	004005ff 	.word	0x004005ff

0800d88c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800d88c:	b580      	push	{r7, lr}
 800d88e:	b084      	sub	sp, #16
 800d890:	af00      	add	r7, sp, #0
 800d892:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d898:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	f240 523a 	movw	r2, #1338	; 0x53a
 800d8a2:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800d8a4:	68f8      	ldr	r0, [r7, #12]
 800d8a6:	f7ff ff31 	bl	800d70c <HAL_SD_GetCardState>
 800d8aa:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	2201      	movs	r2, #1
 800d8b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800d8ba:	68bb      	ldr	r3, [r7, #8]
 800d8bc:	2b06      	cmp	r3, #6
 800d8be:	d002      	beq.n	800d8c6 <SD_DMATxAbort+0x3a>
 800d8c0:	68bb      	ldr	r3, [r7, #8]
 800d8c2:	2b05      	cmp	r3, #5
 800d8c4:	d10a      	bne.n	800d8dc <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f002 fd4a 	bl	8010364 <SDMMC_CmdStopTransfer>
 800d8d0:	4602      	mov	r2, r0
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8d6:	431a      	orrs	r2, r3
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d103      	bne.n	800d8ec <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800d8e4:	68f8      	ldr	r0, [r7, #12]
 800d8e6:	f003 f9a5 	bl	8010c34 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800d8ea:	e002      	b.n	800d8f2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800d8ec:	68f8      	ldr	r0, [r7, #12]
 800d8ee:	f7ff fcb7 	bl	800d260 <HAL_SD_ErrorCallback>
}
 800d8f2:	bf00      	nop
 800d8f4:	3710      	adds	r7, #16
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	bd80      	pop	{r7, pc}

0800d8fa <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800d8fa:	b580      	push	{r7, lr}
 800d8fc:	b084      	sub	sp, #16
 800d8fe:	af00      	add	r7, sp, #0
 800d900:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d906:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	f240 523a 	movw	r2, #1338	; 0x53a
 800d910:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800d912:	68f8      	ldr	r0, [r7, #12]
 800d914:	f7ff fefa 	bl	800d70c <HAL_SD_GetCardState>
 800d918:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	2201      	movs	r2, #1
 800d91e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	2200      	movs	r2, #0
 800d926:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	2b06      	cmp	r3, #6
 800d92c:	d002      	beq.n	800d934 <SD_DMARxAbort+0x3a>
 800d92e:	68bb      	ldr	r3, [r7, #8]
 800d930:	2b05      	cmp	r3, #5
 800d932:	d10a      	bne.n	800d94a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	4618      	mov	r0, r3
 800d93a:	f002 fd13 	bl	8010364 <SDMMC_CmdStopTransfer>
 800d93e:	4602      	mov	r2, r0
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d944:	431a      	orrs	r2, r3
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d103      	bne.n	800d95a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800d952:	68f8      	ldr	r0, [r7, #12]
 800d954:	f003 f96e 	bl	8010c34 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800d958:	e002      	b.n	800d960 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800d95a:	68f8      	ldr	r0, [r7, #12]
 800d95c:	f7ff fc80 	bl	800d260 <HAL_SD_ErrorCallback>
}
 800d960:	bf00      	nop
 800d962:	3710      	adds	r7, #16
 800d964:	46bd      	mov	sp, r7
 800d966:	bd80      	pop	{r7, pc}

0800d968 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d968:	b5b0      	push	{r4, r5, r7, lr}
 800d96a:	b094      	sub	sp, #80	; 0x50
 800d96c:	af04      	add	r7, sp, #16
 800d96e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800d970:	2301      	movs	r3, #1
 800d972:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	4618      	mov	r0, r3
 800d97a:	f002 fbc5 	bl	8010108 <SDIO_GetPowerState>
 800d97e:	4603      	mov	r3, r0
 800d980:	2b00      	cmp	r3, #0
 800d982:	d102      	bne.n	800d98a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d984:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800d988:	e0b7      	b.n	800dafa <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d98e:	2b03      	cmp	r3, #3
 800d990:	d02f      	beq.n	800d9f2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	4618      	mov	r0, r3
 800d998:	f002 fdee 	bl	8010578 <SDMMC_CmdSendCID>
 800d99c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d99e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d001      	beq.n	800d9a8 <SD_InitCard+0x40>
    {
      return errorstate;
 800d9a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d9a6:	e0a8      	b.n	800dafa <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	2100      	movs	r1, #0
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	f002 fbef 	bl	8010192 <SDIO_GetResponse>
 800d9b4:	4602      	mov	r2, r0
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	2104      	movs	r1, #4
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	f002 fbe6 	bl	8010192 <SDIO_GetResponse>
 800d9c6:	4602      	mov	r2, r0
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	2108      	movs	r1, #8
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f002 fbdd 	bl	8010192 <SDIO_GetResponse>
 800d9d8:	4602      	mov	r2, r0
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	210c      	movs	r1, #12
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	f002 fbd4 	bl	8010192 <SDIO_GetResponse>
 800d9ea:	4602      	mov	r2, r0
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9f6:	2b03      	cmp	r3, #3
 800d9f8:	d00d      	beq.n	800da16 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	f107 020e 	add.w	r2, r7, #14
 800da02:	4611      	mov	r1, r2
 800da04:	4618      	mov	r0, r3
 800da06:	f002 fdf4 	bl	80105f2 <SDMMC_CmdSetRelAdd>
 800da0a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800da0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d001      	beq.n	800da16 <SD_InitCard+0xae>
    {
      return errorstate;
 800da12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da14:	e071      	b.n	800dafa <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800da1a:	2b03      	cmp	r3, #3
 800da1c:	d036      	beq.n	800da8c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800da1e:	89fb      	ldrh	r3, [r7, #14]
 800da20:	461a      	mov	r2, r3
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681a      	ldr	r2, [r3, #0]
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800da2e:	041b      	lsls	r3, r3, #16
 800da30:	4619      	mov	r1, r3
 800da32:	4610      	mov	r0, r2
 800da34:	f002 fdbe 	bl	80105b4 <SDMMC_CmdSendCSD>
 800da38:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800da3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d001      	beq.n	800da44 <SD_InitCard+0xdc>
    {
      return errorstate;
 800da40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da42:	e05a      	b.n	800dafa <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	2100      	movs	r1, #0
 800da4a:	4618      	mov	r0, r3
 800da4c:	f002 fba1 	bl	8010192 <SDIO_GetResponse>
 800da50:	4602      	mov	r2, r0
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	2104      	movs	r1, #4
 800da5c:	4618      	mov	r0, r3
 800da5e:	f002 fb98 	bl	8010192 <SDIO_GetResponse>
 800da62:	4602      	mov	r2, r0
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	2108      	movs	r1, #8
 800da6e:	4618      	mov	r0, r3
 800da70:	f002 fb8f 	bl	8010192 <SDIO_GetResponse>
 800da74:	4602      	mov	r2, r0
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	210c      	movs	r1, #12
 800da80:	4618      	mov	r0, r3
 800da82:	f002 fb86 	bl	8010192 <SDIO_GetResponse>
 800da86:	4602      	mov	r2, r0
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	2104      	movs	r1, #4
 800da92:	4618      	mov	r0, r3
 800da94:	f002 fb7d 	bl	8010192 <SDIO_GetResponse>
 800da98:	4603      	mov	r3, r0
 800da9a:	0d1a      	lsrs	r2, r3, #20
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800daa0:	f107 0310 	add.w	r3, r7, #16
 800daa4:	4619      	mov	r1, r3
 800daa6:	6878      	ldr	r0, [r7, #4]
 800daa8:	f7ff fbe4 	bl	800d274 <HAL_SD_GetCardCSD>
 800daac:	4603      	mov	r3, r0
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d002      	beq.n	800dab8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dab2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dab6:	e020      	b.n	800dafa <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	6819      	ldr	r1, [r3, #0]
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dac0:	041b      	lsls	r3, r3, #16
 800dac2:	f04f 0400 	mov.w	r4, #0
 800dac6:	461a      	mov	r2, r3
 800dac8:	4623      	mov	r3, r4
 800daca:	4608      	mov	r0, r1
 800dacc:	f002 fc6c 	bl	80103a8 <SDMMC_CmdSelDesel>
 800dad0:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800dad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d001      	beq.n	800dadc <SD_InitCard+0x174>
  {
    return errorstate;
 800dad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dada:	e00e      	b.n	800dafa <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681d      	ldr	r5, [r3, #0]
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	466c      	mov	r4, sp
 800dae4:	f103 0210 	add.w	r2, r3, #16
 800dae8:	ca07      	ldmia	r2, {r0, r1, r2}
 800daea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800daee:	3304      	adds	r3, #4
 800daf0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800daf2:	4628      	mov	r0, r5
 800daf4:	f002 fab0 	bl	8010058 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800daf8:	2300      	movs	r3, #0
}
 800dafa:	4618      	mov	r0, r3
 800dafc:	3740      	adds	r7, #64	; 0x40
 800dafe:	46bd      	mov	sp, r7
 800db00:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800db04 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b086      	sub	sp, #24
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800db0c:	2300      	movs	r3, #0
 800db0e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800db10:	2300      	movs	r3, #0
 800db12:	617b      	str	r3, [r7, #20]
 800db14:	2300      	movs	r3, #0
 800db16:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	4618      	mov	r0, r3
 800db1e:	f002 fc66 	bl	80103ee <SDMMC_CmdGoIdleState>
 800db22:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d001      	beq.n	800db2e <SD_PowerON+0x2a>
  {
    return errorstate;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	e072      	b.n	800dc14 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	4618      	mov	r0, r3
 800db34:	f002 fc79 	bl	801042a <SDMMC_CmdOperCond>
 800db38:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d00d      	beq.n	800db5c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	2200      	movs	r2, #0
 800db44:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	4618      	mov	r0, r3
 800db4c:	f002 fc4f 	bl	80103ee <SDMMC_CmdGoIdleState>
 800db50:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d004      	beq.n	800db62 <SD_PowerON+0x5e>
    {
      return errorstate;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	e05b      	b.n	800dc14 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2201      	movs	r2, #1
 800db60:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800db66:	2b01      	cmp	r3, #1
 800db68:	d137      	bne.n	800dbda <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	2100      	movs	r1, #0
 800db70:	4618      	mov	r0, r3
 800db72:	f002 fc79 	bl	8010468 <SDMMC_CmdAppCommand>
 800db76:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d02d      	beq.n	800dbda <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800db7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800db82:	e047      	b.n	800dc14 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	2100      	movs	r1, #0
 800db8a:	4618      	mov	r0, r3
 800db8c:	f002 fc6c 	bl	8010468 <SDMMC_CmdAppCommand>
 800db90:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d001      	beq.n	800db9c <SD_PowerON+0x98>
    {
      return errorstate;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	e03b      	b.n	800dc14 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	491e      	ldr	r1, [pc, #120]	; (800dc1c <SD_PowerON+0x118>)
 800dba2:	4618      	mov	r0, r3
 800dba4:	f002 fc82 	bl	80104ac <SDMMC_CmdAppOperCommand>
 800dba8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d002      	beq.n	800dbb6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dbb0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dbb4:	e02e      	b.n	800dc14 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	2100      	movs	r1, #0
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	f002 fae8 	bl	8010192 <SDIO_GetResponse>
 800dbc2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800dbc4:	697b      	ldr	r3, [r7, #20]
 800dbc6:	0fdb      	lsrs	r3, r3, #31
 800dbc8:	2b01      	cmp	r3, #1
 800dbca:	d101      	bne.n	800dbd0 <SD_PowerON+0xcc>
 800dbcc:	2301      	movs	r3, #1
 800dbce:	e000      	b.n	800dbd2 <SD_PowerON+0xce>
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	613b      	str	r3, [r7, #16]

    count++;
 800dbd4:	68bb      	ldr	r3, [r7, #8]
 800dbd6:	3301      	adds	r3, #1
 800dbd8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dbe0:	4293      	cmp	r3, r2
 800dbe2:	d802      	bhi.n	800dbea <SD_PowerON+0xe6>
 800dbe4:	693b      	ldr	r3, [r7, #16]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d0cc      	beq.n	800db84 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800dbea:	68bb      	ldr	r3, [r7, #8]
 800dbec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dbf0:	4293      	cmp	r3, r2
 800dbf2:	d902      	bls.n	800dbfa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800dbf4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800dbf8:	e00c      	b.n	800dc14 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800dbfa:	697b      	ldr	r3, [r7, #20]
 800dbfc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d003      	beq.n	800dc0c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	2201      	movs	r2, #1
 800dc08:	645a      	str	r2, [r3, #68]	; 0x44
 800dc0a:	e002      	b.n	800dc12 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2200      	movs	r2, #0
 800dc10:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800dc12:	2300      	movs	r3, #0
}
 800dc14:	4618      	mov	r0, r3
 800dc16:	3718      	adds	r7, #24
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	bd80      	pop	{r7, pc}
 800dc1c:	c1100000 	.word	0xc1100000

0800dc20 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b084      	sub	sp, #16
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	6078      	str	r0, [r7, #4]
 800dc28:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d102      	bne.n	800dc36 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800dc30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800dc34:	e018      	b.n	800dc68 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681a      	ldr	r2, [r3, #0]
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc3e:	041b      	lsls	r3, r3, #16
 800dc40:	4619      	mov	r1, r3
 800dc42:	4610      	mov	r0, r2
 800dc44:	f002 fcf6 	bl	8010634 <SDMMC_CmdSendStatus>
 800dc48:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d001      	beq.n	800dc54 <SD_SendStatus+0x34>
  {
    return errorstate;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	e009      	b.n	800dc68 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	2100      	movs	r1, #0
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	f002 fa99 	bl	8010192 <SDIO_GetResponse>
 800dc60:	4602      	mov	r2, r0
 800dc62:	683b      	ldr	r3, [r7, #0]
 800dc64:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800dc66:	2300      	movs	r3, #0
}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	3710      	adds	r7, #16
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bd80      	pop	{r7, pc}

0800dc70 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b086      	sub	sp, #24
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800dc78:	2300      	movs	r3, #0
 800dc7a:	60fb      	str	r3, [r7, #12]
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	2100      	movs	r1, #0
 800dc86:	4618      	mov	r0, r3
 800dc88:	f002 fa83 	bl	8010192 <SDIO_GetResponse>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dc92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dc96:	d102      	bne.n	800dc9e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800dc98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dc9c:	e02f      	b.n	800dcfe <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800dc9e:	f107 030c 	add.w	r3, r7, #12
 800dca2:	4619      	mov	r1, r3
 800dca4:	6878      	ldr	r0, [r7, #4]
 800dca6:	f000 f879 	bl	800dd9c <SD_FindSCR>
 800dcaa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dcac:	697b      	ldr	r3, [r7, #20]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d001      	beq.n	800dcb6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800dcb2:	697b      	ldr	r3, [r7, #20]
 800dcb4:	e023      	b.n	800dcfe <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800dcb6:	693b      	ldr	r3, [r7, #16]
 800dcb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d01c      	beq.n	800dcfa <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681a      	ldr	r2, [r3, #0]
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dcc8:	041b      	lsls	r3, r3, #16
 800dcca:	4619      	mov	r1, r3
 800dccc:	4610      	mov	r0, r2
 800dcce:	f002 fbcb 	bl	8010468 <SDMMC_CmdAppCommand>
 800dcd2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dcd4:	697b      	ldr	r3, [r7, #20]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d001      	beq.n	800dcde <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800dcda:	697b      	ldr	r3, [r7, #20]
 800dcdc:	e00f      	b.n	800dcfe <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	2102      	movs	r1, #2
 800dce4:	4618      	mov	r0, r3
 800dce6:	f002 fc04 	bl	80104f2 <SDMMC_CmdBusWidth>
 800dcea:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dcec:	697b      	ldr	r3, [r7, #20]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d001      	beq.n	800dcf6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800dcf2:	697b      	ldr	r3, [r7, #20]
 800dcf4:	e003      	b.n	800dcfe <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	e001      	b.n	800dcfe <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dcfa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3718      	adds	r7, #24
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}

0800dd06 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800dd06:	b580      	push	{r7, lr}
 800dd08:	b086      	sub	sp, #24
 800dd0a:	af00      	add	r7, sp, #0
 800dd0c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800dd0e:	2300      	movs	r3, #0
 800dd10:	60fb      	str	r3, [r7, #12]
 800dd12:	2300      	movs	r3, #0
 800dd14:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	2100      	movs	r1, #0
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	f002 fa38 	bl	8010192 <SDIO_GetResponse>
 800dd22:	4603      	mov	r3, r0
 800dd24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dd28:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dd2c:	d102      	bne.n	800dd34 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800dd2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dd32:	e02f      	b.n	800dd94 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800dd34:	f107 030c 	add.w	r3, r7, #12
 800dd38:	4619      	mov	r1, r3
 800dd3a:	6878      	ldr	r0, [r7, #4]
 800dd3c:	f000 f82e 	bl	800dd9c <SD_FindSCR>
 800dd40:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dd42:	697b      	ldr	r3, [r7, #20]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d001      	beq.n	800dd4c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800dd48:	697b      	ldr	r3, [r7, #20]
 800dd4a:	e023      	b.n	800dd94 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800dd4c:	693b      	ldr	r3, [r7, #16]
 800dd4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d01c      	beq.n	800dd90 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681a      	ldr	r2, [r3, #0]
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd5e:	041b      	lsls	r3, r3, #16
 800dd60:	4619      	mov	r1, r3
 800dd62:	4610      	mov	r0, r2
 800dd64:	f002 fb80 	bl	8010468 <SDMMC_CmdAppCommand>
 800dd68:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dd6a:	697b      	ldr	r3, [r7, #20]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d001      	beq.n	800dd74 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800dd70:	697b      	ldr	r3, [r7, #20]
 800dd72:	e00f      	b.n	800dd94 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	2100      	movs	r1, #0
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	f002 fbb9 	bl	80104f2 <SDMMC_CmdBusWidth>
 800dd80:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dd82:	697b      	ldr	r3, [r7, #20]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d001      	beq.n	800dd8c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800dd88:	697b      	ldr	r3, [r7, #20]
 800dd8a:	e003      	b.n	800dd94 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	e001      	b.n	800dd94 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dd90:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800dd94:	4618      	mov	r0, r3
 800dd96:	3718      	adds	r7, #24
 800dd98:	46bd      	mov	sp, r7
 800dd9a:	bd80      	pop	{r7, pc}

0800dd9c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800dd9c:	b590      	push	{r4, r7, lr}
 800dd9e:	b08f      	sub	sp, #60	; 0x3c
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
 800dda4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800dda6:	f7fb fd7b 	bl	80098a0 <HAL_GetTick>
 800ddaa:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800ddac:	2300      	movs	r3, #0
 800ddae:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	60bb      	str	r3, [r7, #8]
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	2108      	movs	r1, #8
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f002 fa24 	bl	8010210 <SDMMC_CmdBlockLength>
 800ddc8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ddca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d001      	beq.n	800ddd4 <SD_FindSCR+0x38>
  {
    return errorstate;
 800ddd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddd2:	e0a9      	b.n	800df28 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681a      	ldr	r2, [r3, #0]
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dddc:	041b      	lsls	r3, r3, #16
 800ddde:	4619      	mov	r1, r3
 800dde0:	4610      	mov	r0, r2
 800dde2:	f002 fb41 	bl	8010468 <SDMMC_CmdAppCommand>
 800dde6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800dde8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d001      	beq.n	800ddf2 <SD_FindSCR+0x56>
  {
    return errorstate;
 800ddee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddf0:	e09a      	b.n	800df28 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ddf2:	f04f 33ff 	mov.w	r3, #4294967295
 800ddf6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800ddf8:	2308      	movs	r3, #8
 800ddfa:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800ddfc:	2330      	movs	r3, #48	; 0x30
 800ddfe:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800de00:	2302      	movs	r3, #2
 800de02:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800de04:	2300      	movs	r3, #0
 800de06:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800de08:	2301      	movs	r3, #1
 800de0a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	f107 0210 	add.w	r2, r7, #16
 800de14:	4611      	mov	r1, r2
 800de16:	4618      	mov	r0, r3
 800de18:	f002 f9ce 	bl	80101b8 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	4618      	mov	r0, r3
 800de22:	f002 fb88 	bl	8010536 <SDMMC_CmdSendSCR>
 800de26:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800de28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d022      	beq.n	800de74 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800de2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de30:	e07a      	b.n	800df28 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d00e      	beq.n	800de5e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	6819      	ldr	r1, [r3, #0]
 800de44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de46:	009b      	lsls	r3, r3, #2
 800de48:	f107 0208 	add.w	r2, r7, #8
 800de4c:	18d4      	adds	r4, r2, r3
 800de4e:	4608      	mov	r0, r1
 800de50:	f002 f92d 	bl	80100ae <SDIO_ReadFIFO>
 800de54:	4603      	mov	r3, r0
 800de56:	6023      	str	r3, [r4, #0]
      index++;
 800de58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de5a:	3301      	adds	r3, #1
 800de5c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800de5e:	f7fb fd1f 	bl	80098a0 <HAL_GetTick>
 800de62:	4602      	mov	r2, r0
 800de64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de66:	1ad3      	subs	r3, r2, r3
 800de68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de6c:	d102      	bne.n	800de74 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800de6e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800de72:	e059      	b.n	800df28 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800de7a:	f240 432a 	movw	r3, #1066	; 0x42a
 800de7e:	4013      	ands	r3, r2
 800de80:	2b00      	cmp	r3, #0
 800de82:	d0d6      	beq.n	800de32 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de8a:	f003 0308 	and.w	r3, r3, #8
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d005      	beq.n	800de9e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	2208      	movs	r2, #8
 800de98:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800de9a:	2308      	movs	r3, #8
 800de9c:	e044      	b.n	800df28 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dea4:	f003 0302 	and.w	r3, r3, #2
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d005      	beq.n	800deb8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	2202      	movs	r2, #2
 800deb2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800deb4:	2302      	movs	r3, #2
 800deb6:	e037      	b.n	800df28 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800debe:	f003 0320 	and.w	r3, r3, #32
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d005      	beq.n	800ded2 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	2220      	movs	r2, #32
 800decc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800dece:	2320      	movs	r3, #32
 800ded0:	e02a      	b.n	800df28 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	f240 523a 	movw	r2, #1338	; 0x53a
 800deda:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	061a      	lsls	r2, r3, #24
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	021b      	lsls	r3, r3, #8
 800dee4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dee8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	0a1b      	lsrs	r3, r3, #8
 800deee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800def2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	0e1b      	lsrs	r3, r3, #24
 800def8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800defa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800defc:	601a      	str	r2, [r3, #0]
    scr++;
 800defe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df00:	3304      	adds	r3, #4
 800df02:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	061a      	lsls	r2, r3, #24
 800df08:	68bb      	ldr	r3, [r7, #8]
 800df0a:	021b      	lsls	r3, r3, #8
 800df0c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800df10:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800df12:	68bb      	ldr	r3, [r7, #8]
 800df14:	0a1b      	lsrs	r3, r3, #8
 800df16:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800df1a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800df1c:	68bb      	ldr	r3, [r7, #8]
 800df1e:	0e1b      	lsrs	r3, r3, #24
 800df20:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800df22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df24:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800df26:	2300      	movs	r3, #0
}
 800df28:	4618      	mov	r0, r3
 800df2a:	373c      	adds	r7, #60	; 0x3c
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd90      	pop	{r4, r7, pc}

0800df30 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b086      	sub	sp, #24
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df3c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df42:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800df44:	693b      	ldr	r3, [r7, #16]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d03f      	beq.n	800dfca <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800df4a:	2300      	movs	r3, #0
 800df4c:	617b      	str	r3, [r7, #20]
 800df4e:	e033      	b.n	800dfb8 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	4618      	mov	r0, r3
 800df56:	f002 f8aa 	bl	80100ae <SDIO_ReadFIFO>
 800df5a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800df5c:	68bb      	ldr	r3, [r7, #8]
 800df5e:	b2da      	uxtb	r2, r3
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	701a      	strb	r2, [r3, #0]
      tmp++;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	3301      	adds	r3, #1
 800df68:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800df6a:	693b      	ldr	r3, [r7, #16]
 800df6c:	3b01      	subs	r3, #1
 800df6e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	0a1b      	lsrs	r3, r3, #8
 800df74:	b2da      	uxtb	r2, r3
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	701a      	strb	r2, [r3, #0]
      tmp++;
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	3301      	adds	r3, #1
 800df7e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800df80:	693b      	ldr	r3, [r7, #16]
 800df82:	3b01      	subs	r3, #1
 800df84:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800df86:	68bb      	ldr	r3, [r7, #8]
 800df88:	0c1b      	lsrs	r3, r3, #16
 800df8a:	b2da      	uxtb	r2, r3
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	3301      	adds	r3, #1
 800df94:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800df96:	693b      	ldr	r3, [r7, #16]
 800df98:	3b01      	subs	r3, #1
 800df9a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800df9c:	68bb      	ldr	r3, [r7, #8]
 800df9e:	0e1b      	lsrs	r3, r3, #24
 800dfa0:	b2da      	uxtb	r2, r3
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	701a      	strb	r2, [r3, #0]
      tmp++;
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	3301      	adds	r3, #1
 800dfaa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800dfac:	693b      	ldr	r3, [r7, #16]
 800dfae:	3b01      	subs	r3, #1
 800dfb0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800dfb2:	697b      	ldr	r3, [r7, #20]
 800dfb4:	3301      	adds	r3, #1
 800dfb6:	617b      	str	r3, [r7, #20]
 800dfb8:	697b      	ldr	r3, [r7, #20]
 800dfba:	2b07      	cmp	r3, #7
 800dfbc:	d9c8      	bls.n	800df50 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	68fa      	ldr	r2, [r7, #12]
 800dfc2:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	693a      	ldr	r2, [r7, #16]
 800dfc8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800dfca:	bf00      	nop
 800dfcc:	3718      	adds	r7, #24
 800dfce:	46bd      	mov	sp, r7
 800dfd0:	bd80      	pop	{r7, pc}

0800dfd2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800dfd2:	b580      	push	{r7, lr}
 800dfd4:	b086      	sub	sp, #24
 800dfd6:	af00      	add	r7, sp, #0
 800dfd8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	6a1b      	ldr	r3, [r3, #32]
 800dfde:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfe4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800dfe6:	693b      	ldr	r3, [r7, #16]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d043      	beq.n	800e074 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800dfec:	2300      	movs	r3, #0
 800dfee:	617b      	str	r3, [r7, #20]
 800dff0:	e037      	b.n	800e062 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	781b      	ldrb	r3, [r3, #0]
 800dff6:	60bb      	str	r3, [r7, #8]
      tmp++;
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	3301      	adds	r3, #1
 800dffc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800dffe:	693b      	ldr	r3, [r7, #16]
 800e000:	3b01      	subs	r3, #1
 800e002:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	781b      	ldrb	r3, [r3, #0]
 800e008:	021a      	lsls	r2, r3, #8
 800e00a:	68bb      	ldr	r3, [r7, #8]
 800e00c:	4313      	orrs	r3, r2
 800e00e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	3301      	adds	r3, #1
 800e014:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e016:	693b      	ldr	r3, [r7, #16]
 800e018:	3b01      	subs	r3, #1
 800e01a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	781b      	ldrb	r3, [r3, #0]
 800e020:	041a      	lsls	r2, r3, #16
 800e022:	68bb      	ldr	r3, [r7, #8]
 800e024:	4313      	orrs	r3, r2
 800e026:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	3301      	adds	r3, #1
 800e02c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e02e:	693b      	ldr	r3, [r7, #16]
 800e030:	3b01      	subs	r3, #1
 800e032:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	781b      	ldrb	r3, [r3, #0]
 800e038:	061a      	lsls	r2, r3, #24
 800e03a:	68bb      	ldr	r3, [r7, #8]
 800e03c:	4313      	orrs	r3, r2
 800e03e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	3301      	adds	r3, #1
 800e044:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e046:	693b      	ldr	r3, [r7, #16]
 800e048:	3b01      	subs	r3, #1
 800e04a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	f107 0208 	add.w	r2, r7, #8
 800e054:	4611      	mov	r1, r2
 800e056:	4618      	mov	r0, r3
 800e058:	f002 f836 	bl	80100c8 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800e05c:	697b      	ldr	r3, [r7, #20]
 800e05e:	3301      	adds	r3, #1
 800e060:	617b      	str	r3, [r7, #20]
 800e062:	697b      	ldr	r3, [r7, #20]
 800e064:	2b07      	cmp	r3, #7
 800e066:	d9c4      	bls.n	800dff2 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	68fa      	ldr	r2, [r7, #12]
 800e06c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	693a      	ldr	r2, [r7, #16]
 800e072:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800e074:	bf00      	nop
 800e076:	3718      	adds	r7, #24
 800e078:	46bd      	mov	sp, r7
 800e07a:	bd80      	pop	{r7, pc}

0800e07c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b082      	sub	sp, #8
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d101      	bne.n	800e08e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e08a:	2301      	movs	r3, #1
 800e08c:	e056      	b.n	800e13c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	2200      	movs	r2, #0
 800e092:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e09a:	b2db      	uxtb	r3, r3
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d106      	bne.n	800e0ae <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e0a8:	6878      	ldr	r0, [r7, #4]
 800e0aa:	f7f8 fe73 	bl	8006d94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	2202      	movs	r2, #2
 800e0b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	681a      	ldr	r2, [r3, #0]
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e0c4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	685a      	ldr	r2, [r3, #4]
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	689b      	ldr	r3, [r3, #8]
 800e0ce:	431a      	orrs	r2, r3
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	68db      	ldr	r3, [r3, #12]
 800e0d4:	431a      	orrs	r2, r3
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	691b      	ldr	r3, [r3, #16]
 800e0da:	431a      	orrs	r2, r3
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	695b      	ldr	r3, [r3, #20]
 800e0e0:	431a      	orrs	r2, r3
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	699b      	ldr	r3, [r3, #24]
 800e0e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e0ea:	431a      	orrs	r2, r3
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	69db      	ldr	r3, [r3, #28]
 800e0f0:	431a      	orrs	r2, r3
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	6a1b      	ldr	r3, [r3, #32]
 800e0f6:	ea42 0103 	orr.w	r1, r2, r3
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	430a      	orrs	r2, r1
 800e104:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	699b      	ldr	r3, [r3, #24]
 800e10a:	0c1b      	lsrs	r3, r3, #16
 800e10c:	f003 0104 	and.w	r1, r3, #4
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	430a      	orrs	r2, r1
 800e11a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	69da      	ldr	r2, [r3, #28]
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e12a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	2200      	movs	r2, #0
 800e130:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	2201      	movs	r2, #1
 800e136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e13a:	2300      	movs	r3, #0
}
 800e13c:	4618      	mov	r0, r3
 800e13e:	3708      	adds	r7, #8
 800e140:	46bd      	mov	sp, r7
 800e142:	bd80      	pop	{r7, pc}

0800e144 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b088      	sub	sp, #32
 800e148:	af00      	add	r7, sp, #0
 800e14a:	60f8      	str	r0, [r7, #12]
 800e14c:	60b9      	str	r1, [r7, #8]
 800e14e:	603b      	str	r3, [r7, #0]
 800e150:	4613      	mov	r3, r2
 800e152:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e154:	2300      	movs	r3, #0
 800e156:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e15e:	2b01      	cmp	r3, #1
 800e160:	d101      	bne.n	800e166 <HAL_SPI_Transmit+0x22>
 800e162:	2302      	movs	r3, #2
 800e164:	e11e      	b.n	800e3a4 <HAL_SPI_Transmit+0x260>
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	2201      	movs	r2, #1
 800e16a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e16e:	f7fb fb97 	bl	80098a0 <HAL_GetTick>
 800e172:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e174:	88fb      	ldrh	r3, [r7, #6]
 800e176:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e17e:	b2db      	uxtb	r3, r3
 800e180:	2b01      	cmp	r3, #1
 800e182:	d002      	beq.n	800e18a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e184:	2302      	movs	r3, #2
 800e186:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e188:	e103      	b.n	800e392 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e18a:	68bb      	ldr	r3, [r7, #8]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d002      	beq.n	800e196 <HAL_SPI_Transmit+0x52>
 800e190:	88fb      	ldrh	r3, [r7, #6]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d102      	bne.n	800e19c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e196:	2301      	movs	r3, #1
 800e198:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e19a:	e0fa      	b.n	800e392 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	2203      	movs	r2, #3
 800e1a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	68ba      	ldr	r2, [r7, #8]
 800e1ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	88fa      	ldrh	r2, [r7, #6]
 800e1b4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	88fa      	ldrh	r2, [r7, #6]
 800e1ba:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	2200      	movs	r2, #0
 800e1c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	2200      	movs	r2, #0
 800e1c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	2200      	movs	r2, #0
 800e1cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	689b      	ldr	r3, [r3, #8]
 800e1de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e1e2:	d107      	bne.n	800e1f4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	681a      	ldr	r2, [r3, #0]
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e1f2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1fe:	2b40      	cmp	r3, #64	; 0x40
 800e200:	d007      	beq.n	800e212 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	681a      	ldr	r2, [r3, #0]
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e210:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	68db      	ldr	r3, [r3, #12]
 800e216:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e21a:	d14b      	bne.n	800e2b4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	685b      	ldr	r3, [r3, #4]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d002      	beq.n	800e22a <HAL_SPI_Transmit+0xe6>
 800e224:	8afb      	ldrh	r3, [r7, #22]
 800e226:	2b01      	cmp	r3, #1
 800e228:	d13e      	bne.n	800e2a8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e22e:	881a      	ldrh	r2, [r3, #0]
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e23a:	1c9a      	adds	r2, r3, #2
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e244:	b29b      	uxth	r3, r3
 800e246:	3b01      	subs	r3, #1
 800e248:	b29a      	uxth	r2, r3
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e24e:	e02b      	b.n	800e2a8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	689b      	ldr	r3, [r3, #8]
 800e256:	f003 0302 	and.w	r3, r3, #2
 800e25a:	2b02      	cmp	r3, #2
 800e25c:	d112      	bne.n	800e284 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e262:	881a      	ldrh	r2, [r3, #0]
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e26e:	1c9a      	adds	r2, r3, #2
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e278:	b29b      	uxth	r3, r3
 800e27a:	3b01      	subs	r3, #1
 800e27c:	b29a      	uxth	r2, r3
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	86da      	strh	r2, [r3, #54]	; 0x36
 800e282:	e011      	b.n	800e2a8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e284:	f7fb fb0c 	bl	80098a0 <HAL_GetTick>
 800e288:	4602      	mov	r2, r0
 800e28a:	69bb      	ldr	r3, [r7, #24]
 800e28c:	1ad3      	subs	r3, r2, r3
 800e28e:	683a      	ldr	r2, [r7, #0]
 800e290:	429a      	cmp	r2, r3
 800e292:	d803      	bhi.n	800e29c <HAL_SPI_Transmit+0x158>
 800e294:	683b      	ldr	r3, [r7, #0]
 800e296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e29a:	d102      	bne.n	800e2a2 <HAL_SPI_Transmit+0x15e>
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d102      	bne.n	800e2a8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800e2a2:	2303      	movs	r3, #3
 800e2a4:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e2a6:	e074      	b.n	800e392 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e2ac:	b29b      	uxth	r3, r3
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d1ce      	bne.n	800e250 <HAL_SPI_Transmit+0x10c>
 800e2b2:	e04c      	b.n	800e34e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	685b      	ldr	r3, [r3, #4]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d002      	beq.n	800e2c2 <HAL_SPI_Transmit+0x17e>
 800e2bc:	8afb      	ldrh	r3, [r7, #22]
 800e2be:	2b01      	cmp	r3, #1
 800e2c0:	d140      	bne.n	800e344 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	330c      	adds	r3, #12
 800e2cc:	7812      	ldrb	r2, [r2, #0]
 800e2ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2d4:	1c5a      	adds	r2, r3, #1
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e2de:	b29b      	uxth	r3, r3
 800e2e0:	3b01      	subs	r3, #1
 800e2e2:	b29a      	uxth	r2, r3
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800e2e8:	e02c      	b.n	800e344 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	689b      	ldr	r3, [r3, #8]
 800e2f0:	f003 0302 	and.w	r3, r3, #2
 800e2f4:	2b02      	cmp	r3, #2
 800e2f6:	d113      	bne.n	800e320 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	330c      	adds	r3, #12
 800e302:	7812      	ldrb	r2, [r2, #0]
 800e304:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e30a:	1c5a      	adds	r2, r3, #1
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e314:	b29b      	uxth	r3, r3
 800e316:	3b01      	subs	r3, #1
 800e318:	b29a      	uxth	r2, r3
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	86da      	strh	r2, [r3, #54]	; 0x36
 800e31e:	e011      	b.n	800e344 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e320:	f7fb fabe 	bl	80098a0 <HAL_GetTick>
 800e324:	4602      	mov	r2, r0
 800e326:	69bb      	ldr	r3, [r7, #24]
 800e328:	1ad3      	subs	r3, r2, r3
 800e32a:	683a      	ldr	r2, [r7, #0]
 800e32c:	429a      	cmp	r2, r3
 800e32e:	d803      	bhi.n	800e338 <HAL_SPI_Transmit+0x1f4>
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e336:	d102      	bne.n	800e33e <HAL_SPI_Transmit+0x1fa>
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d102      	bne.n	800e344 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800e33e:	2303      	movs	r3, #3
 800e340:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e342:	e026      	b.n	800e392 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e348:	b29b      	uxth	r3, r3
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d1cd      	bne.n	800e2ea <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e34e:	69ba      	ldr	r2, [r7, #24]
 800e350:	6839      	ldr	r1, [r7, #0]
 800e352:	68f8      	ldr	r0, [r7, #12]
 800e354:	f000 fba4 	bl	800eaa0 <SPI_EndRxTxTransaction>
 800e358:	4603      	mov	r3, r0
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d002      	beq.n	800e364 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	2220      	movs	r2, #32
 800e362:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	689b      	ldr	r3, [r3, #8]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d10a      	bne.n	800e382 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e36c:	2300      	movs	r3, #0
 800e36e:	613b      	str	r3, [r7, #16]
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	68db      	ldr	r3, [r3, #12]
 800e376:	613b      	str	r3, [r7, #16]
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	689b      	ldr	r3, [r3, #8]
 800e37e:	613b      	str	r3, [r7, #16]
 800e380:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e386:	2b00      	cmp	r3, #0
 800e388:	d002      	beq.n	800e390 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800e38a:	2301      	movs	r3, #1
 800e38c:	77fb      	strb	r3, [r7, #31]
 800e38e:	e000      	b.n	800e392 <HAL_SPI_Transmit+0x24e>
  }

error:
 800e390:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	2201      	movs	r2, #1
 800e396:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	2200      	movs	r2, #0
 800e39e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e3a2:	7ffb      	ldrb	r3, [r7, #31]
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3720      	adds	r7, #32
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}

0800e3ac <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b088      	sub	sp, #32
 800e3b0:	af02      	add	r7, sp, #8
 800e3b2:	60f8      	str	r0, [r7, #12]
 800e3b4:	60b9      	str	r1, [r7, #8]
 800e3b6:	603b      	str	r3, [r7, #0]
 800e3b8:	4613      	mov	r3, r2
 800e3ba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e3bc:	2300      	movs	r3, #0
 800e3be:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	685b      	ldr	r3, [r3, #4]
 800e3c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e3c8:	d112      	bne.n	800e3f0 <HAL_SPI_Receive+0x44>
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	689b      	ldr	r3, [r3, #8]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d10e      	bne.n	800e3f0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	2204      	movs	r2, #4
 800e3d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e3da:	88fa      	ldrh	r2, [r7, #6]
 800e3dc:	683b      	ldr	r3, [r7, #0]
 800e3de:	9300      	str	r3, [sp, #0]
 800e3e0:	4613      	mov	r3, r2
 800e3e2:	68ba      	ldr	r2, [r7, #8]
 800e3e4:	68b9      	ldr	r1, [r7, #8]
 800e3e6:	68f8      	ldr	r0, [r7, #12]
 800e3e8:	f000 f8e9 	bl	800e5be <HAL_SPI_TransmitReceive>
 800e3ec:	4603      	mov	r3, r0
 800e3ee:	e0e2      	b.n	800e5b6 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e3f6:	2b01      	cmp	r3, #1
 800e3f8:	d101      	bne.n	800e3fe <HAL_SPI_Receive+0x52>
 800e3fa:	2302      	movs	r3, #2
 800e3fc:	e0db      	b.n	800e5b6 <HAL_SPI_Receive+0x20a>
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	2201      	movs	r2, #1
 800e402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e406:	f7fb fa4b 	bl	80098a0 <HAL_GetTick>
 800e40a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e412:	b2db      	uxtb	r3, r3
 800e414:	2b01      	cmp	r3, #1
 800e416:	d002      	beq.n	800e41e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e418:	2302      	movs	r3, #2
 800e41a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e41c:	e0c2      	b.n	800e5a4 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800e41e:	68bb      	ldr	r3, [r7, #8]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d002      	beq.n	800e42a <HAL_SPI_Receive+0x7e>
 800e424:	88fb      	ldrh	r3, [r7, #6]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d102      	bne.n	800e430 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e42a:	2301      	movs	r3, #1
 800e42c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e42e:	e0b9      	b.n	800e5a4 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	2204      	movs	r2, #4
 800e434:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	2200      	movs	r2, #0
 800e43c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	68ba      	ldr	r2, [r7, #8]
 800e442:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	88fa      	ldrh	r2, [r7, #6]
 800e448:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	88fa      	ldrh	r2, [r7, #6]
 800e44e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	2200      	movs	r2, #0
 800e454:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	2200      	movs	r2, #0
 800e45a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	2200      	movs	r2, #0
 800e460:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	2200      	movs	r2, #0
 800e466:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	2200      	movs	r2, #0
 800e46c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	689b      	ldr	r3, [r3, #8]
 800e472:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e476:	d107      	bne.n	800e488 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	681a      	ldr	r2, [r3, #0]
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e486:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e492:	2b40      	cmp	r3, #64	; 0x40
 800e494:	d007      	beq.n	800e4a6 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	681a      	ldr	r2, [r3, #0]
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e4a4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	68db      	ldr	r3, [r3, #12]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d162      	bne.n	800e574 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e4ae:	e02e      	b.n	800e50e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	689b      	ldr	r3, [r3, #8]
 800e4b6:	f003 0301 	and.w	r3, r3, #1
 800e4ba:	2b01      	cmp	r3, #1
 800e4bc:	d115      	bne.n	800e4ea <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	f103 020c 	add.w	r2, r3, #12
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4ca:	7812      	ldrb	r2, [r2, #0]
 800e4cc:	b2d2      	uxtb	r2, r2
 800e4ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4d4:	1c5a      	adds	r2, r3, #1
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e4de:	b29b      	uxth	r3, r3
 800e4e0:	3b01      	subs	r3, #1
 800e4e2:	b29a      	uxth	r2, r3
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e4e8:	e011      	b.n	800e50e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e4ea:	f7fb f9d9 	bl	80098a0 <HAL_GetTick>
 800e4ee:	4602      	mov	r2, r0
 800e4f0:	693b      	ldr	r3, [r7, #16]
 800e4f2:	1ad3      	subs	r3, r2, r3
 800e4f4:	683a      	ldr	r2, [r7, #0]
 800e4f6:	429a      	cmp	r2, r3
 800e4f8:	d803      	bhi.n	800e502 <HAL_SPI_Receive+0x156>
 800e4fa:	683b      	ldr	r3, [r7, #0]
 800e4fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e500:	d102      	bne.n	800e508 <HAL_SPI_Receive+0x15c>
 800e502:	683b      	ldr	r3, [r7, #0]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d102      	bne.n	800e50e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800e508:	2303      	movs	r3, #3
 800e50a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e50c:	e04a      	b.n	800e5a4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e512:	b29b      	uxth	r3, r3
 800e514:	2b00      	cmp	r3, #0
 800e516:	d1cb      	bne.n	800e4b0 <HAL_SPI_Receive+0x104>
 800e518:	e031      	b.n	800e57e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	689b      	ldr	r3, [r3, #8]
 800e520:	f003 0301 	and.w	r3, r3, #1
 800e524:	2b01      	cmp	r3, #1
 800e526:	d113      	bne.n	800e550 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	68da      	ldr	r2, [r3, #12]
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e532:	b292      	uxth	r2, r2
 800e534:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e53a:	1c9a      	adds	r2, r3, #2
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e544:	b29b      	uxth	r3, r3
 800e546:	3b01      	subs	r3, #1
 800e548:	b29a      	uxth	r2, r3
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e54e:	e011      	b.n	800e574 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e550:	f7fb f9a6 	bl	80098a0 <HAL_GetTick>
 800e554:	4602      	mov	r2, r0
 800e556:	693b      	ldr	r3, [r7, #16]
 800e558:	1ad3      	subs	r3, r2, r3
 800e55a:	683a      	ldr	r2, [r7, #0]
 800e55c:	429a      	cmp	r2, r3
 800e55e:	d803      	bhi.n	800e568 <HAL_SPI_Receive+0x1bc>
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e566:	d102      	bne.n	800e56e <HAL_SPI_Receive+0x1c2>
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d102      	bne.n	800e574 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800e56e:	2303      	movs	r3, #3
 800e570:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e572:	e017      	b.n	800e5a4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e578:	b29b      	uxth	r3, r3
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d1cd      	bne.n	800e51a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e57e:	693a      	ldr	r2, [r7, #16]
 800e580:	6839      	ldr	r1, [r7, #0]
 800e582:	68f8      	ldr	r0, [r7, #12]
 800e584:	f000 fa27 	bl	800e9d6 <SPI_EndRxTransaction>
 800e588:	4603      	mov	r3, r0
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d002      	beq.n	800e594 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	2220      	movs	r2, #32
 800e592:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d002      	beq.n	800e5a2 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800e59c:	2301      	movs	r3, #1
 800e59e:	75fb      	strb	r3, [r7, #23]
 800e5a0:	e000      	b.n	800e5a4 <HAL_SPI_Receive+0x1f8>
  }

error :
 800e5a2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	2201      	movs	r2, #1
 800e5a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e5b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	3718      	adds	r7, #24
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}

0800e5be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e5be:	b580      	push	{r7, lr}
 800e5c0:	b08c      	sub	sp, #48	; 0x30
 800e5c2:	af00      	add	r7, sp, #0
 800e5c4:	60f8      	str	r0, [r7, #12]
 800e5c6:	60b9      	str	r1, [r7, #8]
 800e5c8:	607a      	str	r2, [r7, #4]
 800e5ca:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e5cc:	2301      	movs	r3, #1
 800e5ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e5dc:	2b01      	cmp	r3, #1
 800e5de:	d101      	bne.n	800e5e4 <HAL_SPI_TransmitReceive+0x26>
 800e5e0:	2302      	movs	r3, #2
 800e5e2:	e18a      	b.n	800e8fa <HAL_SPI_TransmitReceive+0x33c>
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	2201      	movs	r2, #1
 800e5e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e5ec:	f7fb f958 	bl	80098a0 <HAL_GetTick>
 800e5f0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e5f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	685b      	ldr	r3, [r3, #4]
 800e600:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800e602:	887b      	ldrh	r3, [r7, #2]
 800e604:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e606:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e60a:	2b01      	cmp	r3, #1
 800e60c:	d00f      	beq.n	800e62e <HAL_SPI_TransmitReceive+0x70>
 800e60e:	69fb      	ldr	r3, [r7, #28]
 800e610:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e614:	d107      	bne.n	800e626 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	689b      	ldr	r3, [r3, #8]
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d103      	bne.n	800e626 <HAL_SPI_TransmitReceive+0x68>
 800e61e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e622:	2b04      	cmp	r3, #4
 800e624:	d003      	beq.n	800e62e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800e626:	2302      	movs	r3, #2
 800e628:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e62c:	e15b      	b.n	800e8e6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e62e:	68bb      	ldr	r3, [r7, #8]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d005      	beq.n	800e640 <HAL_SPI_TransmitReceive+0x82>
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d002      	beq.n	800e640 <HAL_SPI_TransmitReceive+0x82>
 800e63a:	887b      	ldrh	r3, [r7, #2]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d103      	bne.n	800e648 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800e640:	2301      	movs	r3, #1
 800e642:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e646:	e14e      	b.n	800e8e6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e64e:	b2db      	uxtb	r3, r3
 800e650:	2b04      	cmp	r3, #4
 800e652:	d003      	beq.n	800e65c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	2205      	movs	r2, #5
 800e658:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	2200      	movs	r2, #0
 800e660:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	687a      	ldr	r2, [r7, #4]
 800e666:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	887a      	ldrh	r2, [r7, #2]
 800e66c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	887a      	ldrh	r2, [r7, #2]
 800e672:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	68ba      	ldr	r2, [r7, #8]
 800e678:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	887a      	ldrh	r2, [r7, #2]
 800e67e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	887a      	ldrh	r2, [r7, #2]
 800e684:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	2200      	movs	r2, #0
 800e68a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	2200      	movs	r2, #0
 800e690:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e69c:	2b40      	cmp	r3, #64	; 0x40
 800e69e:	d007      	beq.n	800e6b0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	681a      	ldr	r2, [r3, #0]
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e6ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	68db      	ldr	r3, [r3, #12]
 800e6b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e6b8:	d178      	bne.n	800e7ac <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	685b      	ldr	r3, [r3, #4]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d002      	beq.n	800e6c8 <HAL_SPI_TransmitReceive+0x10a>
 800e6c2:	8b7b      	ldrh	r3, [r7, #26]
 800e6c4:	2b01      	cmp	r3, #1
 800e6c6:	d166      	bne.n	800e796 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e6cc:	881a      	ldrh	r2, [r3, #0]
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e6d8:	1c9a      	adds	r2, r3, #2
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e6e2:	b29b      	uxth	r3, r3
 800e6e4:	3b01      	subs	r3, #1
 800e6e6:	b29a      	uxth	r2, r3
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e6ec:	e053      	b.n	800e796 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	689b      	ldr	r3, [r3, #8]
 800e6f4:	f003 0302 	and.w	r3, r3, #2
 800e6f8:	2b02      	cmp	r3, #2
 800e6fa:	d11b      	bne.n	800e734 <HAL_SPI_TransmitReceive+0x176>
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e700:	b29b      	uxth	r3, r3
 800e702:	2b00      	cmp	r3, #0
 800e704:	d016      	beq.n	800e734 <HAL_SPI_TransmitReceive+0x176>
 800e706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e708:	2b01      	cmp	r3, #1
 800e70a:	d113      	bne.n	800e734 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e710:	881a      	ldrh	r2, [r3, #0]
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e71c:	1c9a      	adds	r2, r3, #2
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e726:	b29b      	uxth	r3, r3
 800e728:	3b01      	subs	r3, #1
 800e72a:	b29a      	uxth	r2, r3
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e730:	2300      	movs	r3, #0
 800e732:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	689b      	ldr	r3, [r3, #8]
 800e73a:	f003 0301 	and.w	r3, r3, #1
 800e73e:	2b01      	cmp	r3, #1
 800e740:	d119      	bne.n	800e776 <HAL_SPI_TransmitReceive+0x1b8>
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e746:	b29b      	uxth	r3, r3
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d014      	beq.n	800e776 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	68da      	ldr	r2, [r3, #12]
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e756:	b292      	uxth	r2, r2
 800e758:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e75e:	1c9a      	adds	r2, r3, #2
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e768:	b29b      	uxth	r3, r3
 800e76a:	3b01      	subs	r3, #1
 800e76c:	b29a      	uxth	r2, r3
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e772:	2301      	movs	r3, #1
 800e774:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e776:	f7fb f893 	bl	80098a0 <HAL_GetTick>
 800e77a:	4602      	mov	r2, r0
 800e77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e77e:	1ad3      	subs	r3, r2, r3
 800e780:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e782:	429a      	cmp	r2, r3
 800e784:	d807      	bhi.n	800e796 <HAL_SPI_TransmitReceive+0x1d8>
 800e786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e78c:	d003      	beq.n	800e796 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800e78e:	2303      	movs	r3, #3
 800e790:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800e794:	e0a7      	b.n	800e8e6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e79a:	b29b      	uxth	r3, r3
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d1a6      	bne.n	800e6ee <HAL_SPI_TransmitReceive+0x130>
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e7a4:	b29b      	uxth	r3, r3
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d1a1      	bne.n	800e6ee <HAL_SPI_TransmitReceive+0x130>
 800e7aa:	e07c      	b.n	800e8a6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	685b      	ldr	r3, [r3, #4]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d002      	beq.n	800e7ba <HAL_SPI_TransmitReceive+0x1fc>
 800e7b4:	8b7b      	ldrh	r3, [r7, #26]
 800e7b6:	2b01      	cmp	r3, #1
 800e7b8:	d16b      	bne.n	800e892 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	330c      	adds	r3, #12
 800e7c4:	7812      	ldrb	r2, [r2, #0]
 800e7c6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7cc:	1c5a      	adds	r2, r3, #1
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e7d6:	b29b      	uxth	r3, r3
 800e7d8:	3b01      	subs	r3, #1
 800e7da:	b29a      	uxth	r2, r3
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e7e0:	e057      	b.n	800e892 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	689b      	ldr	r3, [r3, #8]
 800e7e8:	f003 0302 	and.w	r3, r3, #2
 800e7ec:	2b02      	cmp	r3, #2
 800e7ee:	d11c      	bne.n	800e82a <HAL_SPI_TransmitReceive+0x26c>
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e7f4:	b29b      	uxth	r3, r3
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d017      	beq.n	800e82a <HAL_SPI_TransmitReceive+0x26c>
 800e7fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7fc:	2b01      	cmp	r3, #1
 800e7fe:	d114      	bne.n	800e82a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	330c      	adds	r3, #12
 800e80a:	7812      	ldrb	r2, [r2, #0]
 800e80c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e812:	1c5a      	adds	r2, r3, #1
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e81c:	b29b      	uxth	r3, r3
 800e81e:	3b01      	subs	r3, #1
 800e820:	b29a      	uxth	r2, r3
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e826:	2300      	movs	r3, #0
 800e828:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	689b      	ldr	r3, [r3, #8]
 800e830:	f003 0301 	and.w	r3, r3, #1
 800e834:	2b01      	cmp	r3, #1
 800e836:	d119      	bne.n	800e86c <HAL_SPI_TransmitReceive+0x2ae>
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e83c:	b29b      	uxth	r3, r3
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d014      	beq.n	800e86c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	68da      	ldr	r2, [r3, #12]
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e84c:	b2d2      	uxtb	r2, r2
 800e84e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e854:	1c5a      	adds	r2, r3, #1
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e85e:	b29b      	uxth	r3, r3
 800e860:	3b01      	subs	r3, #1
 800e862:	b29a      	uxth	r2, r3
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e868:	2301      	movs	r3, #1
 800e86a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e86c:	f7fb f818 	bl	80098a0 <HAL_GetTick>
 800e870:	4602      	mov	r2, r0
 800e872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e874:	1ad3      	subs	r3, r2, r3
 800e876:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e878:	429a      	cmp	r2, r3
 800e87a:	d803      	bhi.n	800e884 <HAL_SPI_TransmitReceive+0x2c6>
 800e87c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e87e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e882:	d102      	bne.n	800e88a <HAL_SPI_TransmitReceive+0x2cc>
 800e884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e886:	2b00      	cmp	r3, #0
 800e888:	d103      	bne.n	800e892 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800e88a:	2303      	movs	r3, #3
 800e88c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800e890:	e029      	b.n	800e8e6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e896:	b29b      	uxth	r3, r3
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d1a2      	bne.n	800e7e2 <HAL_SPI_TransmitReceive+0x224>
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8a0:	b29b      	uxth	r3, r3
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d19d      	bne.n	800e7e2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e8a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e8a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e8aa:	68f8      	ldr	r0, [r7, #12]
 800e8ac:	f000 f8f8 	bl	800eaa0 <SPI_EndRxTxTransaction>
 800e8b0:	4603      	mov	r3, r0
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d006      	beq.n	800e8c4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800e8b6:	2301      	movs	r3, #1
 800e8b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	2220      	movs	r2, #32
 800e8c0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800e8c2:	e010      	b.n	800e8e6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	689b      	ldr	r3, [r3, #8]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d10b      	bne.n	800e8e4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	617b      	str	r3, [r7, #20]
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	68db      	ldr	r3, [r3, #12]
 800e8d6:	617b      	str	r3, [r7, #20]
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	689b      	ldr	r3, [r3, #8]
 800e8de:	617b      	str	r3, [r7, #20]
 800e8e0:	697b      	ldr	r3, [r7, #20]
 800e8e2:	e000      	b.n	800e8e6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800e8e4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	2201      	movs	r2, #1
 800e8ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	2200      	movs	r2, #0
 800e8f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e8f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	3730      	adds	r7, #48	; 0x30
 800e8fe:	46bd      	mov	sp, r7
 800e900:	bd80      	pop	{r7, pc}

0800e902 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e902:	b580      	push	{r7, lr}
 800e904:	b084      	sub	sp, #16
 800e906:	af00      	add	r7, sp, #0
 800e908:	60f8      	str	r0, [r7, #12]
 800e90a:	60b9      	str	r1, [r7, #8]
 800e90c:	603b      	str	r3, [r7, #0]
 800e90e:	4613      	mov	r3, r2
 800e910:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e912:	e04c      	b.n	800e9ae <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e91a:	d048      	beq.n	800e9ae <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800e91c:	f7fa ffc0 	bl	80098a0 <HAL_GetTick>
 800e920:	4602      	mov	r2, r0
 800e922:	69bb      	ldr	r3, [r7, #24]
 800e924:	1ad3      	subs	r3, r2, r3
 800e926:	683a      	ldr	r2, [r7, #0]
 800e928:	429a      	cmp	r2, r3
 800e92a:	d902      	bls.n	800e932 <SPI_WaitFlagStateUntilTimeout+0x30>
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d13d      	bne.n	800e9ae <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	685a      	ldr	r2, [r3, #4]
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e940:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	685b      	ldr	r3, [r3, #4]
 800e946:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e94a:	d111      	bne.n	800e970 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	689b      	ldr	r3, [r3, #8]
 800e950:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e954:	d004      	beq.n	800e960 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	689b      	ldr	r3, [r3, #8]
 800e95a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e95e:	d107      	bne.n	800e970 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	681a      	ldr	r2, [r3, #0]
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e96e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e974:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e978:	d10f      	bne.n	800e99a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	681a      	ldr	r2, [r3, #0]
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e988:	601a      	str	r2, [r3, #0]
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	681a      	ldr	r2, [r3, #0]
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e998:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	2201      	movs	r2, #1
 800e99e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800e9aa:	2303      	movs	r3, #3
 800e9ac:	e00f      	b.n	800e9ce <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	689a      	ldr	r2, [r3, #8]
 800e9b4:	68bb      	ldr	r3, [r7, #8]
 800e9b6:	4013      	ands	r3, r2
 800e9b8:	68ba      	ldr	r2, [r7, #8]
 800e9ba:	429a      	cmp	r2, r3
 800e9bc:	bf0c      	ite	eq
 800e9be:	2301      	moveq	r3, #1
 800e9c0:	2300      	movne	r3, #0
 800e9c2:	b2db      	uxtb	r3, r3
 800e9c4:	461a      	mov	r2, r3
 800e9c6:	79fb      	ldrb	r3, [r7, #7]
 800e9c8:	429a      	cmp	r2, r3
 800e9ca:	d1a3      	bne.n	800e914 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800e9cc:	2300      	movs	r3, #0
}
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	3710      	adds	r7, #16
 800e9d2:	46bd      	mov	sp, r7
 800e9d4:	bd80      	pop	{r7, pc}

0800e9d6 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800e9d6:	b580      	push	{r7, lr}
 800e9d8:	b086      	sub	sp, #24
 800e9da:	af02      	add	r7, sp, #8
 800e9dc:	60f8      	str	r0, [r7, #12]
 800e9de:	60b9      	str	r1, [r7, #8]
 800e9e0:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	685b      	ldr	r3, [r3, #4]
 800e9e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e9ea:	d111      	bne.n	800ea10 <SPI_EndRxTransaction+0x3a>
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	689b      	ldr	r3, [r3, #8]
 800e9f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9f4:	d004      	beq.n	800ea00 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	689b      	ldr	r3, [r3, #8]
 800e9fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e9fe:	d107      	bne.n	800ea10 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	681a      	ldr	r2, [r3, #0]
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ea0e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	685b      	ldr	r3, [r3, #4]
 800ea14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ea18:	d12a      	bne.n	800ea70 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	689b      	ldr	r3, [r3, #8]
 800ea1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ea22:	d012      	beq.n	800ea4a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	9300      	str	r3, [sp, #0]
 800ea28:	68bb      	ldr	r3, [r7, #8]
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	2180      	movs	r1, #128	; 0x80
 800ea2e:	68f8      	ldr	r0, [r7, #12]
 800ea30:	f7ff ff67 	bl	800e902 <SPI_WaitFlagStateUntilTimeout>
 800ea34:	4603      	mov	r3, r0
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d02d      	beq.n	800ea96 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea3e:	f043 0220 	orr.w	r2, r3, #32
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ea46:	2303      	movs	r3, #3
 800ea48:	e026      	b.n	800ea98 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	9300      	str	r3, [sp, #0]
 800ea4e:	68bb      	ldr	r3, [r7, #8]
 800ea50:	2200      	movs	r2, #0
 800ea52:	2101      	movs	r1, #1
 800ea54:	68f8      	ldr	r0, [r7, #12]
 800ea56:	f7ff ff54 	bl	800e902 <SPI_WaitFlagStateUntilTimeout>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d01a      	beq.n	800ea96 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea64:	f043 0220 	orr.w	r2, r3, #32
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ea6c:	2303      	movs	r3, #3
 800ea6e:	e013      	b.n	800ea98 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	9300      	str	r3, [sp, #0]
 800ea74:	68bb      	ldr	r3, [r7, #8]
 800ea76:	2200      	movs	r2, #0
 800ea78:	2101      	movs	r1, #1
 800ea7a:	68f8      	ldr	r0, [r7, #12]
 800ea7c:	f7ff ff41 	bl	800e902 <SPI_WaitFlagStateUntilTimeout>
 800ea80:	4603      	mov	r3, r0
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d007      	beq.n	800ea96 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea8a:	f043 0220 	orr.w	r2, r3, #32
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ea92:	2303      	movs	r3, #3
 800ea94:	e000      	b.n	800ea98 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ea96:	2300      	movs	r3, #0
}
 800ea98:	4618      	mov	r0, r3
 800ea9a:	3710      	adds	r7, #16
 800ea9c:	46bd      	mov	sp, r7
 800ea9e:	bd80      	pop	{r7, pc}

0800eaa0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800eaa0:	b580      	push	{r7, lr}
 800eaa2:	b088      	sub	sp, #32
 800eaa4:	af02      	add	r7, sp, #8
 800eaa6:	60f8      	str	r0, [r7, #12]
 800eaa8:	60b9      	str	r1, [r7, #8]
 800eaaa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800eaac:	4b1b      	ldr	r3, [pc, #108]	; (800eb1c <SPI_EndRxTxTransaction+0x7c>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	4a1b      	ldr	r2, [pc, #108]	; (800eb20 <SPI_EndRxTxTransaction+0x80>)
 800eab2:	fba2 2303 	umull	r2, r3, r2, r3
 800eab6:	0d5b      	lsrs	r3, r3, #21
 800eab8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800eabc:	fb02 f303 	mul.w	r3, r2, r3
 800eac0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	685b      	ldr	r3, [r3, #4]
 800eac6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eaca:	d112      	bne.n	800eaf2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	9300      	str	r3, [sp, #0]
 800ead0:	68bb      	ldr	r3, [r7, #8]
 800ead2:	2200      	movs	r2, #0
 800ead4:	2180      	movs	r1, #128	; 0x80
 800ead6:	68f8      	ldr	r0, [r7, #12]
 800ead8:	f7ff ff13 	bl	800e902 <SPI_WaitFlagStateUntilTimeout>
 800eadc:	4603      	mov	r3, r0
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d016      	beq.n	800eb10 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eae6:	f043 0220 	orr.w	r2, r3, #32
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800eaee:	2303      	movs	r3, #3
 800eaf0:	e00f      	b.n	800eb12 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800eaf2:	697b      	ldr	r3, [r7, #20]
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d00a      	beq.n	800eb0e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800eaf8:	697b      	ldr	r3, [r7, #20]
 800eafa:	3b01      	subs	r3, #1
 800eafc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	689b      	ldr	r3, [r3, #8]
 800eb04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb08:	2b80      	cmp	r3, #128	; 0x80
 800eb0a:	d0f2      	beq.n	800eaf2 <SPI_EndRxTxTransaction+0x52>
 800eb0c:	e000      	b.n	800eb10 <SPI_EndRxTxTransaction+0x70>
        break;
 800eb0e:	bf00      	nop
  }

  return HAL_OK;
 800eb10:	2300      	movs	r3, #0
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	3718      	adds	r7, #24
 800eb16:	46bd      	mov	sp, r7
 800eb18:	bd80      	pop	{r7, pc}
 800eb1a:	bf00      	nop
 800eb1c:	20000000 	.word	0x20000000
 800eb20:	165e9f81 	.word	0x165e9f81

0800eb24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b082      	sub	sp, #8
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d101      	bne.n	800eb36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800eb32:	2301      	movs	r3, #1
 800eb34:	e01d      	b.n	800eb72 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eb3c:	b2db      	uxtb	r3, r3
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d106      	bne.n	800eb50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	2200      	movs	r2, #0
 800eb46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800eb4a:	6878      	ldr	r0, [r7, #4]
 800eb4c:	f7f8 f9de 	bl	8006f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	2202      	movs	r2, #2
 800eb54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681a      	ldr	r2, [r3, #0]
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	3304      	adds	r3, #4
 800eb60:	4619      	mov	r1, r3
 800eb62:	4610      	mov	r0, r2
 800eb64:	f000 fb56 	bl	800f214 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	2201      	movs	r2, #1
 800eb6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800eb70:	2300      	movs	r3, #0
}
 800eb72:	4618      	mov	r0, r3
 800eb74:	3708      	adds	r7, #8
 800eb76:	46bd      	mov	sp, r7
 800eb78:	bd80      	pop	{r7, pc}

0800eb7a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800eb7a:	b480      	push	{r7}
 800eb7c:	b085      	sub	sp, #20
 800eb7e:	af00      	add	r7, sp, #0
 800eb80:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	68da      	ldr	r2, [r3, #12]
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	f042 0201 	orr.w	r2, r2, #1
 800eb90:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	689b      	ldr	r3, [r3, #8]
 800eb98:	f003 0307 	and.w	r3, r3, #7
 800eb9c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	2b06      	cmp	r3, #6
 800eba2:	d007      	beq.n	800ebb4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	681a      	ldr	r2, [r3, #0]
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	f042 0201 	orr.w	r2, r2, #1
 800ebb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ebb4:	2300      	movs	r3, #0
}
 800ebb6:	4618      	mov	r0, r3
 800ebb8:	3714      	adds	r7, #20
 800ebba:	46bd      	mov	sp, r7
 800ebbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc0:	4770      	bx	lr

0800ebc2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ebc2:	b580      	push	{r7, lr}
 800ebc4:	b082      	sub	sp, #8
 800ebc6:	af00      	add	r7, sp, #0
 800ebc8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d101      	bne.n	800ebd4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ebd0:	2301      	movs	r3, #1
 800ebd2:	e01d      	b.n	800ec10 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ebda:	b2db      	uxtb	r3, r3
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d106      	bne.n	800ebee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ebe8:	6878      	ldr	r0, [r7, #4]
 800ebea:	f7f8 f91b 	bl	8006e24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	2202      	movs	r2, #2
 800ebf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	681a      	ldr	r2, [r3, #0]
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	3304      	adds	r3, #4
 800ebfe:	4619      	mov	r1, r3
 800ec00:	4610      	mov	r0, r2
 800ec02:	f000 fb07 	bl	800f214 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	2201      	movs	r2, #1
 800ec0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ec0e:	2300      	movs	r3, #0
}
 800ec10:	4618      	mov	r0, r3
 800ec12:	3708      	adds	r7, #8
 800ec14:	46bd      	mov	sp, r7
 800ec16:	bd80      	pop	{r7, pc}

0800ec18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b084      	sub	sp, #16
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	6078      	str	r0, [r7, #4]
 800ec20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	2201      	movs	r2, #1
 800ec28:	6839      	ldr	r1, [r7, #0]
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f000 fd42 	bl	800f6b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	4a15      	ldr	r2, [pc, #84]	; (800ec8c <HAL_TIM_PWM_Start+0x74>)
 800ec36:	4293      	cmp	r3, r2
 800ec38:	d004      	beq.n	800ec44 <HAL_TIM_PWM_Start+0x2c>
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	4a14      	ldr	r2, [pc, #80]	; (800ec90 <HAL_TIM_PWM_Start+0x78>)
 800ec40:	4293      	cmp	r3, r2
 800ec42:	d101      	bne.n	800ec48 <HAL_TIM_PWM_Start+0x30>
 800ec44:	2301      	movs	r3, #1
 800ec46:	e000      	b.n	800ec4a <HAL_TIM_PWM_Start+0x32>
 800ec48:	2300      	movs	r3, #0
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d007      	beq.n	800ec5e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ec5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	689b      	ldr	r3, [r3, #8]
 800ec64:	f003 0307 	and.w	r3, r3, #7
 800ec68:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	2b06      	cmp	r3, #6
 800ec6e:	d007      	beq.n	800ec80 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	681a      	ldr	r2, [r3, #0]
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	f042 0201 	orr.w	r2, r2, #1
 800ec7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ec80:	2300      	movs	r3, #0
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	3710      	adds	r7, #16
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}
 800ec8a:	bf00      	nop
 800ec8c:	40010000 	.word	0x40010000
 800ec90:	40010400 	.word	0x40010400

0800ec94 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b086      	sub	sp, #24
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
 800ec9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d101      	bne.n	800eca8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800eca4:	2301      	movs	r3, #1
 800eca6:	e083      	b.n	800edb0 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ecae:	b2db      	uxtb	r3, r3
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d106      	bne.n	800ecc2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	f7f8 f9b5 	bl	800702c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	2202      	movs	r2, #2
 800ecc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	689b      	ldr	r3, [r3, #8]
 800ecd0:	687a      	ldr	r2, [r7, #4]
 800ecd2:	6812      	ldr	r2, [r2, #0]
 800ecd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ecd8:	f023 0307 	bic.w	r3, r3, #7
 800ecdc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681a      	ldr	r2, [r3, #0]
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	3304      	adds	r3, #4
 800ece6:	4619      	mov	r1, r3
 800ece8:	4610      	mov	r0, r2
 800ecea:	f000 fa93 	bl	800f214 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	689b      	ldr	r3, [r3, #8]
 800ecf4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	699b      	ldr	r3, [r3, #24]
 800ecfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	6a1b      	ldr	r3, [r3, #32]
 800ed04:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ed06:	683b      	ldr	r3, [r7, #0]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	697a      	ldr	r2, [r7, #20]
 800ed0c:	4313      	orrs	r3, r2
 800ed0e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ed10:	693b      	ldr	r3, [r7, #16]
 800ed12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ed16:	f023 0303 	bic.w	r3, r3, #3
 800ed1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	689a      	ldr	r2, [r3, #8]
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	699b      	ldr	r3, [r3, #24]
 800ed24:	021b      	lsls	r3, r3, #8
 800ed26:	4313      	orrs	r3, r2
 800ed28:	693a      	ldr	r2, [r7, #16]
 800ed2a:	4313      	orrs	r3, r2
 800ed2c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800ed34:	f023 030c 	bic.w	r3, r3, #12
 800ed38:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ed40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ed44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ed46:	683b      	ldr	r3, [r7, #0]
 800ed48:	68da      	ldr	r2, [r3, #12]
 800ed4a:	683b      	ldr	r3, [r7, #0]
 800ed4c:	69db      	ldr	r3, [r3, #28]
 800ed4e:	021b      	lsls	r3, r3, #8
 800ed50:	4313      	orrs	r3, r2
 800ed52:	693a      	ldr	r2, [r7, #16]
 800ed54:	4313      	orrs	r3, r2
 800ed56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ed58:	683b      	ldr	r3, [r7, #0]
 800ed5a:	691b      	ldr	r3, [r3, #16]
 800ed5c:	011a      	lsls	r2, r3, #4
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	6a1b      	ldr	r3, [r3, #32]
 800ed62:	031b      	lsls	r3, r3, #12
 800ed64:	4313      	orrs	r3, r2
 800ed66:	693a      	ldr	r2, [r7, #16]
 800ed68:	4313      	orrs	r3, r2
 800ed6a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800ed72:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800ed7a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	685a      	ldr	r2, [r3, #4]
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	695b      	ldr	r3, [r3, #20]
 800ed84:	011b      	lsls	r3, r3, #4
 800ed86:	4313      	orrs	r3, r2
 800ed88:	68fa      	ldr	r2, [r7, #12]
 800ed8a:	4313      	orrs	r3, r2
 800ed8c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	697a      	ldr	r2, [r7, #20]
 800ed94:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	693a      	ldr	r2, [r7, #16]
 800ed9c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	681b      	ldr	r3, [r3, #0]
 800eda2:	68fa      	ldr	r2, [r7, #12]
 800eda4:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	2201      	movs	r2, #1
 800edaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800edae:	2300      	movs	r3, #0
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3718      	adds	r7, #24
 800edb4:	46bd      	mov	sp, r7
 800edb6:	bd80      	pop	{r7, pc}

0800edb8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800edb8:	b580      	push	{r7, lr}
 800edba:	b082      	sub	sp, #8
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	6078      	str	r0, [r7, #4]
 800edc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800edc2:	683b      	ldr	r3, [r7, #0]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d002      	beq.n	800edce <HAL_TIM_Encoder_Start+0x16>
 800edc8:	2b04      	cmp	r3, #4
 800edca:	d008      	beq.n	800edde <HAL_TIM_Encoder_Start+0x26>
 800edcc:	e00f      	b.n	800edee <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	2201      	movs	r2, #1
 800edd4:	2100      	movs	r1, #0
 800edd6:	4618      	mov	r0, r3
 800edd8:	f000 fc6c 	bl	800f6b4 <TIM_CCxChannelCmd>
      break;
 800eddc:	e016      	b.n	800ee0c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	2201      	movs	r2, #1
 800ede4:	2104      	movs	r1, #4
 800ede6:	4618      	mov	r0, r3
 800ede8:	f000 fc64 	bl	800f6b4 <TIM_CCxChannelCmd>
      break;
 800edec:	e00e      	b.n	800ee0c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	2201      	movs	r2, #1
 800edf4:	2100      	movs	r1, #0
 800edf6:	4618      	mov	r0, r3
 800edf8:	f000 fc5c 	bl	800f6b4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	2201      	movs	r2, #1
 800ee02:	2104      	movs	r1, #4
 800ee04:	4618      	mov	r0, r3
 800ee06:	f000 fc55 	bl	800f6b4 <TIM_CCxChannelCmd>
      break;
 800ee0a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	681a      	ldr	r2, [r3, #0]
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	f042 0201 	orr.w	r2, r2, #1
 800ee1a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ee1c:	2300      	movs	r3, #0
}
 800ee1e:	4618      	mov	r0, r3
 800ee20:	3708      	adds	r7, #8
 800ee22:	46bd      	mov	sp, r7
 800ee24:	bd80      	pop	{r7, pc}

0800ee26 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ee26:	b580      	push	{r7, lr}
 800ee28:	b082      	sub	sp, #8
 800ee2a:	af00      	add	r7, sp, #0
 800ee2c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	691b      	ldr	r3, [r3, #16]
 800ee34:	f003 0302 	and.w	r3, r3, #2
 800ee38:	2b02      	cmp	r3, #2
 800ee3a:	d122      	bne.n	800ee82 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	68db      	ldr	r3, [r3, #12]
 800ee42:	f003 0302 	and.w	r3, r3, #2
 800ee46:	2b02      	cmp	r3, #2
 800ee48:	d11b      	bne.n	800ee82 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	f06f 0202 	mvn.w	r2, #2
 800ee52:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	2201      	movs	r2, #1
 800ee58:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	699b      	ldr	r3, [r3, #24]
 800ee60:	f003 0303 	and.w	r3, r3, #3
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d003      	beq.n	800ee70 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ee68:	6878      	ldr	r0, [r7, #4]
 800ee6a:	f000 f9b5 	bl	800f1d8 <HAL_TIM_IC_CaptureCallback>
 800ee6e:	e005      	b.n	800ee7c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee70:	6878      	ldr	r0, [r7, #4]
 800ee72:	f000 f9a7 	bl	800f1c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee76:	6878      	ldr	r0, [r7, #4]
 800ee78:	f000 f9b8 	bl	800f1ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2200      	movs	r2, #0
 800ee80:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	691b      	ldr	r3, [r3, #16]
 800ee88:	f003 0304 	and.w	r3, r3, #4
 800ee8c:	2b04      	cmp	r3, #4
 800ee8e:	d122      	bne.n	800eed6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	68db      	ldr	r3, [r3, #12]
 800ee96:	f003 0304 	and.w	r3, r3, #4
 800ee9a:	2b04      	cmp	r3, #4
 800ee9c:	d11b      	bne.n	800eed6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	f06f 0204 	mvn.w	r2, #4
 800eea6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2202      	movs	r2, #2
 800eeac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	699b      	ldr	r3, [r3, #24]
 800eeb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d003      	beq.n	800eec4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eebc:	6878      	ldr	r0, [r7, #4]
 800eebe:	f000 f98b 	bl	800f1d8 <HAL_TIM_IC_CaptureCallback>
 800eec2:	e005      	b.n	800eed0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eec4:	6878      	ldr	r0, [r7, #4]
 800eec6:	f000 f97d 	bl	800f1c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eeca:	6878      	ldr	r0, [r7, #4]
 800eecc:	f000 f98e 	bl	800f1ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2200      	movs	r2, #0
 800eed4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	691b      	ldr	r3, [r3, #16]
 800eedc:	f003 0308 	and.w	r3, r3, #8
 800eee0:	2b08      	cmp	r3, #8
 800eee2:	d122      	bne.n	800ef2a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	68db      	ldr	r3, [r3, #12]
 800eeea:	f003 0308 	and.w	r3, r3, #8
 800eeee:	2b08      	cmp	r3, #8
 800eef0:	d11b      	bne.n	800ef2a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	f06f 0208 	mvn.w	r2, #8
 800eefa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	2204      	movs	r2, #4
 800ef00:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	69db      	ldr	r3, [r3, #28]
 800ef08:	f003 0303 	and.w	r3, r3, #3
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d003      	beq.n	800ef18 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef10:	6878      	ldr	r0, [r7, #4]
 800ef12:	f000 f961 	bl	800f1d8 <HAL_TIM_IC_CaptureCallback>
 800ef16:	e005      	b.n	800ef24 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef18:	6878      	ldr	r0, [r7, #4]
 800ef1a:	f000 f953 	bl	800f1c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef1e:	6878      	ldr	r0, [r7, #4]
 800ef20:	f000 f964 	bl	800f1ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	2200      	movs	r2, #0
 800ef28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	691b      	ldr	r3, [r3, #16]
 800ef30:	f003 0310 	and.w	r3, r3, #16
 800ef34:	2b10      	cmp	r3, #16
 800ef36:	d122      	bne.n	800ef7e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	68db      	ldr	r3, [r3, #12]
 800ef3e:	f003 0310 	and.w	r3, r3, #16
 800ef42:	2b10      	cmp	r3, #16
 800ef44:	d11b      	bne.n	800ef7e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	f06f 0210 	mvn.w	r2, #16
 800ef4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	2208      	movs	r2, #8
 800ef54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	69db      	ldr	r3, [r3, #28]
 800ef5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d003      	beq.n	800ef6c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef64:	6878      	ldr	r0, [r7, #4]
 800ef66:	f000 f937 	bl	800f1d8 <HAL_TIM_IC_CaptureCallback>
 800ef6a:	e005      	b.n	800ef78 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef6c:	6878      	ldr	r0, [r7, #4]
 800ef6e:	f000 f929 	bl	800f1c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef72:	6878      	ldr	r0, [r7, #4]
 800ef74:	f000 f93a 	bl	800f1ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	691b      	ldr	r3, [r3, #16]
 800ef84:	f003 0301 	and.w	r3, r3, #1
 800ef88:	2b01      	cmp	r3, #1
 800ef8a:	d10e      	bne.n	800efaa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	68db      	ldr	r3, [r3, #12]
 800ef92:	f003 0301 	and.w	r3, r3, #1
 800ef96:	2b01      	cmp	r3, #1
 800ef98:	d107      	bne.n	800efaa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	f06f 0201 	mvn.w	r2, #1
 800efa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800efa4:	6878      	ldr	r0, [r7, #4]
 800efa6:	f7f6 fd2b 	bl	8005a00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	691b      	ldr	r3, [r3, #16]
 800efb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800efb4:	2b80      	cmp	r3, #128	; 0x80
 800efb6:	d10e      	bne.n	800efd6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	68db      	ldr	r3, [r3, #12]
 800efbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800efc2:	2b80      	cmp	r3, #128	; 0x80
 800efc4:	d107      	bne.n	800efd6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800efce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800efd0:	6878      	ldr	r0, [r7, #4]
 800efd2:	f000 fc6d 	bl	800f8b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	691b      	ldr	r3, [r3, #16]
 800efdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efe0:	2b40      	cmp	r3, #64	; 0x40
 800efe2:	d10e      	bne.n	800f002 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	68db      	ldr	r3, [r3, #12]
 800efea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efee:	2b40      	cmp	r3, #64	; 0x40
 800eff0:	d107      	bne.n	800f002 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800effa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	f000 f8ff 	bl	800f200 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	691b      	ldr	r3, [r3, #16]
 800f008:	f003 0320 	and.w	r3, r3, #32
 800f00c:	2b20      	cmp	r3, #32
 800f00e:	d10e      	bne.n	800f02e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	68db      	ldr	r3, [r3, #12]
 800f016:	f003 0320 	and.w	r3, r3, #32
 800f01a:	2b20      	cmp	r3, #32
 800f01c:	d107      	bne.n	800f02e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	f06f 0220 	mvn.w	r2, #32
 800f026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f028:	6878      	ldr	r0, [r7, #4]
 800f02a:	f000 fc37 	bl	800f89c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f02e:	bf00      	nop
 800f030:	3708      	adds	r7, #8
 800f032:	46bd      	mov	sp, r7
 800f034:	bd80      	pop	{r7, pc}
	...

0800f038 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b084      	sub	sp, #16
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	60f8      	str	r0, [r7, #12]
 800f040:	60b9      	str	r1, [r7, #8]
 800f042:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f04a:	2b01      	cmp	r3, #1
 800f04c:	d101      	bne.n	800f052 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f04e:	2302      	movs	r3, #2
 800f050:	e0b4      	b.n	800f1bc <HAL_TIM_PWM_ConfigChannel+0x184>
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	2201      	movs	r2, #1
 800f056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	2202      	movs	r2, #2
 800f05e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	2b0c      	cmp	r3, #12
 800f066:	f200 809f 	bhi.w	800f1a8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800f06a:	a201      	add	r2, pc, #4	; (adr r2, 800f070 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800f06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f070:	0800f0a5 	.word	0x0800f0a5
 800f074:	0800f1a9 	.word	0x0800f1a9
 800f078:	0800f1a9 	.word	0x0800f1a9
 800f07c:	0800f1a9 	.word	0x0800f1a9
 800f080:	0800f0e5 	.word	0x0800f0e5
 800f084:	0800f1a9 	.word	0x0800f1a9
 800f088:	0800f1a9 	.word	0x0800f1a9
 800f08c:	0800f1a9 	.word	0x0800f1a9
 800f090:	0800f127 	.word	0x0800f127
 800f094:	0800f1a9 	.word	0x0800f1a9
 800f098:	0800f1a9 	.word	0x0800f1a9
 800f09c:	0800f1a9 	.word	0x0800f1a9
 800f0a0:	0800f167 	.word	0x0800f167
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	68b9      	ldr	r1, [r7, #8]
 800f0aa:	4618      	mov	r0, r3
 800f0ac:	f000 f952 	bl	800f354 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	699a      	ldr	r2, [r3, #24]
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	f042 0208 	orr.w	r2, r2, #8
 800f0be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	699a      	ldr	r2, [r3, #24]
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	f022 0204 	bic.w	r2, r2, #4
 800f0ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	6999      	ldr	r1, [r3, #24]
 800f0d6:	68bb      	ldr	r3, [r7, #8]
 800f0d8:	691a      	ldr	r2, [r3, #16]
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	430a      	orrs	r2, r1
 800f0e0:	619a      	str	r2, [r3, #24]
      break;
 800f0e2:	e062      	b.n	800f1aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	68b9      	ldr	r1, [r7, #8]
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	f000 f9a2 	bl	800f434 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	699a      	ldr	r2, [r3, #24]
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f0fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	699a      	ldr	r2, [r3, #24]
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f10e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	6999      	ldr	r1, [r3, #24]
 800f116:	68bb      	ldr	r3, [r7, #8]
 800f118:	691b      	ldr	r3, [r3, #16]
 800f11a:	021a      	lsls	r2, r3, #8
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	430a      	orrs	r2, r1
 800f122:	619a      	str	r2, [r3, #24]
      break;
 800f124:	e041      	b.n	800f1aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	68b9      	ldr	r1, [r7, #8]
 800f12c:	4618      	mov	r0, r3
 800f12e:	f000 f9f7 	bl	800f520 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	69da      	ldr	r2, [r3, #28]
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	f042 0208 	orr.w	r2, r2, #8
 800f140:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	69da      	ldr	r2, [r3, #28]
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	f022 0204 	bic.w	r2, r2, #4
 800f150:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	69d9      	ldr	r1, [r3, #28]
 800f158:	68bb      	ldr	r3, [r7, #8]
 800f15a:	691a      	ldr	r2, [r3, #16]
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	430a      	orrs	r2, r1
 800f162:	61da      	str	r2, [r3, #28]
      break;
 800f164:	e021      	b.n	800f1aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	68b9      	ldr	r1, [r7, #8]
 800f16c:	4618      	mov	r0, r3
 800f16e:	f000 fa4b 	bl	800f608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	69da      	ldr	r2, [r3, #28]
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f180:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	69da      	ldr	r2, [r3, #28]
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f190:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	69d9      	ldr	r1, [r3, #28]
 800f198:	68bb      	ldr	r3, [r7, #8]
 800f19a:	691b      	ldr	r3, [r3, #16]
 800f19c:	021a      	lsls	r2, r3, #8
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	430a      	orrs	r2, r1
 800f1a4:	61da      	str	r2, [r3, #28]
      break;
 800f1a6:	e000      	b.n	800f1aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800f1a8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	2201      	movs	r2, #1
 800f1ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f1ba:	2300      	movs	r3, #0
}
 800f1bc:	4618      	mov	r0, r3
 800f1be:	3710      	adds	r7, #16
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	bd80      	pop	{r7, pc}

0800f1c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f1c4:	b480      	push	{r7}
 800f1c6:	b083      	sub	sp, #12
 800f1c8:	af00      	add	r7, sp, #0
 800f1ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f1cc:	bf00      	nop
 800f1ce:	370c      	adds	r7, #12
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d6:	4770      	bx	lr

0800f1d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f1d8:	b480      	push	{r7}
 800f1da:	b083      	sub	sp, #12
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f1e0:	bf00      	nop
 800f1e2:	370c      	adds	r7, #12
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ea:	4770      	bx	lr

0800f1ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	b083      	sub	sp, #12
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f1f4:	bf00      	nop
 800f1f6:	370c      	adds	r7, #12
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fe:	4770      	bx	lr

0800f200 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f200:	b480      	push	{r7}
 800f202:	b083      	sub	sp, #12
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f208:	bf00      	nop
 800f20a:	370c      	adds	r7, #12
 800f20c:	46bd      	mov	sp, r7
 800f20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f212:	4770      	bx	lr

0800f214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f214:	b480      	push	{r7}
 800f216:	b085      	sub	sp, #20
 800f218:	af00      	add	r7, sp, #0
 800f21a:	6078      	str	r0, [r7, #4]
 800f21c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	4a40      	ldr	r2, [pc, #256]	; (800f328 <TIM_Base_SetConfig+0x114>)
 800f228:	4293      	cmp	r3, r2
 800f22a:	d013      	beq.n	800f254 <TIM_Base_SetConfig+0x40>
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f232:	d00f      	beq.n	800f254 <TIM_Base_SetConfig+0x40>
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	4a3d      	ldr	r2, [pc, #244]	; (800f32c <TIM_Base_SetConfig+0x118>)
 800f238:	4293      	cmp	r3, r2
 800f23a:	d00b      	beq.n	800f254 <TIM_Base_SetConfig+0x40>
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	4a3c      	ldr	r2, [pc, #240]	; (800f330 <TIM_Base_SetConfig+0x11c>)
 800f240:	4293      	cmp	r3, r2
 800f242:	d007      	beq.n	800f254 <TIM_Base_SetConfig+0x40>
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	4a3b      	ldr	r2, [pc, #236]	; (800f334 <TIM_Base_SetConfig+0x120>)
 800f248:	4293      	cmp	r3, r2
 800f24a:	d003      	beq.n	800f254 <TIM_Base_SetConfig+0x40>
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	4a3a      	ldr	r2, [pc, #232]	; (800f338 <TIM_Base_SetConfig+0x124>)
 800f250:	4293      	cmp	r3, r2
 800f252:	d108      	bne.n	800f266 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f25a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f25c:	683b      	ldr	r3, [r7, #0]
 800f25e:	685b      	ldr	r3, [r3, #4]
 800f260:	68fa      	ldr	r2, [r7, #12]
 800f262:	4313      	orrs	r3, r2
 800f264:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	4a2f      	ldr	r2, [pc, #188]	; (800f328 <TIM_Base_SetConfig+0x114>)
 800f26a:	4293      	cmp	r3, r2
 800f26c:	d02b      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f274:	d027      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	4a2c      	ldr	r2, [pc, #176]	; (800f32c <TIM_Base_SetConfig+0x118>)
 800f27a:	4293      	cmp	r3, r2
 800f27c:	d023      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	4a2b      	ldr	r2, [pc, #172]	; (800f330 <TIM_Base_SetConfig+0x11c>)
 800f282:	4293      	cmp	r3, r2
 800f284:	d01f      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	4a2a      	ldr	r2, [pc, #168]	; (800f334 <TIM_Base_SetConfig+0x120>)
 800f28a:	4293      	cmp	r3, r2
 800f28c:	d01b      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	4a29      	ldr	r2, [pc, #164]	; (800f338 <TIM_Base_SetConfig+0x124>)
 800f292:	4293      	cmp	r3, r2
 800f294:	d017      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	4a28      	ldr	r2, [pc, #160]	; (800f33c <TIM_Base_SetConfig+0x128>)
 800f29a:	4293      	cmp	r3, r2
 800f29c:	d013      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	4a27      	ldr	r2, [pc, #156]	; (800f340 <TIM_Base_SetConfig+0x12c>)
 800f2a2:	4293      	cmp	r3, r2
 800f2a4:	d00f      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	4a26      	ldr	r2, [pc, #152]	; (800f344 <TIM_Base_SetConfig+0x130>)
 800f2aa:	4293      	cmp	r3, r2
 800f2ac:	d00b      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	4a25      	ldr	r2, [pc, #148]	; (800f348 <TIM_Base_SetConfig+0x134>)
 800f2b2:	4293      	cmp	r3, r2
 800f2b4:	d007      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	4a24      	ldr	r2, [pc, #144]	; (800f34c <TIM_Base_SetConfig+0x138>)
 800f2ba:	4293      	cmp	r3, r2
 800f2bc:	d003      	beq.n	800f2c6 <TIM_Base_SetConfig+0xb2>
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	4a23      	ldr	r2, [pc, #140]	; (800f350 <TIM_Base_SetConfig+0x13c>)
 800f2c2:	4293      	cmp	r3, r2
 800f2c4:	d108      	bne.n	800f2d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f2cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f2ce:	683b      	ldr	r3, [r7, #0]
 800f2d0:	68db      	ldr	r3, [r3, #12]
 800f2d2:	68fa      	ldr	r2, [r7, #12]
 800f2d4:	4313      	orrs	r3, r2
 800f2d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	695b      	ldr	r3, [r3, #20]
 800f2e2:	4313      	orrs	r3, r2
 800f2e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	68fa      	ldr	r2, [r7, #12]
 800f2ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f2ec:	683b      	ldr	r3, [r7, #0]
 800f2ee:	689a      	ldr	r2, [r3, #8]
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f2f4:	683b      	ldr	r3, [r7, #0]
 800f2f6:	681a      	ldr	r2, [r3, #0]
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	4a0a      	ldr	r2, [pc, #40]	; (800f328 <TIM_Base_SetConfig+0x114>)
 800f300:	4293      	cmp	r3, r2
 800f302:	d003      	beq.n	800f30c <TIM_Base_SetConfig+0xf8>
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	4a0c      	ldr	r2, [pc, #48]	; (800f338 <TIM_Base_SetConfig+0x124>)
 800f308:	4293      	cmp	r3, r2
 800f30a:	d103      	bne.n	800f314 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f30c:	683b      	ldr	r3, [r7, #0]
 800f30e:	691a      	ldr	r2, [r3, #16]
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	2201      	movs	r2, #1
 800f318:	615a      	str	r2, [r3, #20]
}
 800f31a:	bf00      	nop
 800f31c:	3714      	adds	r7, #20
 800f31e:	46bd      	mov	sp, r7
 800f320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f324:	4770      	bx	lr
 800f326:	bf00      	nop
 800f328:	40010000 	.word	0x40010000
 800f32c:	40000400 	.word	0x40000400
 800f330:	40000800 	.word	0x40000800
 800f334:	40000c00 	.word	0x40000c00
 800f338:	40010400 	.word	0x40010400
 800f33c:	40014000 	.word	0x40014000
 800f340:	40014400 	.word	0x40014400
 800f344:	40014800 	.word	0x40014800
 800f348:	40001800 	.word	0x40001800
 800f34c:	40001c00 	.word	0x40001c00
 800f350:	40002000 	.word	0x40002000

0800f354 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f354:	b480      	push	{r7}
 800f356:	b087      	sub	sp, #28
 800f358:	af00      	add	r7, sp, #0
 800f35a:	6078      	str	r0, [r7, #4]
 800f35c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	6a1b      	ldr	r3, [r3, #32]
 800f362:	f023 0201 	bic.w	r2, r3, #1
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	6a1b      	ldr	r3, [r3, #32]
 800f36e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	685b      	ldr	r3, [r3, #4]
 800f374:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	699b      	ldr	r3, [r3, #24]
 800f37a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	f023 0303 	bic.w	r3, r3, #3
 800f38a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	68fa      	ldr	r2, [r7, #12]
 800f392:	4313      	orrs	r3, r2
 800f394:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f396:	697b      	ldr	r3, [r7, #20]
 800f398:	f023 0302 	bic.w	r3, r3, #2
 800f39c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	689b      	ldr	r3, [r3, #8]
 800f3a2:	697a      	ldr	r2, [r7, #20]
 800f3a4:	4313      	orrs	r3, r2
 800f3a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	4a20      	ldr	r2, [pc, #128]	; (800f42c <TIM_OC1_SetConfig+0xd8>)
 800f3ac:	4293      	cmp	r3, r2
 800f3ae:	d003      	beq.n	800f3b8 <TIM_OC1_SetConfig+0x64>
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	4a1f      	ldr	r2, [pc, #124]	; (800f430 <TIM_OC1_SetConfig+0xdc>)
 800f3b4:	4293      	cmp	r3, r2
 800f3b6:	d10c      	bne.n	800f3d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f3b8:	697b      	ldr	r3, [r7, #20]
 800f3ba:	f023 0308 	bic.w	r3, r3, #8
 800f3be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f3c0:	683b      	ldr	r3, [r7, #0]
 800f3c2:	68db      	ldr	r3, [r3, #12]
 800f3c4:	697a      	ldr	r2, [r7, #20]
 800f3c6:	4313      	orrs	r3, r2
 800f3c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f3ca:	697b      	ldr	r3, [r7, #20]
 800f3cc:	f023 0304 	bic.w	r3, r3, #4
 800f3d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	4a15      	ldr	r2, [pc, #84]	; (800f42c <TIM_OC1_SetConfig+0xd8>)
 800f3d6:	4293      	cmp	r3, r2
 800f3d8:	d003      	beq.n	800f3e2 <TIM_OC1_SetConfig+0x8e>
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	4a14      	ldr	r2, [pc, #80]	; (800f430 <TIM_OC1_SetConfig+0xdc>)
 800f3de:	4293      	cmp	r3, r2
 800f3e0:	d111      	bne.n	800f406 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f3e2:	693b      	ldr	r3, [r7, #16]
 800f3e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f3e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f3ea:	693b      	ldr	r3, [r7, #16]
 800f3ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f3f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f3f2:	683b      	ldr	r3, [r7, #0]
 800f3f4:	695b      	ldr	r3, [r3, #20]
 800f3f6:	693a      	ldr	r2, [r7, #16]
 800f3f8:	4313      	orrs	r3, r2
 800f3fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f3fc:	683b      	ldr	r3, [r7, #0]
 800f3fe:	699b      	ldr	r3, [r3, #24]
 800f400:	693a      	ldr	r2, [r7, #16]
 800f402:	4313      	orrs	r3, r2
 800f404:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	693a      	ldr	r2, [r7, #16]
 800f40a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	68fa      	ldr	r2, [r7, #12]
 800f410:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f412:	683b      	ldr	r3, [r7, #0]
 800f414:	685a      	ldr	r2, [r3, #4]
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	697a      	ldr	r2, [r7, #20]
 800f41e:	621a      	str	r2, [r3, #32]
}
 800f420:	bf00      	nop
 800f422:	371c      	adds	r7, #28
 800f424:	46bd      	mov	sp, r7
 800f426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42a:	4770      	bx	lr
 800f42c:	40010000 	.word	0x40010000
 800f430:	40010400 	.word	0x40010400

0800f434 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f434:	b480      	push	{r7}
 800f436:	b087      	sub	sp, #28
 800f438:	af00      	add	r7, sp, #0
 800f43a:	6078      	str	r0, [r7, #4]
 800f43c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6a1b      	ldr	r3, [r3, #32]
 800f442:	f023 0210 	bic.w	r2, r3, #16
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	6a1b      	ldr	r3, [r3, #32]
 800f44e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	685b      	ldr	r3, [r3, #4]
 800f454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	699b      	ldr	r3, [r3, #24]
 800f45a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f46a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f46c:	683b      	ldr	r3, [r7, #0]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	021b      	lsls	r3, r3, #8
 800f472:	68fa      	ldr	r2, [r7, #12]
 800f474:	4313      	orrs	r3, r2
 800f476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f478:	697b      	ldr	r3, [r7, #20]
 800f47a:	f023 0320 	bic.w	r3, r3, #32
 800f47e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f480:	683b      	ldr	r3, [r7, #0]
 800f482:	689b      	ldr	r3, [r3, #8]
 800f484:	011b      	lsls	r3, r3, #4
 800f486:	697a      	ldr	r2, [r7, #20]
 800f488:	4313      	orrs	r3, r2
 800f48a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	4a22      	ldr	r2, [pc, #136]	; (800f518 <TIM_OC2_SetConfig+0xe4>)
 800f490:	4293      	cmp	r3, r2
 800f492:	d003      	beq.n	800f49c <TIM_OC2_SetConfig+0x68>
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	4a21      	ldr	r2, [pc, #132]	; (800f51c <TIM_OC2_SetConfig+0xe8>)
 800f498:	4293      	cmp	r3, r2
 800f49a:	d10d      	bne.n	800f4b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f49c:	697b      	ldr	r3, [r7, #20]
 800f49e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f4a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	68db      	ldr	r3, [r3, #12]
 800f4a8:	011b      	lsls	r3, r3, #4
 800f4aa:	697a      	ldr	r2, [r7, #20]
 800f4ac:	4313      	orrs	r3, r2
 800f4ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f4b0:	697b      	ldr	r3, [r7, #20]
 800f4b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f4b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	4a17      	ldr	r2, [pc, #92]	; (800f518 <TIM_OC2_SetConfig+0xe4>)
 800f4bc:	4293      	cmp	r3, r2
 800f4be:	d003      	beq.n	800f4c8 <TIM_OC2_SetConfig+0x94>
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	4a16      	ldr	r2, [pc, #88]	; (800f51c <TIM_OC2_SetConfig+0xe8>)
 800f4c4:	4293      	cmp	r3, r2
 800f4c6:	d113      	bne.n	800f4f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f4c8:	693b      	ldr	r3, [r7, #16]
 800f4ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f4ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f4d0:	693b      	ldr	r3, [r7, #16]
 800f4d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f4d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	695b      	ldr	r3, [r3, #20]
 800f4dc:	009b      	lsls	r3, r3, #2
 800f4de:	693a      	ldr	r2, [r7, #16]
 800f4e0:	4313      	orrs	r3, r2
 800f4e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	699b      	ldr	r3, [r3, #24]
 800f4e8:	009b      	lsls	r3, r3, #2
 800f4ea:	693a      	ldr	r2, [r7, #16]
 800f4ec:	4313      	orrs	r3, r2
 800f4ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	693a      	ldr	r2, [r7, #16]
 800f4f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	68fa      	ldr	r2, [r7, #12]
 800f4fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f4fc:	683b      	ldr	r3, [r7, #0]
 800f4fe:	685a      	ldr	r2, [r3, #4]
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	697a      	ldr	r2, [r7, #20]
 800f508:	621a      	str	r2, [r3, #32]
}
 800f50a:	bf00      	nop
 800f50c:	371c      	adds	r7, #28
 800f50e:	46bd      	mov	sp, r7
 800f510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f514:	4770      	bx	lr
 800f516:	bf00      	nop
 800f518:	40010000 	.word	0x40010000
 800f51c:	40010400 	.word	0x40010400

0800f520 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f520:	b480      	push	{r7}
 800f522:	b087      	sub	sp, #28
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
 800f528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	6a1b      	ldr	r3, [r3, #32]
 800f52e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	6a1b      	ldr	r3, [r3, #32]
 800f53a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	685b      	ldr	r3, [r3, #4]
 800f540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	69db      	ldr	r3, [r3, #28]
 800f546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f54e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	f023 0303 	bic.w	r3, r3, #3
 800f556:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	68fa      	ldr	r2, [r7, #12]
 800f55e:	4313      	orrs	r3, r2
 800f560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f562:	697b      	ldr	r3, [r7, #20]
 800f564:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f568:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f56a:	683b      	ldr	r3, [r7, #0]
 800f56c:	689b      	ldr	r3, [r3, #8]
 800f56e:	021b      	lsls	r3, r3, #8
 800f570:	697a      	ldr	r2, [r7, #20]
 800f572:	4313      	orrs	r3, r2
 800f574:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	4a21      	ldr	r2, [pc, #132]	; (800f600 <TIM_OC3_SetConfig+0xe0>)
 800f57a:	4293      	cmp	r3, r2
 800f57c:	d003      	beq.n	800f586 <TIM_OC3_SetConfig+0x66>
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	4a20      	ldr	r2, [pc, #128]	; (800f604 <TIM_OC3_SetConfig+0xe4>)
 800f582:	4293      	cmp	r3, r2
 800f584:	d10d      	bne.n	800f5a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f586:	697b      	ldr	r3, [r7, #20]
 800f588:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f58c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f58e:	683b      	ldr	r3, [r7, #0]
 800f590:	68db      	ldr	r3, [r3, #12]
 800f592:	021b      	lsls	r3, r3, #8
 800f594:	697a      	ldr	r2, [r7, #20]
 800f596:	4313      	orrs	r3, r2
 800f598:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f59a:	697b      	ldr	r3, [r7, #20]
 800f59c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f5a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	4a16      	ldr	r2, [pc, #88]	; (800f600 <TIM_OC3_SetConfig+0xe0>)
 800f5a6:	4293      	cmp	r3, r2
 800f5a8:	d003      	beq.n	800f5b2 <TIM_OC3_SetConfig+0x92>
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	4a15      	ldr	r2, [pc, #84]	; (800f604 <TIM_OC3_SetConfig+0xe4>)
 800f5ae:	4293      	cmp	r3, r2
 800f5b0:	d113      	bne.n	800f5da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f5b2:	693b      	ldr	r3, [r7, #16]
 800f5b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f5b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f5ba:	693b      	ldr	r3, [r7, #16]
 800f5bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f5c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	695b      	ldr	r3, [r3, #20]
 800f5c6:	011b      	lsls	r3, r3, #4
 800f5c8:	693a      	ldr	r2, [r7, #16]
 800f5ca:	4313      	orrs	r3, r2
 800f5cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f5ce:	683b      	ldr	r3, [r7, #0]
 800f5d0:	699b      	ldr	r3, [r3, #24]
 800f5d2:	011b      	lsls	r3, r3, #4
 800f5d4:	693a      	ldr	r2, [r7, #16]
 800f5d6:	4313      	orrs	r3, r2
 800f5d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	693a      	ldr	r2, [r7, #16]
 800f5de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	68fa      	ldr	r2, [r7, #12]
 800f5e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f5e6:	683b      	ldr	r3, [r7, #0]
 800f5e8:	685a      	ldr	r2, [r3, #4]
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	697a      	ldr	r2, [r7, #20]
 800f5f2:	621a      	str	r2, [r3, #32]
}
 800f5f4:	bf00      	nop
 800f5f6:	371c      	adds	r7, #28
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5fe:	4770      	bx	lr
 800f600:	40010000 	.word	0x40010000
 800f604:	40010400 	.word	0x40010400

0800f608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f608:	b480      	push	{r7}
 800f60a:	b087      	sub	sp, #28
 800f60c:	af00      	add	r7, sp, #0
 800f60e:	6078      	str	r0, [r7, #4]
 800f610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	6a1b      	ldr	r3, [r3, #32]
 800f616:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	6a1b      	ldr	r3, [r3, #32]
 800f622:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	685b      	ldr	r3, [r3, #4]
 800f628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	69db      	ldr	r3, [r3, #28]
 800f62e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f63e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f640:	683b      	ldr	r3, [r7, #0]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	021b      	lsls	r3, r3, #8
 800f646:	68fa      	ldr	r2, [r7, #12]
 800f648:	4313      	orrs	r3, r2
 800f64a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f64c:	693b      	ldr	r3, [r7, #16]
 800f64e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	689b      	ldr	r3, [r3, #8]
 800f658:	031b      	lsls	r3, r3, #12
 800f65a:	693a      	ldr	r2, [r7, #16]
 800f65c:	4313      	orrs	r3, r2
 800f65e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	4a12      	ldr	r2, [pc, #72]	; (800f6ac <TIM_OC4_SetConfig+0xa4>)
 800f664:	4293      	cmp	r3, r2
 800f666:	d003      	beq.n	800f670 <TIM_OC4_SetConfig+0x68>
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	4a11      	ldr	r2, [pc, #68]	; (800f6b0 <TIM_OC4_SetConfig+0xa8>)
 800f66c:	4293      	cmp	r3, r2
 800f66e:	d109      	bne.n	800f684 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f676:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	695b      	ldr	r3, [r3, #20]
 800f67c:	019b      	lsls	r3, r3, #6
 800f67e:	697a      	ldr	r2, [r7, #20]
 800f680:	4313      	orrs	r3, r2
 800f682:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	697a      	ldr	r2, [r7, #20]
 800f688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	68fa      	ldr	r2, [r7, #12]
 800f68e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	685a      	ldr	r2, [r3, #4]
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	693a      	ldr	r2, [r7, #16]
 800f69c:	621a      	str	r2, [r3, #32]
}
 800f69e:	bf00      	nop
 800f6a0:	371c      	adds	r7, #28
 800f6a2:	46bd      	mov	sp, r7
 800f6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a8:	4770      	bx	lr
 800f6aa:	bf00      	nop
 800f6ac:	40010000 	.word	0x40010000
 800f6b0:	40010400 	.word	0x40010400

0800f6b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f6b4:	b480      	push	{r7}
 800f6b6:	b087      	sub	sp, #28
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	60f8      	str	r0, [r7, #12]
 800f6bc:	60b9      	str	r1, [r7, #8]
 800f6be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f6c0:	68bb      	ldr	r3, [r7, #8]
 800f6c2:	f003 031f 	and.w	r3, r3, #31
 800f6c6:	2201      	movs	r2, #1
 800f6c8:	fa02 f303 	lsl.w	r3, r2, r3
 800f6cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	6a1a      	ldr	r2, [r3, #32]
 800f6d2:	697b      	ldr	r3, [r7, #20]
 800f6d4:	43db      	mvns	r3, r3
 800f6d6:	401a      	ands	r2, r3
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	6a1a      	ldr	r2, [r3, #32]
 800f6e0:	68bb      	ldr	r3, [r7, #8]
 800f6e2:	f003 031f 	and.w	r3, r3, #31
 800f6e6:	6879      	ldr	r1, [r7, #4]
 800f6e8:	fa01 f303 	lsl.w	r3, r1, r3
 800f6ec:	431a      	orrs	r2, r3
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	621a      	str	r2, [r3, #32]
}
 800f6f2:	bf00      	nop
 800f6f4:	371c      	adds	r7, #28
 800f6f6:	46bd      	mov	sp, r7
 800f6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6fc:	4770      	bx	lr
	...

0800f700 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f700:	b480      	push	{r7}
 800f702:	b085      	sub	sp, #20
 800f704:	af00      	add	r7, sp, #0
 800f706:	6078      	str	r0, [r7, #4]
 800f708:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f710:	2b01      	cmp	r3, #1
 800f712:	d101      	bne.n	800f718 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f714:	2302      	movs	r3, #2
 800f716:	e05a      	b.n	800f7ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	2201      	movs	r2, #1
 800f71c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	2202      	movs	r2, #2
 800f724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	685b      	ldr	r3, [r3, #4]
 800f72e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	689b      	ldr	r3, [r3, #8]
 800f736:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f73e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f740:	683b      	ldr	r3, [r7, #0]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	68fa      	ldr	r2, [r7, #12]
 800f746:	4313      	orrs	r3, r2
 800f748:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	68fa      	ldr	r2, [r7, #12]
 800f750:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	4a21      	ldr	r2, [pc, #132]	; (800f7dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800f758:	4293      	cmp	r3, r2
 800f75a:	d022      	beq.n	800f7a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f764:	d01d      	beq.n	800f7a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	4a1d      	ldr	r2, [pc, #116]	; (800f7e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f76c:	4293      	cmp	r3, r2
 800f76e:	d018      	beq.n	800f7a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	4a1b      	ldr	r2, [pc, #108]	; (800f7e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f776:	4293      	cmp	r3, r2
 800f778:	d013      	beq.n	800f7a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	4a1a      	ldr	r2, [pc, #104]	; (800f7e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d00e      	beq.n	800f7a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4a18      	ldr	r2, [pc, #96]	; (800f7ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f78a:	4293      	cmp	r3, r2
 800f78c:	d009      	beq.n	800f7a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	4a17      	ldr	r2, [pc, #92]	; (800f7f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f794:	4293      	cmp	r3, r2
 800f796:	d004      	beq.n	800f7a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	4a15      	ldr	r2, [pc, #84]	; (800f7f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f79e:	4293      	cmp	r3, r2
 800f7a0:	d10c      	bne.n	800f7bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f7a2:	68bb      	ldr	r3, [r7, #8]
 800f7a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f7a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f7aa:	683b      	ldr	r3, [r7, #0]
 800f7ac:	685b      	ldr	r3, [r3, #4]
 800f7ae:	68ba      	ldr	r2, [r7, #8]
 800f7b0:	4313      	orrs	r3, r2
 800f7b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	68ba      	ldr	r2, [r7, #8]
 800f7ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	2201      	movs	r2, #1
 800f7c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	2200      	movs	r2, #0
 800f7c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f7cc:	2300      	movs	r3, #0
}
 800f7ce:	4618      	mov	r0, r3
 800f7d0:	3714      	adds	r7, #20
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d8:	4770      	bx	lr
 800f7da:	bf00      	nop
 800f7dc:	40010000 	.word	0x40010000
 800f7e0:	40000400 	.word	0x40000400
 800f7e4:	40000800 	.word	0x40000800
 800f7e8:	40000c00 	.word	0x40000c00
 800f7ec:	40010400 	.word	0x40010400
 800f7f0:	40014000 	.word	0x40014000
 800f7f4:	40001800 	.word	0x40001800

0800f7f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f7f8:	b480      	push	{r7}
 800f7fa:	b085      	sub	sp, #20
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	6078      	str	r0, [r7, #4]
 800f800:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f802:	2300      	movs	r3, #0
 800f804:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f80c:	2b01      	cmp	r3, #1
 800f80e:	d101      	bne.n	800f814 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f810:	2302      	movs	r3, #2
 800f812:	e03d      	b.n	800f890 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	2201      	movs	r2, #1
 800f818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800f822:	683b      	ldr	r3, [r7, #0]
 800f824:	68db      	ldr	r3, [r3, #12]
 800f826:	4313      	orrs	r3, r2
 800f828:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800f830:	683b      	ldr	r3, [r7, #0]
 800f832:	689b      	ldr	r3, [r3, #8]
 800f834:	4313      	orrs	r3, r2
 800f836:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	685b      	ldr	r3, [r3, #4]
 800f842:	4313      	orrs	r3, r2
 800f844:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	4313      	orrs	r3, r2
 800f852:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f85a:	683b      	ldr	r3, [r7, #0]
 800f85c:	691b      	ldr	r3, [r3, #16]
 800f85e:	4313      	orrs	r3, r2
 800f860:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	695b      	ldr	r3, [r3, #20]
 800f86c:	4313      	orrs	r3, r2
 800f86e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800f876:	683b      	ldr	r3, [r7, #0]
 800f878:	69db      	ldr	r3, [r3, #28]
 800f87a:	4313      	orrs	r3, r2
 800f87c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	68fa      	ldr	r2, [r7, #12]
 800f884:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	2200      	movs	r2, #0
 800f88a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f88e:	2300      	movs	r3, #0
}
 800f890:	4618      	mov	r0, r3
 800f892:	3714      	adds	r7, #20
 800f894:	46bd      	mov	sp, r7
 800f896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f89a:	4770      	bx	lr

0800f89c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f89c:	b480      	push	{r7}
 800f89e:	b083      	sub	sp, #12
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f8a4:	bf00      	nop
 800f8a6:	370c      	adds	r7, #12
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ae:	4770      	bx	lr

0800f8b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f8b0:	b480      	push	{r7}
 800f8b2:	b083      	sub	sp, #12
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f8b8:	bf00      	nop
 800f8ba:	370c      	adds	r7, #12
 800f8bc:	46bd      	mov	sp, r7
 800f8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c2:	4770      	bx	lr

0800f8c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b082      	sub	sp, #8
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d101      	bne.n	800f8d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f8d2:	2301      	movs	r3, #1
 800f8d4:	e03f      	b.n	800f956 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f8dc:	b2db      	uxtb	r3, r3
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d106      	bne.n	800f8f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	2200      	movs	r2, #0
 800f8e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f8ea:	6878      	ldr	r0, [r7, #4]
 800f8ec:	f7f7 fcc8 	bl	8007280 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	2224      	movs	r2, #36	; 0x24
 800f8f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	68da      	ldr	r2, [r3, #12]
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f906:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800f908:	6878      	ldr	r0, [r7, #4]
 800f90a:	f000 f829 	bl	800f960 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	691a      	ldr	r2, [r3, #16]
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800f91c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	695a      	ldr	r2, [r3, #20]
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800f92c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	68da      	ldr	r2, [r3, #12]
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f93c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	2200      	movs	r2, #0
 800f942:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	2220      	movs	r2, #32
 800f948:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	2220      	movs	r2, #32
 800f950:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800f954:	2300      	movs	r3, #0
}
 800f956:	4618      	mov	r0, r3
 800f958:	3708      	adds	r7, #8
 800f95a:	46bd      	mov	sp, r7
 800f95c:	bd80      	pop	{r7, pc}
	...

0800f960 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f964:	b085      	sub	sp, #20
 800f966:	af00      	add	r7, sp, #0
 800f968:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	691b      	ldr	r3, [r3, #16]
 800f970:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	68da      	ldr	r2, [r3, #12]
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	430a      	orrs	r2, r1
 800f97e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	689a      	ldr	r2, [r3, #8]
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	691b      	ldr	r3, [r3, #16]
 800f988:	431a      	orrs	r2, r3
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	695b      	ldr	r3, [r3, #20]
 800f98e:	431a      	orrs	r2, r3
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	69db      	ldr	r3, [r3, #28]
 800f994:	4313      	orrs	r3, r2
 800f996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	68db      	ldr	r3, [r3, #12]
 800f99e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800f9a2:	f023 030c 	bic.w	r3, r3, #12
 800f9a6:	687a      	ldr	r2, [r7, #4]
 800f9a8:	6812      	ldr	r2, [r2, #0]
 800f9aa:	68f9      	ldr	r1, [r7, #12]
 800f9ac:	430b      	orrs	r3, r1
 800f9ae:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	695b      	ldr	r3, [r3, #20]
 800f9b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	699a      	ldr	r2, [r3, #24]
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	430a      	orrs	r2, r1
 800f9c4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	69db      	ldr	r3, [r3, #28]
 800f9ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f9ce:	f040 818b 	bne.w	800fce8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	4ac1      	ldr	r2, [pc, #772]	; (800fcdc <UART_SetConfig+0x37c>)
 800f9d8:	4293      	cmp	r3, r2
 800f9da:	d005      	beq.n	800f9e8 <UART_SetConfig+0x88>
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	4abf      	ldr	r2, [pc, #764]	; (800fce0 <UART_SetConfig+0x380>)
 800f9e2:	4293      	cmp	r3, r2
 800f9e4:	f040 80bd 	bne.w	800fb62 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800f9e8:	f7fc fbcc 	bl	800c184 <HAL_RCC_GetPCLK2Freq>
 800f9ec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f9ee:	68bb      	ldr	r3, [r7, #8]
 800f9f0:	461d      	mov	r5, r3
 800f9f2:	f04f 0600 	mov.w	r6, #0
 800f9f6:	46a8      	mov	r8, r5
 800f9f8:	46b1      	mov	r9, r6
 800f9fa:	eb18 0308 	adds.w	r3, r8, r8
 800f9fe:	eb49 0409 	adc.w	r4, r9, r9
 800fa02:	4698      	mov	r8, r3
 800fa04:	46a1      	mov	r9, r4
 800fa06:	eb18 0805 	adds.w	r8, r8, r5
 800fa0a:	eb49 0906 	adc.w	r9, r9, r6
 800fa0e:	f04f 0100 	mov.w	r1, #0
 800fa12:	f04f 0200 	mov.w	r2, #0
 800fa16:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fa1a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fa1e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fa22:	4688      	mov	r8, r1
 800fa24:	4691      	mov	r9, r2
 800fa26:	eb18 0005 	adds.w	r0, r8, r5
 800fa2a:	eb49 0106 	adc.w	r1, r9, r6
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	685b      	ldr	r3, [r3, #4]
 800fa32:	461d      	mov	r5, r3
 800fa34:	f04f 0600 	mov.w	r6, #0
 800fa38:	196b      	adds	r3, r5, r5
 800fa3a:	eb46 0406 	adc.w	r4, r6, r6
 800fa3e:	461a      	mov	r2, r3
 800fa40:	4623      	mov	r3, r4
 800fa42:	f7f1 f939 	bl	8000cb8 <__aeabi_uldivmod>
 800fa46:	4603      	mov	r3, r0
 800fa48:	460c      	mov	r4, r1
 800fa4a:	461a      	mov	r2, r3
 800fa4c:	4ba5      	ldr	r3, [pc, #660]	; (800fce4 <UART_SetConfig+0x384>)
 800fa4e:	fba3 2302 	umull	r2, r3, r3, r2
 800fa52:	095b      	lsrs	r3, r3, #5
 800fa54:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	461d      	mov	r5, r3
 800fa5c:	f04f 0600 	mov.w	r6, #0
 800fa60:	46a9      	mov	r9, r5
 800fa62:	46b2      	mov	sl, r6
 800fa64:	eb19 0309 	adds.w	r3, r9, r9
 800fa68:	eb4a 040a 	adc.w	r4, sl, sl
 800fa6c:	4699      	mov	r9, r3
 800fa6e:	46a2      	mov	sl, r4
 800fa70:	eb19 0905 	adds.w	r9, r9, r5
 800fa74:	eb4a 0a06 	adc.w	sl, sl, r6
 800fa78:	f04f 0100 	mov.w	r1, #0
 800fa7c:	f04f 0200 	mov.w	r2, #0
 800fa80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fa84:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fa88:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fa8c:	4689      	mov	r9, r1
 800fa8e:	4692      	mov	sl, r2
 800fa90:	eb19 0005 	adds.w	r0, r9, r5
 800fa94:	eb4a 0106 	adc.w	r1, sl, r6
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	685b      	ldr	r3, [r3, #4]
 800fa9c:	461d      	mov	r5, r3
 800fa9e:	f04f 0600 	mov.w	r6, #0
 800faa2:	196b      	adds	r3, r5, r5
 800faa4:	eb46 0406 	adc.w	r4, r6, r6
 800faa8:	461a      	mov	r2, r3
 800faaa:	4623      	mov	r3, r4
 800faac:	f7f1 f904 	bl	8000cb8 <__aeabi_uldivmod>
 800fab0:	4603      	mov	r3, r0
 800fab2:	460c      	mov	r4, r1
 800fab4:	461a      	mov	r2, r3
 800fab6:	4b8b      	ldr	r3, [pc, #556]	; (800fce4 <UART_SetConfig+0x384>)
 800fab8:	fba3 1302 	umull	r1, r3, r3, r2
 800fabc:	095b      	lsrs	r3, r3, #5
 800fabe:	2164      	movs	r1, #100	; 0x64
 800fac0:	fb01 f303 	mul.w	r3, r1, r3
 800fac4:	1ad3      	subs	r3, r2, r3
 800fac6:	00db      	lsls	r3, r3, #3
 800fac8:	3332      	adds	r3, #50	; 0x32
 800faca:	4a86      	ldr	r2, [pc, #536]	; (800fce4 <UART_SetConfig+0x384>)
 800facc:	fba2 2303 	umull	r2, r3, r2, r3
 800fad0:	095b      	lsrs	r3, r3, #5
 800fad2:	005b      	lsls	r3, r3, #1
 800fad4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fad8:	4498      	add	r8, r3
 800fada:	68bb      	ldr	r3, [r7, #8]
 800fadc:	461d      	mov	r5, r3
 800fade:	f04f 0600 	mov.w	r6, #0
 800fae2:	46a9      	mov	r9, r5
 800fae4:	46b2      	mov	sl, r6
 800fae6:	eb19 0309 	adds.w	r3, r9, r9
 800faea:	eb4a 040a 	adc.w	r4, sl, sl
 800faee:	4699      	mov	r9, r3
 800faf0:	46a2      	mov	sl, r4
 800faf2:	eb19 0905 	adds.w	r9, r9, r5
 800faf6:	eb4a 0a06 	adc.w	sl, sl, r6
 800fafa:	f04f 0100 	mov.w	r1, #0
 800fafe:	f04f 0200 	mov.w	r2, #0
 800fb02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fb06:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fb0a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fb0e:	4689      	mov	r9, r1
 800fb10:	4692      	mov	sl, r2
 800fb12:	eb19 0005 	adds.w	r0, r9, r5
 800fb16:	eb4a 0106 	adc.w	r1, sl, r6
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	685b      	ldr	r3, [r3, #4]
 800fb1e:	461d      	mov	r5, r3
 800fb20:	f04f 0600 	mov.w	r6, #0
 800fb24:	196b      	adds	r3, r5, r5
 800fb26:	eb46 0406 	adc.w	r4, r6, r6
 800fb2a:	461a      	mov	r2, r3
 800fb2c:	4623      	mov	r3, r4
 800fb2e:	f7f1 f8c3 	bl	8000cb8 <__aeabi_uldivmod>
 800fb32:	4603      	mov	r3, r0
 800fb34:	460c      	mov	r4, r1
 800fb36:	461a      	mov	r2, r3
 800fb38:	4b6a      	ldr	r3, [pc, #424]	; (800fce4 <UART_SetConfig+0x384>)
 800fb3a:	fba3 1302 	umull	r1, r3, r3, r2
 800fb3e:	095b      	lsrs	r3, r3, #5
 800fb40:	2164      	movs	r1, #100	; 0x64
 800fb42:	fb01 f303 	mul.w	r3, r1, r3
 800fb46:	1ad3      	subs	r3, r2, r3
 800fb48:	00db      	lsls	r3, r3, #3
 800fb4a:	3332      	adds	r3, #50	; 0x32
 800fb4c:	4a65      	ldr	r2, [pc, #404]	; (800fce4 <UART_SetConfig+0x384>)
 800fb4e:	fba2 2303 	umull	r2, r3, r2, r3
 800fb52:	095b      	lsrs	r3, r3, #5
 800fb54:	f003 0207 	and.w	r2, r3, #7
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	4442      	add	r2, r8
 800fb5e:	609a      	str	r2, [r3, #8]
 800fb60:	e26f      	b.n	8010042 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800fb62:	f7fc fafb 	bl	800c15c <HAL_RCC_GetPCLK1Freq>
 800fb66:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fb68:	68bb      	ldr	r3, [r7, #8]
 800fb6a:	461d      	mov	r5, r3
 800fb6c:	f04f 0600 	mov.w	r6, #0
 800fb70:	46a8      	mov	r8, r5
 800fb72:	46b1      	mov	r9, r6
 800fb74:	eb18 0308 	adds.w	r3, r8, r8
 800fb78:	eb49 0409 	adc.w	r4, r9, r9
 800fb7c:	4698      	mov	r8, r3
 800fb7e:	46a1      	mov	r9, r4
 800fb80:	eb18 0805 	adds.w	r8, r8, r5
 800fb84:	eb49 0906 	adc.w	r9, r9, r6
 800fb88:	f04f 0100 	mov.w	r1, #0
 800fb8c:	f04f 0200 	mov.w	r2, #0
 800fb90:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fb94:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fb98:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fb9c:	4688      	mov	r8, r1
 800fb9e:	4691      	mov	r9, r2
 800fba0:	eb18 0005 	adds.w	r0, r8, r5
 800fba4:	eb49 0106 	adc.w	r1, r9, r6
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	685b      	ldr	r3, [r3, #4]
 800fbac:	461d      	mov	r5, r3
 800fbae:	f04f 0600 	mov.w	r6, #0
 800fbb2:	196b      	adds	r3, r5, r5
 800fbb4:	eb46 0406 	adc.w	r4, r6, r6
 800fbb8:	461a      	mov	r2, r3
 800fbba:	4623      	mov	r3, r4
 800fbbc:	f7f1 f87c 	bl	8000cb8 <__aeabi_uldivmod>
 800fbc0:	4603      	mov	r3, r0
 800fbc2:	460c      	mov	r4, r1
 800fbc4:	461a      	mov	r2, r3
 800fbc6:	4b47      	ldr	r3, [pc, #284]	; (800fce4 <UART_SetConfig+0x384>)
 800fbc8:	fba3 2302 	umull	r2, r3, r3, r2
 800fbcc:	095b      	lsrs	r3, r3, #5
 800fbce:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fbd2:	68bb      	ldr	r3, [r7, #8]
 800fbd4:	461d      	mov	r5, r3
 800fbd6:	f04f 0600 	mov.w	r6, #0
 800fbda:	46a9      	mov	r9, r5
 800fbdc:	46b2      	mov	sl, r6
 800fbde:	eb19 0309 	adds.w	r3, r9, r9
 800fbe2:	eb4a 040a 	adc.w	r4, sl, sl
 800fbe6:	4699      	mov	r9, r3
 800fbe8:	46a2      	mov	sl, r4
 800fbea:	eb19 0905 	adds.w	r9, r9, r5
 800fbee:	eb4a 0a06 	adc.w	sl, sl, r6
 800fbf2:	f04f 0100 	mov.w	r1, #0
 800fbf6:	f04f 0200 	mov.w	r2, #0
 800fbfa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fbfe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fc02:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fc06:	4689      	mov	r9, r1
 800fc08:	4692      	mov	sl, r2
 800fc0a:	eb19 0005 	adds.w	r0, r9, r5
 800fc0e:	eb4a 0106 	adc.w	r1, sl, r6
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	685b      	ldr	r3, [r3, #4]
 800fc16:	461d      	mov	r5, r3
 800fc18:	f04f 0600 	mov.w	r6, #0
 800fc1c:	196b      	adds	r3, r5, r5
 800fc1e:	eb46 0406 	adc.w	r4, r6, r6
 800fc22:	461a      	mov	r2, r3
 800fc24:	4623      	mov	r3, r4
 800fc26:	f7f1 f847 	bl	8000cb8 <__aeabi_uldivmod>
 800fc2a:	4603      	mov	r3, r0
 800fc2c:	460c      	mov	r4, r1
 800fc2e:	461a      	mov	r2, r3
 800fc30:	4b2c      	ldr	r3, [pc, #176]	; (800fce4 <UART_SetConfig+0x384>)
 800fc32:	fba3 1302 	umull	r1, r3, r3, r2
 800fc36:	095b      	lsrs	r3, r3, #5
 800fc38:	2164      	movs	r1, #100	; 0x64
 800fc3a:	fb01 f303 	mul.w	r3, r1, r3
 800fc3e:	1ad3      	subs	r3, r2, r3
 800fc40:	00db      	lsls	r3, r3, #3
 800fc42:	3332      	adds	r3, #50	; 0x32
 800fc44:	4a27      	ldr	r2, [pc, #156]	; (800fce4 <UART_SetConfig+0x384>)
 800fc46:	fba2 2303 	umull	r2, r3, r2, r3
 800fc4a:	095b      	lsrs	r3, r3, #5
 800fc4c:	005b      	lsls	r3, r3, #1
 800fc4e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fc52:	4498      	add	r8, r3
 800fc54:	68bb      	ldr	r3, [r7, #8]
 800fc56:	461d      	mov	r5, r3
 800fc58:	f04f 0600 	mov.w	r6, #0
 800fc5c:	46a9      	mov	r9, r5
 800fc5e:	46b2      	mov	sl, r6
 800fc60:	eb19 0309 	adds.w	r3, r9, r9
 800fc64:	eb4a 040a 	adc.w	r4, sl, sl
 800fc68:	4699      	mov	r9, r3
 800fc6a:	46a2      	mov	sl, r4
 800fc6c:	eb19 0905 	adds.w	r9, r9, r5
 800fc70:	eb4a 0a06 	adc.w	sl, sl, r6
 800fc74:	f04f 0100 	mov.w	r1, #0
 800fc78:	f04f 0200 	mov.w	r2, #0
 800fc7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fc80:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fc84:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fc88:	4689      	mov	r9, r1
 800fc8a:	4692      	mov	sl, r2
 800fc8c:	eb19 0005 	adds.w	r0, r9, r5
 800fc90:	eb4a 0106 	adc.w	r1, sl, r6
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	685b      	ldr	r3, [r3, #4]
 800fc98:	461d      	mov	r5, r3
 800fc9a:	f04f 0600 	mov.w	r6, #0
 800fc9e:	196b      	adds	r3, r5, r5
 800fca0:	eb46 0406 	adc.w	r4, r6, r6
 800fca4:	461a      	mov	r2, r3
 800fca6:	4623      	mov	r3, r4
 800fca8:	f7f1 f806 	bl	8000cb8 <__aeabi_uldivmod>
 800fcac:	4603      	mov	r3, r0
 800fcae:	460c      	mov	r4, r1
 800fcb0:	461a      	mov	r2, r3
 800fcb2:	4b0c      	ldr	r3, [pc, #48]	; (800fce4 <UART_SetConfig+0x384>)
 800fcb4:	fba3 1302 	umull	r1, r3, r3, r2
 800fcb8:	095b      	lsrs	r3, r3, #5
 800fcba:	2164      	movs	r1, #100	; 0x64
 800fcbc:	fb01 f303 	mul.w	r3, r1, r3
 800fcc0:	1ad3      	subs	r3, r2, r3
 800fcc2:	00db      	lsls	r3, r3, #3
 800fcc4:	3332      	adds	r3, #50	; 0x32
 800fcc6:	4a07      	ldr	r2, [pc, #28]	; (800fce4 <UART_SetConfig+0x384>)
 800fcc8:	fba2 2303 	umull	r2, r3, r2, r3
 800fccc:	095b      	lsrs	r3, r3, #5
 800fcce:	f003 0207 	and.w	r2, r3, #7
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	4442      	add	r2, r8
 800fcd8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800fcda:	e1b2      	b.n	8010042 <UART_SetConfig+0x6e2>
 800fcdc:	40011000 	.word	0x40011000
 800fce0:	40011400 	.word	0x40011400
 800fce4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	4ad7      	ldr	r2, [pc, #860]	; (801004c <UART_SetConfig+0x6ec>)
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d005      	beq.n	800fcfe <UART_SetConfig+0x39e>
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	4ad6      	ldr	r2, [pc, #856]	; (8010050 <UART_SetConfig+0x6f0>)
 800fcf8:	4293      	cmp	r3, r2
 800fcfa:	f040 80d1 	bne.w	800fea0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800fcfe:	f7fc fa41 	bl	800c184 <HAL_RCC_GetPCLK2Freq>
 800fd02:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800fd04:	68bb      	ldr	r3, [r7, #8]
 800fd06:	469a      	mov	sl, r3
 800fd08:	f04f 0b00 	mov.w	fp, #0
 800fd0c:	46d0      	mov	r8, sl
 800fd0e:	46d9      	mov	r9, fp
 800fd10:	eb18 0308 	adds.w	r3, r8, r8
 800fd14:	eb49 0409 	adc.w	r4, r9, r9
 800fd18:	4698      	mov	r8, r3
 800fd1a:	46a1      	mov	r9, r4
 800fd1c:	eb18 080a 	adds.w	r8, r8, sl
 800fd20:	eb49 090b 	adc.w	r9, r9, fp
 800fd24:	f04f 0100 	mov.w	r1, #0
 800fd28:	f04f 0200 	mov.w	r2, #0
 800fd2c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fd30:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fd34:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fd38:	4688      	mov	r8, r1
 800fd3a:	4691      	mov	r9, r2
 800fd3c:	eb1a 0508 	adds.w	r5, sl, r8
 800fd40:	eb4b 0609 	adc.w	r6, fp, r9
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	685b      	ldr	r3, [r3, #4]
 800fd48:	4619      	mov	r1, r3
 800fd4a:	f04f 0200 	mov.w	r2, #0
 800fd4e:	f04f 0300 	mov.w	r3, #0
 800fd52:	f04f 0400 	mov.w	r4, #0
 800fd56:	0094      	lsls	r4, r2, #2
 800fd58:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800fd5c:	008b      	lsls	r3, r1, #2
 800fd5e:	461a      	mov	r2, r3
 800fd60:	4623      	mov	r3, r4
 800fd62:	4628      	mov	r0, r5
 800fd64:	4631      	mov	r1, r6
 800fd66:	f7f0 ffa7 	bl	8000cb8 <__aeabi_uldivmod>
 800fd6a:	4603      	mov	r3, r0
 800fd6c:	460c      	mov	r4, r1
 800fd6e:	461a      	mov	r2, r3
 800fd70:	4bb8      	ldr	r3, [pc, #736]	; (8010054 <UART_SetConfig+0x6f4>)
 800fd72:	fba3 2302 	umull	r2, r3, r3, r2
 800fd76:	095b      	lsrs	r3, r3, #5
 800fd78:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fd7c:	68bb      	ldr	r3, [r7, #8]
 800fd7e:	469b      	mov	fp, r3
 800fd80:	f04f 0c00 	mov.w	ip, #0
 800fd84:	46d9      	mov	r9, fp
 800fd86:	46e2      	mov	sl, ip
 800fd88:	eb19 0309 	adds.w	r3, r9, r9
 800fd8c:	eb4a 040a 	adc.w	r4, sl, sl
 800fd90:	4699      	mov	r9, r3
 800fd92:	46a2      	mov	sl, r4
 800fd94:	eb19 090b 	adds.w	r9, r9, fp
 800fd98:	eb4a 0a0c 	adc.w	sl, sl, ip
 800fd9c:	f04f 0100 	mov.w	r1, #0
 800fda0:	f04f 0200 	mov.w	r2, #0
 800fda4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fda8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fdac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fdb0:	4689      	mov	r9, r1
 800fdb2:	4692      	mov	sl, r2
 800fdb4:	eb1b 0509 	adds.w	r5, fp, r9
 800fdb8:	eb4c 060a 	adc.w	r6, ip, sl
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	685b      	ldr	r3, [r3, #4]
 800fdc0:	4619      	mov	r1, r3
 800fdc2:	f04f 0200 	mov.w	r2, #0
 800fdc6:	f04f 0300 	mov.w	r3, #0
 800fdca:	f04f 0400 	mov.w	r4, #0
 800fdce:	0094      	lsls	r4, r2, #2
 800fdd0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800fdd4:	008b      	lsls	r3, r1, #2
 800fdd6:	461a      	mov	r2, r3
 800fdd8:	4623      	mov	r3, r4
 800fdda:	4628      	mov	r0, r5
 800fddc:	4631      	mov	r1, r6
 800fdde:	f7f0 ff6b 	bl	8000cb8 <__aeabi_uldivmod>
 800fde2:	4603      	mov	r3, r0
 800fde4:	460c      	mov	r4, r1
 800fde6:	461a      	mov	r2, r3
 800fde8:	4b9a      	ldr	r3, [pc, #616]	; (8010054 <UART_SetConfig+0x6f4>)
 800fdea:	fba3 1302 	umull	r1, r3, r3, r2
 800fdee:	095b      	lsrs	r3, r3, #5
 800fdf0:	2164      	movs	r1, #100	; 0x64
 800fdf2:	fb01 f303 	mul.w	r3, r1, r3
 800fdf6:	1ad3      	subs	r3, r2, r3
 800fdf8:	011b      	lsls	r3, r3, #4
 800fdfa:	3332      	adds	r3, #50	; 0x32
 800fdfc:	4a95      	ldr	r2, [pc, #596]	; (8010054 <UART_SetConfig+0x6f4>)
 800fdfe:	fba2 2303 	umull	r2, r3, r2, r3
 800fe02:	095b      	lsrs	r3, r3, #5
 800fe04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fe08:	4498      	add	r8, r3
 800fe0a:	68bb      	ldr	r3, [r7, #8]
 800fe0c:	469b      	mov	fp, r3
 800fe0e:	f04f 0c00 	mov.w	ip, #0
 800fe12:	46d9      	mov	r9, fp
 800fe14:	46e2      	mov	sl, ip
 800fe16:	eb19 0309 	adds.w	r3, r9, r9
 800fe1a:	eb4a 040a 	adc.w	r4, sl, sl
 800fe1e:	4699      	mov	r9, r3
 800fe20:	46a2      	mov	sl, r4
 800fe22:	eb19 090b 	adds.w	r9, r9, fp
 800fe26:	eb4a 0a0c 	adc.w	sl, sl, ip
 800fe2a:	f04f 0100 	mov.w	r1, #0
 800fe2e:	f04f 0200 	mov.w	r2, #0
 800fe32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fe36:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fe3a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fe3e:	4689      	mov	r9, r1
 800fe40:	4692      	mov	sl, r2
 800fe42:	eb1b 0509 	adds.w	r5, fp, r9
 800fe46:	eb4c 060a 	adc.w	r6, ip, sl
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	685b      	ldr	r3, [r3, #4]
 800fe4e:	4619      	mov	r1, r3
 800fe50:	f04f 0200 	mov.w	r2, #0
 800fe54:	f04f 0300 	mov.w	r3, #0
 800fe58:	f04f 0400 	mov.w	r4, #0
 800fe5c:	0094      	lsls	r4, r2, #2
 800fe5e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800fe62:	008b      	lsls	r3, r1, #2
 800fe64:	461a      	mov	r2, r3
 800fe66:	4623      	mov	r3, r4
 800fe68:	4628      	mov	r0, r5
 800fe6a:	4631      	mov	r1, r6
 800fe6c:	f7f0 ff24 	bl	8000cb8 <__aeabi_uldivmod>
 800fe70:	4603      	mov	r3, r0
 800fe72:	460c      	mov	r4, r1
 800fe74:	461a      	mov	r2, r3
 800fe76:	4b77      	ldr	r3, [pc, #476]	; (8010054 <UART_SetConfig+0x6f4>)
 800fe78:	fba3 1302 	umull	r1, r3, r3, r2
 800fe7c:	095b      	lsrs	r3, r3, #5
 800fe7e:	2164      	movs	r1, #100	; 0x64
 800fe80:	fb01 f303 	mul.w	r3, r1, r3
 800fe84:	1ad3      	subs	r3, r2, r3
 800fe86:	011b      	lsls	r3, r3, #4
 800fe88:	3332      	adds	r3, #50	; 0x32
 800fe8a:	4a72      	ldr	r2, [pc, #456]	; (8010054 <UART_SetConfig+0x6f4>)
 800fe8c:	fba2 2303 	umull	r2, r3, r2, r3
 800fe90:	095b      	lsrs	r3, r3, #5
 800fe92:	f003 020f 	and.w	r2, r3, #15
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	4442      	add	r2, r8
 800fe9c:	609a      	str	r2, [r3, #8]
 800fe9e:	e0d0      	b.n	8010042 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800fea0:	f7fc f95c 	bl	800c15c <HAL_RCC_GetPCLK1Freq>
 800fea4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800fea6:	68bb      	ldr	r3, [r7, #8]
 800fea8:	469a      	mov	sl, r3
 800feaa:	f04f 0b00 	mov.w	fp, #0
 800feae:	46d0      	mov	r8, sl
 800feb0:	46d9      	mov	r9, fp
 800feb2:	eb18 0308 	adds.w	r3, r8, r8
 800feb6:	eb49 0409 	adc.w	r4, r9, r9
 800feba:	4698      	mov	r8, r3
 800febc:	46a1      	mov	r9, r4
 800febe:	eb18 080a 	adds.w	r8, r8, sl
 800fec2:	eb49 090b 	adc.w	r9, r9, fp
 800fec6:	f04f 0100 	mov.w	r1, #0
 800feca:	f04f 0200 	mov.w	r2, #0
 800fece:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fed2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fed6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800feda:	4688      	mov	r8, r1
 800fedc:	4691      	mov	r9, r2
 800fede:	eb1a 0508 	adds.w	r5, sl, r8
 800fee2:	eb4b 0609 	adc.w	r6, fp, r9
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	685b      	ldr	r3, [r3, #4]
 800feea:	4619      	mov	r1, r3
 800feec:	f04f 0200 	mov.w	r2, #0
 800fef0:	f04f 0300 	mov.w	r3, #0
 800fef4:	f04f 0400 	mov.w	r4, #0
 800fef8:	0094      	lsls	r4, r2, #2
 800fefa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800fefe:	008b      	lsls	r3, r1, #2
 800ff00:	461a      	mov	r2, r3
 800ff02:	4623      	mov	r3, r4
 800ff04:	4628      	mov	r0, r5
 800ff06:	4631      	mov	r1, r6
 800ff08:	f7f0 fed6 	bl	8000cb8 <__aeabi_uldivmod>
 800ff0c:	4603      	mov	r3, r0
 800ff0e:	460c      	mov	r4, r1
 800ff10:	461a      	mov	r2, r3
 800ff12:	4b50      	ldr	r3, [pc, #320]	; (8010054 <UART_SetConfig+0x6f4>)
 800ff14:	fba3 2302 	umull	r2, r3, r3, r2
 800ff18:	095b      	lsrs	r3, r3, #5
 800ff1a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ff1e:	68bb      	ldr	r3, [r7, #8]
 800ff20:	469b      	mov	fp, r3
 800ff22:	f04f 0c00 	mov.w	ip, #0
 800ff26:	46d9      	mov	r9, fp
 800ff28:	46e2      	mov	sl, ip
 800ff2a:	eb19 0309 	adds.w	r3, r9, r9
 800ff2e:	eb4a 040a 	adc.w	r4, sl, sl
 800ff32:	4699      	mov	r9, r3
 800ff34:	46a2      	mov	sl, r4
 800ff36:	eb19 090b 	adds.w	r9, r9, fp
 800ff3a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ff3e:	f04f 0100 	mov.w	r1, #0
 800ff42:	f04f 0200 	mov.w	r2, #0
 800ff46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ff4a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ff4e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ff52:	4689      	mov	r9, r1
 800ff54:	4692      	mov	sl, r2
 800ff56:	eb1b 0509 	adds.w	r5, fp, r9
 800ff5a:	eb4c 060a 	adc.w	r6, ip, sl
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	685b      	ldr	r3, [r3, #4]
 800ff62:	4619      	mov	r1, r3
 800ff64:	f04f 0200 	mov.w	r2, #0
 800ff68:	f04f 0300 	mov.w	r3, #0
 800ff6c:	f04f 0400 	mov.w	r4, #0
 800ff70:	0094      	lsls	r4, r2, #2
 800ff72:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ff76:	008b      	lsls	r3, r1, #2
 800ff78:	461a      	mov	r2, r3
 800ff7a:	4623      	mov	r3, r4
 800ff7c:	4628      	mov	r0, r5
 800ff7e:	4631      	mov	r1, r6
 800ff80:	f7f0 fe9a 	bl	8000cb8 <__aeabi_uldivmod>
 800ff84:	4603      	mov	r3, r0
 800ff86:	460c      	mov	r4, r1
 800ff88:	461a      	mov	r2, r3
 800ff8a:	4b32      	ldr	r3, [pc, #200]	; (8010054 <UART_SetConfig+0x6f4>)
 800ff8c:	fba3 1302 	umull	r1, r3, r3, r2
 800ff90:	095b      	lsrs	r3, r3, #5
 800ff92:	2164      	movs	r1, #100	; 0x64
 800ff94:	fb01 f303 	mul.w	r3, r1, r3
 800ff98:	1ad3      	subs	r3, r2, r3
 800ff9a:	011b      	lsls	r3, r3, #4
 800ff9c:	3332      	adds	r3, #50	; 0x32
 800ff9e:	4a2d      	ldr	r2, [pc, #180]	; (8010054 <UART_SetConfig+0x6f4>)
 800ffa0:	fba2 2303 	umull	r2, r3, r2, r3
 800ffa4:	095b      	lsrs	r3, r3, #5
 800ffa6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ffaa:	4498      	add	r8, r3
 800ffac:	68bb      	ldr	r3, [r7, #8]
 800ffae:	469b      	mov	fp, r3
 800ffb0:	f04f 0c00 	mov.w	ip, #0
 800ffb4:	46d9      	mov	r9, fp
 800ffb6:	46e2      	mov	sl, ip
 800ffb8:	eb19 0309 	adds.w	r3, r9, r9
 800ffbc:	eb4a 040a 	adc.w	r4, sl, sl
 800ffc0:	4699      	mov	r9, r3
 800ffc2:	46a2      	mov	sl, r4
 800ffc4:	eb19 090b 	adds.w	r9, r9, fp
 800ffc8:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ffcc:	f04f 0100 	mov.w	r1, #0
 800ffd0:	f04f 0200 	mov.w	r2, #0
 800ffd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ffd8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ffdc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ffe0:	4689      	mov	r9, r1
 800ffe2:	4692      	mov	sl, r2
 800ffe4:	eb1b 0509 	adds.w	r5, fp, r9
 800ffe8:	eb4c 060a 	adc.w	r6, ip, sl
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	685b      	ldr	r3, [r3, #4]
 800fff0:	4619      	mov	r1, r3
 800fff2:	f04f 0200 	mov.w	r2, #0
 800fff6:	f04f 0300 	mov.w	r3, #0
 800fffa:	f04f 0400 	mov.w	r4, #0
 800fffe:	0094      	lsls	r4, r2, #2
 8010000:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010004:	008b      	lsls	r3, r1, #2
 8010006:	461a      	mov	r2, r3
 8010008:	4623      	mov	r3, r4
 801000a:	4628      	mov	r0, r5
 801000c:	4631      	mov	r1, r6
 801000e:	f7f0 fe53 	bl	8000cb8 <__aeabi_uldivmod>
 8010012:	4603      	mov	r3, r0
 8010014:	460c      	mov	r4, r1
 8010016:	461a      	mov	r2, r3
 8010018:	4b0e      	ldr	r3, [pc, #56]	; (8010054 <UART_SetConfig+0x6f4>)
 801001a:	fba3 1302 	umull	r1, r3, r3, r2
 801001e:	095b      	lsrs	r3, r3, #5
 8010020:	2164      	movs	r1, #100	; 0x64
 8010022:	fb01 f303 	mul.w	r3, r1, r3
 8010026:	1ad3      	subs	r3, r2, r3
 8010028:	011b      	lsls	r3, r3, #4
 801002a:	3332      	adds	r3, #50	; 0x32
 801002c:	4a09      	ldr	r2, [pc, #36]	; (8010054 <UART_SetConfig+0x6f4>)
 801002e:	fba2 2303 	umull	r2, r3, r2, r3
 8010032:	095b      	lsrs	r3, r3, #5
 8010034:	f003 020f 	and.w	r2, r3, #15
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	4442      	add	r2, r8
 801003e:	609a      	str	r2, [r3, #8]
}
 8010040:	e7ff      	b.n	8010042 <UART_SetConfig+0x6e2>
 8010042:	bf00      	nop
 8010044:	3714      	adds	r7, #20
 8010046:	46bd      	mov	sp, r7
 8010048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801004c:	40011000 	.word	0x40011000
 8010050:	40011400 	.word	0x40011400
 8010054:	51eb851f 	.word	0x51eb851f

08010058 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8010058:	b084      	sub	sp, #16
 801005a:	b480      	push	{r7}
 801005c:	b085      	sub	sp, #20
 801005e:	af00      	add	r7, sp, #0
 8010060:	6078      	str	r0, [r7, #4]
 8010062:	f107 001c 	add.w	r0, r7, #28
 8010066:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801006a:	2300      	movs	r3, #0
 801006c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 801006e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010070:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010072:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8010076:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010078:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 801007a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 801007c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 801007e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8010082:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010084:	68fa      	ldr	r2, [r7, #12]
 8010086:	4313      	orrs	r3, r2
 8010088:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	685b      	ldr	r3, [r3, #4]
 801008e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8010092:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8010096:	68fa      	ldr	r2, [r7, #12]
 8010098:	431a      	orrs	r2, r3
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801009e:	2300      	movs	r3, #0
}
 80100a0:	4618      	mov	r0, r3
 80100a2:	3714      	adds	r7, #20
 80100a4:	46bd      	mov	sp, r7
 80100a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100aa:	b004      	add	sp, #16
 80100ac:	4770      	bx	lr

080100ae <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80100ae:	b480      	push	{r7}
 80100b0:	b083      	sub	sp, #12
 80100b2:	af00      	add	r7, sp, #0
 80100b4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80100bc:	4618      	mov	r0, r3
 80100be:	370c      	adds	r7, #12
 80100c0:	46bd      	mov	sp, r7
 80100c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c6:	4770      	bx	lr

080100c8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80100c8:	b480      	push	{r7}
 80100ca:	b083      	sub	sp, #12
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	6078      	str	r0, [r7, #4]
 80100d0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80100d2:	683b      	ldr	r3, [r7, #0]
 80100d4:	681a      	ldr	r2, [r3, #0]
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80100dc:	2300      	movs	r3, #0
}
 80100de:	4618      	mov	r0, r3
 80100e0:	370c      	adds	r7, #12
 80100e2:	46bd      	mov	sp, r7
 80100e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e8:	4770      	bx	lr

080100ea <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80100ea:	b580      	push	{r7, lr}
 80100ec:	b082      	sub	sp, #8
 80100ee:	af00      	add	r7, sp, #0
 80100f0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2203      	movs	r2, #3
 80100f6:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80100f8:	2002      	movs	r0, #2
 80100fa:	f7f9 fbdd 	bl	80098b8 <HAL_Delay>
  
  return HAL_OK;
 80100fe:	2300      	movs	r3, #0
}
 8010100:	4618      	mov	r0, r3
 8010102:	3708      	adds	r7, #8
 8010104:	46bd      	mov	sp, r7
 8010106:	bd80      	pop	{r7, pc}

08010108 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8010108:	b480      	push	{r7}
 801010a:	b083      	sub	sp, #12
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	f003 0303 	and.w	r3, r3, #3
}
 8010118:	4618      	mov	r0, r3
 801011a:	370c      	adds	r7, #12
 801011c:	46bd      	mov	sp, r7
 801011e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010122:	4770      	bx	lr

08010124 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8010124:	b480      	push	{r7}
 8010126:	b085      	sub	sp, #20
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
 801012c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801012e:	2300      	movs	r3, #0
 8010130:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8010132:	683b      	ldr	r3, [r7, #0]
 8010134:	681a      	ldr	r2, [r3, #0]
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801013a:	683b      	ldr	r3, [r7, #0]
 801013c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801013e:	683b      	ldr	r3, [r7, #0]
 8010140:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010142:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010144:	683b      	ldr	r3, [r7, #0]
 8010146:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010148:	431a      	orrs	r2, r3
                       Command->CPSM);
 801014a:	683b      	ldr	r3, [r7, #0]
 801014c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801014e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010150:	68fa      	ldr	r2, [r7, #12]
 8010152:	4313      	orrs	r3, r2
 8010154:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	68db      	ldr	r3, [r3, #12]
 801015a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801015e:	f023 030f 	bic.w	r3, r3, #15
 8010162:	68fa      	ldr	r2, [r7, #12]
 8010164:	431a      	orrs	r2, r3
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 801016a:	2300      	movs	r3, #0
}
 801016c:	4618      	mov	r0, r3
 801016e:	3714      	adds	r7, #20
 8010170:	46bd      	mov	sp, r7
 8010172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010176:	4770      	bx	lr

08010178 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8010178:	b480      	push	{r7}
 801017a:	b083      	sub	sp, #12
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	691b      	ldr	r3, [r3, #16]
 8010184:	b2db      	uxtb	r3, r3
}
 8010186:	4618      	mov	r0, r3
 8010188:	370c      	adds	r7, #12
 801018a:	46bd      	mov	sp, r7
 801018c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010190:	4770      	bx	lr

08010192 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8010192:	b480      	push	{r7}
 8010194:	b085      	sub	sp, #20
 8010196:	af00      	add	r7, sp, #0
 8010198:	6078      	str	r0, [r7, #4]
 801019a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	3314      	adds	r3, #20
 80101a0:	461a      	mov	r2, r3
 80101a2:	683b      	ldr	r3, [r7, #0]
 80101a4:	4413      	add	r3, r2
 80101a6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	681b      	ldr	r3, [r3, #0]
}  
 80101ac:	4618      	mov	r0, r3
 80101ae:	3714      	adds	r7, #20
 80101b0:	46bd      	mov	sp, r7
 80101b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b6:	4770      	bx	lr

080101b8 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80101b8:	b480      	push	{r7}
 80101ba:	b085      	sub	sp, #20
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
 80101c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80101c2:	2300      	movs	r3, #0
 80101c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80101c6:	683b      	ldr	r3, [r7, #0]
 80101c8:	681a      	ldr	r2, [r3, #0]
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80101ce:	683b      	ldr	r3, [r7, #0]
 80101d0:	685a      	ldr	r2, [r3, #4]
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80101d6:	683b      	ldr	r3, [r7, #0]
 80101d8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80101da:	683b      	ldr	r3, [r7, #0]
 80101dc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80101de:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80101e0:	683b      	ldr	r3, [r7, #0]
 80101e2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80101e4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80101e6:	683b      	ldr	r3, [r7, #0]
 80101e8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80101ea:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80101ec:	68fa      	ldr	r2, [r7, #12]
 80101ee:	4313      	orrs	r3, r2
 80101f0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80101f6:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	431a      	orrs	r2, r3
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8010202:	2300      	movs	r3, #0

}
 8010204:	4618      	mov	r0, r3
 8010206:	3714      	adds	r7, #20
 8010208:	46bd      	mov	sp, r7
 801020a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801020e:	4770      	bx	lr

08010210 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8010210:	b580      	push	{r7, lr}
 8010212:	b088      	sub	sp, #32
 8010214:	af00      	add	r7, sp, #0
 8010216:	6078      	str	r0, [r7, #4]
 8010218:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801021e:	2310      	movs	r3, #16
 8010220:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010222:	2340      	movs	r3, #64	; 0x40
 8010224:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010226:	2300      	movs	r3, #0
 8010228:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801022a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801022e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010230:	f107 0308 	add.w	r3, r7, #8
 8010234:	4619      	mov	r1, r3
 8010236:	6878      	ldr	r0, [r7, #4]
 8010238:	f7ff ff74 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 801023c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010240:	2110      	movs	r1, #16
 8010242:	6878      	ldr	r0, [r7, #4]
 8010244:	f000 fa40 	bl	80106c8 <SDMMC_GetCmdResp1>
 8010248:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801024a:	69fb      	ldr	r3, [r7, #28]
}
 801024c:	4618      	mov	r0, r3
 801024e:	3720      	adds	r7, #32
 8010250:	46bd      	mov	sp, r7
 8010252:	bd80      	pop	{r7, pc}

08010254 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8010254:	b580      	push	{r7, lr}
 8010256:	b088      	sub	sp, #32
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]
 801025c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801025e:	683b      	ldr	r3, [r7, #0]
 8010260:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010262:	2311      	movs	r3, #17
 8010264:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010266:	2340      	movs	r3, #64	; 0x40
 8010268:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801026a:	2300      	movs	r3, #0
 801026c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801026e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010272:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010274:	f107 0308 	add.w	r3, r7, #8
 8010278:	4619      	mov	r1, r3
 801027a:	6878      	ldr	r0, [r7, #4]
 801027c:	f7ff ff52 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8010280:	f241 3288 	movw	r2, #5000	; 0x1388
 8010284:	2111      	movs	r1, #17
 8010286:	6878      	ldr	r0, [r7, #4]
 8010288:	f000 fa1e 	bl	80106c8 <SDMMC_GetCmdResp1>
 801028c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801028e:	69fb      	ldr	r3, [r7, #28]
}
 8010290:	4618      	mov	r0, r3
 8010292:	3720      	adds	r7, #32
 8010294:	46bd      	mov	sp, r7
 8010296:	bd80      	pop	{r7, pc}

08010298 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b088      	sub	sp, #32
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
 80102a0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80102a2:	683b      	ldr	r3, [r7, #0]
 80102a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80102a6:	2312      	movs	r3, #18
 80102a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80102aa:	2340      	movs	r3, #64	; 0x40
 80102ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80102ae:	2300      	movs	r3, #0
 80102b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80102b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80102b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80102b8:	f107 0308 	add.w	r3, r7, #8
 80102bc:	4619      	mov	r1, r3
 80102be:	6878      	ldr	r0, [r7, #4]
 80102c0:	f7ff ff30 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80102c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80102c8:	2112      	movs	r1, #18
 80102ca:	6878      	ldr	r0, [r7, #4]
 80102cc:	f000 f9fc 	bl	80106c8 <SDMMC_GetCmdResp1>
 80102d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80102d2:	69fb      	ldr	r3, [r7, #28]
}
 80102d4:	4618      	mov	r0, r3
 80102d6:	3720      	adds	r7, #32
 80102d8:	46bd      	mov	sp, r7
 80102da:	bd80      	pop	{r7, pc}

080102dc <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b088      	sub	sp, #32
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
 80102e4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80102e6:	683b      	ldr	r3, [r7, #0]
 80102e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80102ea:	2318      	movs	r3, #24
 80102ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80102ee:	2340      	movs	r3, #64	; 0x40
 80102f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80102f2:	2300      	movs	r3, #0
 80102f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80102f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80102fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80102fc:	f107 0308 	add.w	r3, r7, #8
 8010300:	4619      	mov	r1, r3
 8010302:	6878      	ldr	r0, [r7, #4]
 8010304:	f7ff ff0e 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8010308:	f241 3288 	movw	r2, #5000	; 0x1388
 801030c:	2118      	movs	r1, #24
 801030e:	6878      	ldr	r0, [r7, #4]
 8010310:	f000 f9da 	bl	80106c8 <SDMMC_GetCmdResp1>
 8010314:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010316:	69fb      	ldr	r3, [r7, #28]
}
 8010318:	4618      	mov	r0, r3
 801031a:	3720      	adds	r7, #32
 801031c:	46bd      	mov	sp, r7
 801031e:	bd80      	pop	{r7, pc}

08010320 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	b088      	sub	sp, #32
 8010324:	af00      	add	r7, sp, #0
 8010326:	6078      	str	r0, [r7, #4]
 8010328:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801032a:	683b      	ldr	r3, [r7, #0]
 801032c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801032e:	2319      	movs	r3, #25
 8010330:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010332:	2340      	movs	r3, #64	; 0x40
 8010334:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010336:	2300      	movs	r3, #0
 8010338:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801033a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801033e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010340:	f107 0308 	add.w	r3, r7, #8
 8010344:	4619      	mov	r1, r3
 8010346:	6878      	ldr	r0, [r7, #4]
 8010348:	f7ff feec 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 801034c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010350:	2119      	movs	r1, #25
 8010352:	6878      	ldr	r0, [r7, #4]
 8010354:	f000 f9b8 	bl	80106c8 <SDMMC_GetCmdResp1>
 8010358:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801035a:	69fb      	ldr	r3, [r7, #28]
}
 801035c:	4618      	mov	r0, r3
 801035e:	3720      	adds	r7, #32
 8010360:	46bd      	mov	sp, r7
 8010362:	bd80      	pop	{r7, pc}

08010364 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8010364:	b580      	push	{r7, lr}
 8010366:	b088      	sub	sp, #32
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 801036c:	2300      	movs	r3, #0
 801036e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010370:	230c      	movs	r3, #12
 8010372:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010374:	2340      	movs	r3, #64	; 0x40
 8010376:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010378:	2300      	movs	r3, #0
 801037a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801037c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010380:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010382:	f107 0308 	add.w	r3, r7, #8
 8010386:	4619      	mov	r1, r3
 8010388:	6878      	ldr	r0, [r7, #4]
 801038a:	f7ff fecb 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 801038e:	4a05      	ldr	r2, [pc, #20]	; (80103a4 <SDMMC_CmdStopTransfer+0x40>)
 8010390:	210c      	movs	r1, #12
 8010392:	6878      	ldr	r0, [r7, #4]
 8010394:	f000 f998 	bl	80106c8 <SDMMC_GetCmdResp1>
 8010398:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801039a:	69fb      	ldr	r3, [r7, #28]
}
 801039c:	4618      	mov	r0, r3
 801039e:	3720      	adds	r7, #32
 80103a0:	46bd      	mov	sp, r7
 80103a2:	bd80      	pop	{r7, pc}
 80103a4:	05f5e100 	.word	0x05f5e100

080103a8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b08a      	sub	sp, #40	; 0x28
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	60f8      	str	r0, [r7, #12]
 80103b0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80103b4:	683b      	ldr	r3, [r7, #0]
 80103b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80103b8:	2307      	movs	r3, #7
 80103ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80103bc:	2340      	movs	r3, #64	; 0x40
 80103be:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80103c0:	2300      	movs	r3, #0
 80103c2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80103c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80103c8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80103ca:	f107 0310 	add.w	r3, r7, #16
 80103ce:	4619      	mov	r1, r3
 80103d0:	68f8      	ldr	r0, [r7, #12]
 80103d2:	f7ff fea7 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80103d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80103da:	2107      	movs	r1, #7
 80103dc:	68f8      	ldr	r0, [r7, #12]
 80103de:	f000 f973 	bl	80106c8 <SDMMC_GetCmdResp1>
 80103e2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80103e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80103e6:	4618      	mov	r0, r3
 80103e8:	3728      	adds	r7, #40	; 0x28
 80103ea:	46bd      	mov	sp, r7
 80103ec:	bd80      	pop	{r7, pc}

080103ee <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80103ee:	b580      	push	{r7, lr}
 80103f0:	b088      	sub	sp, #32
 80103f2:	af00      	add	r7, sp, #0
 80103f4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80103f6:	2300      	movs	r3, #0
 80103f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80103fa:	2300      	movs	r3, #0
 80103fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80103fe:	2300      	movs	r3, #0
 8010400:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010402:	2300      	movs	r3, #0
 8010404:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801040a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801040c:	f107 0308 	add.w	r3, r7, #8
 8010410:	4619      	mov	r1, r3
 8010412:	6878      	ldr	r0, [r7, #4]
 8010414:	f7ff fe86 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8010418:	6878      	ldr	r0, [r7, #4]
 801041a:	f000 f92d 	bl	8010678 <SDMMC_GetCmdError>
 801041e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010420:	69fb      	ldr	r3, [r7, #28]
}
 8010422:	4618      	mov	r0, r3
 8010424:	3720      	adds	r7, #32
 8010426:	46bd      	mov	sp, r7
 8010428:	bd80      	pop	{r7, pc}

0801042a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 801042a:	b580      	push	{r7, lr}
 801042c:	b088      	sub	sp, #32
 801042e:	af00      	add	r7, sp, #0
 8010430:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010432:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8010436:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010438:	2308      	movs	r3, #8
 801043a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801043c:	2340      	movs	r3, #64	; 0x40
 801043e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010440:	2300      	movs	r3, #0
 8010442:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010444:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010448:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801044a:	f107 0308 	add.w	r3, r7, #8
 801044e:	4619      	mov	r1, r3
 8010450:	6878      	ldr	r0, [r7, #4]
 8010452:	f7ff fe67 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8010456:	6878      	ldr	r0, [r7, #4]
 8010458:	f000 fb16 	bl	8010a88 <SDMMC_GetCmdResp7>
 801045c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801045e:	69fb      	ldr	r3, [r7, #28]
}
 8010460:	4618      	mov	r0, r3
 8010462:	3720      	adds	r7, #32
 8010464:	46bd      	mov	sp, r7
 8010466:	bd80      	pop	{r7, pc}

08010468 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010468:	b580      	push	{r7, lr}
 801046a:	b088      	sub	sp, #32
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
 8010470:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010472:	683b      	ldr	r3, [r7, #0]
 8010474:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010476:	2337      	movs	r3, #55	; 0x37
 8010478:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801047a:	2340      	movs	r3, #64	; 0x40
 801047c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801047e:	2300      	movs	r3, #0
 8010480:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010482:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010486:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010488:	f107 0308 	add.w	r3, r7, #8
 801048c:	4619      	mov	r1, r3
 801048e:	6878      	ldr	r0, [r7, #4]
 8010490:	f7ff fe48 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8010494:	f241 3288 	movw	r2, #5000	; 0x1388
 8010498:	2137      	movs	r1, #55	; 0x37
 801049a:	6878      	ldr	r0, [r7, #4]
 801049c:	f000 f914 	bl	80106c8 <SDMMC_GetCmdResp1>
 80104a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80104a2:	69fb      	ldr	r3, [r7, #28]
}
 80104a4:	4618      	mov	r0, r3
 80104a6:	3720      	adds	r7, #32
 80104a8:	46bd      	mov	sp, r7
 80104aa:	bd80      	pop	{r7, pc}

080104ac <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80104ac:	b580      	push	{r7, lr}
 80104ae:	b088      	sub	sp, #32
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	6078      	str	r0, [r7, #4]
 80104b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80104bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80104c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80104c2:	2329      	movs	r3, #41	; 0x29
 80104c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80104c6:	2340      	movs	r3, #64	; 0x40
 80104c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80104ca:	2300      	movs	r3, #0
 80104cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80104ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80104d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80104d4:	f107 0308 	add.w	r3, r7, #8
 80104d8:	4619      	mov	r1, r3
 80104da:	6878      	ldr	r0, [r7, #4]
 80104dc:	f7ff fe22 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80104e0:	6878      	ldr	r0, [r7, #4]
 80104e2:	f000 fa23 	bl	801092c <SDMMC_GetCmdResp3>
 80104e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80104e8:	69fb      	ldr	r3, [r7, #28]
}
 80104ea:	4618      	mov	r0, r3
 80104ec:	3720      	adds	r7, #32
 80104ee:	46bd      	mov	sp, r7
 80104f0:	bd80      	pop	{r7, pc}

080104f2 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80104f2:	b580      	push	{r7, lr}
 80104f4:	b088      	sub	sp, #32
 80104f6:	af00      	add	r7, sp, #0
 80104f8:	6078      	str	r0, [r7, #4]
 80104fa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80104fc:	683b      	ldr	r3, [r7, #0]
 80104fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010500:	2306      	movs	r3, #6
 8010502:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010504:	2340      	movs	r3, #64	; 0x40
 8010506:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010508:	2300      	movs	r3, #0
 801050a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801050c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010510:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010512:	f107 0308 	add.w	r3, r7, #8
 8010516:	4619      	mov	r1, r3
 8010518:	6878      	ldr	r0, [r7, #4]
 801051a:	f7ff fe03 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 801051e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010522:	2106      	movs	r1, #6
 8010524:	6878      	ldr	r0, [r7, #4]
 8010526:	f000 f8cf 	bl	80106c8 <SDMMC_GetCmdResp1>
 801052a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801052c:	69fb      	ldr	r3, [r7, #28]
}
 801052e:	4618      	mov	r0, r3
 8010530:	3720      	adds	r7, #32
 8010532:	46bd      	mov	sp, r7
 8010534:	bd80      	pop	{r7, pc}

08010536 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8010536:	b580      	push	{r7, lr}
 8010538:	b088      	sub	sp, #32
 801053a:	af00      	add	r7, sp, #0
 801053c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801053e:	2300      	movs	r3, #0
 8010540:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010542:	2333      	movs	r3, #51	; 0x33
 8010544:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010546:	2340      	movs	r3, #64	; 0x40
 8010548:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801054a:	2300      	movs	r3, #0
 801054c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801054e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010552:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010554:	f107 0308 	add.w	r3, r7, #8
 8010558:	4619      	mov	r1, r3
 801055a:	6878      	ldr	r0, [r7, #4]
 801055c:	f7ff fde2 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8010560:	f241 3288 	movw	r2, #5000	; 0x1388
 8010564:	2133      	movs	r1, #51	; 0x33
 8010566:	6878      	ldr	r0, [r7, #4]
 8010568:	f000 f8ae 	bl	80106c8 <SDMMC_GetCmdResp1>
 801056c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801056e:	69fb      	ldr	r3, [r7, #28]
}
 8010570:	4618      	mov	r0, r3
 8010572:	3720      	adds	r7, #32
 8010574:	46bd      	mov	sp, r7
 8010576:	bd80      	pop	{r7, pc}

08010578 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b088      	sub	sp, #32
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010580:	2300      	movs	r3, #0
 8010582:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010584:	2302      	movs	r3, #2
 8010586:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8010588:	23c0      	movs	r3, #192	; 0xc0
 801058a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801058c:	2300      	movs	r3, #0
 801058e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010590:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010594:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010596:	f107 0308 	add.w	r3, r7, #8
 801059a:	4619      	mov	r1, r3
 801059c:	6878      	ldr	r0, [r7, #4]
 801059e:	f7ff fdc1 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80105a2:	6878      	ldr	r0, [r7, #4]
 80105a4:	f000 f97c 	bl	80108a0 <SDMMC_GetCmdResp2>
 80105a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105aa:	69fb      	ldr	r3, [r7, #28]
}
 80105ac:	4618      	mov	r0, r3
 80105ae:	3720      	adds	r7, #32
 80105b0:	46bd      	mov	sp, r7
 80105b2:	bd80      	pop	{r7, pc}

080105b4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80105b4:	b580      	push	{r7, lr}
 80105b6:	b088      	sub	sp, #32
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	6078      	str	r0, [r7, #4]
 80105bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80105be:	683b      	ldr	r3, [r7, #0]
 80105c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80105c2:	2309      	movs	r3, #9
 80105c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80105c6:	23c0      	movs	r3, #192	; 0xc0
 80105c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80105ca:	2300      	movs	r3, #0
 80105cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80105ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80105d4:	f107 0308 	add.w	r3, r7, #8
 80105d8:	4619      	mov	r1, r3
 80105da:	6878      	ldr	r0, [r7, #4]
 80105dc:	f7ff fda2 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80105e0:	6878      	ldr	r0, [r7, #4]
 80105e2:	f000 f95d 	bl	80108a0 <SDMMC_GetCmdResp2>
 80105e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105e8:	69fb      	ldr	r3, [r7, #28]
}
 80105ea:	4618      	mov	r0, r3
 80105ec:	3720      	adds	r7, #32
 80105ee:	46bd      	mov	sp, r7
 80105f0:	bd80      	pop	{r7, pc}

080105f2 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80105f2:	b580      	push	{r7, lr}
 80105f4:	b088      	sub	sp, #32
 80105f6:	af00      	add	r7, sp, #0
 80105f8:	6078      	str	r0, [r7, #4]
 80105fa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80105fc:	2300      	movs	r3, #0
 80105fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010600:	2303      	movs	r3, #3
 8010602:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010604:	2340      	movs	r3, #64	; 0x40
 8010606:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010608:	2300      	movs	r3, #0
 801060a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801060c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010610:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010612:	f107 0308 	add.w	r3, r7, #8
 8010616:	4619      	mov	r1, r3
 8010618:	6878      	ldr	r0, [r7, #4]
 801061a:	f7ff fd83 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801061e:	683a      	ldr	r2, [r7, #0]
 8010620:	2103      	movs	r1, #3
 8010622:	6878      	ldr	r0, [r7, #4]
 8010624:	f000 f9bc 	bl	80109a0 <SDMMC_GetCmdResp6>
 8010628:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801062a:	69fb      	ldr	r3, [r7, #28]
}
 801062c:	4618      	mov	r0, r3
 801062e:	3720      	adds	r7, #32
 8010630:	46bd      	mov	sp, r7
 8010632:	bd80      	pop	{r7, pc}

08010634 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010634:	b580      	push	{r7, lr}
 8010636:	b088      	sub	sp, #32
 8010638:	af00      	add	r7, sp, #0
 801063a:	6078      	str	r0, [r7, #4]
 801063c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010642:	230d      	movs	r3, #13
 8010644:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010646:	2340      	movs	r3, #64	; 0x40
 8010648:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801064a:	2300      	movs	r3, #0
 801064c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801064e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010652:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010654:	f107 0308 	add.w	r3, r7, #8
 8010658:	4619      	mov	r1, r3
 801065a:	6878      	ldr	r0, [r7, #4]
 801065c:	f7ff fd62 	bl	8010124 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8010660:	f241 3288 	movw	r2, #5000	; 0x1388
 8010664:	210d      	movs	r1, #13
 8010666:	6878      	ldr	r0, [r7, #4]
 8010668:	f000 f82e 	bl	80106c8 <SDMMC_GetCmdResp1>
 801066c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801066e:	69fb      	ldr	r3, [r7, #28]
}
 8010670:	4618      	mov	r0, r3
 8010672:	3720      	adds	r7, #32
 8010674:	46bd      	mov	sp, r7
 8010676:	bd80      	pop	{r7, pc}

08010678 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8010678:	b490      	push	{r4, r7}
 801067a:	b082      	sub	sp, #8
 801067c:	af00      	add	r7, sp, #0
 801067e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010680:	4b0f      	ldr	r3, [pc, #60]	; (80106c0 <SDMMC_GetCmdError+0x48>)
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	4a0f      	ldr	r2, [pc, #60]	; (80106c4 <SDMMC_GetCmdError+0x4c>)
 8010686:	fba2 2303 	umull	r2, r3, r2, r3
 801068a:	0a5b      	lsrs	r3, r3, #9
 801068c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010690:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010694:	4623      	mov	r3, r4
 8010696:	1e5c      	subs	r4, r3, #1
 8010698:	2b00      	cmp	r3, #0
 801069a:	d102      	bne.n	80106a2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 801069c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80106a0:	e009      	b.n	80106b6 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80106a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d0f2      	beq.n	8010694 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	22c5      	movs	r2, #197	; 0xc5
 80106b2:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80106b4:	2300      	movs	r3, #0
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3708      	adds	r7, #8
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bc90      	pop	{r4, r7}
 80106be:	4770      	bx	lr
 80106c0:	20000000 	.word	0x20000000
 80106c4:	10624dd3 	.word	0x10624dd3

080106c8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80106c8:	b590      	push	{r4, r7, lr}
 80106ca:	b087      	sub	sp, #28
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	60f8      	str	r0, [r7, #12]
 80106d0:	460b      	mov	r3, r1
 80106d2:	607a      	str	r2, [r7, #4]
 80106d4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80106d6:	4b6f      	ldr	r3, [pc, #444]	; (8010894 <SDMMC_GetCmdResp1+0x1cc>)
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	4a6f      	ldr	r2, [pc, #444]	; (8010898 <SDMMC_GetCmdResp1+0x1d0>)
 80106dc:	fba2 2303 	umull	r2, r3, r2, r3
 80106e0:	0a5b      	lsrs	r3, r3, #9
 80106e2:	687a      	ldr	r2, [r7, #4]
 80106e4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80106e8:	4623      	mov	r3, r4
 80106ea:	1e5c      	subs	r4, r3, #1
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d102      	bne.n	80106f6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80106f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80106f4:	e0c9      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80106fa:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80106fc:	697b      	ldr	r3, [r7, #20]
 80106fe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010702:	2b00      	cmp	r3, #0
 8010704:	d0f0      	beq.n	80106e8 <SDMMC_GetCmdResp1+0x20>
 8010706:	697b      	ldr	r3, [r7, #20]
 8010708:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801070c:	2b00      	cmp	r3, #0
 801070e:	d1eb      	bne.n	80106e8 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010714:	f003 0304 	and.w	r3, r3, #4
 8010718:	2b00      	cmp	r3, #0
 801071a:	d004      	beq.n	8010726 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	2204      	movs	r2, #4
 8010720:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010722:	2304      	movs	r3, #4
 8010724:	e0b1      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801072a:	f003 0301 	and.w	r3, r3, #1
 801072e:	2b00      	cmp	r3, #0
 8010730:	d004      	beq.n	801073c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	2201      	movs	r2, #1
 8010736:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010738:	2301      	movs	r3, #1
 801073a:	e0a6      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	22c5      	movs	r2, #197	; 0xc5
 8010740:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010742:	68f8      	ldr	r0, [r7, #12]
 8010744:	f7ff fd18 	bl	8010178 <SDIO_GetCommandResponse>
 8010748:	4603      	mov	r3, r0
 801074a:	461a      	mov	r2, r3
 801074c:	7afb      	ldrb	r3, [r7, #11]
 801074e:	4293      	cmp	r3, r2
 8010750:	d001      	beq.n	8010756 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010752:	2301      	movs	r3, #1
 8010754:	e099      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010756:	2100      	movs	r1, #0
 8010758:	68f8      	ldr	r0, [r7, #12]
 801075a:	f7ff fd1a 	bl	8010192 <SDIO_GetResponse>
 801075e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010760:	693a      	ldr	r2, [r7, #16]
 8010762:	4b4e      	ldr	r3, [pc, #312]	; (801089c <SDMMC_GetCmdResp1+0x1d4>)
 8010764:	4013      	ands	r3, r2
 8010766:	2b00      	cmp	r3, #0
 8010768:	d101      	bne.n	801076e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 801076a:	2300      	movs	r3, #0
 801076c:	e08d      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801076e:	693b      	ldr	r3, [r7, #16]
 8010770:	2b00      	cmp	r3, #0
 8010772:	da02      	bge.n	801077a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010774:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8010778:	e087      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801077a:	693b      	ldr	r3, [r7, #16]
 801077c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010780:	2b00      	cmp	r3, #0
 8010782:	d001      	beq.n	8010788 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010784:	2340      	movs	r3, #64	; 0x40
 8010786:	e080      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010788:	693b      	ldr	r3, [r7, #16]
 801078a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801078e:	2b00      	cmp	r3, #0
 8010790:	d001      	beq.n	8010796 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010792:	2380      	movs	r3, #128	; 0x80
 8010794:	e079      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010796:	693b      	ldr	r3, [r7, #16]
 8010798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801079c:	2b00      	cmp	r3, #0
 801079e:	d002      	beq.n	80107a6 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80107a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80107a4:	e071      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80107a6:	693b      	ldr	r3, [r7, #16]
 80107a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d002      	beq.n	80107b6 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80107b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80107b4:	e069      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80107b6:	693b      	ldr	r3, [r7, #16]
 80107b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d002      	beq.n	80107c6 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80107c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80107c4:	e061      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80107c6:	693b      	ldr	r3, [r7, #16]
 80107c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d002      	beq.n	80107d6 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80107d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80107d4:	e059      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80107d6:	693b      	ldr	r3, [r7, #16]
 80107d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d002      	beq.n	80107e6 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80107e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80107e4:	e051      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80107e6:	693b      	ldr	r3, [r7, #16]
 80107e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d002      	beq.n	80107f6 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80107f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80107f4:	e049      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80107f6:	693b      	ldr	r3, [r7, #16]
 80107f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d002      	beq.n	8010806 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010800:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010804:	e041      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010806:	693b      	ldr	r3, [r7, #16]
 8010808:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801080c:	2b00      	cmp	r3, #0
 801080e:	d002      	beq.n	8010816 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8010810:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010814:	e039      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010816:	693b      	ldr	r3, [r7, #16]
 8010818:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801081c:	2b00      	cmp	r3, #0
 801081e:	d002      	beq.n	8010826 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010820:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8010824:	e031      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010826:	693b      	ldr	r3, [r7, #16]
 8010828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801082c:	2b00      	cmp	r3, #0
 801082e:	d002      	beq.n	8010836 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010830:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8010834:	e029      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010836:	693b      	ldr	r3, [r7, #16]
 8010838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801083c:	2b00      	cmp	r3, #0
 801083e:	d002      	beq.n	8010846 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010840:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010844:	e021      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010846:	693b      	ldr	r3, [r7, #16]
 8010848:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801084c:	2b00      	cmp	r3, #0
 801084e:	d002      	beq.n	8010856 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010850:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8010854:	e019      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010856:	693b      	ldr	r3, [r7, #16]
 8010858:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801085c:	2b00      	cmp	r3, #0
 801085e:	d002      	beq.n	8010866 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010860:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010864:	e011      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010866:	693b      	ldr	r3, [r7, #16]
 8010868:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801086c:	2b00      	cmp	r3, #0
 801086e:	d002      	beq.n	8010876 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010870:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010874:	e009      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010876:	693b      	ldr	r3, [r7, #16]
 8010878:	f003 0308 	and.w	r3, r3, #8
 801087c:	2b00      	cmp	r3, #0
 801087e:	d002      	beq.n	8010886 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010880:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8010884:	e001      	b.n	801088a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010886:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 801088a:	4618      	mov	r0, r3
 801088c:	371c      	adds	r7, #28
 801088e:	46bd      	mov	sp, r7
 8010890:	bd90      	pop	{r4, r7, pc}
 8010892:	bf00      	nop
 8010894:	20000000 	.word	0x20000000
 8010898:	10624dd3 	.word	0x10624dd3
 801089c:	fdffe008 	.word	0xfdffe008

080108a0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80108a0:	b490      	push	{r4, r7}
 80108a2:	b084      	sub	sp, #16
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80108a8:	4b1e      	ldr	r3, [pc, #120]	; (8010924 <SDMMC_GetCmdResp2+0x84>)
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	4a1e      	ldr	r2, [pc, #120]	; (8010928 <SDMMC_GetCmdResp2+0x88>)
 80108ae:	fba2 2303 	umull	r2, r3, r2, r3
 80108b2:	0a5b      	lsrs	r3, r3, #9
 80108b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80108b8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80108bc:	4623      	mov	r3, r4
 80108be:	1e5c      	subs	r4, r3, #1
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d102      	bne.n	80108ca <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80108c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80108c8:	e026      	b.n	8010918 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80108ce:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d0f0      	beq.n	80108bc <SDMMC_GetCmdResp2+0x1c>
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d1eb      	bne.n	80108bc <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80108e8:	f003 0304 	and.w	r3, r3, #4
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d004      	beq.n	80108fa <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	2204      	movs	r2, #4
 80108f4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80108f6:	2304      	movs	r3, #4
 80108f8:	e00e      	b.n	8010918 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80108fe:	f003 0301 	and.w	r3, r3, #1
 8010902:	2b00      	cmp	r3, #0
 8010904:	d004      	beq.n	8010910 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	2201      	movs	r2, #1
 801090a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801090c:	2301      	movs	r3, #1
 801090e:	e003      	b.n	8010918 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	22c5      	movs	r2, #197	; 0xc5
 8010914:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8010916:	2300      	movs	r3, #0
}
 8010918:	4618      	mov	r0, r3
 801091a:	3710      	adds	r7, #16
 801091c:	46bd      	mov	sp, r7
 801091e:	bc90      	pop	{r4, r7}
 8010920:	4770      	bx	lr
 8010922:	bf00      	nop
 8010924:	20000000 	.word	0x20000000
 8010928:	10624dd3 	.word	0x10624dd3

0801092c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 801092c:	b490      	push	{r4, r7}
 801092e:	b084      	sub	sp, #16
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010934:	4b18      	ldr	r3, [pc, #96]	; (8010998 <SDMMC_GetCmdResp3+0x6c>)
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	4a18      	ldr	r2, [pc, #96]	; (801099c <SDMMC_GetCmdResp3+0x70>)
 801093a:	fba2 2303 	umull	r2, r3, r2, r3
 801093e:	0a5b      	lsrs	r3, r3, #9
 8010940:	f241 3288 	movw	r2, #5000	; 0x1388
 8010944:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010948:	4623      	mov	r3, r4
 801094a:	1e5c      	subs	r4, r3, #1
 801094c:	2b00      	cmp	r3, #0
 801094e:	d102      	bne.n	8010956 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010950:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010954:	e01b      	b.n	801098e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801095a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010962:	2b00      	cmp	r3, #0
 8010964:	d0f0      	beq.n	8010948 <SDMMC_GetCmdResp3+0x1c>
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801096c:	2b00      	cmp	r3, #0
 801096e:	d1eb      	bne.n	8010948 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010974:	f003 0304 	and.w	r3, r3, #4
 8010978:	2b00      	cmp	r3, #0
 801097a:	d004      	beq.n	8010986 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	2204      	movs	r2, #4
 8010980:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010982:	2304      	movs	r3, #4
 8010984:	e003      	b.n	801098e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	22c5      	movs	r2, #197	; 0xc5
 801098a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801098c:	2300      	movs	r3, #0
}
 801098e:	4618      	mov	r0, r3
 8010990:	3710      	adds	r7, #16
 8010992:	46bd      	mov	sp, r7
 8010994:	bc90      	pop	{r4, r7}
 8010996:	4770      	bx	lr
 8010998:	20000000 	.word	0x20000000
 801099c:	10624dd3 	.word	0x10624dd3

080109a0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80109a0:	b590      	push	{r4, r7, lr}
 80109a2:	b087      	sub	sp, #28
 80109a4:	af00      	add	r7, sp, #0
 80109a6:	60f8      	str	r0, [r7, #12]
 80109a8:	460b      	mov	r3, r1
 80109aa:	607a      	str	r2, [r7, #4]
 80109ac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80109ae:	4b34      	ldr	r3, [pc, #208]	; (8010a80 <SDMMC_GetCmdResp6+0xe0>)
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	4a34      	ldr	r2, [pc, #208]	; (8010a84 <SDMMC_GetCmdResp6+0xe4>)
 80109b4:	fba2 2303 	umull	r2, r3, r2, r3
 80109b8:	0a5b      	lsrs	r3, r3, #9
 80109ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80109be:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80109c2:	4623      	mov	r3, r4
 80109c4:	1e5c      	subs	r4, r3, #1
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d102      	bne.n	80109d0 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80109ca:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80109ce:	e052      	b.n	8010a76 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80109d4:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80109d6:	697b      	ldr	r3, [r7, #20]
 80109d8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d0f0      	beq.n	80109c2 <SDMMC_GetCmdResp6+0x22>
 80109e0:	697b      	ldr	r3, [r7, #20]
 80109e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d1eb      	bne.n	80109c2 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80109ea:	68fb      	ldr	r3, [r7, #12]
 80109ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80109ee:	f003 0304 	and.w	r3, r3, #4
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d004      	beq.n	8010a00 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	2204      	movs	r2, #4
 80109fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80109fc:	2304      	movs	r3, #4
 80109fe:	e03a      	b.n	8010a76 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a04:	f003 0301 	and.w	r3, r3, #1
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d004      	beq.n	8010a16 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010a0c:	68fb      	ldr	r3, [r7, #12]
 8010a0e:	2201      	movs	r2, #1
 8010a10:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010a12:	2301      	movs	r3, #1
 8010a14:	e02f      	b.n	8010a76 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010a16:	68f8      	ldr	r0, [r7, #12]
 8010a18:	f7ff fbae 	bl	8010178 <SDIO_GetCommandResponse>
 8010a1c:	4603      	mov	r3, r0
 8010a1e:	461a      	mov	r2, r3
 8010a20:	7afb      	ldrb	r3, [r7, #11]
 8010a22:	4293      	cmp	r3, r2
 8010a24:	d001      	beq.n	8010a2a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010a26:	2301      	movs	r3, #1
 8010a28:	e025      	b.n	8010a76 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	22c5      	movs	r2, #197	; 0xc5
 8010a2e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010a30:	2100      	movs	r1, #0
 8010a32:	68f8      	ldr	r0, [r7, #12]
 8010a34:	f7ff fbad 	bl	8010192 <SDIO_GetResponse>
 8010a38:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8010a3a:	693b      	ldr	r3, [r7, #16]
 8010a3c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d106      	bne.n	8010a52 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8010a44:	693b      	ldr	r3, [r7, #16]
 8010a46:	0c1b      	lsrs	r3, r3, #16
 8010a48:	b29a      	uxth	r2, r3
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8010a4e:	2300      	movs	r3, #0
 8010a50:	e011      	b.n	8010a76 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010a52:	693b      	ldr	r3, [r7, #16]
 8010a54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d002      	beq.n	8010a62 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010a5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010a60:	e009      	b.n	8010a76 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010a62:	693b      	ldr	r3, [r7, #16]
 8010a64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d002      	beq.n	8010a72 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010a6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010a70:	e001      	b.n	8010a76 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010a72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010a76:	4618      	mov	r0, r3
 8010a78:	371c      	adds	r7, #28
 8010a7a:	46bd      	mov	sp, r7
 8010a7c:	bd90      	pop	{r4, r7, pc}
 8010a7e:	bf00      	nop
 8010a80:	20000000 	.word	0x20000000
 8010a84:	10624dd3 	.word	0x10624dd3

08010a88 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8010a88:	b490      	push	{r4, r7}
 8010a8a:	b084      	sub	sp, #16
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010a90:	4b21      	ldr	r3, [pc, #132]	; (8010b18 <SDMMC_GetCmdResp7+0x90>)
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	4a21      	ldr	r2, [pc, #132]	; (8010b1c <SDMMC_GetCmdResp7+0x94>)
 8010a96:	fba2 2303 	umull	r2, r3, r2, r3
 8010a9a:	0a5b      	lsrs	r3, r3, #9
 8010a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010aa0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010aa4:	4623      	mov	r3, r4
 8010aa6:	1e5c      	subs	r4, r3, #1
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d102      	bne.n	8010ab2 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010aac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010ab0:	e02c      	b.n	8010b0c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ab6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d0f0      	beq.n	8010aa4 <SDMMC_GetCmdResp7+0x1c>
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d1eb      	bne.n	8010aa4 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ad0:	f003 0304 	and.w	r3, r3, #4
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d004      	beq.n	8010ae2 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	2204      	movs	r2, #4
 8010adc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010ade:	2304      	movs	r3, #4
 8010ae0:	e014      	b.n	8010b0c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ae6:	f003 0301 	and.w	r3, r3, #1
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d004      	beq.n	8010af8 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	2201      	movs	r2, #1
 8010af2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010af4:	2301      	movs	r3, #1
 8010af6:	e009      	b.n	8010b0c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d002      	beq.n	8010b0a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	2240      	movs	r2, #64	; 0x40
 8010b08:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010b0a:	2300      	movs	r3, #0
  
}
 8010b0c:	4618      	mov	r0, r3
 8010b0e:	3710      	adds	r7, #16
 8010b10:	46bd      	mov	sp, r7
 8010b12:	bc90      	pop	{r4, r7}
 8010b14:	4770      	bx	lr
 8010b16:	bf00      	nop
 8010b18:	20000000 	.word	0x20000000
 8010b1c:	10624dd3 	.word	0x10624dd3

08010b20 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010b24:	4904      	ldr	r1, [pc, #16]	; (8010b38 <MX_FATFS_Init+0x18>)
 8010b26:	4805      	ldr	r0, [pc, #20]	; (8010b3c <MX_FATFS_Init+0x1c>)
 8010b28:	f003 fb9c 	bl	8014264 <FATFS_LinkDriver>
 8010b2c:	4603      	mov	r3, r0
 8010b2e:	461a      	mov	r2, r3
 8010b30:	4b03      	ldr	r3, [pc, #12]	; (8010b40 <MX_FATFS_Init+0x20>)
 8010b32:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010b34:	bf00      	nop
 8010b36:	bd80      	pop	{r7, pc}
 8010b38:	20044c58 	.word	0x20044c58
 8010b3c:	08019bb8 	.word	0x08019bb8
 8010b40:	20044c54 	.word	0x20044c54

08010b44 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010b44:	b580      	push	{r7, lr}
 8010b46:	b082      	sub	sp, #8
 8010b48:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010b4e:	f000 f896 	bl	8010c7e <BSP_SD_IsDetected>
 8010b52:	4603      	mov	r3, r0
 8010b54:	2b01      	cmp	r3, #1
 8010b56:	d001      	beq.n	8010b5c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8010b58:	2301      	movs	r3, #1
 8010b5a:	e012      	b.n	8010b82 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8010b5c:	480b      	ldr	r0, [pc, #44]	; (8010b8c <BSP_SD_Init+0x48>)
 8010b5e:	f7fb ffa5 	bl	800caac <HAL_SD_Init>
 8010b62:	4603      	mov	r3, r0
 8010b64:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010b66:	79fb      	ldrb	r3, [r7, #7]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d109      	bne.n	8010b80 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8010b6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010b70:	4806      	ldr	r0, [pc, #24]	; (8010b8c <BSP_SD_Init+0x48>)
 8010b72:	f7fc fd4f 	bl	800d614 <HAL_SD_ConfigWideBusOperation>
 8010b76:	4603      	mov	r3, r0
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d001      	beq.n	8010b80 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010b7c:	2301      	movs	r3, #1
 8010b7e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010b80:	79fb      	ldrb	r3, [r7, #7]
}
 8010b82:	4618      	mov	r0, r3
 8010b84:	3708      	adds	r7, #8
 8010b86:	46bd      	mov	sp, r7
 8010b88:	bd80      	pop	{r7, pc}
 8010b8a:	bf00      	nop
 8010b8c:	20044a50 	.word	0x20044a50

08010b90 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b086      	sub	sp, #24
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	60f8      	str	r0, [r7, #12]
 8010b98:	60b9      	str	r1, [r7, #8]
 8010b9a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	68ba      	ldr	r2, [r7, #8]
 8010ba4:	68f9      	ldr	r1, [r7, #12]
 8010ba6:	4806      	ldr	r0, [pc, #24]	; (8010bc0 <BSP_SD_ReadBlocks_DMA+0x30>)
 8010ba8:	f7fc f810 	bl	800cbcc <HAL_SD_ReadBlocks_DMA>
 8010bac:	4603      	mov	r3, r0
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d001      	beq.n	8010bb6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010bb2:	2301      	movs	r3, #1
 8010bb4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8010bb8:	4618      	mov	r0, r3
 8010bba:	3718      	adds	r7, #24
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	bd80      	pop	{r7, pc}
 8010bc0:	20044a50 	.word	0x20044a50

08010bc4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	b086      	sub	sp, #24
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	60f8      	str	r0, [r7, #12]
 8010bcc:	60b9      	str	r1, [r7, #8]
 8010bce:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	68ba      	ldr	r2, [r7, #8]
 8010bd8:	68f9      	ldr	r1, [r7, #12]
 8010bda:	4806      	ldr	r0, [pc, #24]	; (8010bf4 <BSP_SD_WriteBlocks_DMA+0x30>)
 8010bdc:	f7fc f8de 	bl	800cd9c <HAL_SD_WriteBlocks_DMA>
 8010be0:	4603      	mov	r3, r0
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d001      	beq.n	8010bea <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010be6:	2301      	movs	r3, #1
 8010be8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8010bec:	4618      	mov	r0, r3
 8010bee:	3718      	adds	r7, #24
 8010bf0:	46bd      	mov	sp, r7
 8010bf2:	bd80      	pop	{r7, pc}
 8010bf4:	20044a50 	.word	0x20044a50

08010bf8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010bfc:	4805      	ldr	r0, [pc, #20]	; (8010c14 <BSP_SD_GetCardState+0x1c>)
 8010bfe:	f7fc fd85 	bl	800d70c <HAL_SD_GetCardState>
 8010c02:	4603      	mov	r3, r0
 8010c04:	2b04      	cmp	r3, #4
 8010c06:	bf14      	ite	ne
 8010c08:	2301      	movne	r3, #1
 8010c0a:	2300      	moveq	r3, #0
 8010c0c:	b2db      	uxtb	r3, r3
}
 8010c0e:	4618      	mov	r0, r3
 8010c10:	bd80      	pop	{r7, pc}
 8010c12:	bf00      	nop
 8010c14:	20044a50 	.word	0x20044a50

08010c18 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b082      	sub	sp, #8
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8010c20:	6879      	ldr	r1, [r7, #4]
 8010c22:	4803      	ldr	r0, [pc, #12]	; (8010c30 <BSP_SD_GetCardInfo+0x18>)
 8010c24:	f7fc fcca 	bl	800d5bc <HAL_SD_GetCardInfo>
}
 8010c28:	bf00      	nop
 8010c2a:	3708      	adds	r7, #8
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	bd80      	pop	{r7, pc}
 8010c30:	20044a50 	.word	0x20044a50

08010c34 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8010c34:	b580      	push	{r7, lr}
 8010c36:	b082      	sub	sp, #8
 8010c38:	af00      	add	r7, sp, #0
 8010c3a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8010c3c:	f000 f818 	bl	8010c70 <BSP_SD_AbortCallback>
}
 8010c40:	bf00      	nop
 8010c42:	3708      	adds	r7, #8
 8010c44:	46bd      	mov	sp, r7
 8010c46:	bd80      	pop	{r7, pc}

08010c48 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010c48:	b580      	push	{r7, lr}
 8010c4a:	b082      	sub	sp, #8
 8010c4c:	af00      	add	r7, sp, #0
 8010c4e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010c50:	f000 f9a8 	bl	8010fa4 <BSP_SD_WriteCpltCallback>
}
 8010c54:	bf00      	nop
 8010c56:	3708      	adds	r7, #8
 8010c58:	46bd      	mov	sp, r7
 8010c5a:	bd80      	pop	{r7, pc}

08010c5c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010c5c:	b580      	push	{r7, lr}
 8010c5e:	b082      	sub	sp, #8
 8010c60:	af00      	add	r7, sp, #0
 8010c62:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010c64:	f000 f9aa 	bl	8010fbc <BSP_SD_ReadCpltCallback>
}
 8010c68:	bf00      	nop
 8010c6a:	3708      	adds	r7, #8
 8010c6c:	46bd      	mov	sp, r7
 8010c6e:	bd80      	pop	{r7, pc}

08010c70 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8010c70:	b480      	push	{r7}
 8010c72:	af00      	add	r7, sp, #0

}
 8010c74:	bf00      	nop
 8010c76:	46bd      	mov	sp, r7
 8010c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c7c:	4770      	bx	lr

08010c7e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010c7e:	b580      	push	{r7, lr}
 8010c80:	b082      	sub	sp, #8
 8010c82:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010c84:	2301      	movs	r3, #1
 8010c86:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010c88:	f000 f80c 	bl	8010ca4 <BSP_PlatformIsDetected>
 8010c8c:	4603      	mov	r3, r0
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d101      	bne.n	8010c96 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8010c92:	2300      	movs	r3, #0
 8010c94:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8010c96:	79fb      	ldrb	r3, [r7, #7]
 8010c98:	b2db      	uxtb	r3, r3
}
 8010c9a:	4618      	mov	r0, r3
 8010c9c:	3708      	adds	r7, #8
 8010c9e:	46bd      	mov	sp, r7
 8010ca0:	bd80      	pop	{r7, pc}
	...

08010ca4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010ca4:	b580      	push	{r7, lr}
 8010ca6:	b082      	sub	sp, #8
 8010ca8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8010caa:	2301      	movs	r3, #1
 8010cac:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010cae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8010cb2:	4806      	ldr	r0, [pc, #24]	; (8010ccc <BSP_PlatformIsDetected+0x28>)
 8010cb4:	f7fa f87e 	bl	800adb4 <HAL_GPIO_ReadPin>
 8010cb8:	4603      	mov	r3, r0
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d001      	beq.n	8010cc2 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8010cbe:	2300      	movs	r3, #0
 8010cc0:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8010cc2:	79fb      	ldrb	r3, [r7, #7]
}
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	3708      	adds	r7, #8
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	bd80      	pop	{r7, pc}
 8010ccc:	40020000 	.word	0x40020000

08010cd0 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b084      	sub	sp, #16
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8010cd8:	f7f8 fde2 	bl	80098a0 <HAL_GetTick>
 8010cdc:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8010cde:	e006      	b.n	8010cee <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010ce0:	f7ff ff8a 	bl	8010bf8 <BSP_SD_GetCardState>
 8010ce4:	4603      	mov	r3, r0
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d101      	bne.n	8010cee <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8010cea:	2300      	movs	r3, #0
 8010cec:	e009      	b.n	8010d02 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8010cee:	f7f8 fdd7 	bl	80098a0 <HAL_GetTick>
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	1ad3      	subs	r3, r2, r3
 8010cf8:	687a      	ldr	r2, [r7, #4]
 8010cfa:	429a      	cmp	r2, r3
 8010cfc:	d8f0      	bhi.n	8010ce0 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8010cfe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010d02:	4618      	mov	r0, r3
 8010d04:	3710      	adds	r7, #16
 8010d06:	46bd      	mov	sp, r7
 8010d08:	bd80      	pop	{r7, pc}
	...

08010d0c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8010d0c:	b580      	push	{r7, lr}
 8010d0e:	b082      	sub	sp, #8
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	4603      	mov	r3, r0
 8010d14:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010d16:	4b0b      	ldr	r3, [pc, #44]	; (8010d44 <SD_CheckStatus+0x38>)
 8010d18:	2201      	movs	r2, #1
 8010d1a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010d1c:	f7ff ff6c 	bl	8010bf8 <BSP_SD_GetCardState>
 8010d20:	4603      	mov	r3, r0
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d107      	bne.n	8010d36 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010d26:	4b07      	ldr	r3, [pc, #28]	; (8010d44 <SD_CheckStatus+0x38>)
 8010d28:	781b      	ldrb	r3, [r3, #0]
 8010d2a:	b2db      	uxtb	r3, r3
 8010d2c:	f023 0301 	bic.w	r3, r3, #1
 8010d30:	b2da      	uxtb	r2, r3
 8010d32:	4b04      	ldr	r3, [pc, #16]	; (8010d44 <SD_CheckStatus+0x38>)
 8010d34:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010d36:	4b03      	ldr	r3, [pc, #12]	; (8010d44 <SD_CheckStatus+0x38>)
 8010d38:	781b      	ldrb	r3, [r3, #0]
 8010d3a:	b2db      	uxtb	r3, r3
}
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	3708      	adds	r7, #8
 8010d40:	46bd      	mov	sp, r7
 8010d42:	bd80      	pop	{r7, pc}
 8010d44:	20000009 	.word	0x20000009

08010d48 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b082      	sub	sp, #8
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	4603      	mov	r3, r0
 8010d50:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8010d52:	f7ff fef7 	bl	8010b44 <BSP_SD_Init>
 8010d56:	4603      	mov	r3, r0
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d107      	bne.n	8010d6c <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8010d5c:	79fb      	ldrb	r3, [r7, #7]
 8010d5e:	4618      	mov	r0, r3
 8010d60:	f7ff ffd4 	bl	8010d0c <SD_CheckStatus>
 8010d64:	4603      	mov	r3, r0
 8010d66:	461a      	mov	r2, r3
 8010d68:	4b04      	ldr	r3, [pc, #16]	; (8010d7c <SD_initialize+0x34>)
 8010d6a:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8010d6c:	4b03      	ldr	r3, [pc, #12]	; (8010d7c <SD_initialize+0x34>)
 8010d6e:	781b      	ldrb	r3, [r3, #0]
 8010d70:	b2db      	uxtb	r3, r3
}
 8010d72:	4618      	mov	r0, r3
 8010d74:	3708      	adds	r7, #8
 8010d76:	46bd      	mov	sp, r7
 8010d78:	bd80      	pop	{r7, pc}
 8010d7a:	bf00      	nop
 8010d7c:	20000009 	.word	0x20000009

08010d80 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b082      	sub	sp, #8
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	4603      	mov	r3, r0
 8010d88:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8010d8a:	79fb      	ldrb	r3, [r7, #7]
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7ff ffbd 	bl	8010d0c <SD_CheckStatus>
 8010d92:	4603      	mov	r3, r0
}
 8010d94:	4618      	mov	r0, r3
 8010d96:	3708      	adds	r7, #8
 8010d98:	46bd      	mov	sp, r7
 8010d9a:	bd80      	pop	{r7, pc}

08010d9c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010d9c:	b580      	push	{r7, lr}
 8010d9e:	b086      	sub	sp, #24
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	60b9      	str	r1, [r7, #8]
 8010da4:	607a      	str	r2, [r7, #4]
 8010da6:	603b      	str	r3, [r7, #0]
 8010da8:	4603      	mov	r3, r0
 8010daa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010dac:	2301      	movs	r3, #1
 8010dae:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010db0:	f247 5030 	movw	r0, #30000	; 0x7530
 8010db4:	f7ff ff8c 	bl	8010cd0 <SD_CheckStatusWithTimeout>
 8010db8:	4603      	mov	r3, r0
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	da01      	bge.n	8010dc2 <SD_read+0x26>
  {
    return res;
 8010dbe:	7dfb      	ldrb	r3, [r7, #23]
 8010dc0:	e03b      	b.n	8010e3a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8010dc2:	683a      	ldr	r2, [r7, #0]
 8010dc4:	6879      	ldr	r1, [r7, #4]
 8010dc6:	68b8      	ldr	r0, [r7, #8]
 8010dc8:	f7ff fee2 	bl	8010b90 <BSP_SD_ReadBlocks_DMA>
 8010dcc:	4603      	mov	r3, r0
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d132      	bne.n	8010e38 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8010dd2:	4b1c      	ldr	r3, [pc, #112]	; (8010e44 <SD_read+0xa8>)
 8010dd4:	2200      	movs	r2, #0
 8010dd6:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8010dd8:	f7f8 fd62 	bl	80098a0 <HAL_GetTick>
 8010ddc:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010dde:	bf00      	nop
 8010de0:	4b18      	ldr	r3, [pc, #96]	; (8010e44 <SD_read+0xa8>)
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d108      	bne.n	8010dfa <SD_read+0x5e>
 8010de8:	f7f8 fd5a 	bl	80098a0 <HAL_GetTick>
 8010dec:	4602      	mov	r2, r0
 8010dee:	693b      	ldr	r3, [r7, #16]
 8010df0:	1ad3      	subs	r3, r2, r3
 8010df2:	f247 522f 	movw	r2, #29999	; 0x752f
 8010df6:	4293      	cmp	r3, r2
 8010df8:	d9f2      	bls.n	8010de0 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 8010dfa:	4b12      	ldr	r3, [pc, #72]	; (8010e44 <SD_read+0xa8>)
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d102      	bne.n	8010e08 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8010e02:	2301      	movs	r3, #1
 8010e04:	75fb      	strb	r3, [r7, #23]
 8010e06:	e017      	b.n	8010e38 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8010e08:	4b0e      	ldr	r3, [pc, #56]	; (8010e44 <SD_read+0xa8>)
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010e0e:	f7f8 fd47 	bl	80098a0 <HAL_GetTick>
 8010e12:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010e14:	e007      	b.n	8010e26 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010e16:	f7ff feef 	bl	8010bf8 <BSP_SD_GetCardState>
 8010e1a:	4603      	mov	r3, r0
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d102      	bne.n	8010e26 <SD_read+0x8a>
          {
            res = RES_OK;
 8010e20:	2300      	movs	r3, #0
 8010e22:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8010e24:	e008      	b.n	8010e38 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010e26:	f7f8 fd3b 	bl	80098a0 <HAL_GetTick>
 8010e2a:	4602      	mov	r2, r0
 8010e2c:	693b      	ldr	r3, [r7, #16]
 8010e2e:	1ad3      	subs	r3, r2, r3
 8010e30:	f247 522f 	movw	r2, #29999	; 0x752f
 8010e34:	4293      	cmp	r3, r2
 8010e36:	d9ee      	bls.n	8010e16 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8010e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	3718      	adds	r7, #24
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}
 8010e42:	bf00      	nop
 8010e44:	200422ec 	.word	0x200422ec

08010e48 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b086      	sub	sp, #24
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	60b9      	str	r1, [r7, #8]
 8010e50:	607a      	str	r2, [r7, #4]
 8010e52:	603b      	str	r3, [r7, #0]
 8010e54:	4603      	mov	r3, r0
 8010e56:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010e58:	2301      	movs	r3, #1
 8010e5a:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8010e5c:	4b24      	ldr	r3, [pc, #144]	; (8010ef0 <SD_write+0xa8>)
 8010e5e:	2200      	movs	r2, #0
 8010e60:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010e62:	f247 5030 	movw	r0, #30000	; 0x7530
 8010e66:	f7ff ff33 	bl	8010cd0 <SD_CheckStatusWithTimeout>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	da01      	bge.n	8010e74 <SD_write+0x2c>
  {
    return res;
 8010e70:	7dfb      	ldrb	r3, [r7, #23]
 8010e72:	e038      	b.n	8010ee6 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8010e74:	683a      	ldr	r2, [r7, #0]
 8010e76:	6879      	ldr	r1, [r7, #4]
 8010e78:	68b8      	ldr	r0, [r7, #8]
 8010e7a:	f7ff fea3 	bl	8010bc4 <BSP_SD_WriteBlocks_DMA>
 8010e7e:	4603      	mov	r3, r0
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d12f      	bne.n	8010ee4 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8010e84:	f7f8 fd0c 	bl	80098a0 <HAL_GetTick>
 8010e88:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010e8a:	bf00      	nop
 8010e8c:	4b18      	ldr	r3, [pc, #96]	; (8010ef0 <SD_write+0xa8>)
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d108      	bne.n	8010ea6 <SD_write+0x5e>
 8010e94:	f7f8 fd04 	bl	80098a0 <HAL_GetTick>
 8010e98:	4602      	mov	r2, r0
 8010e9a:	693b      	ldr	r3, [r7, #16]
 8010e9c:	1ad3      	subs	r3, r2, r3
 8010e9e:	f247 522f 	movw	r2, #29999	; 0x752f
 8010ea2:	4293      	cmp	r3, r2
 8010ea4:	d9f2      	bls.n	8010e8c <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 8010ea6:	4b12      	ldr	r3, [pc, #72]	; (8010ef0 <SD_write+0xa8>)
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d102      	bne.n	8010eb4 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8010eae:	2301      	movs	r3, #1
 8010eb0:	75fb      	strb	r3, [r7, #23]
 8010eb2:	e017      	b.n	8010ee4 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8010eb4:	4b0e      	ldr	r3, [pc, #56]	; (8010ef0 <SD_write+0xa8>)
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010eba:	f7f8 fcf1 	bl	80098a0 <HAL_GetTick>
 8010ebe:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010ec0:	e007      	b.n	8010ed2 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010ec2:	f7ff fe99 	bl	8010bf8 <BSP_SD_GetCardState>
 8010ec6:	4603      	mov	r3, r0
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	d102      	bne.n	8010ed2 <SD_write+0x8a>
          {
            res = RES_OK;
 8010ecc:	2300      	movs	r3, #0
 8010ece:	75fb      	strb	r3, [r7, #23]
            break;
 8010ed0:	e008      	b.n	8010ee4 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010ed2:	f7f8 fce5 	bl	80098a0 <HAL_GetTick>
 8010ed6:	4602      	mov	r2, r0
 8010ed8:	693b      	ldr	r3, [r7, #16]
 8010eda:	1ad3      	subs	r3, r2, r3
 8010edc:	f247 522f 	movw	r2, #29999	; 0x752f
 8010ee0:	4293      	cmp	r3, r2
 8010ee2:	d9ee      	bls.n	8010ec2 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8010ee4:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	3718      	adds	r7, #24
 8010eea:	46bd      	mov	sp, r7
 8010eec:	bd80      	pop	{r7, pc}
 8010eee:	bf00      	nop
 8010ef0:	200422e8 	.word	0x200422e8

08010ef4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b08c      	sub	sp, #48	; 0x30
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	4603      	mov	r3, r0
 8010efc:	603a      	str	r2, [r7, #0]
 8010efe:	71fb      	strb	r3, [r7, #7]
 8010f00:	460b      	mov	r3, r1
 8010f02:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8010f04:	2301      	movs	r3, #1
 8010f06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010f0a:	4b25      	ldr	r3, [pc, #148]	; (8010fa0 <SD_ioctl+0xac>)
 8010f0c:	781b      	ldrb	r3, [r3, #0]
 8010f0e:	b2db      	uxtb	r3, r3
 8010f10:	f003 0301 	and.w	r3, r3, #1
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d001      	beq.n	8010f1c <SD_ioctl+0x28>
 8010f18:	2303      	movs	r3, #3
 8010f1a:	e03c      	b.n	8010f96 <SD_ioctl+0xa2>

  switch (cmd)
 8010f1c:	79bb      	ldrb	r3, [r7, #6]
 8010f1e:	2b03      	cmp	r3, #3
 8010f20:	d834      	bhi.n	8010f8c <SD_ioctl+0x98>
 8010f22:	a201      	add	r2, pc, #4	; (adr r2, 8010f28 <SD_ioctl+0x34>)
 8010f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f28:	08010f39 	.word	0x08010f39
 8010f2c:	08010f41 	.word	0x08010f41
 8010f30:	08010f59 	.word	0x08010f59
 8010f34:	08010f73 	.word	0x08010f73
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010f38:	2300      	movs	r3, #0
 8010f3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010f3e:	e028      	b.n	8010f92 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010f40:	f107 030c 	add.w	r3, r7, #12
 8010f44:	4618      	mov	r0, r3
 8010f46:	f7ff fe67 	bl	8010c18 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010f4c:	683b      	ldr	r3, [r7, #0]
 8010f4e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010f50:	2300      	movs	r3, #0
 8010f52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010f56:	e01c      	b.n	8010f92 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010f58:	f107 030c 	add.w	r3, r7, #12
 8010f5c:	4618      	mov	r0, r3
 8010f5e:	f7ff fe5b 	bl	8010c18 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8010f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f64:	b29a      	uxth	r2, r3
 8010f66:	683b      	ldr	r3, [r7, #0]
 8010f68:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8010f6a:	2300      	movs	r3, #0
 8010f6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010f70:	e00f      	b.n	8010f92 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010f72:	f107 030c 	add.w	r3, r7, #12
 8010f76:	4618      	mov	r0, r3
 8010f78:	f7ff fe4e 	bl	8010c18 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f7e:	0a5a      	lsrs	r2, r3, #9
 8010f80:	683b      	ldr	r3, [r7, #0]
 8010f82:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010f84:	2300      	movs	r3, #0
 8010f86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010f8a:	e002      	b.n	8010f92 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8010f8c:	2304      	movs	r3, #4
 8010f8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8010f92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010f96:	4618      	mov	r0, r3
 8010f98:	3730      	adds	r7, #48	; 0x30
 8010f9a:	46bd      	mov	sp, r7
 8010f9c:	bd80      	pop	{r7, pc}
 8010f9e:	bf00      	nop
 8010fa0:	20000009 	.word	0x20000009

08010fa4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8010fa4:	b480      	push	{r7}
 8010fa6:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8010fa8:	4b03      	ldr	r3, [pc, #12]	; (8010fb8 <BSP_SD_WriteCpltCallback+0x14>)
 8010faa:	2201      	movs	r2, #1
 8010fac:	601a      	str	r2, [r3, #0]
}
 8010fae:	bf00      	nop
 8010fb0:	46bd      	mov	sp, r7
 8010fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fb6:	4770      	bx	lr
 8010fb8:	200422e8 	.word	0x200422e8

08010fbc <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8010fbc:	b480      	push	{r7}
 8010fbe:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8010fc0:	4b03      	ldr	r3, [pc, #12]	; (8010fd0 <BSP_SD_ReadCpltCallback+0x14>)
 8010fc2:	2201      	movs	r2, #1
 8010fc4:	601a      	str	r2, [r3, #0]
}
 8010fc6:	bf00      	nop
 8010fc8:	46bd      	mov	sp, r7
 8010fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fce:	4770      	bx	lr
 8010fd0:	200422ec 	.word	0x200422ec

08010fd4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b084      	sub	sp, #16
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	4603      	mov	r3, r0
 8010fdc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8010fde:	79fb      	ldrb	r3, [r7, #7]
 8010fe0:	4a08      	ldr	r2, [pc, #32]	; (8011004 <disk_status+0x30>)
 8010fe2:	009b      	lsls	r3, r3, #2
 8010fe4:	4413      	add	r3, r2
 8010fe6:	685b      	ldr	r3, [r3, #4]
 8010fe8:	685b      	ldr	r3, [r3, #4]
 8010fea:	79fa      	ldrb	r2, [r7, #7]
 8010fec:	4905      	ldr	r1, [pc, #20]	; (8011004 <disk_status+0x30>)
 8010fee:	440a      	add	r2, r1
 8010ff0:	7a12      	ldrb	r2, [r2, #8]
 8010ff2:	4610      	mov	r0, r2
 8010ff4:	4798      	blx	r3
 8010ff6:	4603      	mov	r3, r0
 8010ff8:	73fb      	strb	r3, [r7, #15]
  return stat;
 8010ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ffc:	4618      	mov	r0, r3
 8010ffe:	3710      	adds	r7, #16
 8011000:	46bd      	mov	sp, r7
 8011002:	bd80      	pop	{r7, pc}
 8011004:	20042318 	.word	0x20042318

08011008 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8011008:	b580      	push	{r7, lr}
 801100a:	b084      	sub	sp, #16
 801100c:	af00      	add	r7, sp, #0
 801100e:	4603      	mov	r3, r0
 8011010:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8011012:	2300      	movs	r3, #0
 8011014:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8011016:	79fb      	ldrb	r3, [r7, #7]
 8011018:	4a0d      	ldr	r2, [pc, #52]	; (8011050 <disk_initialize+0x48>)
 801101a:	5cd3      	ldrb	r3, [r2, r3]
 801101c:	2b00      	cmp	r3, #0
 801101e:	d111      	bne.n	8011044 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8011020:	79fb      	ldrb	r3, [r7, #7]
 8011022:	4a0b      	ldr	r2, [pc, #44]	; (8011050 <disk_initialize+0x48>)
 8011024:	2101      	movs	r1, #1
 8011026:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8011028:	79fb      	ldrb	r3, [r7, #7]
 801102a:	4a09      	ldr	r2, [pc, #36]	; (8011050 <disk_initialize+0x48>)
 801102c:	009b      	lsls	r3, r3, #2
 801102e:	4413      	add	r3, r2
 8011030:	685b      	ldr	r3, [r3, #4]
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	79fa      	ldrb	r2, [r7, #7]
 8011036:	4906      	ldr	r1, [pc, #24]	; (8011050 <disk_initialize+0x48>)
 8011038:	440a      	add	r2, r1
 801103a:	7a12      	ldrb	r2, [r2, #8]
 801103c:	4610      	mov	r0, r2
 801103e:	4798      	blx	r3
 8011040:	4603      	mov	r3, r0
 8011042:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8011044:	7bfb      	ldrb	r3, [r7, #15]
}
 8011046:	4618      	mov	r0, r3
 8011048:	3710      	adds	r7, #16
 801104a:	46bd      	mov	sp, r7
 801104c:	bd80      	pop	{r7, pc}
 801104e:	bf00      	nop
 8011050:	20042318 	.word	0x20042318

08011054 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8011054:	b590      	push	{r4, r7, lr}
 8011056:	b087      	sub	sp, #28
 8011058:	af00      	add	r7, sp, #0
 801105a:	60b9      	str	r1, [r7, #8]
 801105c:	607a      	str	r2, [r7, #4]
 801105e:	603b      	str	r3, [r7, #0]
 8011060:	4603      	mov	r3, r0
 8011062:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8011064:	7bfb      	ldrb	r3, [r7, #15]
 8011066:	4a0a      	ldr	r2, [pc, #40]	; (8011090 <disk_read+0x3c>)
 8011068:	009b      	lsls	r3, r3, #2
 801106a:	4413      	add	r3, r2
 801106c:	685b      	ldr	r3, [r3, #4]
 801106e:	689c      	ldr	r4, [r3, #8]
 8011070:	7bfb      	ldrb	r3, [r7, #15]
 8011072:	4a07      	ldr	r2, [pc, #28]	; (8011090 <disk_read+0x3c>)
 8011074:	4413      	add	r3, r2
 8011076:	7a18      	ldrb	r0, [r3, #8]
 8011078:	683b      	ldr	r3, [r7, #0]
 801107a:	687a      	ldr	r2, [r7, #4]
 801107c:	68b9      	ldr	r1, [r7, #8]
 801107e:	47a0      	blx	r4
 8011080:	4603      	mov	r3, r0
 8011082:	75fb      	strb	r3, [r7, #23]
  return res;
 8011084:	7dfb      	ldrb	r3, [r7, #23]
}
 8011086:	4618      	mov	r0, r3
 8011088:	371c      	adds	r7, #28
 801108a:	46bd      	mov	sp, r7
 801108c:	bd90      	pop	{r4, r7, pc}
 801108e:	bf00      	nop
 8011090:	20042318 	.word	0x20042318

08011094 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8011094:	b590      	push	{r4, r7, lr}
 8011096:	b087      	sub	sp, #28
 8011098:	af00      	add	r7, sp, #0
 801109a:	60b9      	str	r1, [r7, #8]
 801109c:	607a      	str	r2, [r7, #4]
 801109e:	603b      	str	r3, [r7, #0]
 80110a0:	4603      	mov	r3, r0
 80110a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80110a4:	7bfb      	ldrb	r3, [r7, #15]
 80110a6:	4a0a      	ldr	r2, [pc, #40]	; (80110d0 <disk_write+0x3c>)
 80110a8:	009b      	lsls	r3, r3, #2
 80110aa:	4413      	add	r3, r2
 80110ac:	685b      	ldr	r3, [r3, #4]
 80110ae:	68dc      	ldr	r4, [r3, #12]
 80110b0:	7bfb      	ldrb	r3, [r7, #15]
 80110b2:	4a07      	ldr	r2, [pc, #28]	; (80110d0 <disk_write+0x3c>)
 80110b4:	4413      	add	r3, r2
 80110b6:	7a18      	ldrb	r0, [r3, #8]
 80110b8:	683b      	ldr	r3, [r7, #0]
 80110ba:	687a      	ldr	r2, [r7, #4]
 80110bc:	68b9      	ldr	r1, [r7, #8]
 80110be:	47a0      	blx	r4
 80110c0:	4603      	mov	r3, r0
 80110c2:	75fb      	strb	r3, [r7, #23]
  return res;
 80110c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80110c6:	4618      	mov	r0, r3
 80110c8:	371c      	adds	r7, #28
 80110ca:	46bd      	mov	sp, r7
 80110cc:	bd90      	pop	{r4, r7, pc}
 80110ce:	bf00      	nop
 80110d0:	20042318 	.word	0x20042318

080110d4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b084      	sub	sp, #16
 80110d8:	af00      	add	r7, sp, #0
 80110da:	4603      	mov	r3, r0
 80110dc:	603a      	str	r2, [r7, #0]
 80110de:	71fb      	strb	r3, [r7, #7]
 80110e0:	460b      	mov	r3, r1
 80110e2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80110e4:	79fb      	ldrb	r3, [r7, #7]
 80110e6:	4a09      	ldr	r2, [pc, #36]	; (801110c <disk_ioctl+0x38>)
 80110e8:	009b      	lsls	r3, r3, #2
 80110ea:	4413      	add	r3, r2
 80110ec:	685b      	ldr	r3, [r3, #4]
 80110ee:	691b      	ldr	r3, [r3, #16]
 80110f0:	79fa      	ldrb	r2, [r7, #7]
 80110f2:	4906      	ldr	r1, [pc, #24]	; (801110c <disk_ioctl+0x38>)
 80110f4:	440a      	add	r2, r1
 80110f6:	7a10      	ldrb	r0, [r2, #8]
 80110f8:	79b9      	ldrb	r1, [r7, #6]
 80110fa:	683a      	ldr	r2, [r7, #0]
 80110fc:	4798      	blx	r3
 80110fe:	4603      	mov	r3, r0
 8011100:	73fb      	strb	r3, [r7, #15]
  return res;
 8011102:	7bfb      	ldrb	r3, [r7, #15]
}
 8011104:	4618      	mov	r0, r3
 8011106:	3710      	adds	r7, #16
 8011108:	46bd      	mov	sp, r7
 801110a:	bd80      	pop	{r7, pc}
 801110c:	20042318 	.word	0x20042318

08011110 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8011110:	b480      	push	{r7}
 8011112:	b085      	sub	sp, #20
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	3301      	adds	r3, #1
 801111c:	781b      	ldrb	r3, [r3, #0]
 801111e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8011120:	89fb      	ldrh	r3, [r7, #14]
 8011122:	021b      	lsls	r3, r3, #8
 8011124:	b21a      	sxth	r2, r3
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	781b      	ldrb	r3, [r3, #0]
 801112a:	b21b      	sxth	r3, r3
 801112c:	4313      	orrs	r3, r2
 801112e:	b21b      	sxth	r3, r3
 8011130:	81fb      	strh	r3, [r7, #14]
	return rv;
 8011132:	89fb      	ldrh	r3, [r7, #14]
}
 8011134:	4618      	mov	r0, r3
 8011136:	3714      	adds	r7, #20
 8011138:	46bd      	mov	sp, r7
 801113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113e:	4770      	bx	lr

08011140 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8011140:	b480      	push	{r7}
 8011142:	b085      	sub	sp, #20
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	3303      	adds	r3, #3
 801114c:	781b      	ldrb	r3, [r3, #0]
 801114e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	021b      	lsls	r3, r3, #8
 8011154:	687a      	ldr	r2, [r7, #4]
 8011156:	3202      	adds	r2, #2
 8011158:	7812      	ldrb	r2, [r2, #0]
 801115a:	4313      	orrs	r3, r2
 801115c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801115e:	68fb      	ldr	r3, [r7, #12]
 8011160:	021b      	lsls	r3, r3, #8
 8011162:	687a      	ldr	r2, [r7, #4]
 8011164:	3201      	adds	r2, #1
 8011166:	7812      	ldrb	r2, [r2, #0]
 8011168:	4313      	orrs	r3, r2
 801116a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	021b      	lsls	r3, r3, #8
 8011170:	687a      	ldr	r2, [r7, #4]
 8011172:	7812      	ldrb	r2, [r2, #0]
 8011174:	4313      	orrs	r3, r2
 8011176:	60fb      	str	r3, [r7, #12]
	return rv;
 8011178:	68fb      	ldr	r3, [r7, #12]
}
 801117a:	4618      	mov	r0, r3
 801117c:	3714      	adds	r7, #20
 801117e:	46bd      	mov	sp, r7
 8011180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011184:	4770      	bx	lr

08011186 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8011186:	b480      	push	{r7}
 8011188:	b083      	sub	sp, #12
 801118a:	af00      	add	r7, sp, #0
 801118c:	6078      	str	r0, [r7, #4]
 801118e:	460b      	mov	r3, r1
 8011190:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	1c5a      	adds	r2, r3, #1
 8011196:	607a      	str	r2, [r7, #4]
 8011198:	887a      	ldrh	r2, [r7, #2]
 801119a:	b2d2      	uxtb	r2, r2
 801119c:	701a      	strb	r2, [r3, #0]
 801119e:	887b      	ldrh	r3, [r7, #2]
 80111a0:	0a1b      	lsrs	r3, r3, #8
 80111a2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	1c5a      	adds	r2, r3, #1
 80111a8:	607a      	str	r2, [r7, #4]
 80111aa:	887a      	ldrh	r2, [r7, #2]
 80111ac:	b2d2      	uxtb	r2, r2
 80111ae:	701a      	strb	r2, [r3, #0]
}
 80111b0:	bf00      	nop
 80111b2:	370c      	adds	r7, #12
 80111b4:	46bd      	mov	sp, r7
 80111b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ba:	4770      	bx	lr

080111bc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80111bc:	b480      	push	{r7}
 80111be:	b083      	sub	sp, #12
 80111c0:	af00      	add	r7, sp, #0
 80111c2:	6078      	str	r0, [r7, #4]
 80111c4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	1c5a      	adds	r2, r3, #1
 80111ca:	607a      	str	r2, [r7, #4]
 80111cc:	683a      	ldr	r2, [r7, #0]
 80111ce:	b2d2      	uxtb	r2, r2
 80111d0:	701a      	strb	r2, [r3, #0]
 80111d2:	683b      	ldr	r3, [r7, #0]
 80111d4:	0a1b      	lsrs	r3, r3, #8
 80111d6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	1c5a      	adds	r2, r3, #1
 80111dc:	607a      	str	r2, [r7, #4]
 80111de:	683a      	ldr	r2, [r7, #0]
 80111e0:	b2d2      	uxtb	r2, r2
 80111e2:	701a      	strb	r2, [r3, #0]
 80111e4:	683b      	ldr	r3, [r7, #0]
 80111e6:	0a1b      	lsrs	r3, r3, #8
 80111e8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	1c5a      	adds	r2, r3, #1
 80111ee:	607a      	str	r2, [r7, #4]
 80111f0:	683a      	ldr	r2, [r7, #0]
 80111f2:	b2d2      	uxtb	r2, r2
 80111f4:	701a      	strb	r2, [r3, #0]
 80111f6:	683b      	ldr	r3, [r7, #0]
 80111f8:	0a1b      	lsrs	r3, r3, #8
 80111fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	1c5a      	adds	r2, r3, #1
 8011200:	607a      	str	r2, [r7, #4]
 8011202:	683a      	ldr	r2, [r7, #0]
 8011204:	b2d2      	uxtb	r2, r2
 8011206:	701a      	strb	r2, [r3, #0]
}
 8011208:	bf00      	nop
 801120a:	370c      	adds	r7, #12
 801120c:	46bd      	mov	sp, r7
 801120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011212:	4770      	bx	lr

08011214 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8011214:	b480      	push	{r7}
 8011216:	b087      	sub	sp, #28
 8011218:	af00      	add	r7, sp, #0
 801121a:	60f8      	str	r0, [r7, #12]
 801121c:	60b9      	str	r1, [r7, #8]
 801121e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8011224:	68bb      	ldr	r3, [r7, #8]
 8011226:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	2b00      	cmp	r3, #0
 801122c:	d00d      	beq.n	801124a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801122e:	693a      	ldr	r2, [r7, #16]
 8011230:	1c53      	adds	r3, r2, #1
 8011232:	613b      	str	r3, [r7, #16]
 8011234:	697b      	ldr	r3, [r7, #20]
 8011236:	1c59      	adds	r1, r3, #1
 8011238:	6179      	str	r1, [r7, #20]
 801123a:	7812      	ldrb	r2, [r2, #0]
 801123c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	3b01      	subs	r3, #1
 8011242:	607b      	str	r3, [r7, #4]
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	2b00      	cmp	r3, #0
 8011248:	d1f1      	bne.n	801122e <mem_cpy+0x1a>
	}
}
 801124a:	bf00      	nop
 801124c:	371c      	adds	r7, #28
 801124e:	46bd      	mov	sp, r7
 8011250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011254:	4770      	bx	lr

08011256 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8011256:	b480      	push	{r7}
 8011258:	b087      	sub	sp, #28
 801125a:	af00      	add	r7, sp, #0
 801125c:	60f8      	str	r0, [r7, #12]
 801125e:	60b9      	str	r1, [r7, #8]
 8011260:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8011266:	697b      	ldr	r3, [r7, #20]
 8011268:	1c5a      	adds	r2, r3, #1
 801126a:	617a      	str	r2, [r7, #20]
 801126c:	68ba      	ldr	r2, [r7, #8]
 801126e:	b2d2      	uxtb	r2, r2
 8011270:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	3b01      	subs	r3, #1
 8011276:	607b      	str	r3, [r7, #4]
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	2b00      	cmp	r3, #0
 801127c:	d1f3      	bne.n	8011266 <mem_set+0x10>
}
 801127e:	bf00      	nop
 8011280:	371c      	adds	r7, #28
 8011282:	46bd      	mov	sp, r7
 8011284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011288:	4770      	bx	lr

0801128a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801128a:	b480      	push	{r7}
 801128c:	b089      	sub	sp, #36	; 0x24
 801128e:	af00      	add	r7, sp, #0
 8011290:	60f8      	str	r0, [r7, #12]
 8011292:	60b9      	str	r1, [r7, #8]
 8011294:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	61fb      	str	r3, [r7, #28]
 801129a:	68bb      	ldr	r3, [r7, #8]
 801129c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801129e:	2300      	movs	r3, #0
 80112a0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80112a2:	69fb      	ldr	r3, [r7, #28]
 80112a4:	1c5a      	adds	r2, r3, #1
 80112a6:	61fa      	str	r2, [r7, #28]
 80112a8:	781b      	ldrb	r3, [r3, #0]
 80112aa:	4619      	mov	r1, r3
 80112ac:	69bb      	ldr	r3, [r7, #24]
 80112ae:	1c5a      	adds	r2, r3, #1
 80112b0:	61ba      	str	r2, [r7, #24]
 80112b2:	781b      	ldrb	r3, [r3, #0]
 80112b4:	1acb      	subs	r3, r1, r3
 80112b6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	3b01      	subs	r3, #1
 80112bc:	607b      	str	r3, [r7, #4]
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d002      	beq.n	80112ca <mem_cmp+0x40>
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d0eb      	beq.n	80112a2 <mem_cmp+0x18>

	return r;
 80112ca:	697b      	ldr	r3, [r7, #20]
}
 80112cc:	4618      	mov	r0, r3
 80112ce:	3724      	adds	r7, #36	; 0x24
 80112d0:	46bd      	mov	sp, r7
 80112d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d6:	4770      	bx	lr

080112d8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80112d8:	b480      	push	{r7}
 80112da:	b083      	sub	sp, #12
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
 80112e0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80112e2:	e002      	b.n	80112ea <chk_chr+0x12>
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	3301      	adds	r3, #1
 80112e8:	607b      	str	r3, [r7, #4]
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	781b      	ldrb	r3, [r3, #0]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d005      	beq.n	80112fe <chk_chr+0x26>
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	781b      	ldrb	r3, [r3, #0]
 80112f6:	461a      	mov	r2, r3
 80112f8:	683b      	ldr	r3, [r7, #0]
 80112fa:	4293      	cmp	r3, r2
 80112fc:	d1f2      	bne.n	80112e4 <chk_chr+0xc>
	return *str;
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	781b      	ldrb	r3, [r3, #0]
}
 8011302:	4618      	mov	r0, r3
 8011304:	370c      	adds	r7, #12
 8011306:	46bd      	mov	sp, r7
 8011308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801130c:	4770      	bx	lr
	...

08011310 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011310:	b480      	push	{r7}
 8011312:	b085      	sub	sp, #20
 8011314:	af00      	add	r7, sp, #0
 8011316:	6078      	str	r0, [r7, #4]
 8011318:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801131a:	2300      	movs	r3, #0
 801131c:	60bb      	str	r3, [r7, #8]
 801131e:	68bb      	ldr	r3, [r7, #8]
 8011320:	60fb      	str	r3, [r7, #12]
 8011322:	e029      	b.n	8011378 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8011324:	4a27      	ldr	r2, [pc, #156]	; (80113c4 <chk_lock+0xb4>)
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	011b      	lsls	r3, r3, #4
 801132a:	4413      	add	r3, r2
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d01d      	beq.n	801136e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011332:	4a24      	ldr	r2, [pc, #144]	; (80113c4 <chk_lock+0xb4>)
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	011b      	lsls	r3, r3, #4
 8011338:	4413      	add	r3, r2
 801133a:	681a      	ldr	r2, [r3, #0]
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	429a      	cmp	r2, r3
 8011342:	d116      	bne.n	8011372 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8011344:	4a1f      	ldr	r2, [pc, #124]	; (80113c4 <chk_lock+0xb4>)
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	011b      	lsls	r3, r3, #4
 801134a:	4413      	add	r3, r2
 801134c:	3304      	adds	r3, #4
 801134e:	681a      	ldr	r2, [r3, #0]
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011354:	429a      	cmp	r2, r3
 8011356:	d10c      	bne.n	8011372 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011358:	4a1a      	ldr	r2, [pc, #104]	; (80113c4 <chk_lock+0xb4>)
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	011b      	lsls	r3, r3, #4
 801135e:	4413      	add	r3, r2
 8011360:	3308      	adds	r3, #8
 8011362:	681a      	ldr	r2, [r3, #0]
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8011368:	429a      	cmp	r2, r3
 801136a:	d102      	bne.n	8011372 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801136c:	e007      	b.n	801137e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801136e:	2301      	movs	r3, #1
 8011370:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	3301      	adds	r3, #1
 8011376:	60fb      	str	r3, [r7, #12]
 8011378:	68fb      	ldr	r3, [r7, #12]
 801137a:	2b01      	cmp	r3, #1
 801137c:	d9d2      	bls.n	8011324 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	2b02      	cmp	r3, #2
 8011382:	d109      	bne.n	8011398 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8011384:	68bb      	ldr	r3, [r7, #8]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d102      	bne.n	8011390 <chk_lock+0x80>
 801138a:	683b      	ldr	r3, [r7, #0]
 801138c:	2b02      	cmp	r3, #2
 801138e:	d101      	bne.n	8011394 <chk_lock+0x84>
 8011390:	2300      	movs	r3, #0
 8011392:	e010      	b.n	80113b6 <chk_lock+0xa6>
 8011394:	2312      	movs	r3, #18
 8011396:	e00e      	b.n	80113b6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8011398:	683b      	ldr	r3, [r7, #0]
 801139a:	2b00      	cmp	r3, #0
 801139c:	d108      	bne.n	80113b0 <chk_lock+0xa0>
 801139e:	4a09      	ldr	r2, [pc, #36]	; (80113c4 <chk_lock+0xb4>)
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	011b      	lsls	r3, r3, #4
 80113a4:	4413      	add	r3, r2
 80113a6:	330c      	adds	r3, #12
 80113a8:	881b      	ldrh	r3, [r3, #0]
 80113aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80113ae:	d101      	bne.n	80113b4 <chk_lock+0xa4>
 80113b0:	2310      	movs	r3, #16
 80113b2:	e000      	b.n	80113b6 <chk_lock+0xa6>
 80113b4:	2300      	movs	r3, #0
}
 80113b6:	4618      	mov	r0, r3
 80113b8:	3714      	adds	r7, #20
 80113ba:	46bd      	mov	sp, r7
 80113bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c0:	4770      	bx	lr
 80113c2:	bf00      	nop
 80113c4:	200422f8 	.word	0x200422f8

080113c8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80113c8:	b480      	push	{r7}
 80113ca:	b083      	sub	sp, #12
 80113cc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80113ce:	2300      	movs	r3, #0
 80113d0:	607b      	str	r3, [r7, #4]
 80113d2:	e002      	b.n	80113da <enq_lock+0x12>
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	3301      	adds	r3, #1
 80113d8:	607b      	str	r3, [r7, #4]
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	2b01      	cmp	r3, #1
 80113de:	d806      	bhi.n	80113ee <enq_lock+0x26>
 80113e0:	4a09      	ldr	r2, [pc, #36]	; (8011408 <enq_lock+0x40>)
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	011b      	lsls	r3, r3, #4
 80113e6:	4413      	add	r3, r2
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d1f2      	bne.n	80113d4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	2b02      	cmp	r3, #2
 80113f2:	bf14      	ite	ne
 80113f4:	2301      	movne	r3, #1
 80113f6:	2300      	moveq	r3, #0
 80113f8:	b2db      	uxtb	r3, r3
}
 80113fa:	4618      	mov	r0, r3
 80113fc:	370c      	adds	r7, #12
 80113fe:	46bd      	mov	sp, r7
 8011400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011404:	4770      	bx	lr
 8011406:	bf00      	nop
 8011408:	200422f8 	.word	0x200422f8

0801140c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801140c:	b480      	push	{r7}
 801140e:	b085      	sub	sp, #20
 8011410:	af00      	add	r7, sp, #0
 8011412:	6078      	str	r0, [r7, #4]
 8011414:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011416:	2300      	movs	r3, #0
 8011418:	60fb      	str	r3, [r7, #12]
 801141a:	e01f      	b.n	801145c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801141c:	4a41      	ldr	r2, [pc, #260]	; (8011524 <inc_lock+0x118>)
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	011b      	lsls	r3, r3, #4
 8011422:	4413      	add	r3, r2
 8011424:	681a      	ldr	r2, [r3, #0]
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	429a      	cmp	r2, r3
 801142c:	d113      	bne.n	8011456 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801142e:	4a3d      	ldr	r2, [pc, #244]	; (8011524 <inc_lock+0x118>)
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	011b      	lsls	r3, r3, #4
 8011434:	4413      	add	r3, r2
 8011436:	3304      	adds	r3, #4
 8011438:	681a      	ldr	r2, [r3, #0]
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801143e:	429a      	cmp	r2, r3
 8011440:	d109      	bne.n	8011456 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8011442:	4a38      	ldr	r2, [pc, #224]	; (8011524 <inc_lock+0x118>)
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	011b      	lsls	r3, r3, #4
 8011448:	4413      	add	r3, r2
 801144a:	3308      	adds	r3, #8
 801144c:	681a      	ldr	r2, [r3, #0]
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8011452:	429a      	cmp	r2, r3
 8011454:	d006      	beq.n	8011464 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	3301      	adds	r3, #1
 801145a:	60fb      	str	r3, [r7, #12]
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	2b01      	cmp	r3, #1
 8011460:	d9dc      	bls.n	801141c <inc_lock+0x10>
 8011462:	e000      	b.n	8011466 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8011464:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8011466:	68fb      	ldr	r3, [r7, #12]
 8011468:	2b02      	cmp	r3, #2
 801146a:	d132      	bne.n	80114d2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801146c:	2300      	movs	r3, #0
 801146e:	60fb      	str	r3, [r7, #12]
 8011470:	e002      	b.n	8011478 <inc_lock+0x6c>
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	3301      	adds	r3, #1
 8011476:	60fb      	str	r3, [r7, #12]
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	2b01      	cmp	r3, #1
 801147c:	d806      	bhi.n	801148c <inc_lock+0x80>
 801147e:	4a29      	ldr	r2, [pc, #164]	; (8011524 <inc_lock+0x118>)
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	011b      	lsls	r3, r3, #4
 8011484:	4413      	add	r3, r2
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	2b00      	cmp	r3, #0
 801148a:	d1f2      	bne.n	8011472 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	2b02      	cmp	r3, #2
 8011490:	d101      	bne.n	8011496 <inc_lock+0x8a>
 8011492:	2300      	movs	r3, #0
 8011494:	e040      	b.n	8011518 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	681a      	ldr	r2, [r3, #0]
 801149a:	4922      	ldr	r1, [pc, #136]	; (8011524 <inc_lock+0x118>)
 801149c:	68fb      	ldr	r3, [r7, #12]
 801149e:	011b      	lsls	r3, r3, #4
 80114a0:	440b      	add	r3, r1
 80114a2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	689a      	ldr	r2, [r3, #8]
 80114a8:	491e      	ldr	r1, [pc, #120]	; (8011524 <inc_lock+0x118>)
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	011b      	lsls	r3, r3, #4
 80114ae:	440b      	add	r3, r1
 80114b0:	3304      	adds	r3, #4
 80114b2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	695a      	ldr	r2, [r3, #20]
 80114b8:	491a      	ldr	r1, [pc, #104]	; (8011524 <inc_lock+0x118>)
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	011b      	lsls	r3, r3, #4
 80114be:	440b      	add	r3, r1
 80114c0:	3308      	adds	r3, #8
 80114c2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80114c4:	4a17      	ldr	r2, [pc, #92]	; (8011524 <inc_lock+0x118>)
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	011b      	lsls	r3, r3, #4
 80114ca:	4413      	add	r3, r2
 80114cc:	330c      	adds	r3, #12
 80114ce:	2200      	movs	r2, #0
 80114d0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80114d2:	683b      	ldr	r3, [r7, #0]
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d009      	beq.n	80114ec <inc_lock+0xe0>
 80114d8:	4a12      	ldr	r2, [pc, #72]	; (8011524 <inc_lock+0x118>)
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	011b      	lsls	r3, r3, #4
 80114de:	4413      	add	r3, r2
 80114e0:	330c      	adds	r3, #12
 80114e2:	881b      	ldrh	r3, [r3, #0]
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	d001      	beq.n	80114ec <inc_lock+0xe0>
 80114e8:	2300      	movs	r3, #0
 80114ea:	e015      	b.n	8011518 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80114ec:	683b      	ldr	r3, [r7, #0]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d108      	bne.n	8011504 <inc_lock+0xf8>
 80114f2:	4a0c      	ldr	r2, [pc, #48]	; (8011524 <inc_lock+0x118>)
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	011b      	lsls	r3, r3, #4
 80114f8:	4413      	add	r3, r2
 80114fa:	330c      	adds	r3, #12
 80114fc:	881b      	ldrh	r3, [r3, #0]
 80114fe:	3301      	adds	r3, #1
 8011500:	b29a      	uxth	r2, r3
 8011502:	e001      	b.n	8011508 <inc_lock+0xfc>
 8011504:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011508:	4906      	ldr	r1, [pc, #24]	; (8011524 <inc_lock+0x118>)
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	011b      	lsls	r3, r3, #4
 801150e:	440b      	add	r3, r1
 8011510:	330c      	adds	r3, #12
 8011512:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	3301      	adds	r3, #1
}
 8011518:	4618      	mov	r0, r3
 801151a:	3714      	adds	r7, #20
 801151c:	46bd      	mov	sp, r7
 801151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011522:	4770      	bx	lr
 8011524:	200422f8 	.word	0x200422f8

08011528 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011528:	b480      	push	{r7}
 801152a:	b085      	sub	sp, #20
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	3b01      	subs	r3, #1
 8011534:	607b      	str	r3, [r7, #4]
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	2b01      	cmp	r3, #1
 801153a:	d825      	bhi.n	8011588 <dec_lock+0x60>
		n = Files[i].ctr;
 801153c:	4a17      	ldr	r2, [pc, #92]	; (801159c <dec_lock+0x74>)
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	011b      	lsls	r3, r3, #4
 8011542:	4413      	add	r3, r2
 8011544:	330c      	adds	r3, #12
 8011546:	881b      	ldrh	r3, [r3, #0]
 8011548:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801154a:	89fb      	ldrh	r3, [r7, #14]
 801154c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011550:	d101      	bne.n	8011556 <dec_lock+0x2e>
 8011552:	2300      	movs	r3, #0
 8011554:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8011556:	89fb      	ldrh	r3, [r7, #14]
 8011558:	2b00      	cmp	r3, #0
 801155a:	d002      	beq.n	8011562 <dec_lock+0x3a>
 801155c:	89fb      	ldrh	r3, [r7, #14]
 801155e:	3b01      	subs	r3, #1
 8011560:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8011562:	4a0e      	ldr	r2, [pc, #56]	; (801159c <dec_lock+0x74>)
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	011b      	lsls	r3, r3, #4
 8011568:	4413      	add	r3, r2
 801156a:	330c      	adds	r3, #12
 801156c:	89fa      	ldrh	r2, [r7, #14]
 801156e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8011570:	89fb      	ldrh	r3, [r7, #14]
 8011572:	2b00      	cmp	r3, #0
 8011574:	d105      	bne.n	8011582 <dec_lock+0x5a>
 8011576:	4a09      	ldr	r2, [pc, #36]	; (801159c <dec_lock+0x74>)
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	011b      	lsls	r3, r3, #4
 801157c:	4413      	add	r3, r2
 801157e:	2200      	movs	r2, #0
 8011580:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8011582:	2300      	movs	r3, #0
 8011584:	737b      	strb	r3, [r7, #13]
 8011586:	e001      	b.n	801158c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8011588:	2302      	movs	r3, #2
 801158a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 801158c:	7b7b      	ldrb	r3, [r7, #13]
}
 801158e:	4618      	mov	r0, r3
 8011590:	3714      	adds	r7, #20
 8011592:	46bd      	mov	sp, r7
 8011594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011598:	4770      	bx	lr
 801159a:	bf00      	nop
 801159c:	200422f8 	.word	0x200422f8

080115a0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80115a0:	b480      	push	{r7}
 80115a2:	b085      	sub	sp, #20
 80115a4:	af00      	add	r7, sp, #0
 80115a6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80115a8:	2300      	movs	r3, #0
 80115aa:	60fb      	str	r3, [r7, #12]
 80115ac:	e010      	b.n	80115d0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80115ae:	4a0d      	ldr	r2, [pc, #52]	; (80115e4 <clear_lock+0x44>)
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	011b      	lsls	r3, r3, #4
 80115b4:	4413      	add	r3, r2
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	687a      	ldr	r2, [r7, #4]
 80115ba:	429a      	cmp	r2, r3
 80115bc:	d105      	bne.n	80115ca <clear_lock+0x2a>
 80115be:	4a09      	ldr	r2, [pc, #36]	; (80115e4 <clear_lock+0x44>)
 80115c0:	68fb      	ldr	r3, [r7, #12]
 80115c2:	011b      	lsls	r3, r3, #4
 80115c4:	4413      	add	r3, r2
 80115c6:	2200      	movs	r2, #0
 80115c8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	3301      	adds	r3, #1
 80115ce:	60fb      	str	r3, [r7, #12]
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	2b01      	cmp	r3, #1
 80115d4:	d9eb      	bls.n	80115ae <clear_lock+0xe>
	}
}
 80115d6:	bf00      	nop
 80115d8:	3714      	adds	r7, #20
 80115da:	46bd      	mov	sp, r7
 80115dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e0:	4770      	bx	lr
 80115e2:	bf00      	nop
 80115e4:	200422f8 	.word	0x200422f8

080115e8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80115e8:	b580      	push	{r7, lr}
 80115ea:	b086      	sub	sp, #24
 80115ec:	af00      	add	r7, sp, #0
 80115ee:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80115f0:	2300      	movs	r3, #0
 80115f2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	78db      	ldrb	r3, [r3, #3]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d034      	beq.n	8011666 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011600:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	7858      	ldrb	r0, [r3, #1]
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801160c:	2301      	movs	r3, #1
 801160e:	697a      	ldr	r2, [r7, #20]
 8011610:	f7ff fd40 	bl	8011094 <disk_write>
 8011614:	4603      	mov	r3, r0
 8011616:	2b00      	cmp	r3, #0
 8011618:	d002      	beq.n	8011620 <sync_window+0x38>
			res = FR_DISK_ERR;
 801161a:	2301      	movs	r3, #1
 801161c:	73fb      	strb	r3, [r7, #15]
 801161e:	e022      	b.n	8011666 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	2200      	movs	r2, #0
 8011624:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801162a:	697a      	ldr	r2, [r7, #20]
 801162c:	1ad2      	subs	r2, r2, r3
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	6a1b      	ldr	r3, [r3, #32]
 8011632:	429a      	cmp	r2, r3
 8011634:	d217      	bcs.n	8011666 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	789b      	ldrb	r3, [r3, #2]
 801163a:	613b      	str	r3, [r7, #16]
 801163c:	e010      	b.n	8011660 <sync_window+0x78>
					wsect += fs->fsize;
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	6a1b      	ldr	r3, [r3, #32]
 8011642:	697a      	ldr	r2, [r7, #20]
 8011644:	4413      	add	r3, r2
 8011646:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	7858      	ldrb	r0, [r3, #1]
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011652:	2301      	movs	r3, #1
 8011654:	697a      	ldr	r2, [r7, #20]
 8011656:	f7ff fd1d 	bl	8011094 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801165a:	693b      	ldr	r3, [r7, #16]
 801165c:	3b01      	subs	r3, #1
 801165e:	613b      	str	r3, [r7, #16]
 8011660:	693b      	ldr	r3, [r7, #16]
 8011662:	2b01      	cmp	r3, #1
 8011664:	d8eb      	bhi.n	801163e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8011666:	7bfb      	ldrb	r3, [r7, #15]
}
 8011668:	4618      	mov	r0, r3
 801166a:	3718      	adds	r7, #24
 801166c:	46bd      	mov	sp, r7
 801166e:	bd80      	pop	{r7, pc}

08011670 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8011670:	b580      	push	{r7, lr}
 8011672:	b084      	sub	sp, #16
 8011674:	af00      	add	r7, sp, #0
 8011676:	6078      	str	r0, [r7, #4]
 8011678:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801167a:	2300      	movs	r3, #0
 801167c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011682:	683a      	ldr	r2, [r7, #0]
 8011684:	429a      	cmp	r2, r3
 8011686:	d01b      	beq.n	80116c0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8011688:	6878      	ldr	r0, [r7, #4]
 801168a:	f7ff ffad 	bl	80115e8 <sync_window>
 801168e:	4603      	mov	r3, r0
 8011690:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8011692:	7bfb      	ldrb	r3, [r7, #15]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d113      	bne.n	80116c0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	7858      	ldrb	r0, [r3, #1]
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80116a2:	2301      	movs	r3, #1
 80116a4:	683a      	ldr	r2, [r7, #0]
 80116a6:	f7ff fcd5 	bl	8011054 <disk_read>
 80116aa:	4603      	mov	r3, r0
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d004      	beq.n	80116ba <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80116b0:	f04f 33ff 	mov.w	r3, #4294967295
 80116b4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80116b6:	2301      	movs	r3, #1
 80116b8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	683a      	ldr	r2, [r7, #0]
 80116be:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 80116c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80116c2:	4618      	mov	r0, r3
 80116c4:	3710      	adds	r7, #16
 80116c6:	46bd      	mov	sp, r7
 80116c8:	bd80      	pop	{r7, pc}
	...

080116cc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	b084      	sub	sp, #16
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80116d4:	6878      	ldr	r0, [r7, #4]
 80116d6:	f7ff ff87 	bl	80115e8 <sync_window>
 80116da:	4603      	mov	r3, r0
 80116dc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80116de:	7bfb      	ldrb	r3, [r7, #15]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d159      	bne.n	8011798 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	781b      	ldrb	r3, [r3, #0]
 80116e8:	2b03      	cmp	r3, #3
 80116ea:	d149      	bne.n	8011780 <sync_fs+0xb4>
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	791b      	ldrb	r3, [r3, #4]
 80116f0:	2b01      	cmp	r3, #1
 80116f2:	d145      	bne.n	8011780 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	899b      	ldrh	r3, [r3, #12]
 80116fe:	461a      	mov	r2, r3
 8011700:	2100      	movs	r1, #0
 8011702:	f7ff fda8 	bl	8011256 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	3338      	adds	r3, #56	; 0x38
 801170a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801170e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8011712:	4618      	mov	r0, r3
 8011714:	f7ff fd37 	bl	8011186 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	3338      	adds	r3, #56	; 0x38
 801171c:	4921      	ldr	r1, [pc, #132]	; (80117a4 <sync_fs+0xd8>)
 801171e:	4618      	mov	r0, r3
 8011720:	f7ff fd4c 	bl	80111bc <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	3338      	adds	r3, #56	; 0x38
 8011728:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801172c:	491e      	ldr	r1, [pc, #120]	; (80117a8 <sync_fs+0xdc>)
 801172e:	4618      	mov	r0, r3
 8011730:	f7ff fd44 	bl	80111bc <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	3338      	adds	r3, #56	; 0x38
 8011738:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	695b      	ldr	r3, [r3, #20]
 8011740:	4619      	mov	r1, r3
 8011742:	4610      	mov	r0, r2
 8011744:	f7ff fd3a 	bl	80111bc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	3338      	adds	r3, #56	; 0x38
 801174c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	691b      	ldr	r3, [r3, #16]
 8011754:	4619      	mov	r1, r3
 8011756:	4610      	mov	r0, r2
 8011758:	f7ff fd30 	bl	80111bc <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011760:	1c5a      	adds	r2, r3, #1
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	7858      	ldrb	r0, [r3, #1]
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011774:	2301      	movs	r3, #1
 8011776:	f7ff fc8d 	bl	8011094 <disk_write>
			fs->fsi_flag = 0;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	2200      	movs	r2, #0
 801177e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	785b      	ldrb	r3, [r3, #1]
 8011784:	2200      	movs	r2, #0
 8011786:	2100      	movs	r1, #0
 8011788:	4618      	mov	r0, r3
 801178a:	f7ff fca3 	bl	80110d4 <disk_ioctl>
 801178e:	4603      	mov	r3, r0
 8011790:	2b00      	cmp	r3, #0
 8011792:	d001      	beq.n	8011798 <sync_fs+0xcc>
 8011794:	2301      	movs	r3, #1
 8011796:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011798:	7bfb      	ldrb	r3, [r7, #15]
}
 801179a:	4618      	mov	r0, r3
 801179c:	3710      	adds	r7, #16
 801179e:	46bd      	mov	sp, r7
 80117a0:	bd80      	pop	{r7, pc}
 80117a2:	bf00      	nop
 80117a4:	41615252 	.word	0x41615252
 80117a8:	61417272 	.word	0x61417272

080117ac <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80117ac:	b480      	push	{r7}
 80117ae:	b083      	sub	sp, #12
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	6078      	str	r0, [r7, #4]
 80117b4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80117b6:	683b      	ldr	r3, [r7, #0]
 80117b8:	3b02      	subs	r3, #2
 80117ba:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	69db      	ldr	r3, [r3, #28]
 80117c0:	3b02      	subs	r3, #2
 80117c2:	683a      	ldr	r2, [r7, #0]
 80117c4:	429a      	cmp	r2, r3
 80117c6:	d301      	bcc.n	80117cc <clust2sect+0x20>
 80117c8:	2300      	movs	r3, #0
 80117ca:	e008      	b.n	80117de <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	895b      	ldrh	r3, [r3, #10]
 80117d0:	461a      	mov	r2, r3
 80117d2:	683b      	ldr	r3, [r7, #0]
 80117d4:	fb03 f202 	mul.w	r2, r3, r2
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80117dc:	4413      	add	r3, r2
}
 80117de:	4618      	mov	r0, r3
 80117e0:	370c      	adds	r7, #12
 80117e2:	46bd      	mov	sp, r7
 80117e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e8:	4770      	bx	lr

080117ea <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80117ea:	b580      	push	{r7, lr}
 80117ec:	b086      	sub	sp, #24
 80117ee:	af00      	add	r7, sp, #0
 80117f0:	6078      	str	r0, [r7, #4]
 80117f2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80117fa:	683b      	ldr	r3, [r7, #0]
 80117fc:	2b01      	cmp	r3, #1
 80117fe:	d904      	bls.n	801180a <get_fat+0x20>
 8011800:	693b      	ldr	r3, [r7, #16]
 8011802:	69db      	ldr	r3, [r3, #28]
 8011804:	683a      	ldr	r2, [r7, #0]
 8011806:	429a      	cmp	r2, r3
 8011808:	d302      	bcc.n	8011810 <get_fat+0x26>
		val = 1;	/* Internal error */
 801180a:	2301      	movs	r3, #1
 801180c:	617b      	str	r3, [r7, #20]
 801180e:	e0b7      	b.n	8011980 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011810:	f04f 33ff 	mov.w	r3, #4294967295
 8011814:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011816:	693b      	ldr	r3, [r7, #16]
 8011818:	781b      	ldrb	r3, [r3, #0]
 801181a:	2b02      	cmp	r3, #2
 801181c:	d05a      	beq.n	80118d4 <get_fat+0xea>
 801181e:	2b03      	cmp	r3, #3
 8011820:	d07d      	beq.n	801191e <get_fat+0x134>
 8011822:	2b01      	cmp	r3, #1
 8011824:	f040 80a2 	bne.w	801196c <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	60fb      	str	r3, [r7, #12]
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	085b      	lsrs	r3, r3, #1
 8011830:	68fa      	ldr	r2, [r7, #12]
 8011832:	4413      	add	r3, r2
 8011834:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011836:	693b      	ldr	r3, [r7, #16]
 8011838:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801183a:	693b      	ldr	r3, [r7, #16]
 801183c:	899b      	ldrh	r3, [r3, #12]
 801183e:	4619      	mov	r1, r3
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	fbb3 f3f1 	udiv	r3, r3, r1
 8011846:	4413      	add	r3, r2
 8011848:	4619      	mov	r1, r3
 801184a:	6938      	ldr	r0, [r7, #16]
 801184c:	f7ff ff10 	bl	8011670 <move_window>
 8011850:	4603      	mov	r3, r0
 8011852:	2b00      	cmp	r3, #0
 8011854:	f040 808d 	bne.w	8011972 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	1c5a      	adds	r2, r3, #1
 801185c:	60fa      	str	r2, [r7, #12]
 801185e:	693a      	ldr	r2, [r7, #16]
 8011860:	8992      	ldrh	r2, [r2, #12]
 8011862:	fbb3 f1f2 	udiv	r1, r3, r2
 8011866:	fb02 f201 	mul.w	r2, r2, r1
 801186a:	1a9b      	subs	r3, r3, r2
 801186c:	693a      	ldr	r2, [r7, #16]
 801186e:	4413      	add	r3, r2
 8011870:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011874:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011876:	693b      	ldr	r3, [r7, #16]
 8011878:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801187a:	693b      	ldr	r3, [r7, #16]
 801187c:	899b      	ldrh	r3, [r3, #12]
 801187e:	4619      	mov	r1, r3
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	fbb3 f3f1 	udiv	r3, r3, r1
 8011886:	4413      	add	r3, r2
 8011888:	4619      	mov	r1, r3
 801188a:	6938      	ldr	r0, [r7, #16]
 801188c:	f7ff fef0 	bl	8011670 <move_window>
 8011890:	4603      	mov	r3, r0
 8011892:	2b00      	cmp	r3, #0
 8011894:	d16f      	bne.n	8011976 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011896:	693b      	ldr	r3, [r7, #16]
 8011898:	899b      	ldrh	r3, [r3, #12]
 801189a:	461a      	mov	r2, r3
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	fbb3 f1f2 	udiv	r1, r3, r2
 80118a2:	fb02 f201 	mul.w	r2, r2, r1
 80118a6:	1a9b      	subs	r3, r3, r2
 80118a8:	693a      	ldr	r2, [r7, #16]
 80118aa:	4413      	add	r3, r2
 80118ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80118b0:	021b      	lsls	r3, r3, #8
 80118b2:	461a      	mov	r2, r3
 80118b4:	68bb      	ldr	r3, [r7, #8]
 80118b6:	4313      	orrs	r3, r2
 80118b8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80118ba:	683b      	ldr	r3, [r7, #0]
 80118bc:	f003 0301 	and.w	r3, r3, #1
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d002      	beq.n	80118ca <get_fat+0xe0>
 80118c4:	68bb      	ldr	r3, [r7, #8]
 80118c6:	091b      	lsrs	r3, r3, #4
 80118c8:	e002      	b.n	80118d0 <get_fat+0xe6>
 80118ca:	68bb      	ldr	r3, [r7, #8]
 80118cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80118d0:	617b      	str	r3, [r7, #20]
			break;
 80118d2:	e055      	b.n	8011980 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80118d4:	693b      	ldr	r3, [r7, #16]
 80118d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80118d8:	693b      	ldr	r3, [r7, #16]
 80118da:	899b      	ldrh	r3, [r3, #12]
 80118dc:	085b      	lsrs	r3, r3, #1
 80118de:	b29b      	uxth	r3, r3
 80118e0:	4619      	mov	r1, r3
 80118e2:	683b      	ldr	r3, [r7, #0]
 80118e4:	fbb3 f3f1 	udiv	r3, r3, r1
 80118e8:	4413      	add	r3, r2
 80118ea:	4619      	mov	r1, r3
 80118ec:	6938      	ldr	r0, [r7, #16]
 80118ee:	f7ff febf 	bl	8011670 <move_window>
 80118f2:	4603      	mov	r3, r0
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	d140      	bne.n	801197a <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80118f8:	693b      	ldr	r3, [r7, #16]
 80118fa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80118fe:	683b      	ldr	r3, [r7, #0]
 8011900:	005b      	lsls	r3, r3, #1
 8011902:	693a      	ldr	r2, [r7, #16]
 8011904:	8992      	ldrh	r2, [r2, #12]
 8011906:	fbb3 f0f2 	udiv	r0, r3, r2
 801190a:	fb02 f200 	mul.w	r2, r2, r0
 801190e:	1a9b      	subs	r3, r3, r2
 8011910:	440b      	add	r3, r1
 8011912:	4618      	mov	r0, r3
 8011914:	f7ff fbfc 	bl	8011110 <ld_word>
 8011918:	4603      	mov	r3, r0
 801191a:	617b      	str	r3, [r7, #20]
			break;
 801191c:	e030      	b.n	8011980 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801191e:	693b      	ldr	r3, [r7, #16]
 8011920:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011922:	693b      	ldr	r3, [r7, #16]
 8011924:	899b      	ldrh	r3, [r3, #12]
 8011926:	089b      	lsrs	r3, r3, #2
 8011928:	b29b      	uxth	r3, r3
 801192a:	4619      	mov	r1, r3
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011932:	4413      	add	r3, r2
 8011934:	4619      	mov	r1, r3
 8011936:	6938      	ldr	r0, [r7, #16]
 8011938:	f7ff fe9a 	bl	8011670 <move_window>
 801193c:	4603      	mov	r3, r0
 801193e:	2b00      	cmp	r3, #0
 8011940:	d11d      	bne.n	801197e <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011942:	693b      	ldr	r3, [r7, #16]
 8011944:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011948:	683b      	ldr	r3, [r7, #0]
 801194a:	009b      	lsls	r3, r3, #2
 801194c:	693a      	ldr	r2, [r7, #16]
 801194e:	8992      	ldrh	r2, [r2, #12]
 8011950:	fbb3 f0f2 	udiv	r0, r3, r2
 8011954:	fb02 f200 	mul.w	r2, r2, r0
 8011958:	1a9b      	subs	r3, r3, r2
 801195a:	440b      	add	r3, r1
 801195c:	4618      	mov	r0, r3
 801195e:	f7ff fbef 	bl	8011140 <ld_dword>
 8011962:	4603      	mov	r3, r0
 8011964:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8011968:	617b      	str	r3, [r7, #20]
			break;
 801196a:	e009      	b.n	8011980 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801196c:	2301      	movs	r3, #1
 801196e:	617b      	str	r3, [r7, #20]
 8011970:	e006      	b.n	8011980 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011972:	bf00      	nop
 8011974:	e004      	b.n	8011980 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011976:	bf00      	nop
 8011978:	e002      	b.n	8011980 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801197a:	bf00      	nop
 801197c:	e000      	b.n	8011980 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801197e:	bf00      	nop
		}
	}

	return val;
 8011980:	697b      	ldr	r3, [r7, #20]
}
 8011982:	4618      	mov	r0, r3
 8011984:	3718      	adds	r7, #24
 8011986:	46bd      	mov	sp, r7
 8011988:	bd80      	pop	{r7, pc}

0801198a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801198a:	b590      	push	{r4, r7, lr}
 801198c:	b089      	sub	sp, #36	; 0x24
 801198e:	af00      	add	r7, sp, #0
 8011990:	60f8      	str	r0, [r7, #12]
 8011992:	60b9      	str	r1, [r7, #8]
 8011994:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011996:	2302      	movs	r3, #2
 8011998:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801199a:	68bb      	ldr	r3, [r7, #8]
 801199c:	2b01      	cmp	r3, #1
 801199e:	f240 8106 	bls.w	8011bae <put_fat+0x224>
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	69db      	ldr	r3, [r3, #28]
 80119a6:	68ba      	ldr	r2, [r7, #8]
 80119a8:	429a      	cmp	r2, r3
 80119aa:	f080 8100 	bcs.w	8011bae <put_fat+0x224>
		switch (fs->fs_type) {
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	781b      	ldrb	r3, [r3, #0]
 80119b2:	2b02      	cmp	r3, #2
 80119b4:	f000 8088 	beq.w	8011ac8 <put_fat+0x13e>
 80119b8:	2b03      	cmp	r3, #3
 80119ba:	f000 80b0 	beq.w	8011b1e <put_fat+0x194>
 80119be:	2b01      	cmp	r3, #1
 80119c0:	f040 80f5 	bne.w	8011bae <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80119c4:	68bb      	ldr	r3, [r7, #8]
 80119c6:	61bb      	str	r3, [r7, #24]
 80119c8:	69bb      	ldr	r3, [r7, #24]
 80119ca:	085b      	lsrs	r3, r3, #1
 80119cc:	69ba      	ldr	r2, [r7, #24]
 80119ce:	4413      	add	r3, r2
 80119d0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	899b      	ldrh	r3, [r3, #12]
 80119da:	4619      	mov	r1, r3
 80119dc:	69bb      	ldr	r3, [r7, #24]
 80119de:	fbb3 f3f1 	udiv	r3, r3, r1
 80119e2:	4413      	add	r3, r2
 80119e4:	4619      	mov	r1, r3
 80119e6:	68f8      	ldr	r0, [r7, #12]
 80119e8:	f7ff fe42 	bl	8011670 <move_window>
 80119ec:	4603      	mov	r3, r0
 80119ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80119f0:	7ffb      	ldrb	r3, [r7, #31]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	f040 80d4 	bne.w	8011ba0 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 80119f8:	68fb      	ldr	r3, [r7, #12]
 80119fa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80119fe:	69bb      	ldr	r3, [r7, #24]
 8011a00:	1c5a      	adds	r2, r3, #1
 8011a02:	61ba      	str	r2, [r7, #24]
 8011a04:	68fa      	ldr	r2, [r7, #12]
 8011a06:	8992      	ldrh	r2, [r2, #12]
 8011a08:	fbb3 f0f2 	udiv	r0, r3, r2
 8011a0c:	fb02 f200 	mul.w	r2, r2, r0
 8011a10:	1a9b      	subs	r3, r3, r2
 8011a12:	440b      	add	r3, r1
 8011a14:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011a16:	68bb      	ldr	r3, [r7, #8]
 8011a18:	f003 0301 	and.w	r3, r3, #1
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d00d      	beq.n	8011a3c <put_fat+0xb2>
 8011a20:	697b      	ldr	r3, [r7, #20]
 8011a22:	781b      	ldrb	r3, [r3, #0]
 8011a24:	b25b      	sxtb	r3, r3
 8011a26:	f003 030f 	and.w	r3, r3, #15
 8011a2a:	b25a      	sxtb	r2, r3
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	b2db      	uxtb	r3, r3
 8011a30:	011b      	lsls	r3, r3, #4
 8011a32:	b25b      	sxtb	r3, r3
 8011a34:	4313      	orrs	r3, r2
 8011a36:	b25b      	sxtb	r3, r3
 8011a38:	b2db      	uxtb	r3, r3
 8011a3a:	e001      	b.n	8011a40 <put_fat+0xb6>
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	b2db      	uxtb	r3, r3
 8011a40:	697a      	ldr	r2, [r7, #20]
 8011a42:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	2201      	movs	r2, #1
 8011a48:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	899b      	ldrh	r3, [r3, #12]
 8011a52:	4619      	mov	r1, r3
 8011a54:	69bb      	ldr	r3, [r7, #24]
 8011a56:	fbb3 f3f1 	udiv	r3, r3, r1
 8011a5a:	4413      	add	r3, r2
 8011a5c:	4619      	mov	r1, r3
 8011a5e:	68f8      	ldr	r0, [r7, #12]
 8011a60:	f7ff fe06 	bl	8011670 <move_window>
 8011a64:	4603      	mov	r3, r0
 8011a66:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011a68:	7ffb      	ldrb	r3, [r7, #31]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	f040 809a 	bne.w	8011ba4 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	899b      	ldrh	r3, [r3, #12]
 8011a7a:	461a      	mov	r2, r3
 8011a7c:	69bb      	ldr	r3, [r7, #24]
 8011a7e:	fbb3 f0f2 	udiv	r0, r3, r2
 8011a82:	fb02 f200 	mul.w	r2, r2, r0
 8011a86:	1a9b      	subs	r3, r3, r2
 8011a88:	440b      	add	r3, r1
 8011a8a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011a8c:	68bb      	ldr	r3, [r7, #8]
 8011a8e:	f003 0301 	and.w	r3, r3, #1
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d003      	beq.n	8011a9e <put_fat+0x114>
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	091b      	lsrs	r3, r3, #4
 8011a9a:	b2db      	uxtb	r3, r3
 8011a9c:	e00e      	b.n	8011abc <put_fat+0x132>
 8011a9e:	697b      	ldr	r3, [r7, #20]
 8011aa0:	781b      	ldrb	r3, [r3, #0]
 8011aa2:	b25b      	sxtb	r3, r3
 8011aa4:	f023 030f 	bic.w	r3, r3, #15
 8011aa8:	b25a      	sxtb	r2, r3
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	0a1b      	lsrs	r3, r3, #8
 8011aae:	b25b      	sxtb	r3, r3
 8011ab0:	f003 030f 	and.w	r3, r3, #15
 8011ab4:	b25b      	sxtb	r3, r3
 8011ab6:	4313      	orrs	r3, r2
 8011ab8:	b25b      	sxtb	r3, r3
 8011aba:	b2db      	uxtb	r3, r3
 8011abc:	697a      	ldr	r2, [r7, #20]
 8011abe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	2201      	movs	r2, #1
 8011ac4:	70da      	strb	r2, [r3, #3]
			break;
 8011ac6:	e072      	b.n	8011bae <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	899b      	ldrh	r3, [r3, #12]
 8011ad0:	085b      	lsrs	r3, r3, #1
 8011ad2:	b29b      	uxth	r3, r3
 8011ad4:	4619      	mov	r1, r3
 8011ad6:	68bb      	ldr	r3, [r7, #8]
 8011ad8:	fbb3 f3f1 	udiv	r3, r3, r1
 8011adc:	4413      	add	r3, r2
 8011ade:	4619      	mov	r1, r3
 8011ae0:	68f8      	ldr	r0, [r7, #12]
 8011ae2:	f7ff fdc5 	bl	8011670 <move_window>
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011aea:	7ffb      	ldrb	r3, [r7, #31]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d15b      	bne.n	8011ba8 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011af6:	68bb      	ldr	r3, [r7, #8]
 8011af8:	005b      	lsls	r3, r3, #1
 8011afa:	68fa      	ldr	r2, [r7, #12]
 8011afc:	8992      	ldrh	r2, [r2, #12]
 8011afe:	fbb3 f0f2 	udiv	r0, r3, r2
 8011b02:	fb02 f200 	mul.w	r2, r2, r0
 8011b06:	1a9b      	subs	r3, r3, r2
 8011b08:	440b      	add	r3, r1
 8011b0a:	687a      	ldr	r2, [r7, #4]
 8011b0c:	b292      	uxth	r2, r2
 8011b0e:	4611      	mov	r1, r2
 8011b10:	4618      	mov	r0, r3
 8011b12:	f7ff fb38 	bl	8011186 <st_word>
			fs->wflag = 1;
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	2201      	movs	r2, #1
 8011b1a:	70da      	strb	r2, [r3, #3]
			break;
 8011b1c:	e047      	b.n	8011bae <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011b22:	68fb      	ldr	r3, [r7, #12]
 8011b24:	899b      	ldrh	r3, [r3, #12]
 8011b26:	089b      	lsrs	r3, r3, #2
 8011b28:	b29b      	uxth	r3, r3
 8011b2a:	4619      	mov	r1, r3
 8011b2c:	68bb      	ldr	r3, [r7, #8]
 8011b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011b32:	4413      	add	r3, r2
 8011b34:	4619      	mov	r1, r3
 8011b36:	68f8      	ldr	r0, [r7, #12]
 8011b38:	f7ff fd9a 	bl	8011670 <move_window>
 8011b3c:	4603      	mov	r3, r0
 8011b3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011b40:	7ffb      	ldrb	r3, [r7, #31]
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d132      	bne.n	8011bac <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011b52:	68bb      	ldr	r3, [r7, #8]
 8011b54:	009b      	lsls	r3, r3, #2
 8011b56:	68fa      	ldr	r2, [r7, #12]
 8011b58:	8992      	ldrh	r2, [r2, #12]
 8011b5a:	fbb3 f0f2 	udiv	r0, r3, r2
 8011b5e:	fb02 f200 	mul.w	r2, r2, r0
 8011b62:	1a9b      	subs	r3, r3, r2
 8011b64:	440b      	add	r3, r1
 8011b66:	4618      	mov	r0, r3
 8011b68:	f7ff faea 	bl	8011140 <ld_dword>
 8011b6c:	4603      	mov	r3, r0
 8011b6e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8011b72:	4323      	orrs	r3, r4
 8011b74:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011b7c:	68bb      	ldr	r3, [r7, #8]
 8011b7e:	009b      	lsls	r3, r3, #2
 8011b80:	68fa      	ldr	r2, [r7, #12]
 8011b82:	8992      	ldrh	r2, [r2, #12]
 8011b84:	fbb3 f0f2 	udiv	r0, r3, r2
 8011b88:	fb02 f200 	mul.w	r2, r2, r0
 8011b8c:	1a9b      	subs	r3, r3, r2
 8011b8e:	440b      	add	r3, r1
 8011b90:	6879      	ldr	r1, [r7, #4]
 8011b92:	4618      	mov	r0, r3
 8011b94:	f7ff fb12 	bl	80111bc <st_dword>
			fs->wflag = 1;
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	2201      	movs	r2, #1
 8011b9c:	70da      	strb	r2, [r3, #3]
			break;
 8011b9e:	e006      	b.n	8011bae <put_fat+0x224>
			if (res != FR_OK) break;
 8011ba0:	bf00      	nop
 8011ba2:	e004      	b.n	8011bae <put_fat+0x224>
			if (res != FR_OK) break;
 8011ba4:	bf00      	nop
 8011ba6:	e002      	b.n	8011bae <put_fat+0x224>
			if (res != FR_OK) break;
 8011ba8:	bf00      	nop
 8011baa:	e000      	b.n	8011bae <put_fat+0x224>
			if (res != FR_OK) break;
 8011bac:	bf00      	nop
		}
	}
	return res;
 8011bae:	7ffb      	ldrb	r3, [r7, #31]
}
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	3724      	adds	r7, #36	; 0x24
 8011bb4:	46bd      	mov	sp, r7
 8011bb6:	bd90      	pop	{r4, r7, pc}

08011bb8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b088      	sub	sp, #32
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	60f8      	str	r0, [r7, #12]
 8011bc0:	60b9      	str	r1, [r7, #8]
 8011bc2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8011bce:	68bb      	ldr	r3, [r7, #8]
 8011bd0:	2b01      	cmp	r3, #1
 8011bd2:	d904      	bls.n	8011bde <remove_chain+0x26>
 8011bd4:	69bb      	ldr	r3, [r7, #24]
 8011bd6:	69db      	ldr	r3, [r3, #28]
 8011bd8:	68ba      	ldr	r2, [r7, #8]
 8011bda:	429a      	cmp	r2, r3
 8011bdc:	d301      	bcc.n	8011be2 <remove_chain+0x2a>
 8011bde:	2302      	movs	r3, #2
 8011be0:	e04b      	b.n	8011c7a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d00c      	beq.n	8011c02 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011be8:	f04f 32ff 	mov.w	r2, #4294967295
 8011bec:	6879      	ldr	r1, [r7, #4]
 8011bee:	69b8      	ldr	r0, [r7, #24]
 8011bf0:	f7ff fecb 	bl	801198a <put_fat>
 8011bf4:	4603      	mov	r3, r0
 8011bf6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011bf8:	7ffb      	ldrb	r3, [r7, #31]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d001      	beq.n	8011c02 <remove_chain+0x4a>
 8011bfe:	7ffb      	ldrb	r3, [r7, #31]
 8011c00:	e03b      	b.n	8011c7a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011c02:	68b9      	ldr	r1, [r7, #8]
 8011c04:	68f8      	ldr	r0, [r7, #12]
 8011c06:	f7ff fdf0 	bl	80117ea <get_fat>
 8011c0a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8011c0c:	697b      	ldr	r3, [r7, #20]
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d031      	beq.n	8011c76 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011c12:	697b      	ldr	r3, [r7, #20]
 8011c14:	2b01      	cmp	r3, #1
 8011c16:	d101      	bne.n	8011c1c <remove_chain+0x64>
 8011c18:	2302      	movs	r3, #2
 8011c1a:	e02e      	b.n	8011c7a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8011c1c:	697b      	ldr	r3, [r7, #20]
 8011c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c22:	d101      	bne.n	8011c28 <remove_chain+0x70>
 8011c24:	2301      	movs	r3, #1
 8011c26:	e028      	b.n	8011c7a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011c28:	2200      	movs	r2, #0
 8011c2a:	68b9      	ldr	r1, [r7, #8]
 8011c2c:	69b8      	ldr	r0, [r7, #24]
 8011c2e:	f7ff feac 	bl	801198a <put_fat>
 8011c32:	4603      	mov	r3, r0
 8011c34:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011c36:	7ffb      	ldrb	r3, [r7, #31]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d001      	beq.n	8011c40 <remove_chain+0x88>
 8011c3c:	7ffb      	ldrb	r3, [r7, #31]
 8011c3e:	e01c      	b.n	8011c7a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011c40:	69bb      	ldr	r3, [r7, #24]
 8011c42:	695a      	ldr	r2, [r3, #20]
 8011c44:	69bb      	ldr	r3, [r7, #24]
 8011c46:	69db      	ldr	r3, [r3, #28]
 8011c48:	3b02      	subs	r3, #2
 8011c4a:	429a      	cmp	r2, r3
 8011c4c:	d20b      	bcs.n	8011c66 <remove_chain+0xae>
			fs->free_clst++;
 8011c4e:	69bb      	ldr	r3, [r7, #24]
 8011c50:	695b      	ldr	r3, [r3, #20]
 8011c52:	1c5a      	adds	r2, r3, #1
 8011c54:	69bb      	ldr	r3, [r7, #24]
 8011c56:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8011c58:	69bb      	ldr	r3, [r7, #24]
 8011c5a:	791b      	ldrb	r3, [r3, #4]
 8011c5c:	f043 0301 	orr.w	r3, r3, #1
 8011c60:	b2da      	uxtb	r2, r3
 8011c62:	69bb      	ldr	r3, [r7, #24]
 8011c64:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011c66:	697b      	ldr	r3, [r7, #20]
 8011c68:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8011c6a:	69bb      	ldr	r3, [r7, #24]
 8011c6c:	69db      	ldr	r3, [r3, #28]
 8011c6e:	68ba      	ldr	r2, [r7, #8]
 8011c70:	429a      	cmp	r2, r3
 8011c72:	d3c6      	bcc.n	8011c02 <remove_chain+0x4a>
 8011c74:	e000      	b.n	8011c78 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8011c76:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8011c78:	2300      	movs	r3, #0
}
 8011c7a:	4618      	mov	r0, r3
 8011c7c:	3720      	adds	r7, #32
 8011c7e:	46bd      	mov	sp, r7
 8011c80:	bd80      	pop	{r7, pc}

08011c82 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8011c82:	b580      	push	{r7, lr}
 8011c84:	b088      	sub	sp, #32
 8011c86:	af00      	add	r7, sp, #0
 8011c88:	6078      	str	r0, [r7, #4]
 8011c8a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8011c92:	683b      	ldr	r3, [r7, #0]
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d10d      	bne.n	8011cb4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8011c98:	693b      	ldr	r3, [r7, #16]
 8011c9a:	691b      	ldr	r3, [r3, #16]
 8011c9c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8011c9e:	69bb      	ldr	r3, [r7, #24]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d004      	beq.n	8011cae <create_chain+0x2c>
 8011ca4:	693b      	ldr	r3, [r7, #16]
 8011ca6:	69db      	ldr	r3, [r3, #28]
 8011ca8:	69ba      	ldr	r2, [r7, #24]
 8011caa:	429a      	cmp	r2, r3
 8011cac:	d31b      	bcc.n	8011ce6 <create_chain+0x64>
 8011cae:	2301      	movs	r3, #1
 8011cb0:	61bb      	str	r3, [r7, #24]
 8011cb2:	e018      	b.n	8011ce6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8011cb4:	6839      	ldr	r1, [r7, #0]
 8011cb6:	6878      	ldr	r0, [r7, #4]
 8011cb8:	f7ff fd97 	bl	80117ea <get_fat>
 8011cbc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	2b01      	cmp	r3, #1
 8011cc2:	d801      	bhi.n	8011cc8 <create_chain+0x46>
 8011cc4:	2301      	movs	r3, #1
 8011cc6:	e070      	b.n	8011daa <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cce:	d101      	bne.n	8011cd4 <create_chain+0x52>
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	e06a      	b.n	8011daa <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8011cd4:	693b      	ldr	r3, [r7, #16]
 8011cd6:	69db      	ldr	r3, [r3, #28]
 8011cd8:	68fa      	ldr	r2, [r7, #12]
 8011cda:	429a      	cmp	r2, r3
 8011cdc:	d201      	bcs.n	8011ce2 <create_chain+0x60>
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	e063      	b.n	8011daa <create_chain+0x128>
		scl = clst;
 8011ce2:	683b      	ldr	r3, [r7, #0]
 8011ce4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8011ce6:	69bb      	ldr	r3, [r7, #24]
 8011ce8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8011cea:	69fb      	ldr	r3, [r7, #28]
 8011cec:	3301      	adds	r3, #1
 8011cee:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8011cf0:	693b      	ldr	r3, [r7, #16]
 8011cf2:	69db      	ldr	r3, [r3, #28]
 8011cf4:	69fa      	ldr	r2, [r7, #28]
 8011cf6:	429a      	cmp	r2, r3
 8011cf8:	d307      	bcc.n	8011d0a <create_chain+0x88>
				ncl = 2;
 8011cfa:	2302      	movs	r3, #2
 8011cfc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8011cfe:	69fa      	ldr	r2, [r7, #28]
 8011d00:	69bb      	ldr	r3, [r7, #24]
 8011d02:	429a      	cmp	r2, r3
 8011d04:	d901      	bls.n	8011d0a <create_chain+0x88>
 8011d06:	2300      	movs	r3, #0
 8011d08:	e04f      	b.n	8011daa <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8011d0a:	69f9      	ldr	r1, [r7, #28]
 8011d0c:	6878      	ldr	r0, [r7, #4]
 8011d0e:	f7ff fd6c 	bl	80117ea <get_fat>
 8011d12:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8011d14:	68fb      	ldr	r3, [r7, #12]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d00e      	beq.n	8011d38 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	2b01      	cmp	r3, #1
 8011d1e:	d003      	beq.n	8011d28 <create_chain+0xa6>
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d26:	d101      	bne.n	8011d2c <create_chain+0xaa>
 8011d28:	68fb      	ldr	r3, [r7, #12]
 8011d2a:	e03e      	b.n	8011daa <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8011d2c:	69fa      	ldr	r2, [r7, #28]
 8011d2e:	69bb      	ldr	r3, [r7, #24]
 8011d30:	429a      	cmp	r2, r3
 8011d32:	d1da      	bne.n	8011cea <create_chain+0x68>
 8011d34:	2300      	movs	r3, #0
 8011d36:	e038      	b.n	8011daa <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8011d38:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8011d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8011d3e:	69f9      	ldr	r1, [r7, #28]
 8011d40:	6938      	ldr	r0, [r7, #16]
 8011d42:	f7ff fe22 	bl	801198a <put_fat>
 8011d46:	4603      	mov	r3, r0
 8011d48:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8011d4a:	7dfb      	ldrb	r3, [r7, #23]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d109      	bne.n	8011d64 <create_chain+0xe2>
 8011d50:	683b      	ldr	r3, [r7, #0]
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d006      	beq.n	8011d64 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8011d56:	69fa      	ldr	r2, [r7, #28]
 8011d58:	6839      	ldr	r1, [r7, #0]
 8011d5a:	6938      	ldr	r0, [r7, #16]
 8011d5c:	f7ff fe15 	bl	801198a <put_fat>
 8011d60:	4603      	mov	r3, r0
 8011d62:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011d64:	7dfb      	ldrb	r3, [r7, #23]
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d116      	bne.n	8011d98 <create_chain+0x116>
		fs->last_clst = ncl;
 8011d6a:	693b      	ldr	r3, [r7, #16]
 8011d6c:	69fa      	ldr	r2, [r7, #28]
 8011d6e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011d70:	693b      	ldr	r3, [r7, #16]
 8011d72:	695a      	ldr	r2, [r3, #20]
 8011d74:	693b      	ldr	r3, [r7, #16]
 8011d76:	69db      	ldr	r3, [r3, #28]
 8011d78:	3b02      	subs	r3, #2
 8011d7a:	429a      	cmp	r2, r3
 8011d7c:	d804      	bhi.n	8011d88 <create_chain+0x106>
 8011d7e:	693b      	ldr	r3, [r7, #16]
 8011d80:	695b      	ldr	r3, [r3, #20]
 8011d82:	1e5a      	subs	r2, r3, #1
 8011d84:	693b      	ldr	r3, [r7, #16]
 8011d86:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8011d88:	693b      	ldr	r3, [r7, #16]
 8011d8a:	791b      	ldrb	r3, [r3, #4]
 8011d8c:	f043 0301 	orr.w	r3, r3, #1
 8011d90:	b2da      	uxtb	r2, r3
 8011d92:	693b      	ldr	r3, [r7, #16]
 8011d94:	711a      	strb	r2, [r3, #4]
 8011d96:	e007      	b.n	8011da8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8011d98:	7dfb      	ldrb	r3, [r7, #23]
 8011d9a:	2b01      	cmp	r3, #1
 8011d9c:	d102      	bne.n	8011da4 <create_chain+0x122>
 8011d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8011da2:	e000      	b.n	8011da6 <create_chain+0x124>
 8011da4:	2301      	movs	r3, #1
 8011da6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8011da8:	69fb      	ldr	r3, [r7, #28]
}
 8011daa:	4618      	mov	r0, r3
 8011dac:	3720      	adds	r7, #32
 8011dae:	46bd      	mov	sp, r7
 8011db0:	bd80      	pop	{r7, pc}

08011db2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8011db2:	b480      	push	{r7}
 8011db4:	b087      	sub	sp, #28
 8011db6:	af00      	add	r7, sp, #0
 8011db8:	6078      	str	r0, [r7, #4]
 8011dba:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011dc6:	3304      	adds	r3, #4
 8011dc8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	899b      	ldrh	r3, [r3, #12]
 8011dce:	461a      	mov	r2, r3
 8011dd0:	683b      	ldr	r3, [r7, #0]
 8011dd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8011dd6:	68fa      	ldr	r2, [r7, #12]
 8011dd8:	8952      	ldrh	r2, [r2, #10]
 8011dda:	fbb3 f3f2 	udiv	r3, r3, r2
 8011dde:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011de0:	693b      	ldr	r3, [r7, #16]
 8011de2:	1d1a      	adds	r2, r3, #4
 8011de4:	613a      	str	r2, [r7, #16]
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8011dea:	68bb      	ldr	r3, [r7, #8]
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d101      	bne.n	8011df4 <clmt_clust+0x42>
 8011df0:	2300      	movs	r3, #0
 8011df2:	e010      	b.n	8011e16 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8011df4:	697a      	ldr	r2, [r7, #20]
 8011df6:	68bb      	ldr	r3, [r7, #8]
 8011df8:	429a      	cmp	r2, r3
 8011dfa:	d307      	bcc.n	8011e0c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8011dfc:	697a      	ldr	r2, [r7, #20]
 8011dfe:	68bb      	ldr	r3, [r7, #8]
 8011e00:	1ad3      	subs	r3, r2, r3
 8011e02:	617b      	str	r3, [r7, #20]
 8011e04:	693b      	ldr	r3, [r7, #16]
 8011e06:	3304      	adds	r3, #4
 8011e08:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011e0a:	e7e9      	b.n	8011de0 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8011e0c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8011e0e:	693b      	ldr	r3, [r7, #16]
 8011e10:	681a      	ldr	r2, [r3, #0]
 8011e12:	697b      	ldr	r3, [r7, #20]
 8011e14:	4413      	add	r3, r2
}
 8011e16:	4618      	mov	r0, r3
 8011e18:	371c      	adds	r7, #28
 8011e1a:	46bd      	mov	sp, r7
 8011e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e20:	4770      	bx	lr

08011e22 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8011e22:	b580      	push	{r7, lr}
 8011e24:	b086      	sub	sp, #24
 8011e26:	af00      	add	r7, sp, #0
 8011e28:	6078      	str	r0, [r7, #4]
 8011e2a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	681b      	ldr	r3, [r3, #0]
 8011e30:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8011e32:	683b      	ldr	r3, [r7, #0]
 8011e34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011e38:	d204      	bcs.n	8011e44 <dir_sdi+0x22>
 8011e3a:	683b      	ldr	r3, [r7, #0]
 8011e3c:	f003 031f 	and.w	r3, r3, #31
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d001      	beq.n	8011e48 <dir_sdi+0x26>
		return FR_INT_ERR;
 8011e44:	2302      	movs	r3, #2
 8011e46:	e071      	b.n	8011f2c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	683a      	ldr	r2, [r7, #0]
 8011e4c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	689b      	ldr	r3, [r3, #8]
 8011e52:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8011e54:	697b      	ldr	r3, [r7, #20]
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d106      	bne.n	8011e68 <dir_sdi+0x46>
 8011e5a:	693b      	ldr	r3, [r7, #16]
 8011e5c:	781b      	ldrb	r3, [r3, #0]
 8011e5e:	2b02      	cmp	r3, #2
 8011e60:	d902      	bls.n	8011e68 <dir_sdi+0x46>
		clst = fs->dirbase;
 8011e62:	693b      	ldr	r3, [r7, #16]
 8011e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e66:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8011e68:	697b      	ldr	r3, [r7, #20]
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d10c      	bne.n	8011e88 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8011e6e:	683b      	ldr	r3, [r7, #0]
 8011e70:	095b      	lsrs	r3, r3, #5
 8011e72:	693a      	ldr	r2, [r7, #16]
 8011e74:	8912      	ldrh	r2, [r2, #8]
 8011e76:	4293      	cmp	r3, r2
 8011e78:	d301      	bcc.n	8011e7e <dir_sdi+0x5c>
 8011e7a:	2302      	movs	r3, #2
 8011e7c:	e056      	b.n	8011f2c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8011e7e:	693b      	ldr	r3, [r7, #16]
 8011e80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	61da      	str	r2, [r3, #28]
 8011e86:	e02d      	b.n	8011ee4 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8011e88:	693b      	ldr	r3, [r7, #16]
 8011e8a:	895b      	ldrh	r3, [r3, #10]
 8011e8c:	461a      	mov	r2, r3
 8011e8e:	693b      	ldr	r3, [r7, #16]
 8011e90:	899b      	ldrh	r3, [r3, #12]
 8011e92:	fb03 f302 	mul.w	r3, r3, r2
 8011e96:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011e98:	e019      	b.n	8011ece <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	6979      	ldr	r1, [r7, #20]
 8011e9e:	4618      	mov	r0, r3
 8011ea0:	f7ff fca3 	bl	80117ea <get_fat>
 8011ea4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8011ea6:	697b      	ldr	r3, [r7, #20]
 8011ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011eac:	d101      	bne.n	8011eb2 <dir_sdi+0x90>
 8011eae:	2301      	movs	r3, #1
 8011eb0:	e03c      	b.n	8011f2c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8011eb2:	697b      	ldr	r3, [r7, #20]
 8011eb4:	2b01      	cmp	r3, #1
 8011eb6:	d904      	bls.n	8011ec2 <dir_sdi+0xa0>
 8011eb8:	693b      	ldr	r3, [r7, #16]
 8011eba:	69db      	ldr	r3, [r3, #28]
 8011ebc:	697a      	ldr	r2, [r7, #20]
 8011ebe:	429a      	cmp	r2, r3
 8011ec0:	d301      	bcc.n	8011ec6 <dir_sdi+0xa4>
 8011ec2:	2302      	movs	r3, #2
 8011ec4:	e032      	b.n	8011f2c <dir_sdi+0x10a>
			ofs -= csz;
 8011ec6:	683a      	ldr	r2, [r7, #0]
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	1ad3      	subs	r3, r2, r3
 8011ecc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011ece:	683a      	ldr	r2, [r7, #0]
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	429a      	cmp	r2, r3
 8011ed4:	d2e1      	bcs.n	8011e9a <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8011ed6:	6979      	ldr	r1, [r7, #20]
 8011ed8:	6938      	ldr	r0, [r7, #16]
 8011eda:	f7ff fc67 	bl	80117ac <clust2sect>
 8011ede:	4602      	mov	r2, r0
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	697a      	ldr	r2, [r7, #20]
 8011ee8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	69db      	ldr	r3, [r3, #28]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d101      	bne.n	8011ef6 <dir_sdi+0xd4>
 8011ef2:	2302      	movs	r3, #2
 8011ef4:	e01a      	b.n	8011f2c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	69da      	ldr	r2, [r3, #28]
 8011efa:	693b      	ldr	r3, [r7, #16]
 8011efc:	899b      	ldrh	r3, [r3, #12]
 8011efe:	4619      	mov	r1, r3
 8011f00:	683b      	ldr	r3, [r7, #0]
 8011f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8011f06:	441a      	add	r2, r3
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8011f0c:	693b      	ldr	r3, [r7, #16]
 8011f0e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011f12:	693b      	ldr	r3, [r7, #16]
 8011f14:	899b      	ldrh	r3, [r3, #12]
 8011f16:	461a      	mov	r2, r3
 8011f18:	683b      	ldr	r3, [r7, #0]
 8011f1a:	fbb3 f0f2 	udiv	r0, r3, r2
 8011f1e:	fb02 f200 	mul.w	r2, r2, r0
 8011f22:	1a9b      	subs	r3, r3, r2
 8011f24:	18ca      	adds	r2, r1, r3
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011f2a:	2300      	movs	r3, #0
}
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	3718      	adds	r7, #24
 8011f30:	46bd      	mov	sp, r7
 8011f32:	bd80      	pop	{r7, pc}

08011f34 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	b086      	sub	sp, #24
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	6078      	str	r0, [r7, #4]
 8011f3c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	695b      	ldr	r3, [r3, #20]
 8011f48:	3320      	adds	r3, #32
 8011f4a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	69db      	ldr	r3, [r3, #28]
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d003      	beq.n	8011f5c <dir_next+0x28>
 8011f54:	68bb      	ldr	r3, [r7, #8]
 8011f56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011f5a:	d301      	bcc.n	8011f60 <dir_next+0x2c>
 8011f5c:	2304      	movs	r3, #4
 8011f5e:	e0bb      	b.n	80120d8 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	899b      	ldrh	r3, [r3, #12]
 8011f64:	461a      	mov	r2, r3
 8011f66:	68bb      	ldr	r3, [r7, #8]
 8011f68:	fbb3 f1f2 	udiv	r1, r3, r2
 8011f6c:	fb02 f201 	mul.w	r2, r2, r1
 8011f70:	1a9b      	subs	r3, r3, r2
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	f040 809d 	bne.w	80120b2 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	69db      	ldr	r3, [r3, #28]
 8011f7c:	1c5a      	adds	r2, r3, #1
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	699b      	ldr	r3, [r3, #24]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d10b      	bne.n	8011fa2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8011f8a:	68bb      	ldr	r3, [r7, #8]
 8011f8c:	095b      	lsrs	r3, r3, #5
 8011f8e:	68fa      	ldr	r2, [r7, #12]
 8011f90:	8912      	ldrh	r2, [r2, #8]
 8011f92:	4293      	cmp	r3, r2
 8011f94:	f0c0 808d 	bcc.w	80120b2 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	2200      	movs	r2, #0
 8011f9c:	61da      	str	r2, [r3, #28]
 8011f9e:	2304      	movs	r3, #4
 8011fa0:	e09a      	b.n	80120d8 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	899b      	ldrh	r3, [r3, #12]
 8011fa6:	461a      	mov	r2, r3
 8011fa8:	68bb      	ldr	r3, [r7, #8]
 8011faa:	fbb3 f3f2 	udiv	r3, r3, r2
 8011fae:	68fa      	ldr	r2, [r7, #12]
 8011fb0:	8952      	ldrh	r2, [r2, #10]
 8011fb2:	3a01      	subs	r2, #1
 8011fb4:	4013      	ands	r3, r2
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d17b      	bne.n	80120b2 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8011fba:	687a      	ldr	r2, [r7, #4]
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	699b      	ldr	r3, [r3, #24]
 8011fc0:	4619      	mov	r1, r3
 8011fc2:	4610      	mov	r0, r2
 8011fc4:	f7ff fc11 	bl	80117ea <get_fat>
 8011fc8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8011fca:	697b      	ldr	r3, [r7, #20]
 8011fcc:	2b01      	cmp	r3, #1
 8011fce:	d801      	bhi.n	8011fd4 <dir_next+0xa0>
 8011fd0:	2302      	movs	r3, #2
 8011fd2:	e081      	b.n	80120d8 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8011fd4:	697b      	ldr	r3, [r7, #20]
 8011fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fda:	d101      	bne.n	8011fe0 <dir_next+0xac>
 8011fdc:	2301      	movs	r3, #1
 8011fde:	e07b      	b.n	80120d8 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	69db      	ldr	r3, [r3, #28]
 8011fe4:	697a      	ldr	r2, [r7, #20]
 8011fe6:	429a      	cmp	r2, r3
 8011fe8:	d359      	bcc.n	801209e <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8011fea:	683b      	ldr	r3, [r7, #0]
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d104      	bne.n	8011ffa <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	2200      	movs	r2, #0
 8011ff4:	61da      	str	r2, [r3, #28]
 8011ff6:	2304      	movs	r3, #4
 8011ff8:	e06e      	b.n	80120d8 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8011ffa:	687a      	ldr	r2, [r7, #4]
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	699b      	ldr	r3, [r3, #24]
 8012000:	4619      	mov	r1, r3
 8012002:	4610      	mov	r0, r2
 8012004:	f7ff fe3d 	bl	8011c82 <create_chain>
 8012008:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801200a:	697b      	ldr	r3, [r7, #20]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d101      	bne.n	8012014 <dir_next+0xe0>
 8012010:	2307      	movs	r3, #7
 8012012:	e061      	b.n	80120d8 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8012014:	697b      	ldr	r3, [r7, #20]
 8012016:	2b01      	cmp	r3, #1
 8012018:	d101      	bne.n	801201e <dir_next+0xea>
 801201a:	2302      	movs	r3, #2
 801201c:	e05c      	b.n	80120d8 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801201e:	697b      	ldr	r3, [r7, #20]
 8012020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012024:	d101      	bne.n	801202a <dir_next+0xf6>
 8012026:	2301      	movs	r3, #1
 8012028:	e056      	b.n	80120d8 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801202a:	68f8      	ldr	r0, [r7, #12]
 801202c:	f7ff fadc 	bl	80115e8 <sync_window>
 8012030:	4603      	mov	r3, r0
 8012032:	2b00      	cmp	r3, #0
 8012034:	d001      	beq.n	801203a <dir_next+0x106>
 8012036:	2301      	movs	r3, #1
 8012038:	e04e      	b.n	80120d8 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801203a:	68fb      	ldr	r3, [r7, #12]
 801203c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8012040:	68fb      	ldr	r3, [r7, #12]
 8012042:	899b      	ldrh	r3, [r3, #12]
 8012044:	461a      	mov	r2, r3
 8012046:	2100      	movs	r1, #0
 8012048:	f7ff f905 	bl	8011256 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801204c:	2300      	movs	r3, #0
 801204e:	613b      	str	r3, [r7, #16]
 8012050:	6979      	ldr	r1, [r7, #20]
 8012052:	68f8      	ldr	r0, [r7, #12]
 8012054:	f7ff fbaa 	bl	80117ac <clust2sect>
 8012058:	4602      	mov	r2, r0
 801205a:	68fb      	ldr	r3, [r7, #12]
 801205c:	635a      	str	r2, [r3, #52]	; 0x34
 801205e:	e012      	b.n	8012086 <dir_next+0x152>
						fs->wflag = 1;
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	2201      	movs	r2, #1
 8012064:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8012066:	68f8      	ldr	r0, [r7, #12]
 8012068:	f7ff fabe 	bl	80115e8 <sync_window>
 801206c:	4603      	mov	r3, r0
 801206e:	2b00      	cmp	r3, #0
 8012070:	d001      	beq.n	8012076 <dir_next+0x142>
 8012072:	2301      	movs	r3, #1
 8012074:	e030      	b.n	80120d8 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8012076:	693b      	ldr	r3, [r7, #16]
 8012078:	3301      	adds	r3, #1
 801207a:	613b      	str	r3, [r7, #16]
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012080:	1c5a      	adds	r2, r3, #1
 8012082:	68fb      	ldr	r3, [r7, #12]
 8012084:	635a      	str	r2, [r3, #52]	; 0x34
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	895b      	ldrh	r3, [r3, #10]
 801208a:	461a      	mov	r2, r3
 801208c:	693b      	ldr	r3, [r7, #16]
 801208e:	4293      	cmp	r3, r2
 8012090:	d3e6      	bcc.n	8012060 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012096:	693b      	ldr	r3, [r7, #16]
 8012098:	1ad2      	subs	r2, r2, r3
 801209a:	68fb      	ldr	r3, [r7, #12]
 801209c:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	697a      	ldr	r2, [r7, #20]
 80120a2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80120a4:	6979      	ldr	r1, [r7, #20]
 80120a6:	68f8      	ldr	r0, [r7, #12]
 80120a8:	f7ff fb80 	bl	80117ac <clust2sect>
 80120ac:	4602      	mov	r2, r0
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	68ba      	ldr	r2, [r7, #8]
 80120b6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80120b8:	68fb      	ldr	r3, [r7, #12]
 80120ba:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	899b      	ldrh	r3, [r3, #12]
 80120c2:	461a      	mov	r2, r3
 80120c4:	68bb      	ldr	r3, [r7, #8]
 80120c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80120ca:	fb02 f200 	mul.w	r2, r2, r0
 80120ce:	1a9b      	subs	r3, r3, r2
 80120d0:	18ca      	adds	r2, r1, r3
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80120d6:	2300      	movs	r3, #0
}
 80120d8:	4618      	mov	r0, r3
 80120da:	3718      	adds	r7, #24
 80120dc:	46bd      	mov	sp, r7
 80120de:	bd80      	pop	{r7, pc}

080120e0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80120e0:	b580      	push	{r7, lr}
 80120e2:	b086      	sub	sp, #24
 80120e4:	af00      	add	r7, sp, #0
 80120e6:	6078      	str	r0, [r7, #4]
 80120e8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80120f0:	2100      	movs	r1, #0
 80120f2:	6878      	ldr	r0, [r7, #4]
 80120f4:	f7ff fe95 	bl	8011e22 <dir_sdi>
 80120f8:	4603      	mov	r3, r0
 80120fa:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80120fc:	7dfb      	ldrb	r3, [r7, #23]
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d12b      	bne.n	801215a <dir_alloc+0x7a>
		n = 0;
 8012102:	2300      	movs	r3, #0
 8012104:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	69db      	ldr	r3, [r3, #28]
 801210a:	4619      	mov	r1, r3
 801210c:	68f8      	ldr	r0, [r7, #12]
 801210e:	f7ff faaf 	bl	8011670 <move_window>
 8012112:	4603      	mov	r3, r0
 8012114:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012116:	7dfb      	ldrb	r3, [r7, #23]
 8012118:	2b00      	cmp	r3, #0
 801211a:	d11d      	bne.n	8012158 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	6a1b      	ldr	r3, [r3, #32]
 8012120:	781b      	ldrb	r3, [r3, #0]
 8012122:	2be5      	cmp	r3, #229	; 0xe5
 8012124:	d004      	beq.n	8012130 <dir_alloc+0x50>
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	6a1b      	ldr	r3, [r3, #32]
 801212a:	781b      	ldrb	r3, [r3, #0]
 801212c:	2b00      	cmp	r3, #0
 801212e:	d107      	bne.n	8012140 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8012130:	693b      	ldr	r3, [r7, #16]
 8012132:	3301      	adds	r3, #1
 8012134:	613b      	str	r3, [r7, #16]
 8012136:	693a      	ldr	r2, [r7, #16]
 8012138:	683b      	ldr	r3, [r7, #0]
 801213a:	429a      	cmp	r2, r3
 801213c:	d102      	bne.n	8012144 <dir_alloc+0x64>
 801213e:	e00c      	b.n	801215a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8012140:	2300      	movs	r3, #0
 8012142:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8012144:	2101      	movs	r1, #1
 8012146:	6878      	ldr	r0, [r7, #4]
 8012148:	f7ff fef4 	bl	8011f34 <dir_next>
 801214c:	4603      	mov	r3, r0
 801214e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8012150:	7dfb      	ldrb	r3, [r7, #23]
 8012152:	2b00      	cmp	r3, #0
 8012154:	d0d7      	beq.n	8012106 <dir_alloc+0x26>
 8012156:	e000      	b.n	801215a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8012158:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801215a:	7dfb      	ldrb	r3, [r7, #23]
 801215c:	2b04      	cmp	r3, #4
 801215e:	d101      	bne.n	8012164 <dir_alloc+0x84>
 8012160:	2307      	movs	r3, #7
 8012162:	75fb      	strb	r3, [r7, #23]
	return res;
 8012164:	7dfb      	ldrb	r3, [r7, #23]
}
 8012166:	4618      	mov	r0, r3
 8012168:	3718      	adds	r7, #24
 801216a:	46bd      	mov	sp, r7
 801216c:	bd80      	pop	{r7, pc}

0801216e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801216e:	b580      	push	{r7, lr}
 8012170:	b084      	sub	sp, #16
 8012172:	af00      	add	r7, sp, #0
 8012174:	6078      	str	r0, [r7, #4]
 8012176:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8012178:	683b      	ldr	r3, [r7, #0]
 801217a:	331a      	adds	r3, #26
 801217c:	4618      	mov	r0, r3
 801217e:	f7fe ffc7 	bl	8011110 <ld_word>
 8012182:	4603      	mov	r3, r0
 8012184:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	781b      	ldrb	r3, [r3, #0]
 801218a:	2b03      	cmp	r3, #3
 801218c:	d109      	bne.n	80121a2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801218e:	683b      	ldr	r3, [r7, #0]
 8012190:	3314      	adds	r3, #20
 8012192:	4618      	mov	r0, r3
 8012194:	f7fe ffbc 	bl	8011110 <ld_word>
 8012198:	4603      	mov	r3, r0
 801219a:	041b      	lsls	r3, r3, #16
 801219c:	68fa      	ldr	r2, [r7, #12]
 801219e:	4313      	orrs	r3, r2
 80121a0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80121a2:	68fb      	ldr	r3, [r7, #12]
}
 80121a4:	4618      	mov	r0, r3
 80121a6:	3710      	adds	r7, #16
 80121a8:	46bd      	mov	sp, r7
 80121aa:	bd80      	pop	{r7, pc}

080121ac <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b084      	sub	sp, #16
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	60f8      	str	r0, [r7, #12]
 80121b4:	60b9      	str	r1, [r7, #8]
 80121b6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80121b8:	68bb      	ldr	r3, [r7, #8]
 80121ba:	331a      	adds	r3, #26
 80121bc:	687a      	ldr	r2, [r7, #4]
 80121be:	b292      	uxth	r2, r2
 80121c0:	4611      	mov	r1, r2
 80121c2:	4618      	mov	r0, r3
 80121c4:	f7fe ffdf 	bl	8011186 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80121c8:	68fb      	ldr	r3, [r7, #12]
 80121ca:	781b      	ldrb	r3, [r3, #0]
 80121cc:	2b03      	cmp	r3, #3
 80121ce:	d109      	bne.n	80121e4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80121d0:	68bb      	ldr	r3, [r7, #8]
 80121d2:	f103 0214 	add.w	r2, r3, #20
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	0c1b      	lsrs	r3, r3, #16
 80121da:	b29b      	uxth	r3, r3
 80121dc:	4619      	mov	r1, r3
 80121de:	4610      	mov	r0, r2
 80121e0:	f7fe ffd1 	bl	8011186 <st_word>
	}
}
 80121e4:	bf00      	nop
 80121e6:	3710      	adds	r7, #16
 80121e8:	46bd      	mov	sp, r7
 80121ea:	bd80      	pop	{r7, pc}

080121ec <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80121ec:	b580      	push	{r7, lr}
 80121ee:	b086      	sub	sp, #24
 80121f0:	af00      	add	r7, sp, #0
 80121f2:	6078      	str	r0, [r7, #4]
 80121f4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80121f6:	2304      	movs	r3, #4
 80121f8:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8012200:	e03c      	b.n	801227c <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	69db      	ldr	r3, [r3, #28]
 8012206:	4619      	mov	r1, r3
 8012208:	6938      	ldr	r0, [r7, #16]
 801220a:	f7ff fa31 	bl	8011670 <move_window>
 801220e:	4603      	mov	r3, r0
 8012210:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012212:	7dfb      	ldrb	r3, [r7, #23]
 8012214:	2b00      	cmp	r3, #0
 8012216:	d136      	bne.n	8012286 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	6a1b      	ldr	r3, [r3, #32]
 801221c:	781b      	ldrb	r3, [r3, #0]
 801221e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8012220:	7bfb      	ldrb	r3, [r7, #15]
 8012222:	2b00      	cmp	r3, #0
 8012224:	d102      	bne.n	801222c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8012226:	2304      	movs	r3, #4
 8012228:	75fb      	strb	r3, [r7, #23]
 801222a:	e031      	b.n	8012290 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	6a1b      	ldr	r3, [r3, #32]
 8012230:	330b      	adds	r3, #11
 8012232:	781b      	ldrb	r3, [r3, #0]
 8012234:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012238:	73bb      	strb	r3, [r7, #14]
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	7bba      	ldrb	r2, [r7, #14]
 801223e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8012240:	7bfb      	ldrb	r3, [r7, #15]
 8012242:	2be5      	cmp	r3, #229	; 0xe5
 8012244:	d011      	beq.n	801226a <dir_read+0x7e>
 8012246:	7bfb      	ldrb	r3, [r7, #15]
 8012248:	2b2e      	cmp	r3, #46	; 0x2e
 801224a:	d00e      	beq.n	801226a <dir_read+0x7e>
 801224c:	7bbb      	ldrb	r3, [r7, #14]
 801224e:	2b0f      	cmp	r3, #15
 8012250:	d00b      	beq.n	801226a <dir_read+0x7e>
 8012252:	7bbb      	ldrb	r3, [r7, #14]
 8012254:	f023 0320 	bic.w	r3, r3, #32
 8012258:	2b08      	cmp	r3, #8
 801225a:	bf0c      	ite	eq
 801225c:	2301      	moveq	r3, #1
 801225e:	2300      	movne	r3, #0
 8012260:	b2db      	uxtb	r3, r3
 8012262:	461a      	mov	r2, r3
 8012264:	683b      	ldr	r3, [r7, #0]
 8012266:	4293      	cmp	r3, r2
 8012268:	d00f      	beq.n	801228a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 801226a:	2100      	movs	r1, #0
 801226c:	6878      	ldr	r0, [r7, #4]
 801226e:	f7ff fe61 	bl	8011f34 <dir_next>
 8012272:	4603      	mov	r3, r0
 8012274:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012276:	7dfb      	ldrb	r3, [r7, #23]
 8012278:	2b00      	cmp	r3, #0
 801227a:	d108      	bne.n	801228e <dir_read+0xa2>
	while (dp->sect) {
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	69db      	ldr	r3, [r3, #28]
 8012280:	2b00      	cmp	r3, #0
 8012282:	d1be      	bne.n	8012202 <dir_read+0x16>
 8012284:	e004      	b.n	8012290 <dir_read+0xa4>
		if (res != FR_OK) break;
 8012286:	bf00      	nop
 8012288:	e002      	b.n	8012290 <dir_read+0xa4>
				break;
 801228a:	bf00      	nop
 801228c:	e000      	b.n	8012290 <dir_read+0xa4>
		if (res != FR_OK) break;
 801228e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8012290:	7dfb      	ldrb	r3, [r7, #23]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d002      	beq.n	801229c <dir_read+0xb0>
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	2200      	movs	r2, #0
 801229a:	61da      	str	r2, [r3, #28]
	return res;
 801229c:	7dfb      	ldrb	r3, [r7, #23]
}
 801229e:	4618      	mov	r0, r3
 80122a0:	3718      	adds	r7, #24
 80122a2:	46bd      	mov	sp, r7
 80122a4:	bd80      	pop	{r7, pc}

080122a6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80122a6:	b580      	push	{r7, lr}
 80122a8:	b086      	sub	sp, #24
 80122aa:	af00      	add	r7, sp, #0
 80122ac:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80122b4:	2100      	movs	r1, #0
 80122b6:	6878      	ldr	r0, [r7, #4]
 80122b8:	f7ff fdb3 	bl	8011e22 <dir_sdi>
 80122bc:	4603      	mov	r3, r0
 80122be:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80122c0:	7dfb      	ldrb	r3, [r7, #23]
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d001      	beq.n	80122ca <dir_find+0x24>
 80122c6:	7dfb      	ldrb	r3, [r7, #23]
 80122c8:	e03e      	b.n	8012348 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	69db      	ldr	r3, [r3, #28]
 80122ce:	4619      	mov	r1, r3
 80122d0:	6938      	ldr	r0, [r7, #16]
 80122d2:	f7ff f9cd 	bl	8011670 <move_window>
 80122d6:	4603      	mov	r3, r0
 80122d8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80122da:	7dfb      	ldrb	r3, [r7, #23]
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d12f      	bne.n	8012340 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	6a1b      	ldr	r3, [r3, #32]
 80122e4:	781b      	ldrb	r3, [r3, #0]
 80122e6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80122e8:	7bfb      	ldrb	r3, [r7, #15]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d102      	bne.n	80122f4 <dir_find+0x4e>
 80122ee:	2304      	movs	r3, #4
 80122f0:	75fb      	strb	r3, [r7, #23]
 80122f2:	e028      	b.n	8012346 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	6a1b      	ldr	r3, [r3, #32]
 80122f8:	330b      	adds	r3, #11
 80122fa:	781b      	ldrb	r3, [r3, #0]
 80122fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012300:	b2da      	uxtb	r2, r3
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	6a1b      	ldr	r3, [r3, #32]
 801230a:	330b      	adds	r3, #11
 801230c:	781b      	ldrb	r3, [r3, #0]
 801230e:	f003 0308 	and.w	r3, r3, #8
 8012312:	2b00      	cmp	r3, #0
 8012314:	d10a      	bne.n	801232c <dir_find+0x86>
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	6a18      	ldr	r0, [r3, #32]
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	3324      	adds	r3, #36	; 0x24
 801231e:	220b      	movs	r2, #11
 8012320:	4619      	mov	r1, r3
 8012322:	f7fe ffb2 	bl	801128a <mem_cmp>
 8012326:	4603      	mov	r3, r0
 8012328:	2b00      	cmp	r3, #0
 801232a:	d00b      	beq.n	8012344 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801232c:	2100      	movs	r1, #0
 801232e:	6878      	ldr	r0, [r7, #4]
 8012330:	f7ff fe00 	bl	8011f34 <dir_next>
 8012334:	4603      	mov	r3, r0
 8012336:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8012338:	7dfb      	ldrb	r3, [r7, #23]
 801233a:	2b00      	cmp	r3, #0
 801233c:	d0c5      	beq.n	80122ca <dir_find+0x24>
 801233e:	e002      	b.n	8012346 <dir_find+0xa0>
		if (res != FR_OK) break;
 8012340:	bf00      	nop
 8012342:	e000      	b.n	8012346 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012344:	bf00      	nop

	return res;
 8012346:	7dfb      	ldrb	r3, [r7, #23]
}
 8012348:	4618      	mov	r0, r3
 801234a:	3718      	adds	r7, #24
 801234c:	46bd      	mov	sp, r7
 801234e:	bd80      	pop	{r7, pc}

08012350 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8012350:	b580      	push	{r7, lr}
 8012352:	b084      	sub	sp, #16
 8012354:	af00      	add	r7, sp, #0
 8012356:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	681b      	ldr	r3, [r3, #0]
 801235c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801235e:	2101      	movs	r1, #1
 8012360:	6878      	ldr	r0, [r7, #4]
 8012362:	f7ff febd 	bl	80120e0 <dir_alloc>
 8012366:	4603      	mov	r3, r0
 8012368:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801236a:	7bfb      	ldrb	r3, [r7, #15]
 801236c:	2b00      	cmp	r3, #0
 801236e:	d11c      	bne.n	80123aa <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	69db      	ldr	r3, [r3, #28]
 8012374:	4619      	mov	r1, r3
 8012376:	68b8      	ldr	r0, [r7, #8]
 8012378:	f7ff f97a 	bl	8011670 <move_window>
 801237c:	4603      	mov	r3, r0
 801237e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012380:	7bfb      	ldrb	r3, [r7, #15]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d111      	bne.n	80123aa <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	6a1b      	ldr	r3, [r3, #32]
 801238a:	2220      	movs	r2, #32
 801238c:	2100      	movs	r1, #0
 801238e:	4618      	mov	r0, r3
 8012390:	f7fe ff61 	bl	8011256 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	6a18      	ldr	r0, [r3, #32]
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	3324      	adds	r3, #36	; 0x24
 801239c:	220b      	movs	r2, #11
 801239e:	4619      	mov	r1, r3
 80123a0:	f7fe ff38 	bl	8011214 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80123a4:	68bb      	ldr	r3, [r7, #8]
 80123a6:	2201      	movs	r2, #1
 80123a8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80123aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80123ac:	4618      	mov	r0, r3
 80123ae:	3710      	adds	r7, #16
 80123b0:	46bd      	mov	sp, r7
 80123b2:	bd80      	pop	{r7, pc}

080123b4 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b084      	sub	sp, #16
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	69db      	ldr	r3, [r3, #28]
 80123c6:	4619      	mov	r1, r3
 80123c8:	68f8      	ldr	r0, [r7, #12]
 80123ca:	f7ff f951 	bl	8011670 <move_window>
 80123ce:	4603      	mov	r3, r0
 80123d0:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 80123d2:	7afb      	ldrb	r3, [r7, #11]
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d106      	bne.n	80123e6 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	6a1b      	ldr	r3, [r3, #32]
 80123dc:	22e5      	movs	r2, #229	; 0xe5
 80123de:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	2201      	movs	r2, #1
 80123e4:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 80123e6:	7afb      	ldrb	r3, [r7, #11]
}
 80123e8:	4618      	mov	r0, r3
 80123ea:	3710      	adds	r7, #16
 80123ec:	46bd      	mov	sp, r7
 80123ee:	bd80      	pop	{r7, pc}

080123f0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80123f0:	b580      	push	{r7, lr}
 80123f2:	b088      	sub	sp, #32
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
 80123f8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80123fa:	683b      	ldr	r3, [r7, #0]
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	60fb      	str	r3, [r7, #12]
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	3324      	adds	r3, #36	; 0x24
 8012404:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8012406:	220b      	movs	r2, #11
 8012408:	2120      	movs	r1, #32
 801240a:	68b8      	ldr	r0, [r7, #8]
 801240c:	f7fe ff23 	bl	8011256 <mem_set>
	si = i = 0; ni = 8;
 8012410:	2300      	movs	r3, #0
 8012412:	613b      	str	r3, [r7, #16]
 8012414:	693b      	ldr	r3, [r7, #16]
 8012416:	617b      	str	r3, [r7, #20]
 8012418:	2308      	movs	r3, #8
 801241a:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 801241c:	68fa      	ldr	r2, [r7, #12]
 801241e:	697b      	ldr	r3, [r7, #20]
 8012420:	4413      	add	r3, r2
 8012422:	781b      	ldrb	r3, [r3, #0]
 8012424:	2b2e      	cmp	r3, #46	; 0x2e
 8012426:	d12f      	bne.n	8012488 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 8012428:	697b      	ldr	r3, [r7, #20]
 801242a:	1c5a      	adds	r2, r3, #1
 801242c:	617a      	str	r2, [r7, #20]
 801242e:	68fa      	ldr	r2, [r7, #12]
 8012430:	4413      	add	r3, r2
 8012432:	781b      	ldrb	r3, [r3, #0]
 8012434:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 8012436:	7ffb      	ldrb	r3, [r7, #31]
 8012438:	2b2e      	cmp	r3, #46	; 0x2e
 801243a:	d10a      	bne.n	8012452 <create_name+0x62>
 801243c:	697b      	ldr	r3, [r7, #20]
 801243e:	2b02      	cmp	r3, #2
 8012440:	d807      	bhi.n	8012452 <create_name+0x62>
			sfn[i++] = c;
 8012442:	693b      	ldr	r3, [r7, #16]
 8012444:	1c5a      	adds	r2, r3, #1
 8012446:	613a      	str	r2, [r7, #16]
 8012448:	68ba      	ldr	r2, [r7, #8]
 801244a:	4413      	add	r3, r2
 801244c:	7ffa      	ldrb	r2, [r7, #31]
 801244e:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 8012450:	e7ea      	b.n	8012428 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 8012452:	7ffb      	ldrb	r3, [r7, #31]
 8012454:	2b2f      	cmp	r3, #47	; 0x2f
 8012456:	d007      	beq.n	8012468 <create_name+0x78>
 8012458:	7ffb      	ldrb	r3, [r7, #31]
 801245a:	2b5c      	cmp	r3, #92	; 0x5c
 801245c:	d004      	beq.n	8012468 <create_name+0x78>
 801245e:	7ffb      	ldrb	r3, [r7, #31]
 8012460:	2b20      	cmp	r3, #32
 8012462:	d901      	bls.n	8012468 <create_name+0x78>
 8012464:	2306      	movs	r3, #6
 8012466:	e084      	b.n	8012572 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 8012468:	68fa      	ldr	r2, [r7, #12]
 801246a:	697b      	ldr	r3, [r7, #20]
 801246c:	441a      	add	r2, r3
 801246e:	683b      	ldr	r3, [r7, #0]
 8012470:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 8012472:	7ffb      	ldrb	r3, [r7, #31]
 8012474:	2b20      	cmp	r3, #32
 8012476:	d801      	bhi.n	801247c <create_name+0x8c>
 8012478:	2224      	movs	r2, #36	; 0x24
 801247a:	e000      	b.n	801247e <create_name+0x8e>
 801247c:	2220      	movs	r2, #32
 801247e:	68bb      	ldr	r3, [r7, #8]
 8012480:	330b      	adds	r3, #11
 8012482:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8012484:	2300      	movs	r3, #0
 8012486:	e074      	b.n	8012572 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8012488:	697b      	ldr	r3, [r7, #20]
 801248a:	1c5a      	adds	r2, r3, #1
 801248c:	617a      	str	r2, [r7, #20]
 801248e:	68fa      	ldr	r2, [r7, #12]
 8012490:	4413      	add	r3, r2
 8012492:	781b      	ldrb	r3, [r3, #0]
 8012494:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8012496:	7ffb      	ldrb	r3, [r7, #31]
 8012498:	2b20      	cmp	r3, #32
 801249a:	d94e      	bls.n	801253a <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 801249c:	7ffb      	ldrb	r3, [r7, #31]
 801249e:	2b2f      	cmp	r3, #47	; 0x2f
 80124a0:	d006      	beq.n	80124b0 <create_name+0xc0>
 80124a2:	7ffb      	ldrb	r3, [r7, #31]
 80124a4:	2b5c      	cmp	r3, #92	; 0x5c
 80124a6:	d110      	bne.n	80124ca <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80124a8:	e002      	b.n	80124b0 <create_name+0xc0>
 80124aa:	697b      	ldr	r3, [r7, #20]
 80124ac:	3301      	adds	r3, #1
 80124ae:	617b      	str	r3, [r7, #20]
 80124b0:	68fa      	ldr	r2, [r7, #12]
 80124b2:	697b      	ldr	r3, [r7, #20]
 80124b4:	4413      	add	r3, r2
 80124b6:	781b      	ldrb	r3, [r3, #0]
 80124b8:	2b2f      	cmp	r3, #47	; 0x2f
 80124ba:	d0f6      	beq.n	80124aa <create_name+0xba>
 80124bc:	68fa      	ldr	r2, [r7, #12]
 80124be:	697b      	ldr	r3, [r7, #20]
 80124c0:	4413      	add	r3, r2
 80124c2:	781b      	ldrb	r3, [r3, #0]
 80124c4:	2b5c      	cmp	r3, #92	; 0x5c
 80124c6:	d0f0      	beq.n	80124aa <create_name+0xba>
			break;
 80124c8:	e038      	b.n	801253c <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80124ca:	7ffb      	ldrb	r3, [r7, #31]
 80124cc:	2b2e      	cmp	r3, #46	; 0x2e
 80124ce:	d003      	beq.n	80124d8 <create_name+0xe8>
 80124d0:	693a      	ldr	r2, [r7, #16]
 80124d2:	69bb      	ldr	r3, [r7, #24]
 80124d4:	429a      	cmp	r2, r3
 80124d6:	d30c      	bcc.n	80124f2 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80124d8:	69bb      	ldr	r3, [r7, #24]
 80124da:	2b0b      	cmp	r3, #11
 80124dc:	d002      	beq.n	80124e4 <create_name+0xf4>
 80124de:	7ffb      	ldrb	r3, [r7, #31]
 80124e0:	2b2e      	cmp	r3, #46	; 0x2e
 80124e2:	d001      	beq.n	80124e8 <create_name+0xf8>
 80124e4:	2306      	movs	r3, #6
 80124e6:	e044      	b.n	8012572 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 80124e8:	2308      	movs	r3, #8
 80124ea:	613b      	str	r3, [r7, #16]
 80124ec:	230b      	movs	r3, #11
 80124ee:	61bb      	str	r3, [r7, #24]
			continue;
 80124f0:	e022      	b.n	8012538 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 80124f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	da04      	bge.n	8012504 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80124fa:	7ffb      	ldrb	r3, [r7, #31]
 80124fc:	3b80      	subs	r3, #128	; 0x80
 80124fe:	4a1f      	ldr	r2, [pc, #124]	; (801257c <create_name+0x18c>)
 8012500:	5cd3      	ldrb	r3, [r2, r3]
 8012502:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012504:	7ffb      	ldrb	r3, [r7, #31]
 8012506:	4619      	mov	r1, r3
 8012508:	481d      	ldr	r0, [pc, #116]	; (8012580 <create_name+0x190>)
 801250a:	f7fe fee5 	bl	80112d8 <chk_chr>
 801250e:	4603      	mov	r3, r0
 8012510:	2b00      	cmp	r3, #0
 8012512:	d001      	beq.n	8012518 <create_name+0x128>
 8012514:	2306      	movs	r3, #6
 8012516:	e02c      	b.n	8012572 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8012518:	7ffb      	ldrb	r3, [r7, #31]
 801251a:	2b60      	cmp	r3, #96	; 0x60
 801251c:	d905      	bls.n	801252a <create_name+0x13a>
 801251e:	7ffb      	ldrb	r3, [r7, #31]
 8012520:	2b7a      	cmp	r3, #122	; 0x7a
 8012522:	d802      	bhi.n	801252a <create_name+0x13a>
 8012524:	7ffb      	ldrb	r3, [r7, #31]
 8012526:	3b20      	subs	r3, #32
 8012528:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 801252a:	693b      	ldr	r3, [r7, #16]
 801252c:	1c5a      	adds	r2, r3, #1
 801252e:	613a      	str	r2, [r7, #16]
 8012530:	68ba      	ldr	r2, [r7, #8]
 8012532:	4413      	add	r3, r2
 8012534:	7ffa      	ldrb	r2, [r7, #31]
 8012536:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8012538:	e7a6      	b.n	8012488 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801253a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 801253c:	68fa      	ldr	r2, [r7, #12]
 801253e:	697b      	ldr	r3, [r7, #20]
 8012540:	441a      	add	r2, r3
 8012542:	683b      	ldr	r3, [r7, #0]
 8012544:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8012546:	693b      	ldr	r3, [r7, #16]
 8012548:	2b00      	cmp	r3, #0
 801254a:	d101      	bne.n	8012550 <create_name+0x160>
 801254c:	2306      	movs	r3, #6
 801254e:	e010      	b.n	8012572 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8012550:	68bb      	ldr	r3, [r7, #8]
 8012552:	781b      	ldrb	r3, [r3, #0]
 8012554:	2be5      	cmp	r3, #229	; 0xe5
 8012556:	d102      	bne.n	801255e <create_name+0x16e>
 8012558:	68bb      	ldr	r3, [r7, #8]
 801255a:	2205      	movs	r2, #5
 801255c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801255e:	7ffb      	ldrb	r3, [r7, #31]
 8012560:	2b20      	cmp	r3, #32
 8012562:	d801      	bhi.n	8012568 <create_name+0x178>
 8012564:	2204      	movs	r2, #4
 8012566:	e000      	b.n	801256a <create_name+0x17a>
 8012568:	2200      	movs	r2, #0
 801256a:	68bb      	ldr	r3, [r7, #8]
 801256c:	330b      	adds	r3, #11
 801256e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8012570:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8012572:	4618      	mov	r0, r3
 8012574:	3720      	adds	r7, #32
 8012576:	46bd      	mov	sp, r7
 8012578:	bd80      	pop	{r7, pc}
 801257a:	bf00      	nop
 801257c:	08019bcc 	.word	0x08019bcc
 8012580:	08019b7c 	.word	0x08019b7c

08012584 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8012584:	b580      	push	{r7, lr}
 8012586:	b086      	sub	sp, #24
 8012588:	af00      	add	r7, sp, #0
 801258a:	6078      	str	r0, [r7, #4]
 801258c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8012592:	693b      	ldr	r3, [r7, #16]
 8012594:	681b      	ldr	r3, [r3, #0]
 8012596:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 8012598:	683b      	ldr	r3, [r7, #0]
 801259a:	781b      	ldrb	r3, [r3, #0]
 801259c:	2b2f      	cmp	r3, #47	; 0x2f
 801259e:	d00b      	beq.n	80125b8 <follow_path+0x34>
 80125a0:	683b      	ldr	r3, [r7, #0]
 80125a2:	781b      	ldrb	r3, [r3, #0]
 80125a4:	2b5c      	cmp	r3, #92	; 0x5c
 80125a6:	d007      	beq.n	80125b8 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	699a      	ldr	r2, [r3, #24]
 80125ac:	693b      	ldr	r3, [r7, #16]
 80125ae:	609a      	str	r2, [r3, #8]
 80125b0:	e00d      	b.n	80125ce <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80125b2:	683b      	ldr	r3, [r7, #0]
 80125b4:	3301      	adds	r3, #1
 80125b6:	603b      	str	r3, [r7, #0]
 80125b8:	683b      	ldr	r3, [r7, #0]
 80125ba:	781b      	ldrb	r3, [r3, #0]
 80125bc:	2b2f      	cmp	r3, #47	; 0x2f
 80125be:	d0f8      	beq.n	80125b2 <follow_path+0x2e>
 80125c0:	683b      	ldr	r3, [r7, #0]
 80125c2:	781b      	ldrb	r3, [r3, #0]
 80125c4:	2b5c      	cmp	r3, #92	; 0x5c
 80125c6:	d0f4      	beq.n	80125b2 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 80125c8:	693b      	ldr	r3, [r7, #16]
 80125ca:	2200      	movs	r2, #0
 80125cc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80125ce:	683b      	ldr	r3, [r7, #0]
 80125d0:	781b      	ldrb	r3, [r3, #0]
 80125d2:	2b1f      	cmp	r3, #31
 80125d4:	d80a      	bhi.n	80125ec <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	2280      	movs	r2, #128	; 0x80
 80125da:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80125de:	2100      	movs	r1, #0
 80125e0:	6878      	ldr	r0, [r7, #4]
 80125e2:	f7ff fc1e 	bl	8011e22 <dir_sdi>
 80125e6:	4603      	mov	r3, r0
 80125e8:	75fb      	strb	r3, [r7, #23]
 80125ea:	e05b      	b.n	80126a4 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80125ec:	463b      	mov	r3, r7
 80125ee:	4619      	mov	r1, r3
 80125f0:	6878      	ldr	r0, [r7, #4]
 80125f2:	f7ff fefd 	bl	80123f0 <create_name>
 80125f6:	4603      	mov	r3, r0
 80125f8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80125fa:	7dfb      	ldrb	r3, [r7, #23]
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d14c      	bne.n	801269a <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012600:	6878      	ldr	r0, [r7, #4]
 8012602:	f7ff fe50 	bl	80122a6 <dir_find>
 8012606:	4603      	mov	r3, r0
 8012608:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012610:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012612:	7dfb      	ldrb	r3, [r7, #23]
 8012614:	2b00      	cmp	r3, #0
 8012616:	d01b      	beq.n	8012650 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8012618:	7dfb      	ldrb	r3, [r7, #23]
 801261a:	2b04      	cmp	r3, #4
 801261c:	d13f      	bne.n	801269e <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 801261e:	7afb      	ldrb	r3, [r7, #11]
 8012620:	f003 0320 	and.w	r3, r3, #32
 8012624:	2b00      	cmp	r3, #0
 8012626:	d00b      	beq.n	8012640 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012628:	7afb      	ldrb	r3, [r7, #11]
 801262a:	f003 0304 	and.w	r3, r3, #4
 801262e:	2b00      	cmp	r3, #0
 8012630:	d031      	beq.n	8012696 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	2280      	movs	r2, #128	; 0x80
 8012636:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 801263a:	2300      	movs	r3, #0
 801263c:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 801263e:	e02e      	b.n	801269e <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012640:	7afb      	ldrb	r3, [r7, #11]
 8012642:	f003 0304 	and.w	r3, r3, #4
 8012646:	2b00      	cmp	r3, #0
 8012648:	d129      	bne.n	801269e <follow_path+0x11a>
 801264a:	2305      	movs	r3, #5
 801264c:	75fb      	strb	r3, [r7, #23]
				break;
 801264e:	e026      	b.n	801269e <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012650:	7afb      	ldrb	r3, [r7, #11]
 8012652:	f003 0304 	and.w	r3, r3, #4
 8012656:	2b00      	cmp	r3, #0
 8012658:	d123      	bne.n	80126a2 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801265a:	693b      	ldr	r3, [r7, #16]
 801265c:	799b      	ldrb	r3, [r3, #6]
 801265e:	f003 0310 	and.w	r3, r3, #16
 8012662:	2b00      	cmp	r3, #0
 8012664:	d102      	bne.n	801266c <follow_path+0xe8>
				res = FR_NO_PATH; break;
 8012666:	2305      	movs	r3, #5
 8012668:	75fb      	strb	r3, [r7, #23]
 801266a:	e01b      	b.n	80126a4 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	695b      	ldr	r3, [r3, #20]
 8012676:	68fa      	ldr	r2, [r7, #12]
 8012678:	8992      	ldrh	r2, [r2, #12]
 801267a:	fbb3 f0f2 	udiv	r0, r3, r2
 801267e:	fb02 f200 	mul.w	r2, r2, r0
 8012682:	1a9b      	subs	r3, r3, r2
 8012684:	440b      	add	r3, r1
 8012686:	4619      	mov	r1, r3
 8012688:	68f8      	ldr	r0, [r7, #12]
 801268a:	f7ff fd70 	bl	801216e <ld_clust>
 801268e:	4602      	mov	r2, r0
 8012690:	693b      	ldr	r3, [r7, #16]
 8012692:	609a      	str	r2, [r3, #8]
 8012694:	e7aa      	b.n	80125ec <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012696:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012698:	e7a8      	b.n	80125ec <follow_path+0x68>
			if (res != FR_OK) break;
 801269a:	bf00      	nop
 801269c:	e002      	b.n	80126a4 <follow_path+0x120>
				break;
 801269e:	bf00      	nop
 80126a0:	e000      	b.n	80126a4 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80126a2:	bf00      	nop
			}
		}
	}

	return res;
 80126a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80126a6:	4618      	mov	r0, r3
 80126a8:	3718      	adds	r7, #24
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}

080126ae <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80126ae:	b480      	push	{r7}
 80126b0:	b087      	sub	sp, #28
 80126b2:	af00      	add	r7, sp, #0
 80126b4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80126b6:	f04f 33ff 	mov.w	r3, #4294967295
 80126ba:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d031      	beq.n	8012728 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	681b      	ldr	r3, [r3, #0]
 80126c8:	617b      	str	r3, [r7, #20]
 80126ca:	e002      	b.n	80126d2 <get_ldnumber+0x24>
 80126cc:	697b      	ldr	r3, [r7, #20]
 80126ce:	3301      	adds	r3, #1
 80126d0:	617b      	str	r3, [r7, #20]
 80126d2:	697b      	ldr	r3, [r7, #20]
 80126d4:	781b      	ldrb	r3, [r3, #0]
 80126d6:	2b20      	cmp	r3, #32
 80126d8:	d903      	bls.n	80126e2 <get_ldnumber+0x34>
 80126da:	697b      	ldr	r3, [r7, #20]
 80126dc:	781b      	ldrb	r3, [r3, #0]
 80126de:	2b3a      	cmp	r3, #58	; 0x3a
 80126e0:	d1f4      	bne.n	80126cc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80126e2:	697b      	ldr	r3, [r7, #20]
 80126e4:	781b      	ldrb	r3, [r3, #0]
 80126e6:	2b3a      	cmp	r3, #58	; 0x3a
 80126e8:	d11c      	bne.n	8012724 <get_ldnumber+0x76>
			tp = *path;
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	1c5a      	adds	r2, r3, #1
 80126f4:	60fa      	str	r2, [r7, #12]
 80126f6:	781b      	ldrb	r3, [r3, #0]
 80126f8:	3b30      	subs	r3, #48	; 0x30
 80126fa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80126fc:	68bb      	ldr	r3, [r7, #8]
 80126fe:	2b09      	cmp	r3, #9
 8012700:	d80e      	bhi.n	8012720 <get_ldnumber+0x72>
 8012702:	68fa      	ldr	r2, [r7, #12]
 8012704:	697b      	ldr	r3, [r7, #20]
 8012706:	429a      	cmp	r2, r3
 8012708:	d10a      	bne.n	8012720 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801270a:	68bb      	ldr	r3, [r7, #8]
 801270c:	2b00      	cmp	r3, #0
 801270e:	d107      	bne.n	8012720 <get_ldnumber+0x72>
					vol = (int)i;
 8012710:	68bb      	ldr	r3, [r7, #8]
 8012712:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012714:	697b      	ldr	r3, [r7, #20]
 8012716:	3301      	adds	r3, #1
 8012718:	617b      	str	r3, [r7, #20]
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	697a      	ldr	r2, [r7, #20]
 801271e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012720:	693b      	ldr	r3, [r7, #16]
 8012722:	e002      	b.n	801272a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012724:	2300      	movs	r3, #0
 8012726:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8012728:	693b      	ldr	r3, [r7, #16]
}
 801272a:	4618      	mov	r0, r3
 801272c:	371c      	adds	r7, #28
 801272e:	46bd      	mov	sp, r7
 8012730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012734:	4770      	bx	lr
	...

08012738 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8012738:	b580      	push	{r7, lr}
 801273a:	b082      	sub	sp, #8
 801273c:	af00      	add	r7, sp, #0
 801273e:	6078      	str	r0, [r7, #4]
 8012740:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	2200      	movs	r2, #0
 8012746:	70da      	strb	r2, [r3, #3]
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	f04f 32ff 	mov.w	r2, #4294967295
 801274e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012750:	6839      	ldr	r1, [r7, #0]
 8012752:	6878      	ldr	r0, [r7, #4]
 8012754:	f7fe ff8c 	bl	8011670 <move_window>
 8012758:	4603      	mov	r3, r0
 801275a:	2b00      	cmp	r3, #0
 801275c:	d001      	beq.n	8012762 <check_fs+0x2a>
 801275e:	2304      	movs	r3, #4
 8012760:	e038      	b.n	80127d4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	3338      	adds	r3, #56	; 0x38
 8012766:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801276a:	4618      	mov	r0, r3
 801276c:	f7fe fcd0 	bl	8011110 <ld_word>
 8012770:	4603      	mov	r3, r0
 8012772:	461a      	mov	r2, r3
 8012774:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012778:	429a      	cmp	r2, r3
 801277a:	d001      	beq.n	8012780 <check_fs+0x48>
 801277c:	2303      	movs	r3, #3
 801277e:	e029      	b.n	80127d4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012786:	2be9      	cmp	r3, #233	; 0xe9
 8012788:	d009      	beq.n	801279e <check_fs+0x66>
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012790:	2beb      	cmp	r3, #235	; 0xeb
 8012792:	d11e      	bne.n	80127d2 <check_fs+0x9a>
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 801279a:	2b90      	cmp	r3, #144	; 0x90
 801279c:	d119      	bne.n	80127d2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	3338      	adds	r3, #56	; 0x38
 80127a2:	3336      	adds	r3, #54	; 0x36
 80127a4:	4618      	mov	r0, r3
 80127a6:	f7fe fccb 	bl	8011140 <ld_dword>
 80127aa:	4603      	mov	r3, r0
 80127ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80127b0:	4a0a      	ldr	r2, [pc, #40]	; (80127dc <check_fs+0xa4>)
 80127b2:	4293      	cmp	r3, r2
 80127b4:	d101      	bne.n	80127ba <check_fs+0x82>
 80127b6:	2300      	movs	r3, #0
 80127b8:	e00c      	b.n	80127d4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	3338      	adds	r3, #56	; 0x38
 80127be:	3352      	adds	r3, #82	; 0x52
 80127c0:	4618      	mov	r0, r3
 80127c2:	f7fe fcbd 	bl	8011140 <ld_dword>
 80127c6:	4602      	mov	r2, r0
 80127c8:	4b05      	ldr	r3, [pc, #20]	; (80127e0 <check_fs+0xa8>)
 80127ca:	429a      	cmp	r2, r3
 80127cc:	d101      	bne.n	80127d2 <check_fs+0x9a>
 80127ce:	2300      	movs	r3, #0
 80127d0:	e000      	b.n	80127d4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80127d2:	2302      	movs	r3, #2
}
 80127d4:	4618      	mov	r0, r3
 80127d6:	3708      	adds	r7, #8
 80127d8:	46bd      	mov	sp, r7
 80127da:	bd80      	pop	{r7, pc}
 80127dc:	00544146 	.word	0x00544146
 80127e0:	33544146 	.word	0x33544146

080127e4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80127e4:	b580      	push	{r7, lr}
 80127e6:	b096      	sub	sp, #88	; 0x58
 80127e8:	af00      	add	r7, sp, #0
 80127ea:	60f8      	str	r0, [r7, #12]
 80127ec:	60b9      	str	r1, [r7, #8]
 80127ee:	4613      	mov	r3, r2
 80127f0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80127f2:	68bb      	ldr	r3, [r7, #8]
 80127f4:	2200      	movs	r2, #0
 80127f6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80127f8:	68f8      	ldr	r0, [r7, #12]
 80127fa:	f7ff ff58 	bl	80126ae <get_ldnumber>
 80127fe:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012800:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012802:	2b00      	cmp	r3, #0
 8012804:	da01      	bge.n	801280a <find_volume+0x26>
 8012806:	230b      	movs	r3, #11
 8012808:	e268      	b.n	8012cdc <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801280a:	4ab0      	ldr	r2, [pc, #704]	; (8012acc <find_volume+0x2e8>)
 801280c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801280e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012812:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012816:	2b00      	cmp	r3, #0
 8012818:	d101      	bne.n	801281e <find_volume+0x3a>
 801281a:	230c      	movs	r3, #12
 801281c:	e25e      	b.n	8012cdc <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801281e:	68bb      	ldr	r3, [r7, #8]
 8012820:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012822:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012824:	79fb      	ldrb	r3, [r7, #7]
 8012826:	f023 0301 	bic.w	r3, r3, #1
 801282a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801282c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801282e:	781b      	ldrb	r3, [r3, #0]
 8012830:	2b00      	cmp	r3, #0
 8012832:	d01a      	beq.n	801286a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012836:	785b      	ldrb	r3, [r3, #1]
 8012838:	4618      	mov	r0, r3
 801283a:	f7fe fbcb 	bl	8010fd4 <disk_status>
 801283e:	4603      	mov	r3, r0
 8012840:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012844:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012848:	f003 0301 	and.w	r3, r3, #1
 801284c:	2b00      	cmp	r3, #0
 801284e:	d10c      	bne.n	801286a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012850:	79fb      	ldrb	r3, [r7, #7]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d007      	beq.n	8012866 <find_volume+0x82>
 8012856:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801285a:	f003 0304 	and.w	r3, r3, #4
 801285e:	2b00      	cmp	r3, #0
 8012860:	d001      	beq.n	8012866 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012862:	230a      	movs	r3, #10
 8012864:	e23a      	b.n	8012cdc <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8012866:	2300      	movs	r3, #0
 8012868:	e238      	b.n	8012cdc <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801286a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801286c:	2200      	movs	r2, #0
 801286e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012870:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012872:	b2da      	uxtb	r2, r3
 8012874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012876:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8012878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801287a:	785b      	ldrb	r3, [r3, #1]
 801287c:	4618      	mov	r0, r3
 801287e:	f7fe fbc3 	bl	8011008 <disk_initialize>
 8012882:	4603      	mov	r3, r0
 8012884:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8012888:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801288c:	f003 0301 	and.w	r3, r3, #1
 8012890:	2b00      	cmp	r3, #0
 8012892:	d001      	beq.n	8012898 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8012894:	2303      	movs	r3, #3
 8012896:	e221      	b.n	8012cdc <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8012898:	79fb      	ldrb	r3, [r7, #7]
 801289a:	2b00      	cmp	r3, #0
 801289c:	d007      	beq.n	80128ae <find_volume+0xca>
 801289e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80128a2:	f003 0304 	and.w	r3, r3, #4
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d001      	beq.n	80128ae <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80128aa:	230a      	movs	r3, #10
 80128ac:	e216      	b.n	8012cdc <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80128ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128b0:	7858      	ldrb	r0, [r3, #1]
 80128b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128b4:	330c      	adds	r3, #12
 80128b6:	461a      	mov	r2, r3
 80128b8:	2102      	movs	r1, #2
 80128ba:	f7fe fc0b 	bl	80110d4 <disk_ioctl>
 80128be:	4603      	mov	r3, r0
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d001      	beq.n	80128c8 <find_volume+0xe4>
 80128c4:	2301      	movs	r3, #1
 80128c6:	e209      	b.n	8012cdc <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80128c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128ca:	899b      	ldrh	r3, [r3, #12]
 80128cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80128d0:	d80d      	bhi.n	80128ee <find_volume+0x10a>
 80128d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128d4:	899b      	ldrh	r3, [r3, #12]
 80128d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80128da:	d308      	bcc.n	80128ee <find_volume+0x10a>
 80128dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128de:	899b      	ldrh	r3, [r3, #12]
 80128e0:	461a      	mov	r2, r3
 80128e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128e4:	899b      	ldrh	r3, [r3, #12]
 80128e6:	3b01      	subs	r3, #1
 80128e8:	4013      	ands	r3, r2
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d001      	beq.n	80128f2 <find_volume+0x10e>
 80128ee:	2301      	movs	r3, #1
 80128f0:	e1f4      	b.n	8012cdc <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80128f2:	2300      	movs	r3, #0
 80128f4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80128f6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80128f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80128fa:	f7ff ff1d 	bl	8012738 <check_fs>
 80128fe:	4603      	mov	r3, r0
 8012900:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8012904:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012908:	2b02      	cmp	r3, #2
 801290a:	d14b      	bne.n	80129a4 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801290c:	2300      	movs	r3, #0
 801290e:	643b      	str	r3, [r7, #64]	; 0x40
 8012910:	e01f      	b.n	8012952 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8012912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012914:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8012918:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801291a:	011b      	lsls	r3, r3, #4
 801291c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8012920:	4413      	add	r3, r2
 8012922:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012926:	3304      	adds	r3, #4
 8012928:	781b      	ldrb	r3, [r3, #0]
 801292a:	2b00      	cmp	r3, #0
 801292c:	d006      	beq.n	801293c <find_volume+0x158>
 801292e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012930:	3308      	adds	r3, #8
 8012932:	4618      	mov	r0, r3
 8012934:	f7fe fc04 	bl	8011140 <ld_dword>
 8012938:	4602      	mov	r2, r0
 801293a:	e000      	b.n	801293e <find_volume+0x15a>
 801293c:	2200      	movs	r2, #0
 801293e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012940:	009b      	lsls	r3, r3, #2
 8012942:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8012946:	440b      	add	r3, r1
 8012948:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801294c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801294e:	3301      	adds	r3, #1
 8012950:	643b      	str	r3, [r7, #64]	; 0x40
 8012952:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012954:	2b03      	cmp	r3, #3
 8012956:	d9dc      	bls.n	8012912 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012958:	2300      	movs	r3, #0
 801295a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801295c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801295e:	2b00      	cmp	r3, #0
 8012960:	d002      	beq.n	8012968 <find_volume+0x184>
 8012962:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012964:	3b01      	subs	r3, #1
 8012966:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012968:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801296a:	009b      	lsls	r3, r3, #2
 801296c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8012970:	4413      	add	r3, r2
 8012972:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8012976:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012978:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801297a:	2b00      	cmp	r3, #0
 801297c:	d005      	beq.n	801298a <find_volume+0x1a6>
 801297e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012980:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012982:	f7ff fed9 	bl	8012738 <check_fs>
 8012986:	4603      	mov	r3, r0
 8012988:	e000      	b.n	801298c <find_volume+0x1a8>
 801298a:	2303      	movs	r3, #3
 801298c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8012990:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012994:	2b01      	cmp	r3, #1
 8012996:	d905      	bls.n	80129a4 <find_volume+0x1c0>
 8012998:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801299a:	3301      	adds	r3, #1
 801299c:	643b      	str	r3, [r7, #64]	; 0x40
 801299e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80129a0:	2b03      	cmp	r3, #3
 80129a2:	d9e1      	bls.n	8012968 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80129a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80129a8:	2b04      	cmp	r3, #4
 80129aa:	d101      	bne.n	80129b0 <find_volume+0x1cc>
 80129ac:	2301      	movs	r3, #1
 80129ae:	e195      	b.n	8012cdc <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80129b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80129b4:	2b01      	cmp	r3, #1
 80129b6:	d901      	bls.n	80129bc <find_volume+0x1d8>
 80129b8:	230d      	movs	r3, #13
 80129ba:	e18f      	b.n	8012cdc <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80129bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129be:	3338      	adds	r3, #56	; 0x38
 80129c0:	330b      	adds	r3, #11
 80129c2:	4618      	mov	r0, r3
 80129c4:	f7fe fba4 	bl	8011110 <ld_word>
 80129c8:	4603      	mov	r3, r0
 80129ca:	461a      	mov	r2, r3
 80129cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129ce:	899b      	ldrh	r3, [r3, #12]
 80129d0:	429a      	cmp	r2, r3
 80129d2:	d001      	beq.n	80129d8 <find_volume+0x1f4>
 80129d4:	230d      	movs	r3, #13
 80129d6:	e181      	b.n	8012cdc <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80129d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129da:	3338      	adds	r3, #56	; 0x38
 80129dc:	3316      	adds	r3, #22
 80129de:	4618      	mov	r0, r3
 80129e0:	f7fe fb96 	bl	8011110 <ld_word>
 80129e4:	4603      	mov	r3, r0
 80129e6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80129e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d106      	bne.n	80129fc <find_volume+0x218>
 80129ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129f0:	3338      	adds	r3, #56	; 0x38
 80129f2:	3324      	adds	r3, #36	; 0x24
 80129f4:	4618      	mov	r0, r3
 80129f6:	f7fe fba3 	bl	8011140 <ld_dword>
 80129fa:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80129fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012a00:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8012a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a04:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8012a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a0a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8012a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a0e:	789b      	ldrb	r3, [r3, #2]
 8012a10:	2b01      	cmp	r3, #1
 8012a12:	d005      	beq.n	8012a20 <find_volume+0x23c>
 8012a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a16:	789b      	ldrb	r3, [r3, #2]
 8012a18:	2b02      	cmp	r3, #2
 8012a1a:	d001      	beq.n	8012a20 <find_volume+0x23c>
 8012a1c:	230d      	movs	r3, #13
 8012a1e:	e15d      	b.n	8012cdc <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8012a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a22:	789b      	ldrb	r3, [r3, #2]
 8012a24:	461a      	mov	r2, r3
 8012a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012a28:	fb02 f303 	mul.w	r3, r2, r3
 8012a2c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8012a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012a34:	b29a      	uxth	r2, r3
 8012a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a38:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8012a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a3c:	895b      	ldrh	r3, [r3, #10]
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d008      	beq.n	8012a54 <find_volume+0x270>
 8012a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a44:	895b      	ldrh	r3, [r3, #10]
 8012a46:	461a      	mov	r2, r3
 8012a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a4a:	895b      	ldrh	r3, [r3, #10]
 8012a4c:	3b01      	subs	r3, #1
 8012a4e:	4013      	ands	r3, r2
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d001      	beq.n	8012a58 <find_volume+0x274>
 8012a54:	230d      	movs	r3, #13
 8012a56:	e141      	b.n	8012cdc <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a5a:	3338      	adds	r3, #56	; 0x38
 8012a5c:	3311      	adds	r3, #17
 8012a5e:	4618      	mov	r0, r3
 8012a60:	f7fe fb56 	bl	8011110 <ld_word>
 8012a64:	4603      	mov	r3, r0
 8012a66:	461a      	mov	r2, r3
 8012a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a6a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a6e:	891b      	ldrh	r3, [r3, #8]
 8012a70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012a72:	8992      	ldrh	r2, [r2, #12]
 8012a74:	0952      	lsrs	r2, r2, #5
 8012a76:	b292      	uxth	r2, r2
 8012a78:	fbb3 f1f2 	udiv	r1, r3, r2
 8012a7c:	fb02 f201 	mul.w	r2, r2, r1
 8012a80:	1a9b      	subs	r3, r3, r2
 8012a82:	b29b      	uxth	r3, r3
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	d001      	beq.n	8012a8c <find_volume+0x2a8>
 8012a88:	230d      	movs	r3, #13
 8012a8a:	e127      	b.n	8012cdc <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a8e:	3338      	adds	r3, #56	; 0x38
 8012a90:	3313      	adds	r3, #19
 8012a92:	4618      	mov	r0, r3
 8012a94:	f7fe fb3c 	bl	8011110 <ld_word>
 8012a98:	4603      	mov	r3, r0
 8012a9a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012a9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	d106      	bne.n	8012ab0 <find_volume+0x2cc>
 8012aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012aa4:	3338      	adds	r3, #56	; 0x38
 8012aa6:	3320      	adds	r3, #32
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	f7fe fb49 	bl	8011140 <ld_dword>
 8012aae:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8012ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ab2:	3338      	adds	r3, #56	; 0x38
 8012ab4:	330e      	adds	r3, #14
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f7fe fb2a 	bl	8011110 <ld_word>
 8012abc:	4603      	mov	r3, r0
 8012abe:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8012ac0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	d104      	bne.n	8012ad0 <find_volume+0x2ec>
 8012ac6:	230d      	movs	r3, #13
 8012ac8:	e108      	b.n	8012cdc <find_volume+0x4f8>
 8012aca:	bf00      	nop
 8012acc:	200422f0 	.word	0x200422f0

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012ad0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012ad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012ad4:	4413      	add	r3, r2
 8012ad6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012ad8:	8911      	ldrh	r1, [r2, #8]
 8012ada:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012adc:	8992      	ldrh	r2, [r2, #12]
 8012ade:	0952      	lsrs	r2, r2, #5
 8012ae0:	b292      	uxth	r2, r2
 8012ae2:	fbb1 f2f2 	udiv	r2, r1, r2
 8012ae6:	b292      	uxth	r2, r2
 8012ae8:	4413      	add	r3, r2
 8012aea:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012aec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012af0:	429a      	cmp	r2, r3
 8012af2:	d201      	bcs.n	8012af8 <find_volume+0x314>
 8012af4:	230d      	movs	r3, #13
 8012af6:	e0f1      	b.n	8012cdc <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8012af8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012afc:	1ad3      	subs	r3, r2, r3
 8012afe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012b00:	8952      	ldrh	r2, [r2, #10]
 8012b02:	fbb3 f3f2 	udiv	r3, r3, r2
 8012b06:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8012b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d101      	bne.n	8012b12 <find_volume+0x32e>
 8012b0e:	230d      	movs	r3, #13
 8012b10:	e0e4      	b.n	8012cdc <find_volume+0x4f8>
		fmt = FS_FAT32;
 8012b12:	2303      	movs	r3, #3
 8012b14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8012b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b1a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8012b1e:	4293      	cmp	r3, r2
 8012b20:	d802      	bhi.n	8012b28 <find_volume+0x344>
 8012b22:	2302      	movs	r3, #2
 8012b24:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8012b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b2a:	f640 72f5 	movw	r2, #4085	; 0xff5
 8012b2e:	4293      	cmp	r3, r2
 8012b30:	d802      	bhi.n	8012b38 <find_volume+0x354>
 8012b32:	2301      	movs	r3, #1
 8012b34:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8012b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b3a:	1c9a      	adds	r2, r3, #2
 8012b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b3e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8012b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b42:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012b44:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8012b46:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012b48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012b4a:	441a      	add	r2, r3
 8012b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b4e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8012b50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b54:	441a      	add	r2, r3
 8012b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b58:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8012b5a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012b5e:	2b03      	cmp	r3, #3
 8012b60:	d11e      	bne.n	8012ba0 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b64:	3338      	adds	r3, #56	; 0x38
 8012b66:	332a      	adds	r3, #42	; 0x2a
 8012b68:	4618      	mov	r0, r3
 8012b6a:	f7fe fad1 	bl	8011110 <ld_word>
 8012b6e:	4603      	mov	r3, r0
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d001      	beq.n	8012b78 <find_volume+0x394>
 8012b74:	230d      	movs	r3, #13
 8012b76:	e0b1      	b.n	8012cdc <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b7a:	891b      	ldrh	r3, [r3, #8]
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d001      	beq.n	8012b84 <find_volume+0x3a0>
 8012b80:	230d      	movs	r3, #13
 8012b82:	e0ab      	b.n	8012cdc <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b86:	3338      	adds	r3, #56	; 0x38
 8012b88:	332c      	adds	r3, #44	; 0x2c
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	f7fe fad8 	bl	8011140 <ld_dword>
 8012b90:	4602      	mov	r2, r0
 8012b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b94:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b98:	69db      	ldr	r3, [r3, #28]
 8012b9a:	009b      	lsls	r3, r3, #2
 8012b9c:	647b      	str	r3, [r7, #68]	; 0x44
 8012b9e:	e01f      	b.n	8012be0 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8012ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ba2:	891b      	ldrh	r3, [r3, #8]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d101      	bne.n	8012bac <find_volume+0x3c8>
 8012ba8:	230d      	movs	r3, #13
 8012baa:	e097      	b.n	8012cdc <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8012bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012bb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012bb2:	441a      	add	r2, r3
 8012bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bb6:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012bb8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012bbc:	2b02      	cmp	r3, #2
 8012bbe:	d103      	bne.n	8012bc8 <find_volume+0x3e4>
 8012bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bc2:	69db      	ldr	r3, [r3, #28]
 8012bc4:	005b      	lsls	r3, r3, #1
 8012bc6:	e00a      	b.n	8012bde <find_volume+0x3fa>
 8012bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bca:	69da      	ldr	r2, [r3, #28]
 8012bcc:	4613      	mov	r3, r2
 8012bce:	005b      	lsls	r3, r3, #1
 8012bd0:	4413      	add	r3, r2
 8012bd2:	085a      	lsrs	r2, r3, #1
 8012bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bd6:	69db      	ldr	r3, [r3, #28]
 8012bd8:	f003 0301 	and.w	r3, r3, #1
 8012bdc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8012bde:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8012be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012be2:	6a1a      	ldr	r2, [r3, #32]
 8012be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012be6:	899b      	ldrh	r3, [r3, #12]
 8012be8:	4619      	mov	r1, r3
 8012bea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012bec:	440b      	add	r3, r1
 8012bee:	3b01      	subs	r3, #1
 8012bf0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012bf2:	8989      	ldrh	r1, [r1, #12]
 8012bf4:	fbb3 f3f1 	udiv	r3, r3, r1
 8012bf8:	429a      	cmp	r2, r3
 8012bfa:	d201      	bcs.n	8012c00 <find_volume+0x41c>
 8012bfc:	230d      	movs	r3, #13
 8012bfe:	e06d      	b.n	8012cdc <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8012c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c02:	f04f 32ff 	mov.w	r2, #4294967295
 8012c06:	615a      	str	r2, [r3, #20]
 8012c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c0a:	695a      	ldr	r2, [r3, #20]
 8012c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c0e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8012c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c12:	2280      	movs	r2, #128	; 0x80
 8012c14:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8012c16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012c1a:	2b03      	cmp	r3, #3
 8012c1c:	d149      	bne.n	8012cb2 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8012c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c20:	3338      	adds	r3, #56	; 0x38
 8012c22:	3330      	adds	r3, #48	; 0x30
 8012c24:	4618      	mov	r0, r3
 8012c26:	f7fe fa73 	bl	8011110 <ld_word>
 8012c2a:	4603      	mov	r3, r0
 8012c2c:	2b01      	cmp	r3, #1
 8012c2e:	d140      	bne.n	8012cb2 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8012c30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012c32:	3301      	adds	r3, #1
 8012c34:	4619      	mov	r1, r3
 8012c36:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012c38:	f7fe fd1a 	bl	8011670 <move_window>
 8012c3c:	4603      	mov	r3, r0
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d137      	bne.n	8012cb2 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8012c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c44:	2200      	movs	r2, #0
 8012c46:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8012c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c4a:	3338      	adds	r3, #56	; 0x38
 8012c4c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012c50:	4618      	mov	r0, r3
 8012c52:	f7fe fa5d 	bl	8011110 <ld_word>
 8012c56:	4603      	mov	r3, r0
 8012c58:	461a      	mov	r2, r3
 8012c5a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012c5e:	429a      	cmp	r2, r3
 8012c60:	d127      	bne.n	8012cb2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8012c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c64:	3338      	adds	r3, #56	; 0x38
 8012c66:	4618      	mov	r0, r3
 8012c68:	f7fe fa6a 	bl	8011140 <ld_dword>
 8012c6c:	4602      	mov	r2, r0
 8012c6e:	4b1d      	ldr	r3, [pc, #116]	; (8012ce4 <find_volume+0x500>)
 8012c70:	429a      	cmp	r2, r3
 8012c72:	d11e      	bne.n	8012cb2 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c76:	3338      	adds	r3, #56	; 0x38
 8012c78:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012c7c:	4618      	mov	r0, r3
 8012c7e:	f7fe fa5f 	bl	8011140 <ld_dword>
 8012c82:	4602      	mov	r2, r0
 8012c84:	4b18      	ldr	r3, [pc, #96]	; (8012ce8 <find_volume+0x504>)
 8012c86:	429a      	cmp	r2, r3
 8012c88:	d113      	bne.n	8012cb2 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8012c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c8c:	3338      	adds	r3, #56	; 0x38
 8012c8e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8012c92:	4618      	mov	r0, r3
 8012c94:	f7fe fa54 	bl	8011140 <ld_dword>
 8012c98:	4602      	mov	r2, r0
 8012c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c9c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ca0:	3338      	adds	r3, #56	; 0x38
 8012ca2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8012ca6:	4618      	mov	r0, r3
 8012ca8:	f7fe fa4a 	bl	8011140 <ld_dword>
 8012cac:	4602      	mov	r2, r0
 8012cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cb0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cb4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8012cb8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8012cba:	4b0c      	ldr	r3, [pc, #48]	; (8012cec <find_volume+0x508>)
 8012cbc:	881b      	ldrh	r3, [r3, #0]
 8012cbe:	3301      	adds	r3, #1
 8012cc0:	b29a      	uxth	r2, r3
 8012cc2:	4b0a      	ldr	r3, [pc, #40]	; (8012cec <find_volume+0x508>)
 8012cc4:	801a      	strh	r2, [r3, #0]
 8012cc6:	4b09      	ldr	r3, [pc, #36]	; (8012cec <find_volume+0x508>)
 8012cc8:	881a      	ldrh	r2, [r3, #0]
 8012cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ccc:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8012cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cd0:	2200      	movs	r2, #0
 8012cd2:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012cd4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012cd6:	f7fe fc63 	bl	80115a0 <clear_lock>
#endif
	return FR_OK;
 8012cda:	2300      	movs	r3, #0
}
 8012cdc:	4618      	mov	r0, r3
 8012cde:	3758      	adds	r7, #88	; 0x58
 8012ce0:	46bd      	mov	sp, r7
 8012ce2:	bd80      	pop	{r7, pc}
 8012ce4:	41615252 	.word	0x41615252
 8012ce8:	61417272 	.word	0x61417272
 8012cec:	200422f4 	.word	0x200422f4

08012cf0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012cf0:	b580      	push	{r7, lr}
 8012cf2:	b084      	sub	sp, #16
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	6078      	str	r0, [r7, #4]
 8012cf8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8012cfa:	2309      	movs	r3, #9
 8012cfc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d01c      	beq.n	8012d3e <validate+0x4e>
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d018      	beq.n	8012d3e <validate+0x4e>
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	781b      	ldrb	r3, [r3, #0]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d013      	beq.n	8012d3e <validate+0x4e>
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	889a      	ldrh	r2, [r3, #4]
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	88db      	ldrh	r3, [r3, #6]
 8012d20:	429a      	cmp	r2, r3
 8012d22:	d10c      	bne.n	8012d3e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	785b      	ldrb	r3, [r3, #1]
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	f7fe f952 	bl	8010fd4 <disk_status>
 8012d30:	4603      	mov	r3, r0
 8012d32:	f003 0301 	and.w	r3, r3, #1
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d101      	bne.n	8012d3e <validate+0x4e>
			res = FR_OK;
 8012d3a:	2300      	movs	r3, #0
 8012d3c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8012d3e:	7bfb      	ldrb	r3, [r7, #15]
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	d102      	bne.n	8012d4a <validate+0x5a>
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	e000      	b.n	8012d4c <validate+0x5c>
 8012d4a:	2300      	movs	r3, #0
 8012d4c:	683a      	ldr	r2, [r7, #0]
 8012d4e:	6013      	str	r3, [r2, #0]
	return res;
 8012d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d52:	4618      	mov	r0, r3
 8012d54:	3710      	adds	r7, #16
 8012d56:	46bd      	mov	sp, r7
 8012d58:	bd80      	pop	{r7, pc}
	...

08012d5c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8012d5c:	b580      	push	{r7, lr}
 8012d5e:	b088      	sub	sp, #32
 8012d60:	af00      	add	r7, sp, #0
 8012d62:	60f8      	str	r0, [r7, #12]
 8012d64:	60b9      	str	r1, [r7, #8]
 8012d66:	4613      	mov	r3, r2
 8012d68:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8012d6a:	68bb      	ldr	r3, [r7, #8]
 8012d6c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8012d6e:	f107 0310 	add.w	r3, r7, #16
 8012d72:	4618      	mov	r0, r3
 8012d74:	f7ff fc9b 	bl	80126ae <get_ldnumber>
 8012d78:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8012d7a:	69fb      	ldr	r3, [r7, #28]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	da01      	bge.n	8012d84 <f_mount+0x28>
 8012d80:	230b      	movs	r3, #11
 8012d82:	e02b      	b.n	8012ddc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012d84:	4a17      	ldr	r2, [pc, #92]	; (8012de4 <f_mount+0x88>)
 8012d86:	69fb      	ldr	r3, [r7, #28]
 8012d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d8c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8012d8e:	69bb      	ldr	r3, [r7, #24]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d005      	beq.n	8012da0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012d94:	69b8      	ldr	r0, [r7, #24]
 8012d96:	f7fe fc03 	bl	80115a0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8012d9a:	69bb      	ldr	r3, [r7, #24]
 8012d9c:	2200      	movs	r2, #0
 8012d9e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d002      	beq.n	8012dac <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	2200      	movs	r2, #0
 8012daa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8012dac:	68fa      	ldr	r2, [r7, #12]
 8012dae:	490d      	ldr	r1, [pc, #52]	; (8012de4 <f_mount+0x88>)
 8012db0:	69fb      	ldr	r3, [r7, #28]
 8012db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8012db6:	68fb      	ldr	r3, [r7, #12]
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	d002      	beq.n	8012dc2 <f_mount+0x66>
 8012dbc:	79fb      	ldrb	r3, [r7, #7]
 8012dbe:	2b01      	cmp	r3, #1
 8012dc0:	d001      	beq.n	8012dc6 <f_mount+0x6a>
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	e00a      	b.n	8012ddc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8012dc6:	f107 010c 	add.w	r1, r7, #12
 8012dca:	f107 0308 	add.w	r3, r7, #8
 8012dce:	2200      	movs	r2, #0
 8012dd0:	4618      	mov	r0, r3
 8012dd2:	f7ff fd07 	bl	80127e4 <find_volume>
 8012dd6:	4603      	mov	r3, r0
 8012dd8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8012dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8012ddc:	4618      	mov	r0, r3
 8012dde:	3720      	adds	r7, #32
 8012de0:	46bd      	mov	sp, r7
 8012de2:	bd80      	pop	{r7, pc}
 8012de4:	200422f0 	.word	0x200422f0

08012de8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8012de8:	b580      	push	{r7, lr}
 8012dea:	b098      	sub	sp, #96	; 0x60
 8012dec:	af00      	add	r7, sp, #0
 8012dee:	60f8      	str	r0, [r7, #12]
 8012df0:	60b9      	str	r1, [r7, #8]
 8012df2:	4613      	mov	r3, r2
 8012df4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d101      	bne.n	8012e00 <f_open+0x18>
 8012dfc:	2309      	movs	r3, #9
 8012dfe:	e1ba      	b.n	8013176 <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8012e00:	79fb      	ldrb	r3, [r7, #7]
 8012e02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012e06:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8012e08:	79fa      	ldrb	r2, [r7, #7]
 8012e0a:	f107 0110 	add.w	r1, r7, #16
 8012e0e:	f107 0308 	add.w	r3, r7, #8
 8012e12:	4618      	mov	r0, r3
 8012e14:	f7ff fce6 	bl	80127e4 <find_volume>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8012e1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	f040 819e 	bne.w	8013164 <f_open+0x37c>
		dj.obj.fs = fs;
 8012e28:	693b      	ldr	r3, [r7, #16]
 8012e2a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8012e2c:	68ba      	ldr	r2, [r7, #8]
 8012e2e:	f107 0314 	add.w	r3, r7, #20
 8012e32:	4611      	mov	r1, r2
 8012e34:	4618      	mov	r0, r3
 8012e36:	f7ff fba5 	bl	8012584 <follow_path>
 8012e3a:	4603      	mov	r3, r0
 8012e3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8012e40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d11a      	bne.n	8012e7e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012e48:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012e4c:	b25b      	sxtb	r3, r3
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	da03      	bge.n	8012e5a <f_open+0x72>
				res = FR_INVALID_NAME;
 8012e52:	2306      	movs	r3, #6
 8012e54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012e58:	e011      	b.n	8012e7e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012e5a:	79fb      	ldrb	r3, [r7, #7]
 8012e5c:	f023 0301 	bic.w	r3, r3, #1
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	bf14      	ite	ne
 8012e64:	2301      	movne	r3, #1
 8012e66:	2300      	moveq	r3, #0
 8012e68:	b2db      	uxtb	r3, r3
 8012e6a:	461a      	mov	r2, r3
 8012e6c:	f107 0314 	add.w	r3, r7, #20
 8012e70:	4611      	mov	r1, r2
 8012e72:	4618      	mov	r0, r3
 8012e74:	f7fe fa4c 	bl	8011310 <chk_lock>
 8012e78:	4603      	mov	r3, r0
 8012e7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8012e7e:	79fb      	ldrb	r3, [r7, #7]
 8012e80:	f003 031c 	and.w	r3, r3, #28
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d07e      	beq.n	8012f86 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8012e88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d017      	beq.n	8012ec0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8012e90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012e94:	2b04      	cmp	r3, #4
 8012e96:	d10e      	bne.n	8012eb6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8012e98:	f7fe fa96 	bl	80113c8 <enq_lock>
 8012e9c:	4603      	mov	r3, r0
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d006      	beq.n	8012eb0 <f_open+0xc8>
 8012ea2:	f107 0314 	add.w	r3, r7, #20
 8012ea6:	4618      	mov	r0, r3
 8012ea8:	f7ff fa52 	bl	8012350 <dir_register>
 8012eac:	4603      	mov	r3, r0
 8012eae:	e000      	b.n	8012eb2 <f_open+0xca>
 8012eb0:	2312      	movs	r3, #18
 8012eb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8012eb6:	79fb      	ldrb	r3, [r7, #7]
 8012eb8:	f043 0308 	orr.w	r3, r3, #8
 8012ebc:	71fb      	strb	r3, [r7, #7]
 8012ebe:	e010      	b.n	8012ee2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8012ec0:	7ebb      	ldrb	r3, [r7, #26]
 8012ec2:	f003 0311 	and.w	r3, r3, #17
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d003      	beq.n	8012ed2 <f_open+0xea>
					res = FR_DENIED;
 8012eca:	2307      	movs	r3, #7
 8012ecc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012ed0:	e007      	b.n	8012ee2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8012ed2:	79fb      	ldrb	r3, [r7, #7]
 8012ed4:	f003 0304 	and.w	r3, r3, #4
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d002      	beq.n	8012ee2 <f_open+0xfa>
 8012edc:	2308      	movs	r3, #8
 8012ede:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8012ee2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d167      	bne.n	8012fba <f_open+0x1d2>
 8012eea:	79fb      	ldrb	r3, [r7, #7]
 8012eec:	f003 0308 	and.w	r3, r3, #8
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d062      	beq.n	8012fba <f_open+0x1d2>
				dw = GET_FATTIME();
 8012ef4:	4ba2      	ldr	r3, [pc, #648]	; (8013180 <f_open+0x398>)
 8012ef6:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8012ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012efa:	330e      	adds	r3, #14
 8012efc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012efe:	4618      	mov	r0, r3
 8012f00:	f7fe f95c 	bl	80111bc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8012f04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012f06:	3316      	adds	r3, #22
 8012f08:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012f0a:	4618      	mov	r0, r3
 8012f0c:	f7fe f956 	bl	80111bc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8012f10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012f12:	330b      	adds	r3, #11
 8012f14:	2220      	movs	r2, #32
 8012f16:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8012f18:	693b      	ldr	r3, [r7, #16]
 8012f1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012f1c:	4611      	mov	r1, r2
 8012f1e:	4618      	mov	r0, r3
 8012f20:	f7ff f925 	bl	801216e <ld_clust>
 8012f24:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8012f26:	693b      	ldr	r3, [r7, #16]
 8012f28:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8012f2a:	2200      	movs	r2, #0
 8012f2c:	4618      	mov	r0, r3
 8012f2e:	f7ff f93d 	bl	80121ac <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8012f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012f34:	331c      	adds	r3, #28
 8012f36:	2100      	movs	r1, #0
 8012f38:	4618      	mov	r0, r3
 8012f3a:	f7fe f93f 	bl	80111bc <st_dword>
					fs->wflag = 1;
 8012f3e:	693b      	ldr	r3, [r7, #16]
 8012f40:	2201      	movs	r2, #1
 8012f42:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8012f44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	d037      	beq.n	8012fba <f_open+0x1d2>
						dw = fs->winsect;
 8012f4a:	693b      	ldr	r3, [r7, #16]
 8012f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012f4e:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8012f50:	f107 0314 	add.w	r3, r7, #20
 8012f54:	2200      	movs	r2, #0
 8012f56:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8012f58:	4618      	mov	r0, r3
 8012f5a:	f7fe fe2d 	bl	8011bb8 <remove_chain>
 8012f5e:	4603      	mov	r3, r0
 8012f60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8012f64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d126      	bne.n	8012fba <f_open+0x1d2>
							res = move_window(fs, dw);
 8012f6c:	693b      	ldr	r3, [r7, #16]
 8012f6e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012f70:	4618      	mov	r0, r3
 8012f72:	f7fe fb7d 	bl	8011670 <move_window>
 8012f76:	4603      	mov	r3, r0
 8012f78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8012f7c:	693b      	ldr	r3, [r7, #16]
 8012f7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012f80:	3a01      	subs	r2, #1
 8012f82:	611a      	str	r2, [r3, #16]
 8012f84:	e019      	b.n	8012fba <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8012f86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d115      	bne.n	8012fba <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8012f8e:	7ebb      	ldrb	r3, [r7, #26]
 8012f90:	f003 0310 	and.w	r3, r3, #16
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d003      	beq.n	8012fa0 <f_open+0x1b8>
					res = FR_NO_FILE;
 8012f98:	2304      	movs	r3, #4
 8012f9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012f9e:	e00c      	b.n	8012fba <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8012fa0:	79fb      	ldrb	r3, [r7, #7]
 8012fa2:	f003 0302 	and.w	r3, r3, #2
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d007      	beq.n	8012fba <f_open+0x1d2>
 8012faa:	7ebb      	ldrb	r3, [r7, #26]
 8012fac:	f003 0301 	and.w	r3, r3, #1
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d002      	beq.n	8012fba <f_open+0x1d2>
						res = FR_DENIED;
 8012fb4:	2307      	movs	r3, #7
 8012fb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8012fba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d128      	bne.n	8013014 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8012fc2:	79fb      	ldrb	r3, [r7, #7]
 8012fc4:	f003 0308 	and.w	r3, r3, #8
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	d003      	beq.n	8012fd4 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8012fcc:	79fb      	ldrb	r3, [r7, #7]
 8012fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012fd2:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8012fd4:	693b      	ldr	r3, [r7, #16]
 8012fd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8012fdc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012fe2:	79fb      	ldrb	r3, [r7, #7]
 8012fe4:	f023 0301 	bic.w	r3, r3, #1
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	bf14      	ite	ne
 8012fec:	2301      	movne	r3, #1
 8012fee:	2300      	moveq	r3, #0
 8012ff0:	b2db      	uxtb	r3, r3
 8012ff2:	461a      	mov	r2, r3
 8012ff4:	f107 0314 	add.w	r3, r7, #20
 8012ff8:	4611      	mov	r1, r2
 8012ffa:	4618      	mov	r0, r3
 8012ffc:	f7fe fa06 	bl	801140c <inc_lock>
 8013000:	4602      	mov	r2, r0
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	691b      	ldr	r3, [r3, #16]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d102      	bne.n	8013014 <f_open+0x22c>
 801300e:	2302      	movs	r3, #2
 8013010:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013014:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013018:	2b00      	cmp	r3, #0
 801301a:	f040 80a3 	bne.w	8013164 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801301e:	693b      	ldr	r3, [r7, #16]
 8013020:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013022:	4611      	mov	r1, r2
 8013024:	4618      	mov	r0, r3
 8013026:	f7ff f8a2 	bl	801216e <ld_clust>
 801302a:	4602      	mov	r2, r0
 801302c:	68fb      	ldr	r3, [r7, #12]
 801302e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8013030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013032:	331c      	adds	r3, #28
 8013034:	4618      	mov	r0, r3
 8013036:	f7fe f883 	bl	8011140 <ld_dword>
 801303a:	4602      	mov	r2, r0
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	2200      	movs	r2, #0
 8013044:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013046:	693a      	ldr	r2, [r7, #16]
 8013048:	68fb      	ldr	r3, [r7, #12]
 801304a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801304c:	693b      	ldr	r3, [r7, #16]
 801304e:	88da      	ldrh	r2, [r3, #6]
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8013054:	68fb      	ldr	r3, [r7, #12]
 8013056:	79fa      	ldrb	r2, [r7, #7]
 8013058:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	2200      	movs	r2, #0
 801305e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8013060:	68fb      	ldr	r3, [r7, #12]
 8013062:	2200      	movs	r2, #0
 8013064:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	2200      	movs	r2, #0
 801306a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801306c:	68fb      	ldr	r3, [r7, #12]
 801306e:	3330      	adds	r3, #48	; 0x30
 8013070:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8013074:	2100      	movs	r1, #0
 8013076:	4618      	mov	r0, r3
 8013078:	f7fe f8ed 	bl	8011256 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801307c:	79fb      	ldrb	r3, [r7, #7]
 801307e:	f003 0320 	and.w	r3, r3, #32
 8013082:	2b00      	cmp	r3, #0
 8013084:	d06e      	beq.n	8013164 <f_open+0x37c>
 8013086:	68fb      	ldr	r3, [r7, #12]
 8013088:	68db      	ldr	r3, [r3, #12]
 801308a:	2b00      	cmp	r3, #0
 801308c:	d06a      	beq.n	8013164 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801308e:	68fb      	ldr	r3, [r7, #12]
 8013090:	68da      	ldr	r2, [r3, #12]
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8013096:	693b      	ldr	r3, [r7, #16]
 8013098:	895b      	ldrh	r3, [r3, #10]
 801309a:	461a      	mov	r2, r3
 801309c:	693b      	ldr	r3, [r7, #16]
 801309e:	899b      	ldrh	r3, [r3, #12]
 80130a0:	fb03 f302 	mul.w	r3, r3, r2
 80130a4:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80130a6:	68fb      	ldr	r3, [r7, #12]
 80130a8:	689b      	ldr	r3, [r3, #8]
 80130aa:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	68db      	ldr	r3, [r3, #12]
 80130b0:	657b      	str	r3, [r7, #84]	; 0x54
 80130b2:	e016      	b.n	80130e2 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80130b8:	4618      	mov	r0, r3
 80130ba:	f7fe fb96 	bl	80117ea <get_fat>
 80130be:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80130c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80130c2:	2b01      	cmp	r3, #1
 80130c4:	d802      	bhi.n	80130cc <f_open+0x2e4>
 80130c6:	2302      	movs	r3, #2
 80130c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80130cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80130ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130d2:	d102      	bne.n	80130da <f_open+0x2f2>
 80130d4:	2301      	movs	r3, #1
 80130d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80130da:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80130dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80130de:	1ad3      	subs	r3, r2, r3
 80130e0:	657b      	str	r3, [r7, #84]	; 0x54
 80130e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d103      	bne.n	80130f2 <f_open+0x30a>
 80130ea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80130ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80130ee:	429a      	cmp	r2, r3
 80130f0:	d8e0      	bhi.n	80130b4 <f_open+0x2cc>
				}
				fp->clust = clst;
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80130f6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80130f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d131      	bne.n	8013164 <f_open+0x37c>
 8013100:	693b      	ldr	r3, [r7, #16]
 8013102:	899b      	ldrh	r3, [r3, #12]
 8013104:	461a      	mov	r2, r3
 8013106:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013108:	fbb3 f1f2 	udiv	r1, r3, r2
 801310c:	fb02 f201 	mul.w	r2, r2, r1
 8013110:	1a9b      	subs	r3, r3, r2
 8013112:	2b00      	cmp	r3, #0
 8013114:	d026      	beq.n	8013164 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8013116:	693b      	ldr	r3, [r7, #16]
 8013118:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801311a:	4618      	mov	r0, r3
 801311c:	f7fe fb46 	bl	80117ac <clust2sect>
 8013120:	6478      	str	r0, [r7, #68]	; 0x44
 8013122:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013124:	2b00      	cmp	r3, #0
 8013126:	d103      	bne.n	8013130 <f_open+0x348>
						res = FR_INT_ERR;
 8013128:	2302      	movs	r3, #2
 801312a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801312e:	e019      	b.n	8013164 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8013130:	693b      	ldr	r3, [r7, #16]
 8013132:	899b      	ldrh	r3, [r3, #12]
 8013134:	461a      	mov	r2, r3
 8013136:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013138:	fbb3 f2f2 	udiv	r2, r3, r2
 801313c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801313e:	441a      	add	r2, r3
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8013144:	693b      	ldr	r3, [r7, #16]
 8013146:	7858      	ldrb	r0, [r3, #1]
 8013148:	68fb      	ldr	r3, [r7, #12]
 801314a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	6a1a      	ldr	r2, [r3, #32]
 8013152:	2301      	movs	r3, #1
 8013154:	f7fd ff7e 	bl	8011054 <disk_read>
 8013158:	4603      	mov	r3, r0
 801315a:	2b00      	cmp	r3, #0
 801315c:	d002      	beq.n	8013164 <f_open+0x37c>
 801315e:	2301      	movs	r3, #1
 8013160:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8013164:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013168:	2b00      	cmp	r3, #0
 801316a:	d002      	beq.n	8013172 <f_open+0x38a>
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	2200      	movs	r2, #0
 8013170:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8013172:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8013176:	4618      	mov	r0, r3
 8013178:	3760      	adds	r7, #96	; 0x60
 801317a:	46bd      	mov	sp, r7
 801317c:	bd80      	pop	{r7, pc}
 801317e:	bf00      	nop
 8013180:	274a0000 	.word	0x274a0000

08013184 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8013184:	b580      	push	{r7, lr}
 8013186:	b08e      	sub	sp, #56	; 0x38
 8013188:	af00      	add	r7, sp, #0
 801318a:	60f8      	str	r0, [r7, #12]
 801318c:	60b9      	str	r1, [r7, #8]
 801318e:	607a      	str	r2, [r7, #4]
 8013190:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8013192:	68bb      	ldr	r3, [r7, #8]
 8013194:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8013196:	683b      	ldr	r3, [r7, #0]
 8013198:	2200      	movs	r2, #0
 801319a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	f107 0214 	add.w	r2, r7, #20
 80131a2:	4611      	mov	r1, r2
 80131a4:	4618      	mov	r0, r3
 80131a6:	f7ff fda3 	bl	8012cf0 <validate>
 80131aa:	4603      	mov	r3, r0
 80131ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80131b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80131b4:	2b00      	cmp	r3, #0
 80131b6:	d107      	bne.n	80131c8 <f_read+0x44>
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	7d5b      	ldrb	r3, [r3, #21]
 80131bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80131c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d002      	beq.n	80131ce <f_read+0x4a>
 80131c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80131cc:	e135      	b.n	801343a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80131ce:	68fb      	ldr	r3, [r7, #12]
 80131d0:	7d1b      	ldrb	r3, [r3, #20]
 80131d2:	f003 0301 	and.w	r3, r3, #1
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d101      	bne.n	80131de <f_read+0x5a>
 80131da:	2307      	movs	r3, #7
 80131dc:	e12d      	b.n	801343a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	68da      	ldr	r2, [r3, #12]
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	699b      	ldr	r3, [r3, #24]
 80131e6:	1ad3      	subs	r3, r2, r3
 80131e8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80131ea:	687a      	ldr	r2, [r7, #4]
 80131ec:	6a3b      	ldr	r3, [r7, #32]
 80131ee:	429a      	cmp	r2, r3
 80131f0:	f240 811e 	bls.w	8013430 <f_read+0x2ac>
 80131f4:	6a3b      	ldr	r3, [r7, #32]
 80131f6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80131f8:	e11a      	b.n	8013430 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	699b      	ldr	r3, [r3, #24]
 80131fe:	697a      	ldr	r2, [r7, #20]
 8013200:	8992      	ldrh	r2, [r2, #12]
 8013202:	fbb3 f1f2 	udiv	r1, r3, r2
 8013206:	fb02 f201 	mul.w	r2, r2, r1
 801320a:	1a9b      	subs	r3, r3, r2
 801320c:	2b00      	cmp	r3, #0
 801320e:	f040 80d5 	bne.w	80133bc <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	699b      	ldr	r3, [r3, #24]
 8013216:	697a      	ldr	r2, [r7, #20]
 8013218:	8992      	ldrh	r2, [r2, #12]
 801321a:	fbb3 f3f2 	udiv	r3, r3, r2
 801321e:	697a      	ldr	r2, [r7, #20]
 8013220:	8952      	ldrh	r2, [r2, #10]
 8013222:	3a01      	subs	r2, #1
 8013224:	4013      	ands	r3, r2
 8013226:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8013228:	69fb      	ldr	r3, [r7, #28]
 801322a:	2b00      	cmp	r3, #0
 801322c:	d12f      	bne.n	801328e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	699b      	ldr	r3, [r3, #24]
 8013232:	2b00      	cmp	r3, #0
 8013234:	d103      	bne.n	801323e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8013236:	68fb      	ldr	r3, [r7, #12]
 8013238:	689b      	ldr	r3, [r3, #8]
 801323a:	633b      	str	r3, [r7, #48]	; 0x30
 801323c:	e013      	b.n	8013266 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801323e:	68fb      	ldr	r3, [r7, #12]
 8013240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013242:	2b00      	cmp	r3, #0
 8013244:	d007      	beq.n	8013256 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	699b      	ldr	r3, [r3, #24]
 801324a:	4619      	mov	r1, r3
 801324c:	68f8      	ldr	r0, [r7, #12]
 801324e:	f7fe fdb0 	bl	8011db2 <clmt_clust>
 8013252:	6338      	str	r0, [r7, #48]	; 0x30
 8013254:	e007      	b.n	8013266 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8013256:	68fa      	ldr	r2, [r7, #12]
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	69db      	ldr	r3, [r3, #28]
 801325c:	4619      	mov	r1, r3
 801325e:	4610      	mov	r0, r2
 8013260:	f7fe fac3 	bl	80117ea <get_fat>
 8013264:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8013266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013268:	2b01      	cmp	r3, #1
 801326a:	d804      	bhi.n	8013276 <f_read+0xf2>
 801326c:	68fb      	ldr	r3, [r7, #12]
 801326e:	2202      	movs	r2, #2
 8013270:	755a      	strb	r2, [r3, #21]
 8013272:	2302      	movs	r3, #2
 8013274:	e0e1      	b.n	801343a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013278:	f1b3 3fff 	cmp.w	r3, #4294967295
 801327c:	d104      	bne.n	8013288 <f_read+0x104>
 801327e:	68fb      	ldr	r3, [r7, #12]
 8013280:	2201      	movs	r2, #1
 8013282:	755a      	strb	r2, [r3, #21]
 8013284:	2301      	movs	r3, #1
 8013286:	e0d8      	b.n	801343a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8013288:	68fb      	ldr	r3, [r7, #12]
 801328a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801328c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801328e:	697a      	ldr	r2, [r7, #20]
 8013290:	68fb      	ldr	r3, [r7, #12]
 8013292:	69db      	ldr	r3, [r3, #28]
 8013294:	4619      	mov	r1, r3
 8013296:	4610      	mov	r0, r2
 8013298:	f7fe fa88 	bl	80117ac <clust2sect>
 801329c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801329e:	69bb      	ldr	r3, [r7, #24]
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d104      	bne.n	80132ae <f_read+0x12a>
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	2202      	movs	r2, #2
 80132a8:	755a      	strb	r2, [r3, #21]
 80132aa:	2302      	movs	r3, #2
 80132ac:	e0c5      	b.n	801343a <f_read+0x2b6>
			sect += csect;
 80132ae:	69ba      	ldr	r2, [r7, #24]
 80132b0:	69fb      	ldr	r3, [r7, #28]
 80132b2:	4413      	add	r3, r2
 80132b4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80132b6:	697b      	ldr	r3, [r7, #20]
 80132b8:	899b      	ldrh	r3, [r3, #12]
 80132ba:	461a      	mov	r2, r3
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	fbb3 f3f2 	udiv	r3, r3, r2
 80132c2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80132c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d041      	beq.n	801334e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80132ca:	69fa      	ldr	r2, [r7, #28]
 80132cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132ce:	4413      	add	r3, r2
 80132d0:	697a      	ldr	r2, [r7, #20]
 80132d2:	8952      	ldrh	r2, [r2, #10]
 80132d4:	4293      	cmp	r3, r2
 80132d6:	d905      	bls.n	80132e4 <f_read+0x160>
					cc = fs->csize - csect;
 80132d8:	697b      	ldr	r3, [r7, #20]
 80132da:	895b      	ldrh	r3, [r3, #10]
 80132dc:	461a      	mov	r2, r3
 80132de:	69fb      	ldr	r3, [r7, #28]
 80132e0:	1ad3      	subs	r3, r2, r3
 80132e2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80132e4:	697b      	ldr	r3, [r7, #20]
 80132e6:	7858      	ldrb	r0, [r3, #1]
 80132e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132ea:	69ba      	ldr	r2, [r7, #24]
 80132ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80132ee:	f7fd feb1 	bl	8011054 <disk_read>
 80132f2:	4603      	mov	r3, r0
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	d004      	beq.n	8013302 <f_read+0x17e>
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	2201      	movs	r2, #1
 80132fc:	755a      	strb	r2, [r3, #21]
 80132fe:	2301      	movs	r3, #1
 8013300:	e09b      	b.n	801343a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8013302:	68fb      	ldr	r3, [r7, #12]
 8013304:	7d1b      	ldrb	r3, [r3, #20]
 8013306:	b25b      	sxtb	r3, r3
 8013308:	2b00      	cmp	r3, #0
 801330a:	da18      	bge.n	801333e <f_read+0x1ba>
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	6a1a      	ldr	r2, [r3, #32]
 8013310:	69bb      	ldr	r3, [r7, #24]
 8013312:	1ad3      	subs	r3, r2, r3
 8013314:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013316:	429a      	cmp	r2, r3
 8013318:	d911      	bls.n	801333e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801331a:	68fb      	ldr	r3, [r7, #12]
 801331c:	6a1a      	ldr	r2, [r3, #32]
 801331e:	69bb      	ldr	r3, [r7, #24]
 8013320:	1ad3      	subs	r3, r2, r3
 8013322:	697a      	ldr	r2, [r7, #20]
 8013324:	8992      	ldrh	r2, [r2, #12]
 8013326:	fb02 f303 	mul.w	r3, r2, r3
 801332a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801332c:	18d0      	adds	r0, r2, r3
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013334:	697b      	ldr	r3, [r7, #20]
 8013336:	899b      	ldrh	r3, [r3, #12]
 8013338:	461a      	mov	r2, r3
 801333a:	f7fd ff6b 	bl	8011214 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801333e:	697b      	ldr	r3, [r7, #20]
 8013340:	899b      	ldrh	r3, [r3, #12]
 8013342:	461a      	mov	r2, r3
 8013344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013346:	fb02 f303 	mul.w	r3, r2, r3
 801334a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 801334c:	e05c      	b.n	8013408 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	6a1b      	ldr	r3, [r3, #32]
 8013352:	69ba      	ldr	r2, [r7, #24]
 8013354:	429a      	cmp	r2, r3
 8013356:	d02e      	beq.n	80133b6 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013358:	68fb      	ldr	r3, [r7, #12]
 801335a:	7d1b      	ldrb	r3, [r3, #20]
 801335c:	b25b      	sxtb	r3, r3
 801335e:	2b00      	cmp	r3, #0
 8013360:	da18      	bge.n	8013394 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013362:	697b      	ldr	r3, [r7, #20]
 8013364:	7858      	ldrb	r0, [r3, #1]
 8013366:	68fb      	ldr	r3, [r7, #12]
 8013368:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801336c:	68fb      	ldr	r3, [r7, #12]
 801336e:	6a1a      	ldr	r2, [r3, #32]
 8013370:	2301      	movs	r3, #1
 8013372:	f7fd fe8f 	bl	8011094 <disk_write>
 8013376:	4603      	mov	r3, r0
 8013378:	2b00      	cmp	r3, #0
 801337a:	d004      	beq.n	8013386 <f_read+0x202>
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	2201      	movs	r2, #1
 8013380:	755a      	strb	r2, [r3, #21]
 8013382:	2301      	movs	r3, #1
 8013384:	e059      	b.n	801343a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	7d1b      	ldrb	r3, [r3, #20]
 801338a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801338e:	b2da      	uxtb	r2, r3
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013394:	697b      	ldr	r3, [r7, #20]
 8013396:	7858      	ldrb	r0, [r3, #1]
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801339e:	2301      	movs	r3, #1
 80133a0:	69ba      	ldr	r2, [r7, #24]
 80133a2:	f7fd fe57 	bl	8011054 <disk_read>
 80133a6:	4603      	mov	r3, r0
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d004      	beq.n	80133b6 <f_read+0x232>
 80133ac:	68fb      	ldr	r3, [r7, #12]
 80133ae:	2201      	movs	r2, #1
 80133b0:	755a      	strb	r2, [r3, #21]
 80133b2:	2301      	movs	r3, #1
 80133b4:	e041      	b.n	801343a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80133b6:	68fb      	ldr	r3, [r7, #12]
 80133b8:	69ba      	ldr	r2, [r7, #24]
 80133ba:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80133bc:	697b      	ldr	r3, [r7, #20]
 80133be:	899b      	ldrh	r3, [r3, #12]
 80133c0:	4618      	mov	r0, r3
 80133c2:	68fb      	ldr	r3, [r7, #12]
 80133c4:	699b      	ldr	r3, [r3, #24]
 80133c6:	697a      	ldr	r2, [r7, #20]
 80133c8:	8992      	ldrh	r2, [r2, #12]
 80133ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80133ce:	fb02 f201 	mul.w	r2, r2, r1
 80133d2:	1a9b      	subs	r3, r3, r2
 80133d4:	1ac3      	subs	r3, r0, r3
 80133d6:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80133d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80133da:	687b      	ldr	r3, [r7, #4]
 80133dc:	429a      	cmp	r2, r3
 80133de:	d901      	bls.n	80133e4 <f_read+0x260>
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80133ea:	68fb      	ldr	r3, [r7, #12]
 80133ec:	699b      	ldr	r3, [r3, #24]
 80133ee:	697a      	ldr	r2, [r7, #20]
 80133f0:	8992      	ldrh	r2, [r2, #12]
 80133f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80133f6:	fb02 f200 	mul.w	r2, r2, r0
 80133fa:	1a9b      	subs	r3, r3, r2
 80133fc:	440b      	add	r3, r1
 80133fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013400:	4619      	mov	r1, r3
 8013402:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013404:	f7fd ff06 	bl	8011214 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8013408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801340a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801340c:	4413      	add	r3, r2
 801340e:	627b      	str	r3, [r7, #36]	; 0x24
 8013410:	68fb      	ldr	r3, [r7, #12]
 8013412:	699a      	ldr	r2, [r3, #24]
 8013414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013416:	441a      	add	r2, r3
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	619a      	str	r2, [r3, #24]
 801341c:	683b      	ldr	r3, [r7, #0]
 801341e:	681a      	ldr	r2, [r3, #0]
 8013420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013422:	441a      	add	r2, r3
 8013424:	683b      	ldr	r3, [r7, #0]
 8013426:	601a      	str	r2, [r3, #0]
 8013428:	687a      	ldr	r2, [r7, #4]
 801342a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801342c:	1ad3      	subs	r3, r2, r3
 801342e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	2b00      	cmp	r3, #0
 8013434:	f47f aee1 	bne.w	80131fa <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8013438:	2300      	movs	r3, #0
}
 801343a:	4618      	mov	r0, r3
 801343c:	3738      	adds	r7, #56	; 0x38
 801343e:	46bd      	mov	sp, r7
 8013440:	bd80      	pop	{r7, pc}

08013442 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013442:	b580      	push	{r7, lr}
 8013444:	b08c      	sub	sp, #48	; 0x30
 8013446:	af00      	add	r7, sp, #0
 8013448:	60f8      	str	r0, [r7, #12]
 801344a:	60b9      	str	r1, [r7, #8]
 801344c:	607a      	str	r2, [r7, #4]
 801344e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013450:	68bb      	ldr	r3, [r7, #8]
 8013452:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013454:	683b      	ldr	r3, [r7, #0]
 8013456:	2200      	movs	r2, #0
 8013458:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	f107 0210 	add.w	r2, r7, #16
 8013460:	4611      	mov	r1, r2
 8013462:	4618      	mov	r0, r3
 8013464:	f7ff fc44 	bl	8012cf0 <validate>
 8013468:	4603      	mov	r3, r0
 801346a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801346e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013472:	2b00      	cmp	r3, #0
 8013474:	d107      	bne.n	8013486 <f_write+0x44>
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	7d5b      	ldrb	r3, [r3, #21]
 801347a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801347e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013482:	2b00      	cmp	r3, #0
 8013484:	d002      	beq.n	801348c <f_write+0x4a>
 8013486:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801348a:	e16a      	b.n	8013762 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	7d1b      	ldrb	r3, [r3, #20]
 8013490:	f003 0302 	and.w	r3, r3, #2
 8013494:	2b00      	cmp	r3, #0
 8013496:	d101      	bne.n	801349c <f_write+0x5a>
 8013498:	2307      	movs	r3, #7
 801349a:	e162      	b.n	8013762 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	699a      	ldr	r2, [r3, #24]
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	441a      	add	r2, r3
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	699b      	ldr	r3, [r3, #24]
 80134a8:	429a      	cmp	r2, r3
 80134aa:	f080 814c 	bcs.w	8013746 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	699b      	ldr	r3, [r3, #24]
 80134b2:	43db      	mvns	r3, r3
 80134b4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80134b6:	e146      	b.n	8013746 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	699b      	ldr	r3, [r3, #24]
 80134bc:	693a      	ldr	r2, [r7, #16]
 80134be:	8992      	ldrh	r2, [r2, #12]
 80134c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80134c4:	fb02 f201 	mul.w	r2, r2, r1
 80134c8:	1a9b      	subs	r3, r3, r2
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	f040 80f1 	bne.w	80136b2 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	699b      	ldr	r3, [r3, #24]
 80134d4:	693a      	ldr	r2, [r7, #16]
 80134d6:	8992      	ldrh	r2, [r2, #12]
 80134d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80134dc:	693a      	ldr	r2, [r7, #16]
 80134de:	8952      	ldrh	r2, [r2, #10]
 80134e0:	3a01      	subs	r2, #1
 80134e2:	4013      	ands	r3, r2
 80134e4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80134e6:	69bb      	ldr	r3, [r7, #24]
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d143      	bne.n	8013574 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80134ec:	68fb      	ldr	r3, [r7, #12]
 80134ee:	699b      	ldr	r3, [r3, #24]
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d10c      	bne.n	801350e <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	689b      	ldr	r3, [r3, #8]
 80134f8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80134fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d11a      	bne.n	8013536 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013500:	68fb      	ldr	r3, [r7, #12]
 8013502:	2100      	movs	r1, #0
 8013504:	4618      	mov	r0, r3
 8013506:	f7fe fbbc 	bl	8011c82 <create_chain>
 801350a:	62b8      	str	r0, [r7, #40]	; 0x28
 801350c:	e013      	b.n	8013536 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801350e:	68fb      	ldr	r3, [r7, #12]
 8013510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013512:	2b00      	cmp	r3, #0
 8013514:	d007      	beq.n	8013526 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	699b      	ldr	r3, [r3, #24]
 801351a:	4619      	mov	r1, r3
 801351c:	68f8      	ldr	r0, [r7, #12]
 801351e:	f7fe fc48 	bl	8011db2 <clmt_clust>
 8013522:	62b8      	str	r0, [r7, #40]	; 0x28
 8013524:	e007      	b.n	8013536 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013526:	68fa      	ldr	r2, [r7, #12]
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	69db      	ldr	r3, [r3, #28]
 801352c:	4619      	mov	r1, r3
 801352e:	4610      	mov	r0, r2
 8013530:	f7fe fba7 	bl	8011c82 <create_chain>
 8013534:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013538:	2b00      	cmp	r3, #0
 801353a:	f000 8109 	beq.w	8013750 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801353e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013540:	2b01      	cmp	r3, #1
 8013542:	d104      	bne.n	801354e <f_write+0x10c>
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	2202      	movs	r2, #2
 8013548:	755a      	strb	r2, [r3, #21]
 801354a:	2302      	movs	r3, #2
 801354c:	e109      	b.n	8013762 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801354e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013554:	d104      	bne.n	8013560 <f_write+0x11e>
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	2201      	movs	r2, #1
 801355a:	755a      	strb	r2, [r3, #21]
 801355c:	2301      	movs	r3, #1
 801355e:	e100      	b.n	8013762 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8013560:	68fb      	ldr	r3, [r7, #12]
 8013562:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013564:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	689b      	ldr	r3, [r3, #8]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d102      	bne.n	8013574 <f_write+0x132>
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013572:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	7d1b      	ldrb	r3, [r3, #20]
 8013578:	b25b      	sxtb	r3, r3
 801357a:	2b00      	cmp	r3, #0
 801357c:	da18      	bge.n	80135b0 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801357e:	693b      	ldr	r3, [r7, #16]
 8013580:	7858      	ldrb	r0, [r3, #1]
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	6a1a      	ldr	r2, [r3, #32]
 801358c:	2301      	movs	r3, #1
 801358e:	f7fd fd81 	bl	8011094 <disk_write>
 8013592:	4603      	mov	r3, r0
 8013594:	2b00      	cmp	r3, #0
 8013596:	d004      	beq.n	80135a2 <f_write+0x160>
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	2201      	movs	r2, #1
 801359c:	755a      	strb	r2, [r3, #21]
 801359e:	2301      	movs	r3, #1
 80135a0:	e0df      	b.n	8013762 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	7d1b      	ldrb	r3, [r3, #20]
 80135a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80135aa:	b2da      	uxtb	r2, r3
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80135b0:	693a      	ldr	r2, [r7, #16]
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	69db      	ldr	r3, [r3, #28]
 80135b6:	4619      	mov	r1, r3
 80135b8:	4610      	mov	r0, r2
 80135ba:	f7fe f8f7 	bl	80117ac <clust2sect>
 80135be:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80135c0:	697b      	ldr	r3, [r7, #20]
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d104      	bne.n	80135d0 <f_write+0x18e>
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	2202      	movs	r2, #2
 80135ca:	755a      	strb	r2, [r3, #21]
 80135cc:	2302      	movs	r3, #2
 80135ce:	e0c8      	b.n	8013762 <f_write+0x320>
			sect += csect;
 80135d0:	697a      	ldr	r2, [r7, #20]
 80135d2:	69bb      	ldr	r3, [r7, #24]
 80135d4:	4413      	add	r3, r2
 80135d6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80135d8:	693b      	ldr	r3, [r7, #16]
 80135da:	899b      	ldrh	r3, [r3, #12]
 80135dc:	461a      	mov	r2, r3
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80135e4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80135e6:	6a3b      	ldr	r3, [r7, #32]
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	d043      	beq.n	8013674 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80135ec:	69ba      	ldr	r2, [r7, #24]
 80135ee:	6a3b      	ldr	r3, [r7, #32]
 80135f0:	4413      	add	r3, r2
 80135f2:	693a      	ldr	r2, [r7, #16]
 80135f4:	8952      	ldrh	r2, [r2, #10]
 80135f6:	4293      	cmp	r3, r2
 80135f8:	d905      	bls.n	8013606 <f_write+0x1c4>
					cc = fs->csize - csect;
 80135fa:	693b      	ldr	r3, [r7, #16]
 80135fc:	895b      	ldrh	r3, [r3, #10]
 80135fe:	461a      	mov	r2, r3
 8013600:	69bb      	ldr	r3, [r7, #24]
 8013602:	1ad3      	subs	r3, r2, r3
 8013604:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013606:	693b      	ldr	r3, [r7, #16]
 8013608:	7858      	ldrb	r0, [r3, #1]
 801360a:	6a3b      	ldr	r3, [r7, #32]
 801360c:	697a      	ldr	r2, [r7, #20]
 801360e:	69f9      	ldr	r1, [r7, #28]
 8013610:	f7fd fd40 	bl	8011094 <disk_write>
 8013614:	4603      	mov	r3, r0
 8013616:	2b00      	cmp	r3, #0
 8013618:	d004      	beq.n	8013624 <f_write+0x1e2>
 801361a:	68fb      	ldr	r3, [r7, #12]
 801361c:	2201      	movs	r2, #1
 801361e:	755a      	strb	r2, [r3, #21]
 8013620:	2301      	movs	r3, #1
 8013622:	e09e      	b.n	8013762 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	6a1a      	ldr	r2, [r3, #32]
 8013628:	697b      	ldr	r3, [r7, #20]
 801362a:	1ad3      	subs	r3, r2, r3
 801362c:	6a3a      	ldr	r2, [r7, #32]
 801362e:	429a      	cmp	r2, r3
 8013630:	d918      	bls.n	8013664 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013632:	68fb      	ldr	r3, [r7, #12]
 8013634:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8013638:	68fb      	ldr	r3, [r7, #12]
 801363a:	6a1a      	ldr	r2, [r3, #32]
 801363c:	697b      	ldr	r3, [r7, #20]
 801363e:	1ad3      	subs	r3, r2, r3
 8013640:	693a      	ldr	r2, [r7, #16]
 8013642:	8992      	ldrh	r2, [r2, #12]
 8013644:	fb02 f303 	mul.w	r3, r2, r3
 8013648:	69fa      	ldr	r2, [r7, #28]
 801364a:	18d1      	adds	r1, r2, r3
 801364c:	693b      	ldr	r3, [r7, #16]
 801364e:	899b      	ldrh	r3, [r3, #12]
 8013650:	461a      	mov	r2, r3
 8013652:	f7fd fddf 	bl	8011214 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	7d1b      	ldrb	r3, [r3, #20]
 801365a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801365e:	b2da      	uxtb	r2, r3
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8013664:	693b      	ldr	r3, [r7, #16]
 8013666:	899b      	ldrh	r3, [r3, #12]
 8013668:	461a      	mov	r2, r3
 801366a:	6a3b      	ldr	r3, [r7, #32]
 801366c:	fb02 f303 	mul.w	r3, r2, r3
 8013670:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8013672:	e04b      	b.n	801370c <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013674:	68fb      	ldr	r3, [r7, #12]
 8013676:	6a1b      	ldr	r3, [r3, #32]
 8013678:	697a      	ldr	r2, [r7, #20]
 801367a:	429a      	cmp	r2, r3
 801367c:	d016      	beq.n	80136ac <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 801367e:	68fb      	ldr	r3, [r7, #12]
 8013680:	699a      	ldr	r2, [r3, #24]
 8013682:	68fb      	ldr	r3, [r7, #12]
 8013684:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013686:	429a      	cmp	r2, r3
 8013688:	d210      	bcs.n	80136ac <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	7858      	ldrb	r0, [r3, #1]
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013694:	2301      	movs	r3, #1
 8013696:	697a      	ldr	r2, [r7, #20]
 8013698:	f7fd fcdc 	bl	8011054 <disk_read>
 801369c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d004      	beq.n	80136ac <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 80136a2:	68fb      	ldr	r3, [r7, #12]
 80136a4:	2201      	movs	r2, #1
 80136a6:	755a      	strb	r2, [r3, #21]
 80136a8:	2301      	movs	r3, #1
 80136aa:	e05a      	b.n	8013762 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	697a      	ldr	r2, [r7, #20]
 80136b0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80136b2:	693b      	ldr	r3, [r7, #16]
 80136b4:	899b      	ldrh	r3, [r3, #12]
 80136b6:	4618      	mov	r0, r3
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	699b      	ldr	r3, [r3, #24]
 80136bc:	693a      	ldr	r2, [r7, #16]
 80136be:	8992      	ldrh	r2, [r2, #12]
 80136c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80136c4:	fb02 f201 	mul.w	r2, r2, r1
 80136c8:	1a9b      	subs	r3, r3, r2
 80136ca:	1ac3      	subs	r3, r0, r3
 80136cc:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80136ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	429a      	cmp	r2, r3
 80136d4:	d901      	bls.n	80136da <f_write+0x298>
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80136da:	68fb      	ldr	r3, [r7, #12]
 80136dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80136e0:	68fb      	ldr	r3, [r7, #12]
 80136e2:	699b      	ldr	r3, [r3, #24]
 80136e4:	693a      	ldr	r2, [r7, #16]
 80136e6:	8992      	ldrh	r2, [r2, #12]
 80136e8:	fbb3 f0f2 	udiv	r0, r3, r2
 80136ec:	fb02 f200 	mul.w	r2, r2, r0
 80136f0:	1a9b      	subs	r3, r3, r2
 80136f2:	440b      	add	r3, r1
 80136f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80136f6:	69f9      	ldr	r1, [r7, #28]
 80136f8:	4618      	mov	r0, r3
 80136fa:	f7fd fd8b 	bl	8011214 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80136fe:	68fb      	ldr	r3, [r7, #12]
 8013700:	7d1b      	ldrb	r3, [r3, #20]
 8013702:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013706:	b2da      	uxtb	r2, r3
 8013708:	68fb      	ldr	r3, [r7, #12]
 801370a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801370c:	69fa      	ldr	r2, [r7, #28]
 801370e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013710:	4413      	add	r3, r2
 8013712:	61fb      	str	r3, [r7, #28]
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	699a      	ldr	r2, [r3, #24]
 8013718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801371a:	441a      	add	r2, r3
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	619a      	str	r2, [r3, #24]
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	68da      	ldr	r2, [r3, #12]
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	699b      	ldr	r3, [r3, #24]
 8013728:	429a      	cmp	r2, r3
 801372a:	bf38      	it	cc
 801372c:	461a      	movcc	r2, r3
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	60da      	str	r2, [r3, #12]
 8013732:	683b      	ldr	r3, [r7, #0]
 8013734:	681a      	ldr	r2, [r3, #0]
 8013736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013738:	441a      	add	r2, r3
 801373a:	683b      	ldr	r3, [r7, #0]
 801373c:	601a      	str	r2, [r3, #0]
 801373e:	687a      	ldr	r2, [r7, #4]
 8013740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013742:	1ad3      	subs	r3, r2, r3
 8013744:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	2b00      	cmp	r3, #0
 801374a:	f47f aeb5 	bne.w	80134b8 <f_write+0x76>
 801374e:	e000      	b.n	8013752 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013750:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	7d1b      	ldrb	r3, [r3, #20]
 8013756:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801375a:	b2da      	uxtb	r2, r3
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013760:	2300      	movs	r3, #0
}
 8013762:	4618      	mov	r0, r3
 8013764:	3730      	adds	r7, #48	; 0x30
 8013766:	46bd      	mov	sp, r7
 8013768:	bd80      	pop	{r7, pc}
	...

0801376c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801376c:	b580      	push	{r7, lr}
 801376e:	b086      	sub	sp, #24
 8013770:	af00      	add	r7, sp, #0
 8013772:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	f107 0208 	add.w	r2, r7, #8
 801377a:	4611      	mov	r1, r2
 801377c:	4618      	mov	r0, r3
 801377e:	f7ff fab7 	bl	8012cf0 <validate>
 8013782:	4603      	mov	r3, r0
 8013784:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013786:	7dfb      	ldrb	r3, [r7, #23]
 8013788:	2b00      	cmp	r3, #0
 801378a:	d167      	bne.n	801385c <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	7d1b      	ldrb	r3, [r3, #20]
 8013790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013794:	2b00      	cmp	r3, #0
 8013796:	d061      	beq.n	801385c <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	7d1b      	ldrb	r3, [r3, #20]
 801379c:	b25b      	sxtb	r3, r3
 801379e:	2b00      	cmp	r3, #0
 80137a0:	da15      	bge.n	80137ce <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80137a2:	68bb      	ldr	r3, [r7, #8]
 80137a4:	7858      	ldrb	r0, [r3, #1]
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	6a1a      	ldr	r2, [r3, #32]
 80137b0:	2301      	movs	r3, #1
 80137b2:	f7fd fc6f 	bl	8011094 <disk_write>
 80137b6:	4603      	mov	r3, r0
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d001      	beq.n	80137c0 <f_sync+0x54>
 80137bc:	2301      	movs	r3, #1
 80137be:	e04e      	b.n	801385e <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	7d1b      	ldrb	r3, [r3, #20]
 80137c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80137c8:	b2da      	uxtb	r2, r3
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80137ce:	4b26      	ldr	r3, [pc, #152]	; (8013868 <f_sync+0xfc>)
 80137d0:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80137d2:	68ba      	ldr	r2, [r7, #8]
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80137d8:	4619      	mov	r1, r3
 80137da:	4610      	mov	r0, r2
 80137dc:	f7fd ff48 	bl	8011670 <move_window>
 80137e0:	4603      	mov	r3, r0
 80137e2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80137e4:	7dfb      	ldrb	r3, [r7, #23]
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d138      	bne.n	801385c <f_sync+0xf0>
					dir = fp->dir_ptr;
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80137ee:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	330b      	adds	r3, #11
 80137f4:	781a      	ldrb	r2, [r3, #0]
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	330b      	adds	r3, #11
 80137fa:	f042 0220 	orr.w	r2, r2, #32
 80137fe:	b2d2      	uxtb	r2, r2
 8013800:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	6818      	ldr	r0, [r3, #0]
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	689b      	ldr	r3, [r3, #8]
 801380a:	461a      	mov	r2, r3
 801380c:	68f9      	ldr	r1, [r7, #12]
 801380e:	f7fe fccd 	bl	80121ac <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	f103 021c 	add.w	r2, r3, #28
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	68db      	ldr	r3, [r3, #12]
 801381c:	4619      	mov	r1, r3
 801381e:	4610      	mov	r0, r2
 8013820:	f7fd fccc 	bl	80111bc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013824:	68fb      	ldr	r3, [r7, #12]
 8013826:	3316      	adds	r3, #22
 8013828:	6939      	ldr	r1, [r7, #16]
 801382a:	4618      	mov	r0, r3
 801382c:	f7fd fcc6 	bl	80111bc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013830:	68fb      	ldr	r3, [r7, #12]
 8013832:	3312      	adds	r3, #18
 8013834:	2100      	movs	r1, #0
 8013836:	4618      	mov	r0, r3
 8013838:	f7fd fca5 	bl	8011186 <st_word>
					fs->wflag = 1;
 801383c:	68bb      	ldr	r3, [r7, #8]
 801383e:	2201      	movs	r2, #1
 8013840:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013842:	68bb      	ldr	r3, [r7, #8]
 8013844:	4618      	mov	r0, r3
 8013846:	f7fd ff41 	bl	80116cc <sync_fs>
 801384a:	4603      	mov	r3, r0
 801384c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	7d1b      	ldrb	r3, [r3, #20]
 8013852:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013856:	b2da      	uxtb	r2, r3
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801385c:	7dfb      	ldrb	r3, [r7, #23]
}
 801385e:	4618      	mov	r0, r3
 8013860:	3718      	adds	r7, #24
 8013862:	46bd      	mov	sp, r7
 8013864:	bd80      	pop	{r7, pc}
 8013866:	bf00      	nop
 8013868:	274a0000 	.word	0x274a0000

0801386c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801386c:	b580      	push	{r7, lr}
 801386e:	b084      	sub	sp, #16
 8013870:	af00      	add	r7, sp, #0
 8013872:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013874:	6878      	ldr	r0, [r7, #4]
 8013876:	f7ff ff79 	bl	801376c <f_sync>
 801387a:	4603      	mov	r3, r0
 801387c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801387e:	7bfb      	ldrb	r3, [r7, #15]
 8013880:	2b00      	cmp	r3, #0
 8013882:	d118      	bne.n	80138b6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	f107 0208 	add.w	r2, r7, #8
 801388a:	4611      	mov	r1, r2
 801388c:	4618      	mov	r0, r3
 801388e:	f7ff fa2f 	bl	8012cf0 <validate>
 8013892:	4603      	mov	r3, r0
 8013894:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013896:	7bfb      	ldrb	r3, [r7, #15]
 8013898:	2b00      	cmp	r3, #0
 801389a:	d10c      	bne.n	80138b6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	691b      	ldr	r3, [r3, #16]
 80138a0:	4618      	mov	r0, r3
 80138a2:	f7fd fe41 	bl	8011528 <dec_lock>
 80138a6:	4603      	mov	r3, r0
 80138a8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80138aa:	7bfb      	ldrb	r3, [r7, #15]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d102      	bne.n	80138b6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	2200      	movs	r2, #0
 80138b4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80138b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80138b8:	4618      	mov	r0, r3
 80138ba:	3710      	adds	r7, #16
 80138bc:	46bd      	mov	sp, r7
 80138be:	bd80      	pop	{r7, pc}

080138c0 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80138c0:	b590      	push	{r4, r7, lr}
 80138c2:	b091      	sub	sp, #68	; 0x44
 80138c4:	af00      	add	r7, sp, #0
 80138c6:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80138c8:	f107 0108 	add.w	r1, r7, #8
 80138cc:	1d3b      	adds	r3, r7, #4
 80138ce:	2200      	movs	r2, #0
 80138d0:	4618      	mov	r0, r3
 80138d2:	f7fe ff87 	bl	80127e4 <find_volume>
 80138d6:	4603      	mov	r3, r0
 80138d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80138dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d131      	bne.n	8013948 <f_chdir+0x88>
		dj.obj.fs = fs;
 80138e4:	68bb      	ldr	r3, [r7, #8]
 80138e6:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 80138e8:	687a      	ldr	r2, [r7, #4]
 80138ea:	f107 030c 	add.w	r3, r7, #12
 80138ee:	4611      	mov	r1, r2
 80138f0:	4618      	mov	r0, r3
 80138f2:	f7fe fe47 	bl	8012584 <follow_path>
 80138f6:	4603      	mov	r3, r0
 80138f8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 80138fc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013900:	2b00      	cmp	r3, #0
 8013902:	d11a      	bne.n	801393a <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8013904:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013908:	b25b      	sxtb	r3, r3
 801390a:	2b00      	cmp	r3, #0
 801390c:	da03      	bge.n	8013916 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 801390e:	68bb      	ldr	r3, [r7, #8]
 8013910:	697a      	ldr	r2, [r7, #20]
 8013912:	619a      	str	r2, [r3, #24]
 8013914:	e011      	b.n	801393a <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8013916:	7cbb      	ldrb	r3, [r7, #18]
 8013918:	f003 0310 	and.w	r3, r3, #16
 801391c:	2b00      	cmp	r3, #0
 801391e:	d009      	beq.n	8013934 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8013920:	68bb      	ldr	r3, [r7, #8]
 8013922:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013924:	68bc      	ldr	r4, [r7, #8]
 8013926:	4611      	mov	r1, r2
 8013928:	4618      	mov	r0, r3
 801392a:	f7fe fc20 	bl	801216e <ld_clust>
 801392e:	4603      	mov	r3, r0
 8013930:	61a3      	str	r3, [r4, #24]
 8013932:	e002      	b.n	801393a <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8013934:	2305      	movs	r3, #5
 8013936:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 801393a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801393e:	2b04      	cmp	r3, #4
 8013940:	d102      	bne.n	8013948 <f_chdir+0x88>
 8013942:	2305      	movs	r3, #5
 8013944:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8013948:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801394c:	4618      	mov	r0, r3
 801394e:	3744      	adds	r7, #68	; 0x44
 8013950:	46bd      	mov	sp, r7
 8013952:	bd90      	pop	{r4, r7, pc}

08013954 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8013954:	b580      	push	{r7, lr}
 8013956:	b090      	sub	sp, #64	; 0x40
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
 801395c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	f107 0208 	add.w	r2, r7, #8
 8013964:	4611      	mov	r1, r2
 8013966:	4618      	mov	r0, r3
 8013968:	f7ff f9c2 	bl	8012cf0 <validate>
 801396c:	4603      	mov	r3, r0
 801396e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8013972:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013976:	2b00      	cmp	r3, #0
 8013978:	d103      	bne.n	8013982 <f_lseek+0x2e>
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	7d5b      	ldrb	r3, [r3, #21]
 801397e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8013982:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013986:	2b00      	cmp	r3, #0
 8013988:	d002      	beq.n	8013990 <f_lseek+0x3c>
 801398a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801398e:	e201      	b.n	8013d94 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013994:	2b00      	cmp	r3, #0
 8013996:	f000 80d9 	beq.w	8013b4c <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801399a:	683b      	ldr	r3, [r7, #0]
 801399c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139a0:	d15a      	bne.n	8013a58 <f_lseek+0x104>
			tbl = fp->cltbl;
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80139a6:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80139a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139aa:	1d1a      	adds	r2, r3, #4
 80139ac:	627a      	str	r2, [r7, #36]	; 0x24
 80139ae:	681b      	ldr	r3, [r3, #0]
 80139b0:	617b      	str	r3, [r7, #20]
 80139b2:	2302      	movs	r3, #2
 80139b4:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	689b      	ldr	r3, [r3, #8]
 80139ba:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80139bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d03a      	beq.n	8013a38 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80139c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139c4:	613b      	str	r3, [r7, #16]
 80139c6:	2300      	movs	r3, #0
 80139c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80139ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139cc:	3302      	adds	r3, #2
 80139ce:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80139d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139d2:	60fb      	str	r3, [r7, #12]
 80139d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80139d6:	3301      	adds	r3, #1
 80139d8:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80139de:	4618      	mov	r0, r3
 80139e0:	f7fd ff03 	bl	80117ea <get_fat>
 80139e4:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80139e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139e8:	2b01      	cmp	r3, #1
 80139ea:	d804      	bhi.n	80139f6 <f_lseek+0xa2>
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	2202      	movs	r2, #2
 80139f0:	755a      	strb	r2, [r3, #21]
 80139f2:	2302      	movs	r3, #2
 80139f4:	e1ce      	b.n	8013d94 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80139f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139fc:	d104      	bne.n	8013a08 <f_lseek+0xb4>
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	2201      	movs	r2, #1
 8013a02:	755a      	strb	r2, [r3, #21]
 8013a04:	2301      	movs	r3, #1
 8013a06:	e1c5      	b.n	8013d94 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	3301      	adds	r3, #1
 8013a0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013a0e:	429a      	cmp	r2, r3
 8013a10:	d0de      	beq.n	80139d0 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8013a12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013a14:	697b      	ldr	r3, [r7, #20]
 8013a16:	429a      	cmp	r2, r3
 8013a18:	d809      	bhi.n	8013a2e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8013a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a1c:	1d1a      	adds	r2, r3, #4
 8013a1e:	627a      	str	r2, [r7, #36]	; 0x24
 8013a20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013a22:	601a      	str	r2, [r3, #0]
 8013a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a26:	1d1a      	adds	r2, r3, #4
 8013a28:	627a      	str	r2, [r7, #36]	; 0x24
 8013a2a:	693a      	ldr	r2, [r7, #16]
 8013a2c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8013a2e:	68bb      	ldr	r3, [r7, #8]
 8013a30:	69db      	ldr	r3, [r3, #28]
 8013a32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013a34:	429a      	cmp	r2, r3
 8013a36:	d3c4      	bcc.n	80139c2 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013a3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013a3e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8013a40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013a42:	697b      	ldr	r3, [r7, #20]
 8013a44:	429a      	cmp	r2, r3
 8013a46:	d803      	bhi.n	8013a50 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8013a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a4a:	2200      	movs	r2, #0
 8013a4c:	601a      	str	r2, [r3, #0]
 8013a4e:	e19f      	b.n	8013d90 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8013a50:	2311      	movs	r3, #17
 8013a52:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8013a56:	e19b      	b.n	8013d90 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	68db      	ldr	r3, [r3, #12]
 8013a5c:	683a      	ldr	r2, [r7, #0]
 8013a5e:	429a      	cmp	r2, r3
 8013a60:	d902      	bls.n	8013a68 <f_lseek+0x114>
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	68db      	ldr	r3, [r3, #12]
 8013a66:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	683a      	ldr	r2, [r7, #0]
 8013a6c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8013a6e:	683b      	ldr	r3, [r7, #0]
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	f000 818d 	beq.w	8013d90 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8013a76:	683b      	ldr	r3, [r7, #0]
 8013a78:	3b01      	subs	r3, #1
 8013a7a:	4619      	mov	r1, r3
 8013a7c:	6878      	ldr	r0, [r7, #4]
 8013a7e:	f7fe f998 	bl	8011db2 <clmt_clust>
 8013a82:	4602      	mov	r2, r0
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8013a88:	68ba      	ldr	r2, [r7, #8]
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	69db      	ldr	r3, [r3, #28]
 8013a8e:	4619      	mov	r1, r3
 8013a90:	4610      	mov	r0, r2
 8013a92:	f7fd fe8b 	bl	80117ac <clust2sect>
 8013a96:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8013a98:	69bb      	ldr	r3, [r7, #24]
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d104      	bne.n	8013aa8 <f_lseek+0x154>
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	2202      	movs	r2, #2
 8013aa2:	755a      	strb	r2, [r3, #21]
 8013aa4:	2302      	movs	r3, #2
 8013aa6:	e175      	b.n	8013d94 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8013aa8:	683b      	ldr	r3, [r7, #0]
 8013aaa:	3b01      	subs	r3, #1
 8013aac:	68ba      	ldr	r2, [r7, #8]
 8013aae:	8992      	ldrh	r2, [r2, #12]
 8013ab0:	fbb3 f3f2 	udiv	r3, r3, r2
 8013ab4:	68ba      	ldr	r2, [r7, #8]
 8013ab6:	8952      	ldrh	r2, [r2, #10]
 8013ab8:	3a01      	subs	r2, #1
 8013aba:	4013      	ands	r3, r2
 8013abc:	69ba      	ldr	r2, [r7, #24]
 8013abe:	4413      	add	r3, r2
 8013ac0:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	699b      	ldr	r3, [r3, #24]
 8013ac6:	68ba      	ldr	r2, [r7, #8]
 8013ac8:	8992      	ldrh	r2, [r2, #12]
 8013aca:	fbb3 f1f2 	udiv	r1, r3, r2
 8013ace:	fb02 f201 	mul.w	r2, r2, r1
 8013ad2:	1a9b      	subs	r3, r3, r2
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	f000 815b 	beq.w	8013d90 <f_lseek+0x43c>
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	6a1b      	ldr	r3, [r3, #32]
 8013ade:	69ba      	ldr	r2, [r7, #24]
 8013ae0:	429a      	cmp	r2, r3
 8013ae2:	f000 8155 	beq.w	8013d90 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	7d1b      	ldrb	r3, [r3, #20]
 8013aea:	b25b      	sxtb	r3, r3
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	da18      	bge.n	8013b22 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013af0:	68bb      	ldr	r3, [r7, #8]
 8013af2:	7858      	ldrb	r0, [r3, #1]
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	6a1a      	ldr	r2, [r3, #32]
 8013afe:	2301      	movs	r3, #1
 8013b00:	f7fd fac8 	bl	8011094 <disk_write>
 8013b04:	4603      	mov	r3, r0
 8013b06:	2b00      	cmp	r3, #0
 8013b08:	d004      	beq.n	8013b14 <f_lseek+0x1c0>
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	2201      	movs	r2, #1
 8013b0e:	755a      	strb	r2, [r3, #21]
 8013b10:	2301      	movs	r3, #1
 8013b12:	e13f      	b.n	8013d94 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8013b14:	687b      	ldr	r3, [r7, #4]
 8013b16:	7d1b      	ldrb	r3, [r3, #20]
 8013b18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013b1c:	b2da      	uxtb	r2, r3
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8013b22:	68bb      	ldr	r3, [r7, #8]
 8013b24:	7858      	ldrb	r0, [r3, #1]
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013b2c:	2301      	movs	r3, #1
 8013b2e:	69ba      	ldr	r2, [r7, #24]
 8013b30:	f7fd fa90 	bl	8011054 <disk_read>
 8013b34:	4603      	mov	r3, r0
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d004      	beq.n	8013b44 <f_lseek+0x1f0>
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	2201      	movs	r2, #1
 8013b3e:	755a      	strb	r2, [r3, #21]
 8013b40:	2301      	movs	r3, #1
 8013b42:	e127      	b.n	8013d94 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	69ba      	ldr	r2, [r7, #24]
 8013b48:	621a      	str	r2, [r3, #32]
 8013b4a:	e121      	b.n	8013d90 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	68db      	ldr	r3, [r3, #12]
 8013b50:	683a      	ldr	r2, [r7, #0]
 8013b52:	429a      	cmp	r2, r3
 8013b54:	d908      	bls.n	8013b68 <f_lseek+0x214>
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	7d1b      	ldrb	r3, [r3, #20]
 8013b5a:	f003 0302 	and.w	r3, r3, #2
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d102      	bne.n	8013b68 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	68db      	ldr	r3, [r3, #12]
 8013b66:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8013b68:	687b      	ldr	r3, [r7, #4]
 8013b6a:	699b      	ldr	r3, [r3, #24]
 8013b6c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8013b6e:	2300      	movs	r3, #0
 8013b70:	637b      	str	r3, [r7, #52]	; 0x34
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013b76:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8013b78:	683b      	ldr	r3, [r7, #0]
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	f000 80b5 	beq.w	8013cea <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8013b80:	68bb      	ldr	r3, [r7, #8]
 8013b82:	895b      	ldrh	r3, [r3, #10]
 8013b84:	461a      	mov	r2, r3
 8013b86:	68bb      	ldr	r3, [r7, #8]
 8013b88:	899b      	ldrh	r3, [r3, #12]
 8013b8a:	fb03 f302 	mul.w	r3, r3, r2
 8013b8e:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8013b90:	6a3b      	ldr	r3, [r7, #32]
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	d01b      	beq.n	8013bce <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8013b96:	683b      	ldr	r3, [r7, #0]
 8013b98:	1e5a      	subs	r2, r3, #1
 8013b9a:	69fb      	ldr	r3, [r7, #28]
 8013b9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8013ba0:	6a3b      	ldr	r3, [r7, #32]
 8013ba2:	1e59      	subs	r1, r3, #1
 8013ba4:	69fb      	ldr	r3, [r7, #28]
 8013ba6:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8013baa:	429a      	cmp	r2, r3
 8013bac:	d30f      	bcc.n	8013bce <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8013bae:	6a3b      	ldr	r3, [r7, #32]
 8013bb0:	1e5a      	subs	r2, r3, #1
 8013bb2:	69fb      	ldr	r3, [r7, #28]
 8013bb4:	425b      	negs	r3, r3
 8013bb6:	401a      	ands	r2, r3
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	699b      	ldr	r3, [r3, #24]
 8013bc0:	683a      	ldr	r2, [r7, #0]
 8013bc2:	1ad3      	subs	r3, r2, r3
 8013bc4:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	69db      	ldr	r3, [r3, #28]
 8013bca:	63bb      	str	r3, [r7, #56]	; 0x38
 8013bcc:	e022      	b.n	8013c14 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	689b      	ldr	r3, [r3, #8]
 8013bd2:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8013bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d119      	bne.n	8013c0e <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	2100      	movs	r1, #0
 8013bde:	4618      	mov	r0, r3
 8013be0:	f7fe f84f 	bl	8011c82 <create_chain>
 8013be4:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013be8:	2b01      	cmp	r3, #1
 8013bea:	d104      	bne.n	8013bf6 <f_lseek+0x2a2>
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	2202      	movs	r2, #2
 8013bf0:	755a      	strb	r2, [r3, #21]
 8013bf2:	2302      	movs	r3, #2
 8013bf4:	e0ce      	b.n	8013d94 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013bfc:	d104      	bne.n	8013c08 <f_lseek+0x2b4>
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	2201      	movs	r2, #1
 8013c02:	755a      	strb	r2, [r3, #21]
 8013c04:	2301      	movs	r3, #1
 8013c06:	e0c5      	b.n	8013d94 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013c0c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013c12:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8013c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	d067      	beq.n	8013cea <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8013c1a:	e03a      	b.n	8013c92 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8013c1c:	683a      	ldr	r2, [r7, #0]
 8013c1e:	69fb      	ldr	r3, [r7, #28]
 8013c20:	1ad3      	subs	r3, r2, r3
 8013c22:	603b      	str	r3, [r7, #0]
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	699a      	ldr	r2, [r3, #24]
 8013c28:	69fb      	ldr	r3, [r7, #28]
 8013c2a:	441a      	add	r2, r3
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	7d1b      	ldrb	r3, [r3, #20]
 8013c34:	f003 0302 	and.w	r3, r3, #2
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d00b      	beq.n	8013c54 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013c40:	4618      	mov	r0, r3
 8013c42:	f7fe f81e 	bl	8011c82 <create_chain>
 8013c46:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8013c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d108      	bne.n	8013c60 <f_lseek+0x30c>
							ofs = 0; break;
 8013c4e:	2300      	movs	r3, #0
 8013c50:	603b      	str	r3, [r7, #0]
 8013c52:	e022      	b.n	8013c9a <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013c58:	4618      	mov	r0, r3
 8013c5a:	f7fd fdc6 	bl	80117ea <get_fat>
 8013c5e:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c66:	d104      	bne.n	8013c72 <f_lseek+0x31e>
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	2201      	movs	r2, #1
 8013c6c:	755a      	strb	r2, [r3, #21]
 8013c6e:	2301      	movs	r3, #1
 8013c70:	e090      	b.n	8013d94 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8013c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c74:	2b01      	cmp	r3, #1
 8013c76:	d904      	bls.n	8013c82 <f_lseek+0x32e>
 8013c78:	68bb      	ldr	r3, [r7, #8]
 8013c7a:	69db      	ldr	r3, [r3, #28]
 8013c7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013c7e:	429a      	cmp	r2, r3
 8013c80:	d304      	bcc.n	8013c8c <f_lseek+0x338>
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	2202      	movs	r2, #2
 8013c86:	755a      	strb	r2, [r3, #21]
 8013c88:	2302      	movs	r3, #2
 8013c8a:	e083      	b.n	8013d94 <f_lseek+0x440>
					fp->clust = clst;
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013c90:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8013c92:	683a      	ldr	r2, [r7, #0]
 8013c94:	69fb      	ldr	r3, [r7, #28]
 8013c96:	429a      	cmp	r2, r3
 8013c98:	d8c0      	bhi.n	8013c1c <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	699a      	ldr	r2, [r3, #24]
 8013c9e:	683b      	ldr	r3, [r7, #0]
 8013ca0:	441a      	add	r2, r3
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8013ca6:	68bb      	ldr	r3, [r7, #8]
 8013ca8:	899b      	ldrh	r3, [r3, #12]
 8013caa:	461a      	mov	r2, r3
 8013cac:	683b      	ldr	r3, [r7, #0]
 8013cae:	fbb3 f1f2 	udiv	r1, r3, r2
 8013cb2:	fb02 f201 	mul.w	r2, r2, r1
 8013cb6:	1a9b      	subs	r3, r3, r2
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	d016      	beq.n	8013cea <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8013cbc:	68bb      	ldr	r3, [r7, #8]
 8013cbe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013cc0:	4618      	mov	r0, r3
 8013cc2:	f7fd fd73 	bl	80117ac <clust2sect>
 8013cc6:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8013cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d104      	bne.n	8013cd8 <f_lseek+0x384>
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	2202      	movs	r2, #2
 8013cd2:	755a      	strb	r2, [r3, #21]
 8013cd4:	2302      	movs	r3, #2
 8013cd6:	e05d      	b.n	8013d94 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8013cd8:	68bb      	ldr	r3, [r7, #8]
 8013cda:	899b      	ldrh	r3, [r3, #12]
 8013cdc:	461a      	mov	r2, r3
 8013cde:	683b      	ldr	r3, [r7, #0]
 8013ce0:	fbb3 f3f2 	udiv	r3, r3, r2
 8013ce4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013ce6:	4413      	add	r3, r2
 8013ce8:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	699a      	ldr	r2, [r3, #24]
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	68db      	ldr	r3, [r3, #12]
 8013cf2:	429a      	cmp	r2, r3
 8013cf4:	d90a      	bls.n	8013d0c <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	699a      	ldr	r2, [r3, #24]
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	7d1b      	ldrb	r3, [r3, #20]
 8013d02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d06:	b2da      	uxtb	r2, r3
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	699b      	ldr	r3, [r3, #24]
 8013d10:	68ba      	ldr	r2, [r7, #8]
 8013d12:	8992      	ldrh	r2, [r2, #12]
 8013d14:	fbb3 f1f2 	udiv	r1, r3, r2
 8013d18:	fb02 f201 	mul.w	r2, r2, r1
 8013d1c:	1a9b      	subs	r3, r3, r2
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d036      	beq.n	8013d90 <f_lseek+0x43c>
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	6a1b      	ldr	r3, [r3, #32]
 8013d26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013d28:	429a      	cmp	r2, r3
 8013d2a:	d031      	beq.n	8013d90 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	7d1b      	ldrb	r3, [r3, #20]
 8013d30:	b25b      	sxtb	r3, r3
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	da18      	bge.n	8013d68 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013d36:	68bb      	ldr	r3, [r7, #8]
 8013d38:	7858      	ldrb	r0, [r3, #1]
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	6a1a      	ldr	r2, [r3, #32]
 8013d44:	2301      	movs	r3, #1
 8013d46:	f7fd f9a5 	bl	8011094 <disk_write>
 8013d4a:	4603      	mov	r3, r0
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d004      	beq.n	8013d5a <f_lseek+0x406>
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	2201      	movs	r2, #1
 8013d54:	755a      	strb	r2, [r3, #21]
 8013d56:	2301      	movs	r3, #1
 8013d58:	e01c      	b.n	8013d94 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	7d1b      	ldrb	r3, [r3, #20]
 8013d5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013d62:	b2da      	uxtb	r2, r3
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013d68:	68bb      	ldr	r3, [r7, #8]
 8013d6a:	7858      	ldrb	r0, [r3, #1]
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013d72:	2301      	movs	r3, #1
 8013d74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013d76:	f7fd f96d 	bl	8011054 <disk_read>
 8013d7a:	4603      	mov	r3, r0
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d004      	beq.n	8013d8a <f_lseek+0x436>
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	2201      	movs	r2, #1
 8013d84:	755a      	strb	r2, [r3, #21]
 8013d86:	2301      	movs	r3, #1
 8013d88:	e004      	b.n	8013d94 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013d8e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8013d90:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8013d94:	4618      	mov	r0, r3
 8013d96:	3740      	adds	r7, #64	; 0x40
 8013d98:	46bd      	mov	sp, r7
 8013d9a:	bd80      	pop	{r7, pc}

08013d9c <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8013d9c:	b580      	push	{r7, lr}
 8013d9e:	b09e      	sub	sp, #120	; 0x78
 8013da0:	af00      	add	r7, sp, #0
 8013da2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8013da4:	2300      	movs	r3, #0
 8013da6:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8013da8:	f107 010c 	add.w	r1, r7, #12
 8013dac:	1d3b      	adds	r3, r7, #4
 8013dae:	2202      	movs	r2, #2
 8013db0:	4618      	mov	r0, r3
 8013db2:	f7fe fd17 	bl	80127e4 <find_volume>
 8013db6:	4603      	mov	r3, r0
 8013db8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8013dc0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	f040 80a4 	bne.w	8013f12 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8013dca:	687a      	ldr	r2, [r7, #4]
 8013dcc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013dd0:	4611      	mov	r1, r2
 8013dd2:	4618      	mov	r0, r3
 8013dd4:	f7fe fbd6 	bl	8012584 <follow_path>
 8013dd8:	4603      	mov	r3, r0
 8013dda:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 8013dde:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	d108      	bne.n	8013df8 <f_unlink+0x5c>
 8013de6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8013dea:	f003 0320 	and.w	r3, r3, #32
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d002      	beq.n	8013df8 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8013df2:	2306      	movs	r3, #6
 8013df4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8013df8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d108      	bne.n	8013e12 <f_unlink+0x76>
 8013e00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013e04:	2102      	movs	r1, #2
 8013e06:	4618      	mov	r0, r3
 8013e08:	f7fd fa82 	bl	8011310 <chk_lock>
 8013e0c:	4603      	mov	r3, r0
 8013e0e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8013e12:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	d17b      	bne.n	8013f12 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8013e1a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8013e1e:	b25b      	sxtb	r3, r3
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	da03      	bge.n	8013e2c <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8013e24:	2306      	movs	r3, #6
 8013e26:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8013e2a:	e008      	b.n	8013e3e <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8013e2c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8013e30:	f003 0301 	and.w	r3, r3, #1
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d002      	beq.n	8013e3e <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8013e38:	2307      	movs	r3, #7
 8013e3a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8013e3e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d13d      	bne.n	8013ec2 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013e4a:	4611      	mov	r1, r2
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	f7fe f98e 	bl	801216e <ld_clust>
 8013e52:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8013e54:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8013e58:	f003 0310 	and.w	r3, r3, #16
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d030      	beq.n	8013ec2 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8013e60:	68fb      	ldr	r3, [r7, #12]
 8013e62:	699b      	ldr	r3, [r3, #24]
 8013e64:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8013e66:	429a      	cmp	r2, r3
 8013e68:	d103      	bne.n	8013e72 <f_unlink+0xd6>
						res = FR_DENIED;
 8013e6a:	2307      	movs	r3, #7
 8013e6c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8013e70:	e027      	b.n	8013ec2 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8013e76:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013e78:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8013e7a:	f107 0310 	add.w	r3, r7, #16
 8013e7e:	2100      	movs	r1, #0
 8013e80:	4618      	mov	r0, r3
 8013e82:	f7fd ffce 	bl	8011e22 <dir_sdi>
 8013e86:	4603      	mov	r3, r0
 8013e88:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8013e8c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	d116      	bne.n	8013ec2 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 8013e94:	f107 0310 	add.w	r3, r7, #16
 8013e98:	2100      	movs	r1, #0
 8013e9a:	4618      	mov	r0, r3
 8013e9c:	f7fe f9a6 	bl	80121ec <dir_read>
 8013ea0:	4603      	mov	r3, r0
 8013ea2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8013ea6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d102      	bne.n	8013eb4 <f_unlink+0x118>
 8013eae:	2307      	movs	r3, #7
 8013eb0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8013eb4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013eb8:	2b04      	cmp	r3, #4
 8013eba:	d102      	bne.n	8013ec2 <f_unlink+0x126>
 8013ebc:	2300      	movs	r3, #0
 8013ebe:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8013ec2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d123      	bne.n	8013f12 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8013eca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013ece:	4618      	mov	r0, r3
 8013ed0:	f7fe fa70 	bl	80123b4 <dir_remove>
 8013ed4:	4603      	mov	r3, r0
 8013ed6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8013eda:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	d10c      	bne.n	8013efc <f_unlink+0x160>
 8013ee2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	d009      	beq.n	8013efc <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8013ee8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013eec:	2200      	movs	r2, #0
 8013eee:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8013ef0:	4618      	mov	r0, r3
 8013ef2:	f7fd fe61 	bl	8011bb8 <remove_chain>
 8013ef6:	4603      	mov	r3, r0
 8013ef8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8013efc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d106      	bne.n	8013f12 <f_unlink+0x176>
 8013f04:	68fb      	ldr	r3, [r7, #12]
 8013f06:	4618      	mov	r0, r3
 8013f08:	f7fd fbe0 	bl	80116cc <sync_fs>
 8013f0c:	4603      	mov	r3, r0
 8013f0e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8013f12:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8013f16:	4618      	mov	r0, r3
 8013f18:	3778      	adds	r7, #120	; 0x78
 8013f1a:	46bd      	mov	sp, r7
 8013f1c:	bd80      	pop	{r7, pc}
	...

08013f20 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8013f20:	b580      	push	{r7, lr}
 8013f22:	b096      	sub	sp, #88	; 0x58
 8013f24:	af00      	add	r7, sp, #0
 8013f26:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8013f28:	f107 0108 	add.w	r1, r7, #8
 8013f2c:	1d3b      	adds	r3, r7, #4
 8013f2e:	2202      	movs	r2, #2
 8013f30:	4618      	mov	r0, r3
 8013f32:	f7fe fc57 	bl	80127e4 <find_volume>
 8013f36:	4603      	mov	r3, r0
 8013f38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8013f3c:	68bb      	ldr	r3, [r7, #8]
 8013f3e:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8013f40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013f44:	2b00      	cmp	r3, #0
 8013f46:	f040 80fe 	bne.w	8014146 <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8013f4a:	687a      	ldr	r2, [r7, #4]
 8013f4c:	f107 030c 	add.w	r3, r7, #12
 8013f50:	4611      	mov	r1, r2
 8013f52:	4618      	mov	r0, r3
 8013f54:	f7fe fb16 	bl	8012584 <follow_path>
 8013f58:	4603      	mov	r3, r0
 8013f5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8013f5e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d102      	bne.n	8013f6c <f_mkdir+0x4c>
 8013f66:	2308      	movs	r3, #8
 8013f68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 8013f6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013f70:	2b04      	cmp	r3, #4
 8013f72:	d108      	bne.n	8013f86 <f_mkdir+0x66>
 8013f74:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013f78:	f003 0320 	and.w	r3, r3, #32
 8013f7c:	2b00      	cmp	r3, #0
 8013f7e:	d002      	beq.n	8013f86 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8013f80:	2306      	movs	r3, #6
 8013f82:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8013f86:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013f8a:	2b04      	cmp	r3, #4
 8013f8c:	f040 80db 	bne.w	8014146 <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8013f90:	f107 030c 	add.w	r3, r7, #12
 8013f94:	2100      	movs	r1, #0
 8013f96:	4618      	mov	r0, r3
 8013f98:	f7fd fe73 	bl	8011c82 <create_chain>
 8013f9c:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8013f9e:	68bb      	ldr	r3, [r7, #8]
 8013fa0:	895b      	ldrh	r3, [r3, #10]
 8013fa2:	461a      	mov	r2, r3
 8013fa4:	68bb      	ldr	r3, [r7, #8]
 8013fa6:	899b      	ldrh	r3, [r3, #12]
 8013fa8:	fb03 f302 	mul.w	r3, r3, r2
 8013fac:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8013fae:	2300      	movs	r3, #0
 8013fb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8013fb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	d102      	bne.n	8013fc0 <f_mkdir+0xa0>
 8013fba:	2307      	movs	r3, #7
 8013fbc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8013fc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013fc2:	2b01      	cmp	r3, #1
 8013fc4:	d102      	bne.n	8013fcc <f_mkdir+0xac>
 8013fc6:	2302      	movs	r3, #2
 8013fc8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013fcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013fd2:	d102      	bne.n	8013fda <f_mkdir+0xba>
 8013fd4:	2301      	movs	r3, #1
 8013fd6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8013fda:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d106      	bne.n	8013ff0 <f_mkdir+0xd0>
 8013fe2:	68bb      	ldr	r3, [r7, #8]
 8013fe4:	4618      	mov	r0, r3
 8013fe6:	f7fd faff 	bl	80115e8 <sync_window>
 8013fea:	4603      	mov	r3, r0
 8013fec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8013ff0:	4b58      	ldr	r3, [pc, #352]	; (8014154 <f_mkdir+0x234>)
 8013ff2:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8013ff4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d16c      	bne.n	80140d6 <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 8013ffc:	68bb      	ldr	r3, [r7, #8]
 8013ffe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014000:	4618      	mov	r0, r3
 8014002:	f7fd fbd3 	bl	80117ac <clust2sect>
 8014006:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8014008:	68bb      	ldr	r3, [r7, #8]
 801400a:	3338      	adds	r3, #56	; 0x38
 801400c:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 801400e:	68bb      	ldr	r3, [r7, #8]
 8014010:	899b      	ldrh	r3, [r3, #12]
 8014012:	461a      	mov	r2, r3
 8014014:	2100      	movs	r1, #0
 8014016:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014018:	f7fd f91d 	bl	8011256 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 801401c:	220b      	movs	r2, #11
 801401e:	2120      	movs	r1, #32
 8014020:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014022:	f7fd f918 	bl	8011256 <mem_set>
					dir[DIR_Name] = '.';
 8014026:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014028:	222e      	movs	r2, #46	; 0x2e
 801402a:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 801402c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801402e:	330b      	adds	r3, #11
 8014030:	2210      	movs	r2, #16
 8014032:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8014034:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014036:	3316      	adds	r3, #22
 8014038:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801403a:	4618      	mov	r0, r3
 801403c:	f7fd f8be 	bl	80111bc <st_dword>
					st_clust(fs, dir, dcl);
 8014040:	68bb      	ldr	r3, [r7, #8]
 8014042:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014044:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014046:	4618      	mov	r0, r3
 8014048:	f7fe f8b0 	bl	80121ac <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 801404c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801404e:	3320      	adds	r3, #32
 8014050:	2220      	movs	r2, #32
 8014052:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014054:	4618      	mov	r0, r3
 8014056:	f7fd f8dd 	bl	8011214 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801405a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801405c:	3321      	adds	r3, #33	; 0x21
 801405e:	222e      	movs	r2, #46	; 0x2e
 8014060:	701a      	strb	r2, [r3, #0]
 8014062:	697b      	ldr	r3, [r7, #20]
 8014064:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8014066:	68bb      	ldr	r3, [r7, #8]
 8014068:	781b      	ldrb	r3, [r3, #0]
 801406a:	2b03      	cmp	r3, #3
 801406c:	d106      	bne.n	801407c <f_mkdir+0x15c>
 801406e:	68bb      	ldr	r3, [r7, #8]
 8014070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014072:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014074:	429a      	cmp	r2, r3
 8014076:	d101      	bne.n	801407c <f_mkdir+0x15c>
 8014078:	2300      	movs	r3, #0
 801407a:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 801407c:	68b8      	ldr	r0, [r7, #8]
 801407e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014080:	3320      	adds	r3, #32
 8014082:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014084:	4619      	mov	r1, r3
 8014086:	f7fe f891 	bl	80121ac <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801408a:	68bb      	ldr	r3, [r7, #8]
 801408c:	895b      	ldrh	r3, [r3, #10]
 801408e:	653b      	str	r3, [r7, #80]	; 0x50
 8014090:	e01c      	b.n	80140cc <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 8014092:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014094:	1c5a      	adds	r2, r3, #1
 8014096:	64fa      	str	r2, [r7, #76]	; 0x4c
 8014098:	68ba      	ldr	r2, [r7, #8]
 801409a:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 801409c:	68bb      	ldr	r3, [r7, #8]
 801409e:	2201      	movs	r2, #1
 80140a0:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80140a2:	68bb      	ldr	r3, [r7, #8]
 80140a4:	4618      	mov	r0, r3
 80140a6:	f7fd fa9f 	bl	80115e8 <sync_window>
 80140aa:	4603      	mov	r3, r0
 80140ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 80140b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80140b4:	2b00      	cmp	r3, #0
 80140b6:	d10d      	bne.n	80140d4 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 80140b8:	68bb      	ldr	r3, [r7, #8]
 80140ba:	899b      	ldrh	r3, [r3, #12]
 80140bc:	461a      	mov	r2, r3
 80140be:	2100      	movs	r1, #0
 80140c0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80140c2:	f7fd f8c8 	bl	8011256 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80140c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80140c8:	3b01      	subs	r3, #1
 80140ca:	653b      	str	r3, [r7, #80]	; 0x50
 80140cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d1df      	bne.n	8014092 <f_mkdir+0x172>
 80140d2:	e000      	b.n	80140d6 <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 80140d4:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 80140d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d107      	bne.n	80140ee <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 80140de:	f107 030c 	add.w	r3, r7, #12
 80140e2:	4618      	mov	r0, r3
 80140e4:	f7fe f934 	bl	8012350 <dir_register>
 80140e8:	4603      	mov	r3, r0
 80140ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 80140ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80140f2:	2b00      	cmp	r3, #0
 80140f4:	d120      	bne.n	8014138 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 80140f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80140f8:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 80140fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140fc:	3316      	adds	r3, #22
 80140fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014100:	4618      	mov	r0, r3
 8014102:	f7fd f85b 	bl	80111bc <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8014106:	68bb      	ldr	r3, [r7, #8]
 8014108:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801410a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801410c:	4618      	mov	r0, r3
 801410e:	f7fe f84d 	bl	80121ac <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8014112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014114:	330b      	adds	r3, #11
 8014116:	2210      	movs	r2, #16
 8014118:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801411a:	68bb      	ldr	r3, [r7, #8]
 801411c:	2201      	movs	r2, #1
 801411e:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8014120:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014124:	2b00      	cmp	r3, #0
 8014126:	d10e      	bne.n	8014146 <f_mkdir+0x226>
					res = sync_fs(fs);
 8014128:	68bb      	ldr	r3, [r7, #8]
 801412a:	4618      	mov	r0, r3
 801412c:	f7fd face 	bl	80116cc <sync_fs>
 8014130:	4603      	mov	r3, r0
 8014132:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8014136:	e006      	b.n	8014146 <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8014138:	f107 030c 	add.w	r3, r7, #12
 801413c:	2200      	movs	r2, #0
 801413e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014140:	4618      	mov	r0, r3
 8014142:	f7fd fd39 	bl	8011bb8 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014146:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801414a:	4618      	mov	r0, r3
 801414c:	3758      	adds	r7, #88	; 0x58
 801414e:	46bd      	mov	sp, r7
 8014150:	bd80      	pop	{r7, pc}
 8014152:	bf00      	nop
 8014154:	274a0000 	.word	0x274a0000

08014158 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8014158:	b580      	push	{r7, lr}
 801415a:	b088      	sub	sp, #32
 801415c:	af00      	add	r7, sp, #0
 801415e:	60f8      	str	r0, [r7, #12]
 8014160:	60b9      	str	r1, [r7, #8]
 8014162:	607a      	str	r2, [r7, #4]
	int n = 0;
 8014164:	2300      	movs	r3, #0
 8014166:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801416c:	e017      	b.n	801419e <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 801416e:	f107 0310 	add.w	r3, r7, #16
 8014172:	f107 0114 	add.w	r1, r7, #20
 8014176:	2201      	movs	r2, #1
 8014178:	6878      	ldr	r0, [r7, #4]
 801417a:	f7ff f803 	bl	8013184 <f_read>
		if (rc != 1) break;
 801417e:	693b      	ldr	r3, [r7, #16]
 8014180:	2b01      	cmp	r3, #1
 8014182:	d112      	bne.n	80141aa <f_gets+0x52>
		c = s[0];
 8014184:	7d3b      	ldrb	r3, [r7, #20]
 8014186:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 8014188:	69bb      	ldr	r3, [r7, #24]
 801418a:	1c5a      	adds	r2, r3, #1
 801418c:	61ba      	str	r2, [r7, #24]
 801418e:	7dfa      	ldrb	r2, [r7, #23]
 8014190:	701a      	strb	r2, [r3, #0]
		n++;
 8014192:	69fb      	ldr	r3, [r7, #28]
 8014194:	3301      	adds	r3, #1
 8014196:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8014198:	7dfb      	ldrb	r3, [r7, #23]
 801419a:	2b0a      	cmp	r3, #10
 801419c:	d007      	beq.n	80141ae <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801419e:	68bb      	ldr	r3, [r7, #8]
 80141a0:	3b01      	subs	r3, #1
 80141a2:	69fa      	ldr	r2, [r7, #28]
 80141a4:	429a      	cmp	r2, r3
 80141a6:	dbe2      	blt.n	801416e <f_gets+0x16>
 80141a8:	e002      	b.n	80141b0 <f_gets+0x58>
		if (rc != 1) break;
 80141aa:	bf00      	nop
 80141ac:	e000      	b.n	80141b0 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 80141ae:	bf00      	nop
	}
	*p = 0;
 80141b0:	69bb      	ldr	r3, [r7, #24]
 80141b2:	2200      	movs	r2, #0
 80141b4:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80141b6:	69fb      	ldr	r3, [r7, #28]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d001      	beq.n	80141c0 <f_gets+0x68>
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	e000      	b.n	80141c2 <f_gets+0x6a>
 80141c0:	2300      	movs	r3, #0
}
 80141c2:	4618      	mov	r0, r3
 80141c4:	3720      	adds	r7, #32
 80141c6:	46bd      	mov	sp, r7
 80141c8:	bd80      	pop	{r7, pc}
	...

080141cc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80141cc:	b480      	push	{r7}
 80141ce:	b087      	sub	sp, #28
 80141d0:	af00      	add	r7, sp, #0
 80141d2:	60f8      	str	r0, [r7, #12]
 80141d4:	60b9      	str	r1, [r7, #8]
 80141d6:	4613      	mov	r3, r2
 80141d8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80141da:	2301      	movs	r3, #1
 80141dc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80141de:	2300      	movs	r3, #0
 80141e0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80141e2:	4b1f      	ldr	r3, [pc, #124]	; (8014260 <FATFS_LinkDriverEx+0x94>)
 80141e4:	7a5b      	ldrb	r3, [r3, #9]
 80141e6:	b2db      	uxtb	r3, r3
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d131      	bne.n	8014250 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80141ec:	4b1c      	ldr	r3, [pc, #112]	; (8014260 <FATFS_LinkDriverEx+0x94>)
 80141ee:	7a5b      	ldrb	r3, [r3, #9]
 80141f0:	b2db      	uxtb	r3, r3
 80141f2:	461a      	mov	r2, r3
 80141f4:	4b1a      	ldr	r3, [pc, #104]	; (8014260 <FATFS_LinkDriverEx+0x94>)
 80141f6:	2100      	movs	r1, #0
 80141f8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80141fa:	4b19      	ldr	r3, [pc, #100]	; (8014260 <FATFS_LinkDriverEx+0x94>)
 80141fc:	7a5b      	ldrb	r3, [r3, #9]
 80141fe:	b2db      	uxtb	r3, r3
 8014200:	4a17      	ldr	r2, [pc, #92]	; (8014260 <FATFS_LinkDriverEx+0x94>)
 8014202:	009b      	lsls	r3, r3, #2
 8014204:	4413      	add	r3, r2
 8014206:	68fa      	ldr	r2, [r7, #12]
 8014208:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801420a:	4b15      	ldr	r3, [pc, #84]	; (8014260 <FATFS_LinkDriverEx+0x94>)
 801420c:	7a5b      	ldrb	r3, [r3, #9]
 801420e:	b2db      	uxtb	r3, r3
 8014210:	461a      	mov	r2, r3
 8014212:	4b13      	ldr	r3, [pc, #76]	; (8014260 <FATFS_LinkDriverEx+0x94>)
 8014214:	4413      	add	r3, r2
 8014216:	79fa      	ldrb	r2, [r7, #7]
 8014218:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801421a:	4b11      	ldr	r3, [pc, #68]	; (8014260 <FATFS_LinkDriverEx+0x94>)
 801421c:	7a5b      	ldrb	r3, [r3, #9]
 801421e:	b2db      	uxtb	r3, r3
 8014220:	1c5a      	adds	r2, r3, #1
 8014222:	b2d1      	uxtb	r1, r2
 8014224:	4a0e      	ldr	r2, [pc, #56]	; (8014260 <FATFS_LinkDriverEx+0x94>)
 8014226:	7251      	strb	r1, [r2, #9]
 8014228:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801422a:	7dbb      	ldrb	r3, [r7, #22]
 801422c:	3330      	adds	r3, #48	; 0x30
 801422e:	b2da      	uxtb	r2, r3
 8014230:	68bb      	ldr	r3, [r7, #8]
 8014232:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014234:	68bb      	ldr	r3, [r7, #8]
 8014236:	3301      	adds	r3, #1
 8014238:	223a      	movs	r2, #58	; 0x3a
 801423a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801423c:	68bb      	ldr	r3, [r7, #8]
 801423e:	3302      	adds	r3, #2
 8014240:	222f      	movs	r2, #47	; 0x2f
 8014242:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014244:	68bb      	ldr	r3, [r7, #8]
 8014246:	3303      	adds	r3, #3
 8014248:	2200      	movs	r2, #0
 801424a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801424c:	2300      	movs	r3, #0
 801424e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014250:	7dfb      	ldrb	r3, [r7, #23]
}
 8014252:	4618      	mov	r0, r3
 8014254:	371c      	adds	r7, #28
 8014256:	46bd      	mov	sp, r7
 8014258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801425c:	4770      	bx	lr
 801425e:	bf00      	nop
 8014260:	20042318 	.word	0x20042318

08014264 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014264:	b580      	push	{r7, lr}
 8014266:	b082      	sub	sp, #8
 8014268:	af00      	add	r7, sp, #0
 801426a:	6078      	str	r0, [r7, #4]
 801426c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801426e:	2200      	movs	r2, #0
 8014270:	6839      	ldr	r1, [r7, #0]
 8014272:	6878      	ldr	r0, [r7, #4]
 8014274:	f7ff ffaa 	bl	80141cc <FATFS_LinkDriverEx>
 8014278:	4603      	mov	r3, r0
}
 801427a:	4618      	mov	r0, r3
 801427c:	3708      	adds	r7, #8
 801427e:	46bd      	mov	sp, r7
 8014280:	bd80      	pop	{r7, pc}

08014282 <__cxa_guard_acquire>:
 8014282:	6803      	ldr	r3, [r0, #0]
 8014284:	07db      	lsls	r3, r3, #31
 8014286:	d406      	bmi.n	8014296 <__cxa_guard_acquire+0x14>
 8014288:	7843      	ldrb	r3, [r0, #1]
 801428a:	b103      	cbz	r3, 801428e <__cxa_guard_acquire+0xc>
 801428c:	deff      	udf	#255	; 0xff
 801428e:	2301      	movs	r3, #1
 8014290:	7043      	strb	r3, [r0, #1]
 8014292:	4618      	mov	r0, r3
 8014294:	4770      	bx	lr
 8014296:	2000      	movs	r0, #0
 8014298:	4770      	bx	lr

0801429a <__cxa_guard_release>:
 801429a:	2301      	movs	r3, #1
 801429c:	6003      	str	r3, [r0, #0]
 801429e:	4770      	bx	lr

080142a0 <cos>:
 80142a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80142a2:	ec51 0b10 	vmov	r0, r1, d0
 80142a6:	4a1e      	ldr	r2, [pc, #120]	; (8014320 <cos+0x80>)
 80142a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80142ac:	4293      	cmp	r3, r2
 80142ae:	dc06      	bgt.n	80142be <cos+0x1e>
 80142b0:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8014318 <cos+0x78>
 80142b4:	f000 fa74 	bl	80147a0 <__kernel_cos>
 80142b8:	ec51 0b10 	vmov	r0, r1, d0
 80142bc:	e007      	b.n	80142ce <cos+0x2e>
 80142be:	4a19      	ldr	r2, [pc, #100]	; (8014324 <cos+0x84>)
 80142c0:	4293      	cmp	r3, r2
 80142c2:	dd09      	ble.n	80142d8 <cos+0x38>
 80142c4:	ee10 2a10 	vmov	r2, s0
 80142c8:	460b      	mov	r3, r1
 80142ca:	f7eb fff5 	bl	80002b8 <__aeabi_dsub>
 80142ce:	ec41 0b10 	vmov	d0, r0, r1
 80142d2:	b005      	add	sp, #20
 80142d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80142d8:	4668      	mov	r0, sp
 80142da:	f000 f86d 	bl	80143b8 <__ieee754_rem_pio2>
 80142de:	f000 0003 	and.w	r0, r0, #3
 80142e2:	2801      	cmp	r0, #1
 80142e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80142e8:	ed9d 0b00 	vldr	d0, [sp]
 80142ec:	d007      	beq.n	80142fe <cos+0x5e>
 80142ee:	2802      	cmp	r0, #2
 80142f0:	d00e      	beq.n	8014310 <cos+0x70>
 80142f2:	2800      	cmp	r0, #0
 80142f4:	d0de      	beq.n	80142b4 <cos+0x14>
 80142f6:	2001      	movs	r0, #1
 80142f8:	f000 fe5a 	bl	8014fb0 <__kernel_sin>
 80142fc:	e7dc      	b.n	80142b8 <cos+0x18>
 80142fe:	f000 fe57 	bl	8014fb0 <__kernel_sin>
 8014302:	ec53 2b10 	vmov	r2, r3, d0
 8014306:	ee10 0a10 	vmov	r0, s0
 801430a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801430e:	e7de      	b.n	80142ce <cos+0x2e>
 8014310:	f000 fa46 	bl	80147a0 <__kernel_cos>
 8014314:	e7f5      	b.n	8014302 <cos+0x62>
 8014316:	bf00      	nop
	...
 8014320:	3fe921fb 	.word	0x3fe921fb
 8014324:	7fefffff 	.word	0x7fefffff

08014328 <sin>:
 8014328:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801432a:	ec51 0b10 	vmov	r0, r1, d0
 801432e:	4a20      	ldr	r2, [pc, #128]	; (80143b0 <sin+0x88>)
 8014330:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014334:	4293      	cmp	r3, r2
 8014336:	dc07      	bgt.n	8014348 <sin+0x20>
 8014338:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80143a8 <sin+0x80>
 801433c:	2000      	movs	r0, #0
 801433e:	f000 fe37 	bl	8014fb0 <__kernel_sin>
 8014342:	ec51 0b10 	vmov	r0, r1, d0
 8014346:	e007      	b.n	8014358 <sin+0x30>
 8014348:	4a1a      	ldr	r2, [pc, #104]	; (80143b4 <sin+0x8c>)
 801434a:	4293      	cmp	r3, r2
 801434c:	dd09      	ble.n	8014362 <sin+0x3a>
 801434e:	ee10 2a10 	vmov	r2, s0
 8014352:	460b      	mov	r3, r1
 8014354:	f7eb ffb0 	bl	80002b8 <__aeabi_dsub>
 8014358:	ec41 0b10 	vmov	d0, r0, r1
 801435c:	b005      	add	sp, #20
 801435e:	f85d fb04 	ldr.w	pc, [sp], #4
 8014362:	4668      	mov	r0, sp
 8014364:	f000 f828 	bl	80143b8 <__ieee754_rem_pio2>
 8014368:	f000 0003 	and.w	r0, r0, #3
 801436c:	2801      	cmp	r0, #1
 801436e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014372:	ed9d 0b00 	vldr	d0, [sp]
 8014376:	d004      	beq.n	8014382 <sin+0x5a>
 8014378:	2802      	cmp	r0, #2
 801437a:	d005      	beq.n	8014388 <sin+0x60>
 801437c:	b970      	cbnz	r0, 801439c <sin+0x74>
 801437e:	2001      	movs	r0, #1
 8014380:	e7dd      	b.n	801433e <sin+0x16>
 8014382:	f000 fa0d 	bl	80147a0 <__kernel_cos>
 8014386:	e7dc      	b.n	8014342 <sin+0x1a>
 8014388:	2001      	movs	r0, #1
 801438a:	f000 fe11 	bl	8014fb0 <__kernel_sin>
 801438e:	ec53 2b10 	vmov	r2, r3, d0
 8014392:	ee10 0a10 	vmov	r0, s0
 8014396:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801439a:	e7dd      	b.n	8014358 <sin+0x30>
 801439c:	f000 fa00 	bl	80147a0 <__kernel_cos>
 80143a0:	e7f5      	b.n	801438e <sin+0x66>
 80143a2:	bf00      	nop
 80143a4:	f3af 8000 	nop.w
	...
 80143b0:	3fe921fb 	.word	0x3fe921fb
 80143b4:	7fefffff 	.word	0x7fefffff

080143b8 <__ieee754_rem_pio2>:
 80143b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143bc:	ec57 6b10 	vmov	r6, r7, d0
 80143c0:	4bc3      	ldr	r3, [pc, #780]	; (80146d0 <__ieee754_rem_pio2+0x318>)
 80143c2:	b08d      	sub	sp, #52	; 0x34
 80143c4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80143c8:	4598      	cmp	r8, r3
 80143ca:	4604      	mov	r4, r0
 80143cc:	9704      	str	r7, [sp, #16]
 80143ce:	dc07      	bgt.n	80143e0 <__ieee754_rem_pio2+0x28>
 80143d0:	2200      	movs	r2, #0
 80143d2:	2300      	movs	r3, #0
 80143d4:	ed84 0b00 	vstr	d0, [r4]
 80143d8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80143dc:	2500      	movs	r5, #0
 80143de:	e027      	b.n	8014430 <__ieee754_rem_pio2+0x78>
 80143e0:	4bbc      	ldr	r3, [pc, #752]	; (80146d4 <__ieee754_rem_pio2+0x31c>)
 80143e2:	4598      	cmp	r8, r3
 80143e4:	dc75      	bgt.n	80144d2 <__ieee754_rem_pio2+0x11a>
 80143e6:	9b04      	ldr	r3, [sp, #16]
 80143e8:	4dbb      	ldr	r5, [pc, #748]	; (80146d8 <__ieee754_rem_pio2+0x320>)
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	ee10 0a10 	vmov	r0, s0
 80143f0:	a3a9      	add	r3, pc, #676	; (adr r3, 8014698 <__ieee754_rem_pio2+0x2e0>)
 80143f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143f6:	4639      	mov	r1, r7
 80143f8:	dd36      	ble.n	8014468 <__ieee754_rem_pio2+0xb0>
 80143fa:	f7eb ff5d 	bl	80002b8 <__aeabi_dsub>
 80143fe:	45a8      	cmp	r8, r5
 8014400:	4606      	mov	r6, r0
 8014402:	460f      	mov	r7, r1
 8014404:	d018      	beq.n	8014438 <__ieee754_rem_pio2+0x80>
 8014406:	a3a6      	add	r3, pc, #664	; (adr r3, 80146a0 <__ieee754_rem_pio2+0x2e8>)
 8014408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801440c:	f7eb ff54 	bl	80002b8 <__aeabi_dsub>
 8014410:	4602      	mov	r2, r0
 8014412:	460b      	mov	r3, r1
 8014414:	e9c4 2300 	strd	r2, r3, [r4]
 8014418:	4630      	mov	r0, r6
 801441a:	4639      	mov	r1, r7
 801441c:	f7eb ff4c 	bl	80002b8 <__aeabi_dsub>
 8014420:	a39f      	add	r3, pc, #636	; (adr r3, 80146a0 <__ieee754_rem_pio2+0x2e8>)
 8014422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014426:	f7eb ff47 	bl	80002b8 <__aeabi_dsub>
 801442a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801442e:	2501      	movs	r5, #1
 8014430:	4628      	mov	r0, r5
 8014432:	b00d      	add	sp, #52	; 0x34
 8014434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014438:	a39b      	add	r3, pc, #620	; (adr r3, 80146a8 <__ieee754_rem_pio2+0x2f0>)
 801443a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801443e:	f7eb ff3b 	bl	80002b8 <__aeabi_dsub>
 8014442:	a39b      	add	r3, pc, #620	; (adr r3, 80146b0 <__ieee754_rem_pio2+0x2f8>)
 8014444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014448:	4606      	mov	r6, r0
 801444a:	460f      	mov	r7, r1
 801444c:	f7eb ff34 	bl	80002b8 <__aeabi_dsub>
 8014450:	4602      	mov	r2, r0
 8014452:	460b      	mov	r3, r1
 8014454:	e9c4 2300 	strd	r2, r3, [r4]
 8014458:	4630      	mov	r0, r6
 801445a:	4639      	mov	r1, r7
 801445c:	f7eb ff2c 	bl	80002b8 <__aeabi_dsub>
 8014460:	a393      	add	r3, pc, #588	; (adr r3, 80146b0 <__ieee754_rem_pio2+0x2f8>)
 8014462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014466:	e7de      	b.n	8014426 <__ieee754_rem_pio2+0x6e>
 8014468:	f7eb ff28 	bl	80002bc <__adddf3>
 801446c:	45a8      	cmp	r8, r5
 801446e:	4606      	mov	r6, r0
 8014470:	460f      	mov	r7, r1
 8014472:	d016      	beq.n	80144a2 <__ieee754_rem_pio2+0xea>
 8014474:	a38a      	add	r3, pc, #552	; (adr r3, 80146a0 <__ieee754_rem_pio2+0x2e8>)
 8014476:	e9d3 2300 	ldrd	r2, r3, [r3]
 801447a:	f7eb ff1f 	bl	80002bc <__adddf3>
 801447e:	4602      	mov	r2, r0
 8014480:	460b      	mov	r3, r1
 8014482:	e9c4 2300 	strd	r2, r3, [r4]
 8014486:	4630      	mov	r0, r6
 8014488:	4639      	mov	r1, r7
 801448a:	f7eb ff15 	bl	80002b8 <__aeabi_dsub>
 801448e:	a384      	add	r3, pc, #528	; (adr r3, 80146a0 <__ieee754_rem_pio2+0x2e8>)
 8014490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014494:	f7eb ff12 	bl	80002bc <__adddf3>
 8014498:	f04f 35ff 	mov.w	r5, #4294967295
 801449c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80144a0:	e7c6      	b.n	8014430 <__ieee754_rem_pio2+0x78>
 80144a2:	a381      	add	r3, pc, #516	; (adr r3, 80146a8 <__ieee754_rem_pio2+0x2f0>)
 80144a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144a8:	f7eb ff08 	bl	80002bc <__adddf3>
 80144ac:	a380      	add	r3, pc, #512	; (adr r3, 80146b0 <__ieee754_rem_pio2+0x2f8>)
 80144ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144b2:	4606      	mov	r6, r0
 80144b4:	460f      	mov	r7, r1
 80144b6:	f7eb ff01 	bl	80002bc <__adddf3>
 80144ba:	4602      	mov	r2, r0
 80144bc:	460b      	mov	r3, r1
 80144be:	e9c4 2300 	strd	r2, r3, [r4]
 80144c2:	4630      	mov	r0, r6
 80144c4:	4639      	mov	r1, r7
 80144c6:	f7eb fef7 	bl	80002b8 <__aeabi_dsub>
 80144ca:	a379      	add	r3, pc, #484	; (adr r3, 80146b0 <__ieee754_rem_pio2+0x2f8>)
 80144cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144d0:	e7e0      	b.n	8014494 <__ieee754_rem_pio2+0xdc>
 80144d2:	4b82      	ldr	r3, [pc, #520]	; (80146dc <__ieee754_rem_pio2+0x324>)
 80144d4:	4598      	cmp	r8, r3
 80144d6:	f300 80d0 	bgt.w	801467a <__ieee754_rem_pio2+0x2c2>
 80144da:	f000 fe23 	bl	8015124 <fabs>
 80144de:	ec57 6b10 	vmov	r6, r7, d0
 80144e2:	ee10 0a10 	vmov	r0, s0
 80144e6:	a374      	add	r3, pc, #464	; (adr r3, 80146b8 <__ieee754_rem_pio2+0x300>)
 80144e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144ec:	4639      	mov	r1, r7
 80144ee:	f7ec f89b 	bl	8000628 <__aeabi_dmul>
 80144f2:	2200      	movs	r2, #0
 80144f4:	4b7a      	ldr	r3, [pc, #488]	; (80146e0 <__ieee754_rem_pio2+0x328>)
 80144f6:	f7eb fee1 	bl	80002bc <__adddf3>
 80144fa:	f7ec fb45 	bl	8000b88 <__aeabi_d2iz>
 80144fe:	4605      	mov	r5, r0
 8014500:	f7ec f828 	bl	8000554 <__aeabi_i2d>
 8014504:	a364      	add	r3, pc, #400	; (adr r3, 8014698 <__ieee754_rem_pio2+0x2e0>)
 8014506:	e9d3 2300 	ldrd	r2, r3, [r3]
 801450a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801450e:	f7ec f88b 	bl	8000628 <__aeabi_dmul>
 8014512:	4602      	mov	r2, r0
 8014514:	460b      	mov	r3, r1
 8014516:	4630      	mov	r0, r6
 8014518:	4639      	mov	r1, r7
 801451a:	f7eb fecd 	bl	80002b8 <__aeabi_dsub>
 801451e:	a360      	add	r3, pc, #384	; (adr r3, 80146a0 <__ieee754_rem_pio2+0x2e8>)
 8014520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014524:	4682      	mov	sl, r0
 8014526:	468b      	mov	fp, r1
 8014528:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801452c:	f7ec f87c 	bl	8000628 <__aeabi_dmul>
 8014530:	2d1f      	cmp	r5, #31
 8014532:	4606      	mov	r6, r0
 8014534:	460f      	mov	r7, r1
 8014536:	dc0c      	bgt.n	8014552 <__ieee754_rem_pio2+0x19a>
 8014538:	1e6a      	subs	r2, r5, #1
 801453a:	4b6a      	ldr	r3, [pc, #424]	; (80146e4 <__ieee754_rem_pio2+0x32c>)
 801453c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014540:	4543      	cmp	r3, r8
 8014542:	d006      	beq.n	8014552 <__ieee754_rem_pio2+0x19a>
 8014544:	4632      	mov	r2, r6
 8014546:	463b      	mov	r3, r7
 8014548:	4650      	mov	r0, sl
 801454a:	4659      	mov	r1, fp
 801454c:	f7eb feb4 	bl	80002b8 <__aeabi_dsub>
 8014550:	e00e      	b.n	8014570 <__ieee754_rem_pio2+0x1b8>
 8014552:	4632      	mov	r2, r6
 8014554:	463b      	mov	r3, r7
 8014556:	4650      	mov	r0, sl
 8014558:	4659      	mov	r1, fp
 801455a:	f7eb fead 	bl	80002b8 <__aeabi_dsub>
 801455e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8014562:	9305      	str	r3, [sp, #20]
 8014564:	9a05      	ldr	r2, [sp, #20]
 8014566:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801456a:	1ad3      	subs	r3, r2, r3
 801456c:	2b10      	cmp	r3, #16
 801456e:	dc02      	bgt.n	8014576 <__ieee754_rem_pio2+0x1be>
 8014570:	e9c4 0100 	strd	r0, r1, [r4]
 8014574:	e039      	b.n	80145ea <__ieee754_rem_pio2+0x232>
 8014576:	a34c      	add	r3, pc, #304	; (adr r3, 80146a8 <__ieee754_rem_pio2+0x2f0>)
 8014578:	e9d3 2300 	ldrd	r2, r3, [r3]
 801457c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014580:	f7ec f852 	bl	8000628 <__aeabi_dmul>
 8014584:	4606      	mov	r6, r0
 8014586:	460f      	mov	r7, r1
 8014588:	4602      	mov	r2, r0
 801458a:	460b      	mov	r3, r1
 801458c:	4650      	mov	r0, sl
 801458e:	4659      	mov	r1, fp
 8014590:	f7eb fe92 	bl	80002b8 <__aeabi_dsub>
 8014594:	4602      	mov	r2, r0
 8014596:	460b      	mov	r3, r1
 8014598:	4680      	mov	r8, r0
 801459a:	4689      	mov	r9, r1
 801459c:	4650      	mov	r0, sl
 801459e:	4659      	mov	r1, fp
 80145a0:	f7eb fe8a 	bl	80002b8 <__aeabi_dsub>
 80145a4:	4632      	mov	r2, r6
 80145a6:	463b      	mov	r3, r7
 80145a8:	f7eb fe86 	bl	80002b8 <__aeabi_dsub>
 80145ac:	a340      	add	r3, pc, #256	; (adr r3, 80146b0 <__ieee754_rem_pio2+0x2f8>)
 80145ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145b2:	4606      	mov	r6, r0
 80145b4:	460f      	mov	r7, r1
 80145b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80145ba:	f7ec f835 	bl	8000628 <__aeabi_dmul>
 80145be:	4632      	mov	r2, r6
 80145c0:	463b      	mov	r3, r7
 80145c2:	f7eb fe79 	bl	80002b8 <__aeabi_dsub>
 80145c6:	4602      	mov	r2, r0
 80145c8:	460b      	mov	r3, r1
 80145ca:	4606      	mov	r6, r0
 80145cc:	460f      	mov	r7, r1
 80145ce:	4640      	mov	r0, r8
 80145d0:	4649      	mov	r1, r9
 80145d2:	f7eb fe71 	bl	80002b8 <__aeabi_dsub>
 80145d6:	9a05      	ldr	r2, [sp, #20]
 80145d8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80145dc:	1ad3      	subs	r3, r2, r3
 80145de:	2b31      	cmp	r3, #49	; 0x31
 80145e0:	dc20      	bgt.n	8014624 <__ieee754_rem_pio2+0x26c>
 80145e2:	e9c4 0100 	strd	r0, r1, [r4]
 80145e6:	46c2      	mov	sl, r8
 80145e8:	46cb      	mov	fp, r9
 80145ea:	e9d4 8900 	ldrd	r8, r9, [r4]
 80145ee:	4650      	mov	r0, sl
 80145f0:	4642      	mov	r2, r8
 80145f2:	464b      	mov	r3, r9
 80145f4:	4659      	mov	r1, fp
 80145f6:	f7eb fe5f 	bl	80002b8 <__aeabi_dsub>
 80145fa:	463b      	mov	r3, r7
 80145fc:	4632      	mov	r2, r6
 80145fe:	f7eb fe5b 	bl	80002b8 <__aeabi_dsub>
 8014602:	9b04      	ldr	r3, [sp, #16]
 8014604:	2b00      	cmp	r3, #0
 8014606:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801460a:	f6bf af11 	bge.w	8014430 <__ieee754_rem_pio2+0x78>
 801460e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014612:	6063      	str	r3, [r4, #4]
 8014614:	f8c4 8000 	str.w	r8, [r4]
 8014618:	60a0      	str	r0, [r4, #8]
 801461a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801461e:	60e3      	str	r3, [r4, #12]
 8014620:	426d      	negs	r5, r5
 8014622:	e705      	b.n	8014430 <__ieee754_rem_pio2+0x78>
 8014624:	a326      	add	r3, pc, #152	; (adr r3, 80146c0 <__ieee754_rem_pio2+0x308>)
 8014626:	e9d3 2300 	ldrd	r2, r3, [r3]
 801462a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801462e:	f7eb fffb 	bl	8000628 <__aeabi_dmul>
 8014632:	4606      	mov	r6, r0
 8014634:	460f      	mov	r7, r1
 8014636:	4602      	mov	r2, r0
 8014638:	460b      	mov	r3, r1
 801463a:	4640      	mov	r0, r8
 801463c:	4649      	mov	r1, r9
 801463e:	f7eb fe3b 	bl	80002b8 <__aeabi_dsub>
 8014642:	4602      	mov	r2, r0
 8014644:	460b      	mov	r3, r1
 8014646:	4682      	mov	sl, r0
 8014648:	468b      	mov	fp, r1
 801464a:	4640      	mov	r0, r8
 801464c:	4649      	mov	r1, r9
 801464e:	f7eb fe33 	bl	80002b8 <__aeabi_dsub>
 8014652:	4632      	mov	r2, r6
 8014654:	463b      	mov	r3, r7
 8014656:	f7eb fe2f 	bl	80002b8 <__aeabi_dsub>
 801465a:	a31b      	add	r3, pc, #108	; (adr r3, 80146c8 <__ieee754_rem_pio2+0x310>)
 801465c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014660:	4606      	mov	r6, r0
 8014662:	460f      	mov	r7, r1
 8014664:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014668:	f7eb ffde 	bl	8000628 <__aeabi_dmul>
 801466c:	4632      	mov	r2, r6
 801466e:	463b      	mov	r3, r7
 8014670:	f7eb fe22 	bl	80002b8 <__aeabi_dsub>
 8014674:	4606      	mov	r6, r0
 8014676:	460f      	mov	r7, r1
 8014678:	e764      	b.n	8014544 <__ieee754_rem_pio2+0x18c>
 801467a:	4b1b      	ldr	r3, [pc, #108]	; (80146e8 <__ieee754_rem_pio2+0x330>)
 801467c:	4598      	cmp	r8, r3
 801467e:	dd35      	ble.n	80146ec <__ieee754_rem_pio2+0x334>
 8014680:	ee10 2a10 	vmov	r2, s0
 8014684:	463b      	mov	r3, r7
 8014686:	4630      	mov	r0, r6
 8014688:	4639      	mov	r1, r7
 801468a:	f7eb fe15 	bl	80002b8 <__aeabi_dsub>
 801468e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014692:	e9c4 0100 	strd	r0, r1, [r4]
 8014696:	e6a1      	b.n	80143dc <__ieee754_rem_pio2+0x24>
 8014698:	54400000 	.word	0x54400000
 801469c:	3ff921fb 	.word	0x3ff921fb
 80146a0:	1a626331 	.word	0x1a626331
 80146a4:	3dd0b461 	.word	0x3dd0b461
 80146a8:	1a600000 	.word	0x1a600000
 80146ac:	3dd0b461 	.word	0x3dd0b461
 80146b0:	2e037073 	.word	0x2e037073
 80146b4:	3ba3198a 	.word	0x3ba3198a
 80146b8:	6dc9c883 	.word	0x6dc9c883
 80146bc:	3fe45f30 	.word	0x3fe45f30
 80146c0:	2e000000 	.word	0x2e000000
 80146c4:	3ba3198a 	.word	0x3ba3198a
 80146c8:	252049c1 	.word	0x252049c1
 80146cc:	397b839a 	.word	0x397b839a
 80146d0:	3fe921fb 	.word	0x3fe921fb
 80146d4:	4002d97b 	.word	0x4002d97b
 80146d8:	3ff921fb 	.word	0x3ff921fb
 80146dc:	413921fb 	.word	0x413921fb
 80146e0:	3fe00000 	.word	0x3fe00000
 80146e4:	08019c4c 	.word	0x08019c4c
 80146e8:	7fefffff 	.word	0x7fefffff
 80146ec:	ea4f 5528 	mov.w	r5, r8, asr #20
 80146f0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80146f4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80146f8:	4630      	mov	r0, r6
 80146fa:	460f      	mov	r7, r1
 80146fc:	f7ec fa44 	bl	8000b88 <__aeabi_d2iz>
 8014700:	f7eb ff28 	bl	8000554 <__aeabi_i2d>
 8014704:	4602      	mov	r2, r0
 8014706:	460b      	mov	r3, r1
 8014708:	4630      	mov	r0, r6
 801470a:	4639      	mov	r1, r7
 801470c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014710:	f7eb fdd2 	bl	80002b8 <__aeabi_dsub>
 8014714:	2200      	movs	r2, #0
 8014716:	4b1f      	ldr	r3, [pc, #124]	; (8014794 <__ieee754_rem_pio2+0x3dc>)
 8014718:	f7eb ff86 	bl	8000628 <__aeabi_dmul>
 801471c:	460f      	mov	r7, r1
 801471e:	4606      	mov	r6, r0
 8014720:	f7ec fa32 	bl	8000b88 <__aeabi_d2iz>
 8014724:	f7eb ff16 	bl	8000554 <__aeabi_i2d>
 8014728:	4602      	mov	r2, r0
 801472a:	460b      	mov	r3, r1
 801472c:	4630      	mov	r0, r6
 801472e:	4639      	mov	r1, r7
 8014730:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014734:	f7eb fdc0 	bl	80002b8 <__aeabi_dsub>
 8014738:	2200      	movs	r2, #0
 801473a:	4b16      	ldr	r3, [pc, #88]	; (8014794 <__ieee754_rem_pio2+0x3dc>)
 801473c:	f7eb ff74 	bl	8000628 <__aeabi_dmul>
 8014740:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014744:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8014748:	f04f 0803 	mov.w	r8, #3
 801474c:	2600      	movs	r6, #0
 801474e:	2700      	movs	r7, #0
 8014750:	4632      	mov	r2, r6
 8014752:	463b      	mov	r3, r7
 8014754:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8014758:	f108 3aff 	add.w	sl, r8, #4294967295
 801475c:	f7ec f9cc 	bl	8000af8 <__aeabi_dcmpeq>
 8014760:	b9b0      	cbnz	r0, 8014790 <__ieee754_rem_pio2+0x3d8>
 8014762:	4b0d      	ldr	r3, [pc, #52]	; (8014798 <__ieee754_rem_pio2+0x3e0>)
 8014764:	9301      	str	r3, [sp, #4]
 8014766:	2302      	movs	r3, #2
 8014768:	9300      	str	r3, [sp, #0]
 801476a:	462a      	mov	r2, r5
 801476c:	4643      	mov	r3, r8
 801476e:	4621      	mov	r1, r4
 8014770:	a806      	add	r0, sp, #24
 8014772:	f000 f8dd 	bl	8014930 <__kernel_rem_pio2>
 8014776:	9b04      	ldr	r3, [sp, #16]
 8014778:	2b00      	cmp	r3, #0
 801477a:	4605      	mov	r5, r0
 801477c:	f6bf ae58 	bge.w	8014430 <__ieee754_rem_pio2+0x78>
 8014780:	6863      	ldr	r3, [r4, #4]
 8014782:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014786:	6063      	str	r3, [r4, #4]
 8014788:	68e3      	ldr	r3, [r4, #12]
 801478a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801478e:	e746      	b.n	801461e <__ieee754_rem_pio2+0x266>
 8014790:	46d0      	mov	r8, sl
 8014792:	e7dd      	b.n	8014750 <__ieee754_rem_pio2+0x398>
 8014794:	41700000 	.word	0x41700000
 8014798:	08019ccc 	.word	0x08019ccc
 801479c:	00000000 	.word	0x00000000

080147a0 <__kernel_cos>:
 80147a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147a4:	ec59 8b10 	vmov	r8, r9, d0
 80147a8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 80147ac:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80147b0:	ed2d 8b02 	vpush	{d8}
 80147b4:	eeb0 8a41 	vmov.f32	s16, s2
 80147b8:	eef0 8a61 	vmov.f32	s17, s3
 80147bc:	da07      	bge.n	80147ce <__kernel_cos+0x2e>
 80147be:	ee10 0a10 	vmov	r0, s0
 80147c2:	4649      	mov	r1, r9
 80147c4:	f7ec f9e0 	bl	8000b88 <__aeabi_d2iz>
 80147c8:	2800      	cmp	r0, #0
 80147ca:	f000 8089 	beq.w	80148e0 <__kernel_cos+0x140>
 80147ce:	4642      	mov	r2, r8
 80147d0:	464b      	mov	r3, r9
 80147d2:	4640      	mov	r0, r8
 80147d4:	4649      	mov	r1, r9
 80147d6:	f7eb ff27 	bl	8000628 <__aeabi_dmul>
 80147da:	2200      	movs	r2, #0
 80147dc:	4b4e      	ldr	r3, [pc, #312]	; (8014918 <__kernel_cos+0x178>)
 80147de:	4604      	mov	r4, r0
 80147e0:	460d      	mov	r5, r1
 80147e2:	f7eb ff21 	bl	8000628 <__aeabi_dmul>
 80147e6:	a340      	add	r3, pc, #256	; (adr r3, 80148e8 <__kernel_cos+0x148>)
 80147e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147ec:	4682      	mov	sl, r0
 80147ee:	468b      	mov	fp, r1
 80147f0:	4620      	mov	r0, r4
 80147f2:	4629      	mov	r1, r5
 80147f4:	f7eb ff18 	bl	8000628 <__aeabi_dmul>
 80147f8:	a33d      	add	r3, pc, #244	; (adr r3, 80148f0 <__kernel_cos+0x150>)
 80147fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147fe:	f7eb fd5d 	bl	80002bc <__adddf3>
 8014802:	4622      	mov	r2, r4
 8014804:	462b      	mov	r3, r5
 8014806:	f7eb ff0f 	bl	8000628 <__aeabi_dmul>
 801480a:	a33b      	add	r3, pc, #236	; (adr r3, 80148f8 <__kernel_cos+0x158>)
 801480c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014810:	f7eb fd52 	bl	80002b8 <__aeabi_dsub>
 8014814:	4622      	mov	r2, r4
 8014816:	462b      	mov	r3, r5
 8014818:	f7eb ff06 	bl	8000628 <__aeabi_dmul>
 801481c:	a338      	add	r3, pc, #224	; (adr r3, 8014900 <__kernel_cos+0x160>)
 801481e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014822:	f7eb fd4b 	bl	80002bc <__adddf3>
 8014826:	4622      	mov	r2, r4
 8014828:	462b      	mov	r3, r5
 801482a:	f7eb fefd 	bl	8000628 <__aeabi_dmul>
 801482e:	a336      	add	r3, pc, #216	; (adr r3, 8014908 <__kernel_cos+0x168>)
 8014830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014834:	f7eb fd40 	bl	80002b8 <__aeabi_dsub>
 8014838:	4622      	mov	r2, r4
 801483a:	462b      	mov	r3, r5
 801483c:	f7eb fef4 	bl	8000628 <__aeabi_dmul>
 8014840:	a333      	add	r3, pc, #204	; (adr r3, 8014910 <__kernel_cos+0x170>)
 8014842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014846:	f7eb fd39 	bl	80002bc <__adddf3>
 801484a:	4622      	mov	r2, r4
 801484c:	462b      	mov	r3, r5
 801484e:	f7eb feeb 	bl	8000628 <__aeabi_dmul>
 8014852:	4622      	mov	r2, r4
 8014854:	462b      	mov	r3, r5
 8014856:	f7eb fee7 	bl	8000628 <__aeabi_dmul>
 801485a:	ec53 2b18 	vmov	r2, r3, d8
 801485e:	4604      	mov	r4, r0
 8014860:	460d      	mov	r5, r1
 8014862:	4640      	mov	r0, r8
 8014864:	4649      	mov	r1, r9
 8014866:	f7eb fedf 	bl	8000628 <__aeabi_dmul>
 801486a:	460b      	mov	r3, r1
 801486c:	4602      	mov	r2, r0
 801486e:	4629      	mov	r1, r5
 8014870:	4620      	mov	r0, r4
 8014872:	f7eb fd21 	bl	80002b8 <__aeabi_dsub>
 8014876:	4b29      	ldr	r3, [pc, #164]	; (801491c <__kernel_cos+0x17c>)
 8014878:	429e      	cmp	r6, r3
 801487a:	4680      	mov	r8, r0
 801487c:	4689      	mov	r9, r1
 801487e:	dc11      	bgt.n	80148a4 <__kernel_cos+0x104>
 8014880:	4602      	mov	r2, r0
 8014882:	460b      	mov	r3, r1
 8014884:	4650      	mov	r0, sl
 8014886:	4659      	mov	r1, fp
 8014888:	f7eb fd16 	bl	80002b8 <__aeabi_dsub>
 801488c:	460b      	mov	r3, r1
 801488e:	4924      	ldr	r1, [pc, #144]	; (8014920 <__kernel_cos+0x180>)
 8014890:	4602      	mov	r2, r0
 8014892:	2000      	movs	r0, #0
 8014894:	f7eb fd10 	bl	80002b8 <__aeabi_dsub>
 8014898:	ecbd 8b02 	vpop	{d8}
 801489c:	ec41 0b10 	vmov	d0, r0, r1
 80148a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148a4:	4b1f      	ldr	r3, [pc, #124]	; (8014924 <__kernel_cos+0x184>)
 80148a6:	491e      	ldr	r1, [pc, #120]	; (8014920 <__kernel_cos+0x180>)
 80148a8:	429e      	cmp	r6, r3
 80148aa:	bfcc      	ite	gt
 80148ac:	4d1e      	ldrgt	r5, [pc, #120]	; (8014928 <__kernel_cos+0x188>)
 80148ae:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80148b2:	2400      	movs	r4, #0
 80148b4:	4622      	mov	r2, r4
 80148b6:	462b      	mov	r3, r5
 80148b8:	2000      	movs	r0, #0
 80148ba:	f7eb fcfd 	bl	80002b8 <__aeabi_dsub>
 80148be:	4622      	mov	r2, r4
 80148c0:	4606      	mov	r6, r0
 80148c2:	460f      	mov	r7, r1
 80148c4:	462b      	mov	r3, r5
 80148c6:	4650      	mov	r0, sl
 80148c8:	4659      	mov	r1, fp
 80148ca:	f7eb fcf5 	bl	80002b8 <__aeabi_dsub>
 80148ce:	4642      	mov	r2, r8
 80148d0:	464b      	mov	r3, r9
 80148d2:	f7eb fcf1 	bl	80002b8 <__aeabi_dsub>
 80148d6:	4602      	mov	r2, r0
 80148d8:	460b      	mov	r3, r1
 80148da:	4630      	mov	r0, r6
 80148dc:	4639      	mov	r1, r7
 80148de:	e7d9      	b.n	8014894 <__kernel_cos+0xf4>
 80148e0:	2000      	movs	r0, #0
 80148e2:	490f      	ldr	r1, [pc, #60]	; (8014920 <__kernel_cos+0x180>)
 80148e4:	e7d8      	b.n	8014898 <__kernel_cos+0xf8>
 80148e6:	bf00      	nop
 80148e8:	be8838d4 	.word	0xbe8838d4
 80148ec:	bda8fae9 	.word	0xbda8fae9
 80148f0:	bdb4b1c4 	.word	0xbdb4b1c4
 80148f4:	3e21ee9e 	.word	0x3e21ee9e
 80148f8:	809c52ad 	.word	0x809c52ad
 80148fc:	3e927e4f 	.word	0x3e927e4f
 8014900:	19cb1590 	.word	0x19cb1590
 8014904:	3efa01a0 	.word	0x3efa01a0
 8014908:	16c15177 	.word	0x16c15177
 801490c:	3f56c16c 	.word	0x3f56c16c
 8014910:	5555554c 	.word	0x5555554c
 8014914:	3fa55555 	.word	0x3fa55555
 8014918:	3fe00000 	.word	0x3fe00000
 801491c:	3fd33332 	.word	0x3fd33332
 8014920:	3ff00000 	.word	0x3ff00000
 8014924:	3fe90000 	.word	0x3fe90000
 8014928:	3fd20000 	.word	0x3fd20000
 801492c:	00000000 	.word	0x00000000

08014930 <__kernel_rem_pio2>:
 8014930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014934:	ed2d 8b02 	vpush	{d8}
 8014938:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801493c:	1ed4      	subs	r4, r2, #3
 801493e:	9308      	str	r3, [sp, #32]
 8014940:	9101      	str	r1, [sp, #4]
 8014942:	4bc5      	ldr	r3, [pc, #788]	; (8014c58 <__kernel_rem_pio2+0x328>)
 8014944:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8014946:	9009      	str	r0, [sp, #36]	; 0x24
 8014948:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801494c:	9304      	str	r3, [sp, #16]
 801494e:	9b08      	ldr	r3, [sp, #32]
 8014950:	3b01      	subs	r3, #1
 8014952:	9307      	str	r3, [sp, #28]
 8014954:	2318      	movs	r3, #24
 8014956:	fb94 f4f3 	sdiv	r4, r4, r3
 801495a:	f06f 0317 	mvn.w	r3, #23
 801495e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8014962:	fb04 3303 	mla	r3, r4, r3, r3
 8014966:	eb03 0a02 	add.w	sl, r3, r2
 801496a:	9b04      	ldr	r3, [sp, #16]
 801496c:	9a07      	ldr	r2, [sp, #28]
 801496e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8014c48 <__kernel_rem_pio2+0x318>
 8014972:	eb03 0802 	add.w	r8, r3, r2
 8014976:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8014978:	1aa7      	subs	r7, r4, r2
 801497a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801497e:	ae22      	add	r6, sp, #136	; 0x88
 8014980:	2500      	movs	r5, #0
 8014982:	4545      	cmp	r5, r8
 8014984:	dd13      	ble.n	80149ae <__kernel_rem_pio2+0x7e>
 8014986:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8014c48 <__kernel_rem_pio2+0x318>
 801498a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 801498e:	2600      	movs	r6, #0
 8014990:	9b04      	ldr	r3, [sp, #16]
 8014992:	429e      	cmp	r6, r3
 8014994:	dc32      	bgt.n	80149fc <__kernel_rem_pio2+0xcc>
 8014996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014998:	9302      	str	r3, [sp, #8]
 801499a:	9b08      	ldr	r3, [sp, #32]
 801499c:	199d      	adds	r5, r3, r6
 801499e:	ab22      	add	r3, sp, #136	; 0x88
 80149a0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80149a4:	9306      	str	r3, [sp, #24]
 80149a6:	ec59 8b18 	vmov	r8, r9, d8
 80149aa:	2700      	movs	r7, #0
 80149ac:	e01f      	b.n	80149ee <__kernel_rem_pio2+0xbe>
 80149ae:	42ef      	cmn	r7, r5
 80149b0:	d407      	bmi.n	80149c2 <__kernel_rem_pio2+0x92>
 80149b2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80149b6:	f7eb fdcd 	bl	8000554 <__aeabi_i2d>
 80149ba:	e8e6 0102 	strd	r0, r1, [r6], #8
 80149be:	3501      	adds	r5, #1
 80149c0:	e7df      	b.n	8014982 <__kernel_rem_pio2+0x52>
 80149c2:	ec51 0b18 	vmov	r0, r1, d8
 80149c6:	e7f8      	b.n	80149ba <__kernel_rem_pio2+0x8a>
 80149c8:	9906      	ldr	r1, [sp, #24]
 80149ca:	9d02      	ldr	r5, [sp, #8]
 80149cc:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80149d0:	9106      	str	r1, [sp, #24]
 80149d2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80149d6:	9502      	str	r5, [sp, #8]
 80149d8:	f7eb fe26 	bl	8000628 <__aeabi_dmul>
 80149dc:	4602      	mov	r2, r0
 80149de:	460b      	mov	r3, r1
 80149e0:	4640      	mov	r0, r8
 80149e2:	4649      	mov	r1, r9
 80149e4:	f7eb fc6a 	bl	80002bc <__adddf3>
 80149e8:	3701      	adds	r7, #1
 80149ea:	4680      	mov	r8, r0
 80149ec:	4689      	mov	r9, r1
 80149ee:	9b07      	ldr	r3, [sp, #28]
 80149f0:	429f      	cmp	r7, r3
 80149f2:	dde9      	ble.n	80149c8 <__kernel_rem_pio2+0x98>
 80149f4:	e8eb 8902 	strd	r8, r9, [fp], #8
 80149f8:	3601      	adds	r6, #1
 80149fa:	e7c9      	b.n	8014990 <__kernel_rem_pio2+0x60>
 80149fc:	9b04      	ldr	r3, [sp, #16]
 80149fe:	aa0e      	add	r2, sp, #56	; 0x38
 8014a00:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014a04:	930c      	str	r3, [sp, #48]	; 0x30
 8014a06:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8014a08:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014a0c:	9c04      	ldr	r4, [sp, #16]
 8014a0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8014a10:	ab9a      	add	r3, sp, #616	; 0x268
 8014a12:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8014a16:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014a1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014a1e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8014a22:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8014a26:	ab9a      	add	r3, sp, #616	; 0x268
 8014a28:	445b      	add	r3, fp
 8014a2a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8014a2e:	2500      	movs	r5, #0
 8014a30:	1b63      	subs	r3, r4, r5
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	dc78      	bgt.n	8014b28 <__kernel_rem_pio2+0x1f8>
 8014a36:	4650      	mov	r0, sl
 8014a38:	ec49 8b10 	vmov	d0, r8, r9
 8014a3c:	f000 fc00 	bl	8015240 <scalbn>
 8014a40:	ec57 6b10 	vmov	r6, r7, d0
 8014a44:	2200      	movs	r2, #0
 8014a46:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8014a4a:	ee10 0a10 	vmov	r0, s0
 8014a4e:	4639      	mov	r1, r7
 8014a50:	f7eb fdea 	bl	8000628 <__aeabi_dmul>
 8014a54:	ec41 0b10 	vmov	d0, r0, r1
 8014a58:	f000 fb6e 	bl	8015138 <floor>
 8014a5c:	2200      	movs	r2, #0
 8014a5e:	ec51 0b10 	vmov	r0, r1, d0
 8014a62:	4b7e      	ldr	r3, [pc, #504]	; (8014c5c <__kernel_rem_pio2+0x32c>)
 8014a64:	f7eb fde0 	bl	8000628 <__aeabi_dmul>
 8014a68:	4602      	mov	r2, r0
 8014a6a:	460b      	mov	r3, r1
 8014a6c:	4630      	mov	r0, r6
 8014a6e:	4639      	mov	r1, r7
 8014a70:	f7eb fc22 	bl	80002b8 <__aeabi_dsub>
 8014a74:	460f      	mov	r7, r1
 8014a76:	4606      	mov	r6, r0
 8014a78:	f7ec f886 	bl	8000b88 <__aeabi_d2iz>
 8014a7c:	9006      	str	r0, [sp, #24]
 8014a7e:	f7eb fd69 	bl	8000554 <__aeabi_i2d>
 8014a82:	4602      	mov	r2, r0
 8014a84:	460b      	mov	r3, r1
 8014a86:	4630      	mov	r0, r6
 8014a88:	4639      	mov	r1, r7
 8014a8a:	f7eb fc15 	bl	80002b8 <__aeabi_dsub>
 8014a8e:	f1ba 0f00 	cmp.w	sl, #0
 8014a92:	4606      	mov	r6, r0
 8014a94:	460f      	mov	r7, r1
 8014a96:	dd6c      	ble.n	8014b72 <__kernel_rem_pio2+0x242>
 8014a98:	1e62      	subs	r2, r4, #1
 8014a9a:	ab0e      	add	r3, sp, #56	; 0x38
 8014a9c:	f1ca 0118 	rsb	r1, sl, #24
 8014aa0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8014aa4:	9d06      	ldr	r5, [sp, #24]
 8014aa6:	fa40 f301 	asr.w	r3, r0, r1
 8014aaa:	441d      	add	r5, r3
 8014aac:	408b      	lsls	r3, r1
 8014aae:	1ac0      	subs	r0, r0, r3
 8014ab0:	ab0e      	add	r3, sp, #56	; 0x38
 8014ab2:	9506      	str	r5, [sp, #24]
 8014ab4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8014ab8:	f1ca 0317 	rsb	r3, sl, #23
 8014abc:	fa40 f303 	asr.w	r3, r0, r3
 8014ac0:	9302      	str	r3, [sp, #8]
 8014ac2:	9b02      	ldr	r3, [sp, #8]
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	dd62      	ble.n	8014b8e <__kernel_rem_pio2+0x25e>
 8014ac8:	9b06      	ldr	r3, [sp, #24]
 8014aca:	2200      	movs	r2, #0
 8014acc:	3301      	adds	r3, #1
 8014ace:	9306      	str	r3, [sp, #24]
 8014ad0:	4615      	mov	r5, r2
 8014ad2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8014ad6:	4294      	cmp	r4, r2
 8014ad8:	f300 8095 	bgt.w	8014c06 <__kernel_rem_pio2+0x2d6>
 8014adc:	f1ba 0f00 	cmp.w	sl, #0
 8014ae0:	dd07      	ble.n	8014af2 <__kernel_rem_pio2+0x1c2>
 8014ae2:	f1ba 0f01 	cmp.w	sl, #1
 8014ae6:	f000 80a2 	beq.w	8014c2e <__kernel_rem_pio2+0x2fe>
 8014aea:	f1ba 0f02 	cmp.w	sl, #2
 8014aee:	f000 80c1 	beq.w	8014c74 <__kernel_rem_pio2+0x344>
 8014af2:	9b02      	ldr	r3, [sp, #8]
 8014af4:	2b02      	cmp	r3, #2
 8014af6:	d14a      	bne.n	8014b8e <__kernel_rem_pio2+0x25e>
 8014af8:	4632      	mov	r2, r6
 8014afa:	463b      	mov	r3, r7
 8014afc:	2000      	movs	r0, #0
 8014afe:	4958      	ldr	r1, [pc, #352]	; (8014c60 <__kernel_rem_pio2+0x330>)
 8014b00:	f7eb fbda 	bl	80002b8 <__aeabi_dsub>
 8014b04:	4606      	mov	r6, r0
 8014b06:	460f      	mov	r7, r1
 8014b08:	2d00      	cmp	r5, #0
 8014b0a:	d040      	beq.n	8014b8e <__kernel_rem_pio2+0x25e>
 8014b0c:	4650      	mov	r0, sl
 8014b0e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8014c50 <__kernel_rem_pio2+0x320>
 8014b12:	f000 fb95 	bl	8015240 <scalbn>
 8014b16:	4630      	mov	r0, r6
 8014b18:	4639      	mov	r1, r7
 8014b1a:	ec53 2b10 	vmov	r2, r3, d0
 8014b1e:	f7eb fbcb 	bl	80002b8 <__aeabi_dsub>
 8014b22:	4606      	mov	r6, r0
 8014b24:	460f      	mov	r7, r1
 8014b26:	e032      	b.n	8014b8e <__kernel_rem_pio2+0x25e>
 8014b28:	2200      	movs	r2, #0
 8014b2a:	4b4e      	ldr	r3, [pc, #312]	; (8014c64 <__kernel_rem_pio2+0x334>)
 8014b2c:	4640      	mov	r0, r8
 8014b2e:	4649      	mov	r1, r9
 8014b30:	f7eb fd7a 	bl	8000628 <__aeabi_dmul>
 8014b34:	f7ec f828 	bl	8000b88 <__aeabi_d2iz>
 8014b38:	f7eb fd0c 	bl	8000554 <__aeabi_i2d>
 8014b3c:	2200      	movs	r2, #0
 8014b3e:	4b4a      	ldr	r3, [pc, #296]	; (8014c68 <__kernel_rem_pio2+0x338>)
 8014b40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014b44:	f7eb fd70 	bl	8000628 <__aeabi_dmul>
 8014b48:	4602      	mov	r2, r0
 8014b4a:	460b      	mov	r3, r1
 8014b4c:	4640      	mov	r0, r8
 8014b4e:	4649      	mov	r1, r9
 8014b50:	f7eb fbb2 	bl	80002b8 <__aeabi_dsub>
 8014b54:	f7ec f818 	bl	8000b88 <__aeabi_d2iz>
 8014b58:	ab0e      	add	r3, sp, #56	; 0x38
 8014b5a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8014b5e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8014b62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014b66:	f7eb fba9 	bl	80002bc <__adddf3>
 8014b6a:	3501      	adds	r5, #1
 8014b6c:	4680      	mov	r8, r0
 8014b6e:	4689      	mov	r9, r1
 8014b70:	e75e      	b.n	8014a30 <__kernel_rem_pio2+0x100>
 8014b72:	d105      	bne.n	8014b80 <__kernel_rem_pio2+0x250>
 8014b74:	1e63      	subs	r3, r4, #1
 8014b76:	aa0e      	add	r2, sp, #56	; 0x38
 8014b78:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8014b7c:	15c3      	asrs	r3, r0, #23
 8014b7e:	e79f      	b.n	8014ac0 <__kernel_rem_pio2+0x190>
 8014b80:	2200      	movs	r2, #0
 8014b82:	4b3a      	ldr	r3, [pc, #232]	; (8014c6c <__kernel_rem_pio2+0x33c>)
 8014b84:	f7eb ffd6 	bl	8000b34 <__aeabi_dcmpge>
 8014b88:	2800      	cmp	r0, #0
 8014b8a:	d139      	bne.n	8014c00 <__kernel_rem_pio2+0x2d0>
 8014b8c:	9002      	str	r0, [sp, #8]
 8014b8e:	2200      	movs	r2, #0
 8014b90:	2300      	movs	r3, #0
 8014b92:	4630      	mov	r0, r6
 8014b94:	4639      	mov	r1, r7
 8014b96:	f7eb ffaf 	bl	8000af8 <__aeabi_dcmpeq>
 8014b9a:	2800      	cmp	r0, #0
 8014b9c:	f000 80c7 	beq.w	8014d2e <__kernel_rem_pio2+0x3fe>
 8014ba0:	1e65      	subs	r5, r4, #1
 8014ba2:	462b      	mov	r3, r5
 8014ba4:	2200      	movs	r2, #0
 8014ba6:	9904      	ldr	r1, [sp, #16]
 8014ba8:	428b      	cmp	r3, r1
 8014baa:	da6a      	bge.n	8014c82 <__kernel_rem_pio2+0x352>
 8014bac:	2a00      	cmp	r2, #0
 8014bae:	f000 8088 	beq.w	8014cc2 <__kernel_rem_pio2+0x392>
 8014bb2:	ab0e      	add	r3, sp, #56	; 0x38
 8014bb4:	f1aa 0a18 	sub.w	sl, sl, #24
 8014bb8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8014bbc:	2b00      	cmp	r3, #0
 8014bbe:	f000 80b4 	beq.w	8014d2a <__kernel_rem_pio2+0x3fa>
 8014bc2:	4650      	mov	r0, sl
 8014bc4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8014c50 <__kernel_rem_pio2+0x320>
 8014bc8:	f000 fb3a 	bl	8015240 <scalbn>
 8014bcc:	00ec      	lsls	r4, r5, #3
 8014bce:	ab72      	add	r3, sp, #456	; 0x1c8
 8014bd0:	191e      	adds	r6, r3, r4
 8014bd2:	ec59 8b10 	vmov	r8, r9, d0
 8014bd6:	f106 0a08 	add.w	sl, r6, #8
 8014bda:	462f      	mov	r7, r5
 8014bdc:	2f00      	cmp	r7, #0
 8014bde:	f280 80df 	bge.w	8014da0 <__kernel_rem_pio2+0x470>
 8014be2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8014c48 <__kernel_rem_pio2+0x318>
 8014be6:	f04f 0a00 	mov.w	sl, #0
 8014bea:	eba5 030a 	sub.w	r3, r5, sl
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	f2c0 810a 	blt.w	8014e08 <__kernel_rem_pio2+0x4d8>
 8014bf4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8014c70 <__kernel_rem_pio2+0x340>
 8014bf8:	ec59 8b18 	vmov	r8, r9, d8
 8014bfc:	2700      	movs	r7, #0
 8014bfe:	e0f5      	b.n	8014dec <__kernel_rem_pio2+0x4bc>
 8014c00:	2302      	movs	r3, #2
 8014c02:	9302      	str	r3, [sp, #8]
 8014c04:	e760      	b.n	8014ac8 <__kernel_rem_pio2+0x198>
 8014c06:	ab0e      	add	r3, sp, #56	; 0x38
 8014c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014c0c:	b94d      	cbnz	r5, 8014c22 <__kernel_rem_pio2+0x2f2>
 8014c0e:	b12b      	cbz	r3, 8014c1c <__kernel_rem_pio2+0x2ec>
 8014c10:	a80e      	add	r0, sp, #56	; 0x38
 8014c12:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8014c16:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8014c1a:	2301      	movs	r3, #1
 8014c1c:	3201      	adds	r2, #1
 8014c1e:	461d      	mov	r5, r3
 8014c20:	e759      	b.n	8014ad6 <__kernel_rem_pio2+0x1a6>
 8014c22:	a80e      	add	r0, sp, #56	; 0x38
 8014c24:	1acb      	subs	r3, r1, r3
 8014c26:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8014c2a:	462b      	mov	r3, r5
 8014c2c:	e7f6      	b.n	8014c1c <__kernel_rem_pio2+0x2ec>
 8014c2e:	1e62      	subs	r2, r4, #1
 8014c30:	ab0e      	add	r3, sp, #56	; 0x38
 8014c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014c36:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8014c3a:	a90e      	add	r1, sp, #56	; 0x38
 8014c3c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8014c40:	e757      	b.n	8014af2 <__kernel_rem_pio2+0x1c2>
 8014c42:	bf00      	nop
 8014c44:	f3af 8000 	nop.w
	...
 8014c54:	3ff00000 	.word	0x3ff00000
 8014c58:	08019e18 	.word	0x08019e18
 8014c5c:	40200000 	.word	0x40200000
 8014c60:	3ff00000 	.word	0x3ff00000
 8014c64:	3e700000 	.word	0x3e700000
 8014c68:	41700000 	.word	0x41700000
 8014c6c:	3fe00000 	.word	0x3fe00000
 8014c70:	08019dd8 	.word	0x08019dd8
 8014c74:	1e62      	subs	r2, r4, #1
 8014c76:	ab0e      	add	r3, sp, #56	; 0x38
 8014c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014c7c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8014c80:	e7db      	b.n	8014c3a <__kernel_rem_pio2+0x30a>
 8014c82:	a90e      	add	r1, sp, #56	; 0x38
 8014c84:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8014c88:	3b01      	subs	r3, #1
 8014c8a:	430a      	orrs	r2, r1
 8014c8c:	e78b      	b.n	8014ba6 <__kernel_rem_pio2+0x276>
 8014c8e:	3301      	adds	r3, #1
 8014c90:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8014c94:	2900      	cmp	r1, #0
 8014c96:	d0fa      	beq.n	8014c8e <__kernel_rem_pio2+0x35e>
 8014c98:	9a08      	ldr	r2, [sp, #32]
 8014c9a:	4422      	add	r2, r4
 8014c9c:	00d2      	lsls	r2, r2, #3
 8014c9e:	a922      	add	r1, sp, #136	; 0x88
 8014ca0:	18e3      	adds	r3, r4, r3
 8014ca2:	9206      	str	r2, [sp, #24]
 8014ca4:	440a      	add	r2, r1
 8014ca6:	9302      	str	r3, [sp, #8]
 8014ca8:	f10b 0108 	add.w	r1, fp, #8
 8014cac:	f102 0308 	add.w	r3, r2, #8
 8014cb0:	1c66      	adds	r6, r4, #1
 8014cb2:	910a      	str	r1, [sp, #40]	; 0x28
 8014cb4:	2500      	movs	r5, #0
 8014cb6:	930d      	str	r3, [sp, #52]	; 0x34
 8014cb8:	9b02      	ldr	r3, [sp, #8]
 8014cba:	42b3      	cmp	r3, r6
 8014cbc:	da04      	bge.n	8014cc8 <__kernel_rem_pio2+0x398>
 8014cbe:	461c      	mov	r4, r3
 8014cc0:	e6a6      	b.n	8014a10 <__kernel_rem_pio2+0xe0>
 8014cc2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014cc4:	2301      	movs	r3, #1
 8014cc6:	e7e3      	b.n	8014c90 <__kernel_rem_pio2+0x360>
 8014cc8:	9b06      	ldr	r3, [sp, #24]
 8014cca:	18ef      	adds	r7, r5, r3
 8014ccc:	ab22      	add	r3, sp, #136	; 0x88
 8014cce:	441f      	add	r7, r3
 8014cd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014cd2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014cd6:	f7eb fc3d 	bl	8000554 <__aeabi_i2d>
 8014cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014cdc:	461c      	mov	r4, r3
 8014cde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014ce0:	e9c7 0100 	strd	r0, r1, [r7]
 8014ce4:	eb03 0b05 	add.w	fp, r3, r5
 8014ce8:	2700      	movs	r7, #0
 8014cea:	f04f 0800 	mov.w	r8, #0
 8014cee:	f04f 0900 	mov.w	r9, #0
 8014cf2:	9b07      	ldr	r3, [sp, #28]
 8014cf4:	429f      	cmp	r7, r3
 8014cf6:	dd08      	ble.n	8014d0a <__kernel_rem_pio2+0x3da>
 8014cf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014cfa:	aa72      	add	r2, sp, #456	; 0x1c8
 8014cfc:	18eb      	adds	r3, r5, r3
 8014cfe:	4413      	add	r3, r2
 8014d00:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8014d04:	3601      	adds	r6, #1
 8014d06:	3508      	adds	r5, #8
 8014d08:	e7d6      	b.n	8014cb8 <__kernel_rem_pio2+0x388>
 8014d0a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8014d0e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8014d12:	f7eb fc89 	bl	8000628 <__aeabi_dmul>
 8014d16:	4602      	mov	r2, r0
 8014d18:	460b      	mov	r3, r1
 8014d1a:	4640      	mov	r0, r8
 8014d1c:	4649      	mov	r1, r9
 8014d1e:	f7eb facd 	bl	80002bc <__adddf3>
 8014d22:	3701      	adds	r7, #1
 8014d24:	4680      	mov	r8, r0
 8014d26:	4689      	mov	r9, r1
 8014d28:	e7e3      	b.n	8014cf2 <__kernel_rem_pio2+0x3c2>
 8014d2a:	3d01      	subs	r5, #1
 8014d2c:	e741      	b.n	8014bb2 <__kernel_rem_pio2+0x282>
 8014d2e:	f1ca 0000 	rsb	r0, sl, #0
 8014d32:	ec47 6b10 	vmov	d0, r6, r7
 8014d36:	f000 fa83 	bl	8015240 <scalbn>
 8014d3a:	ec57 6b10 	vmov	r6, r7, d0
 8014d3e:	2200      	movs	r2, #0
 8014d40:	4b99      	ldr	r3, [pc, #612]	; (8014fa8 <__kernel_rem_pio2+0x678>)
 8014d42:	ee10 0a10 	vmov	r0, s0
 8014d46:	4639      	mov	r1, r7
 8014d48:	f7eb fef4 	bl	8000b34 <__aeabi_dcmpge>
 8014d4c:	b1f8      	cbz	r0, 8014d8e <__kernel_rem_pio2+0x45e>
 8014d4e:	2200      	movs	r2, #0
 8014d50:	4b96      	ldr	r3, [pc, #600]	; (8014fac <__kernel_rem_pio2+0x67c>)
 8014d52:	4630      	mov	r0, r6
 8014d54:	4639      	mov	r1, r7
 8014d56:	f7eb fc67 	bl	8000628 <__aeabi_dmul>
 8014d5a:	f7eb ff15 	bl	8000b88 <__aeabi_d2iz>
 8014d5e:	4680      	mov	r8, r0
 8014d60:	f7eb fbf8 	bl	8000554 <__aeabi_i2d>
 8014d64:	2200      	movs	r2, #0
 8014d66:	4b90      	ldr	r3, [pc, #576]	; (8014fa8 <__kernel_rem_pio2+0x678>)
 8014d68:	f7eb fc5e 	bl	8000628 <__aeabi_dmul>
 8014d6c:	460b      	mov	r3, r1
 8014d6e:	4602      	mov	r2, r0
 8014d70:	4639      	mov	r1, r7
 8014d72:	4630      	mov	r0, r6
 8014d74:	f7eb faa0 	bl	80002b8 <__aeabi_dsub>
 8014d78:	f7eb ff06 	bl	8000b88 <__aeabi_d2iz>
 8014d7c:	1c65      	adds	r5, r4, #1
 8014d7e:	ab0e      	add	r3, sp, #56	; 0x38
 8014d80:	f10a 0a18 	add.w	sl, sl, #24
 8014d84:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8014d88:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8014d8c:	e719      	b.n	8014bc2 <__kernel_rem_pio2+0x292>
 8014d8e:	4630      	mov	r0, r6
 8014d90:	4639      	mov	r1, r7
 8014d92:	f7eb fef9 	bl	8000b88 <__aeabi_d2iz>
 8014d96:	ab0e      	add	r3, sp, #56	; 0x38
 8014d98:	4625      	mov	r5, r4
 8014d9a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8014d9e:	e710      	b.n	8014bc2 <__kernel_rem_pio2+0x292>
 8014da0:	ab0e      	add	r3, sp, #56	; 0x38
 8014da2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8014da6:	f7eb fbd5 	bl	8000554 <__aeabi_i2d>
 8014daa:	4642      	mov	r2, r8
 8014dac:	464b      	mov	r3, r9
 8014dae:	f7eb fc3b 	bl	8000628 <__aeabi_dmul>
 8014db2:	2200      	movs	r2, #0
 8014db4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8014db8:	4b7c      	ldr	r3, [pc, #496]	; (8014fac <__kernel_rem_pio2+0x67c>)
 8014dba:	4640      	mov	r0, r8
 8014dbc:	4649      	mov	r1, r9
 8014dbe:	f7eb fc33 	bl	8000628 <__aeabi_dmul>
 8014dc2:	3f01      	subs	r7, #1
 8014dc4:	4680      	mov	r8, r0
 8014dc6:	4689      	mov	r9, r1
 8014dc8:	e708      	b.n	8014bdc <__kernel_rem_pio2+0x2ac>
 8014dca:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8014dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dd2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8014dd6:	f7eb fc27 	bl	8000628 <__aeabi_dmul>
 8014dda:	4602      	mov	r2, r0
 8014ddc:	460b      	mov	r3, r1
 8014dde:	4640      	mov	r0, r8
 8014de0:	4649      	mov	r1, r9
 8014de2:	f7eb fa6b 	bl	80002bc <__adddf3>
 8014de6:	3701      	adds	r7, #1
 8014de8:	4680      	mov	r8, r0
 8014dea:	4689      	mov	r9, r1
 8014dec:	9b04      	ldr	r3, [sp, #16]
 8014dee:	429f      	cmp	r7, r3
 8014df0:	dc01      	bgt.n	8014df6 <__kernel_rem_pio2+0x4c6>
 8014df2:	45ba      	cmp	sl, r7
 8014df4:	dae9      	bge.n	8014dca <__kernel_rem_pio2+0x49a>
 8014df6:	ab4a      	add	r3, sp, #296	; 0x128
 8014df8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014dfc:	e9c3 8900 	strd	r8, r9, [r3]
 8014e00:	f10a 0a01 	add.w	sl, sl, #1
 8014e04:	3e08      	subs	r6, #8
 8014e06:	e6f0      	b.n	8014bea <__kernel_rem_pio2+0x2ba>
 8014e08:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8014e0a:	2b03      	cmp	r3, #3
 8014e0c:	d85b      	bhi.n	8014ec6 <__kernel_rem_pio2+0x596>
 8014e0e:	e8df f003 	tbb	[pc, r3]
 8014e12:	264a      	.short	0x264a
 8014e14:	0226      	.short	0x0226
 8014e16:	ab9a      	add	r3, sp, #616	; 0x268
 8014e18:	441c      	add	r4, r3
 8014e1a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8014e1e:	46a2      	mov	sl, r4
 8014e20:	46ab      	mov	fp, r5
 8014e22:	f1bb 0f00 	cmp.w	fp, #0
 8014e26:	dc6c      	bgt.n	8014f02 <__kernel_rem_pio2+0x5d2>
 8014e28:	46a2      	mov	sl, r4
 8014e2a:	46ab      	mov	fp, r5
 8014e2c:	f1bb 0f01 	cmp.w	fp, #1
 8014e30:	f300 8086 	bgt.w	8014f40 <__kernel_rem_pio2+0x610>
 8014e34:	2000      	movs	r0, #0
 8014e36:	2100      	movs	r1, #0
 8014e38:	2d01      	cmp	r5, #1
 8014e3a:	f300 80a0 	bgt.w	8014f7e <__kernel_rem_pio2+0x64e>
 8014e3e:	9b02      	ldr	r3, [sp, #8]
 8014e40:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8014e44:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	f040 809e 	bne.w	8014f8a <__kernel_rem_pio2+0x65a>
 8014e4e:	9b01      	ldr	r3, [sp, #4]
 8014e50:	e9c3 7800 	strd	r7, r8, [r3]
 8014e54:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8014e58:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8014e5c:	e033      	b.n	8014ec6 <__kernel_rem_pio2+0x596>
 8014e5e:	3408      	adds	r4, #8
 8014e60:	ab4a      	add	r3, sp, #296	; 0x128
 8014e62:	441c      	add	r4, r3
 8014e64:	462e      	mov	r6, r5
 8014e66:	2000      	movs	r0, #0
 8014e68:	2100      	movs	r1, #0
 8014e6a:	2e00      	cmp	r6, #0
 8014e6c:	da3a      	bge.n	8014ee4 <__kernel_rem_pio2+0x5b4>
 8014e6e:	9b02      	ldr	r3, [sp, #8]
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d03d      	beq.n	8014ef0 <__kernel_rem_pio2+0x5c0>
 8014e74:	4602      	mov	r2, r0
 8014e76:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014e7a:	9c01      	ldr	r4, [sp, #4]
 8014e7c:	e9c4 2300 	strd	r2, r3, [r4]
 8014e80:	4602      	mov	r2, r0
 8014e82:	460b      	mov	r3, r1
 8014e84:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8014e88:	f7eb fa16 	bl	80002b8 <__aeabi_dsub>
 8014e8c:	ae4c      	add	r6, sp, #304	; 0x130
 8014e8e:	2401      	movs	r4, #1
 8014e90:	42a5      	cmp	r5, r4
 8014e92:	da30      	bge.n	8014ef6 <__kernel_rem_pio2+0x5c6>
 8014e94:	9b02      	ldr	r3, [sp, #8]
 8014e96:	b113      	cbz	r3, 8014e9e <__kernel_rem_pio2+0x56e>
 8014e98:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014e9c:	4619      	mov	r1, r3
 8014e9e:	9b01      	ldr	r3, [sp, #4]
 8014ea0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8014ea4:	e00f      	b.n	8014ec6 <__kernel_rem_pio2+0x596>
 8014ea6:	ab9a      	add	r3, sp, #616	; 0x268
 8014ea8:	441c      	add	r4, r3
 8014eaa:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8014eae:	2000      	movs	r0, #0
 8014eb0:	2100      	movs	r1, #0
 8014eb2:	2d00      	cmp	r5, #0
 8014eb4:	da10      	bge.n	8014ed8 <__kernel_rem_pio2+0x5a8>
 8014eb6:	9b02      	ldr	r3, [sp, #8]
 8014eb8:	b113      	cbz	r3, 8014ec0 <__kernel_rem_pio2+0x590>
 8014eba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014ebe:	4619      	mov	r1, r3
 8014ec0:	9b01      	ldr	r3, [sp, #4]
 8014ec2:	e9c3 0100 	strd	r0, r1, [r3]
 8014ec6:	9b06      	ldr	r3, [sp, #24]
 8014ec8:	f003 0007 	and.w	r0, r3, #7
 8014ecc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8014ed0:	ecbd 8b02 	vpop	{d8}
 8014ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ed8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014edc:	f7eb f9ee 	bl	80002bc <__adddf3>
 8014ee0:	3d01      	subs	r5, #1
 8014ee2:	e7e6      	b.n	8014eb2 <__kernel_rem_pio2+0x582>
 8014ee4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014ee8:	f7eb f9e8 	bl	80002bc <__adddf3>
 8014eec:	3e01      	subs	r6, #1
 8014eee:	e7bc      	b.n	8014e6a <__kernel_rem_pio2+0x53a>
 8014ef0:	4602      	mov	r2, r0
 8014ef2:	460b      	mov	r3, r1
 8014ef4:	e7c1      	b.n	8014e7a <__kernel_rem_pio2+0x54a>
 8014ef6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8014efa:	f7eb f9df 	bl	80002bc <__adddf3>
 8014efe:	3401      	adds	r4, #1
 8014f00:	e7c6      	b.n	8014e90 <__kernel_rem_pio2+0x560>
 8014f02:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8014f06:	ed3a 7b02 	vldmdb	sl!, {d7}
 8014f0a:	4640      	mov	r0, r8
 8014f0c:	ec53 2b17 	vmov	r2, r3, d7
 8014f10:	4649      	mov	r1, r9
 8014f12:	ed8d 7b04 	vstr	d7, [sp, #16]
 8014f16:	f7eb f9d1 	bl	80002bc <__adddf3>
 8014f1a:	4602      	mov	r2, r0
 8014f1c:	460b      	mov	r3, r1
 8014f1e:	4606      	mov	r6, r0
 8014f20:	460f      	mov	r7, r1
 8014f22:	4640      	mov	r0, r8
 8014f24:	4649      	mov	r1, r9
 8014f26:	f7eb f9c7 	bl	80002b8 <__aeabi_dsub>
 8014f2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f2e:	f7eb f9c5 	bl	80002bc <__adddf3>
 8014f32:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014f36:	e9ca 0100 	strd	r0, r1, [sl]
 8014f3a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8014f3e:	e770      	b.n	8014e22 <__kernel_rem_pio2+0x4f2>
 8014f40:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8014f44:	ed3a 7b02 	vldmdb	sl!, {d7}
 8014f48:	4630      	mov	r0, r6
 8014f4a:	ec53 2b17 	vmov	r2, r3, d7
 8014f4e:	4639      	mov	r1, r7
 8014f50:	ed8d 7b04 	vstr	d7, [sp, #16]
 8014f54:	f7eb f9b2 	bl	80002bc <__adddf3>
 8014f58:	4602      	mov	r2, r0
 8014f5a:	460b      	mov	r3, r1
 8014f5c:	4680      	mov	r8, r0
 8014f5e:	4689      	mov	r9, r1
 8014f60:	4630      	mov	r0, r6
 8014f62:	4639      	mov	r1, r7
 8014f64:	f7eb f9a8 	bl	80002b8 <__aeabi_dsub>
 8014f68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f6c:	f7eb f9a6 	bl	80002bc <__adddf3>
 8014f70:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014f74:	e9ca 0100 	strd	r0, r1, [sl]
 8014f78:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8014f7c:	e756      	b.n	8014e2c <__kernel_rem_pio2+0x4fc>
 8014f7e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014f82:	f7eb f99b 	bl	80002bc <__adddf3>
 8014f86:	3d01      	subs	r5, #1
 8014f88:	e756      	b.n	8014e38 <__kernel_rem_pio2+0x508>
 8014f8a:	9b01      	ldr	r3, [sp, #4]
 8014f8c:	9a01      	ldr	r2, [sp, #4]
 8014f8e:	601f      	str	r7, [r3, #0]
 8014f90:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8014f94:	605c      	str	r4, [r3, #4]
 8014f96:	609d      	str	r5, [r3, #8]
 8014f98:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014f9c:	60d3      	str	r3, [r2, #12]
 8014f9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014fa2:	6110      	str	r0, [r2, #16]
 8014fa4:	6153      	str	r3, [r2, #20]
 8014fa6:	e78e      	b.n	8014ec6 <__kernel_rem_pio2+0x596>
 8014fa8:	41700000 	.word	0x41700000
 8014fac:	3e700000 	.word	0x3e700000

08014fb0 <__kernel_sin>:
 8014fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fb4:	ec55 4b10 	vmov	r4, r5, d0
 8014fb8:	b085      	sub	sp, #20
 8014fba:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014fbe:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8014fc2:	ed8d 1b00 	vstr	d1, [sp]
 8014fc6:	9002      	str	r0, [sp, #8]
 8014fc8:	da06      	bge.n	8014fd8 <__kernel_sin+0x28>
 8014fca:	ee10 0a10 	vmov	r0, s0
 8014fce:	4629      	mov	r1, r5
 8014fd0:	f7eb fdda 	bl	8000b88 <__aeabi_d2iz>
 8014fd4:	2800      	cmp	r0, #0
 8014fd6:	d051      	beq.n	801507c <__kernel_sin+0xcc>
 8014fd8:	4622      	mov	r2, r4
 8014fda:	462b      	mov	r3, r5
 8014fdc:	4620      	mov	r0, r4
 8014fde:	4629      	mov	r1, r5
 8014fe0:	f7eb fb22 	bl	8000628 <__aeabi_dmul>
 8014fe4:	4682      	mov	sl, r0
 8014fe6:	468b      	mov	fp, r1
 8014fe8:	4602      	mov	r2, r0
 8014fea:	460b      	mov	r3, r1
 8014fec:	4620      	mov	r0, r4
 8014fee:	4629      	mov	r1, r5
 8014ff0:	f7eb fb1a 	bl	8000628 <__aeabi_dmul>
 8014ff4:	a341      	add	r3, pc, #260	; (adr r3, 80150fc <__kernel_sin+0x14c>)
 8014ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ffa:	4680      	mov	r8, r0
 8014ffc:	4689      	mov	r9, r1
 8014ffe:	4650      	mov	r0, sl
 8015000:	4659      	mov	r1, fp
 8015002:	f7eb fb11 	bl	8000628 <__aeabi_dmul>
 8015006:	a33f      	add	r3, pc, #252	; (adr r3, 8015104 <__kernel_sin+0x154>)
 8015008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801500c:	f7eb f954 	bl	80002b8 <__aeabi_dsub>
 8015010:	4652      	mov	r2, sl
 8015012:	465b      	mov	r3, fp
 8015014:	f7eb fb08 	bl	8000628 <__aeabi_dmul>
 8015018:	a33c      	add	r3, pc, #240	; (adr r3, 801510c <__kernel_sin+0x15c>)
 801501a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801501e:	f7eb f94d 	bl	80002bc <__adddf3>
 8015022:	4652      	mov	r2, sl
 8015024:	465b      	mov	r3, fp
 8015026:	f7eb faff 	bl	8000628 <__aeabi_dmul>
 801502a:	a33a      	add	r3, pc, #232	; (adr r3, 8015114 <__kernel_sin+0x164>)
 801502c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015030:	f7eb f942 	bl	80002b8 <__aeabi_dsub>
 8015034:	4652      	mov	r2, sl
 8015036:	465b      	mov	r3, fp
 8015038:	f7eb faf6 	bl	8000628 <__aeabi_dmul>
 801503c:	a337      	add	r3, pc, #220	; (adr r3, 801511c <__kernel_sin+0x16c>)
 801503e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015042:	f7eb f93b 	bl	80002bc <__adddf3>
 8015046:	9b02      	ldr	r3, [sp, #8]
 8015048:	4606      	mov	r6, r0
 801504a:	460f      	mov	r7, r1
 801504c:	b9db      	cbnz	r3, 8015086 <__kernel_sin+0xd6>
 801504e:	4602      	mov	r2, r0
 8015050:	460b      	mov	r3, r1
 8015052:	4650      	mov	r0, sl
 8015054:	4659      	mov	r1, fp
 8015056:	f7eb fae7 	bl	8000628 <__aeabi_dmul>
 801505a:	a325      	add	r3, pc, #148	; (adr r3, 80150f0 <__kernel_sin+0x140>)
 801505c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015060:	f7eb f92a 	bl	80002b8 <__aeabi_dsub>
 8015064:	4642      	mov	r2, r8
 8015066:	464b      	mov	r3, r9
 8015068:	f7eb fade 	bl	8000628 <__aeabi_dmul>
 801506c:	4602      	mov	r2, r0
 801506e:	460b      	mov	r3, r1
 8015070:	4620      	mov	r0, r4
 8015072:	4629      	mov	r1, r5
 8015074:	f7eb f922 	bl	80002bc <__adddf3>
 8015078:	4604      	mov	r4, r0
 801507a:	460d      	mov	r5, r1
 801507c:	ec45 4b10 	vmov	d0, r4, r5
 8015080:	b005      	add	sp, #20
 8015082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015086:	2200      	movs	r2, #0
 8015088:	4b1b      	ldr	r3, [pc, #108]	; (80150f8 <__kernel_sin+0x148>)
 801508a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801508e:	f7eb facb 	bl	8000628 <__aeabi_dmul>
 8015092:	4632      	mov	r2, r6
 8015094:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015098:	463b      	mov	r3, r7
 801509a:	4640      	mov	r0, r8
 801509c:	4649      	mov	r1, r9
 801509e:	f7eb fac3 	bl	8000628 <__aeabi_dmul>
 80150a2:	4602      	mov	r2, r0
 80150a4:	460b      	mov	r3, r1
 80150a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80150aa:	f7eb f905 	bl	80002b8 <__aeabi_dsub>
 80150ae:	4652      	mov	r2, sl
 80150b0:	465b      	mov	r3, fp
 80150b2:	f7eb fab9 	bl	8000628 <__aeabi_dmul>
 80150b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80150ba:	f7eb f8fd 	bl	80002b8 <__aeabi_dsub>
 80150be:	a30c      	add	r3, pc, #48	; (adr r3, 80150f0 <__kernel_sin+0x140>)
 80150c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150c4:	4606      	mov	r6, r0
 80150c6:	460f      	mov	r7, r1
 80150c8:	4640      	mov	r0, r8
 80150ca:	4649      	mov	r1, r9
 80150cc:	f7eb faac 	bl	8000628 <__aeabi_dmul>
 80150d0:	4602      	mov	r2, r0
 80150d2:	460b      	mov	r3, r1
 80150d4:	4630      	mov	r0, r6
 80150d6:	4639      	mov	r1, r7
 80150d8:	f7eb f8f0 	bl	80002bc <__adddf3>
 80150dc:	4602      	mov	r2, r0
 80150de:	460b      	mov	r3, r1
 80150e0:	4620      	mov	r0, r4
 80150e2:	4629      	mov	r1, r5
 80150e4:	f7eb f8e8 	bl	80002b8 <__aeabi_dsub>
 80150e8:	e7c6      	b.n	8015078 <__kernel_sin+0xc8>
 80150ea:	bf00      	nop
 80150ec:	f3af 8000 	nop.w
 80150f0:	55555549 	.word	0x55555549
 80150f4:	3fc55555 	.word	0x3fc55555
 80150f8:	3fe00000 	.word	0x3fe00000
 80150fc:	5acfd57c 	.word	0x5acfd57c
 8015100:	3de5d93a 	.word	0x3de5d93a
 8015104:	8a2b9ceb 	.word	0x8a2b9ceb
 8015108:	3e5ae5e6 	.word	0x3e5ae5e6
 801510c:	57b1fe7d 	.word	0x57b1fe7d
 8015110:	3ec71de3 	.word	0x3ec71de3
 8015114:	19c161d5 	.word	0x19c161d5
 8015118:	3f2a01a0 	.word	0x3f2a01a0
 801511c:	1110f8a6 	.word	0x1110f8a6
 8015120:	3f811111 	.word	0x3f811111

08015124 <fabs>:
 8015124:	ec51 0b10 	vmov	r0, r1, d0
 8015128:	ee10 2a10 	vmov	r2, s0
 801512c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015130:	ec43 2b10 	vmov	d0, r2, r3
 8015134:	4770      	bx	lr
	...

08015138 <floor>:
 8015138:	ec51 0b10 	vmov	r0, r1, d0
 801513c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015140:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8015144:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8015148:	2e13      	cmp	r6, #19
 801514a:	460c      	mov	r4, r1
 801514c:	ee10 5a10 	vmov	r5, s0
 8015150:	4680      	mov	r8, r0
 8015152:	dc34      	bgt.n	80151be <floor+0x86>
 8015154:	2e00      	cmp	r6, #0
 8015156:	da16      	bge.n	8015186 <floor+0x4e>
 8015158:	a335      	add	r3, pc, #212	; (adr r3, 8015230 <floor+0xf8>)
 801515a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801515e:	f7eb f8ad 	bl	80002bc <__adddf3>
 8015162:	2200      	movs	r2, #0
 8015164:	2300      	movs	r3, #0
 8015166:	f7eb fcef 	bl	8000b48 <__aeabi_dcmpgt>
 801516a:	b148      	cbz	r0, 8015180 <floor+0x48>
 801516c:	2c00      	cmp	r4, #0
 801516e:	da59      	bge.n	8015224 <floor+0xec>
 8015170:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8015174:	4a30      	ldr	r2, [pc, #192]	; (8015238 <floor+0x100>)
 8015176:	432b      	orrs	r3, r5
 8015178:	2500      	movs	r5, #0
 801517a:	42ab      	cmp	r3, r5
 801517c:	bf18      	it	ne
 801517e:	4614      	movne	r4, r2
 8015180:	4621      	mov	r1, r4
 8015182:	4628      	mov	r0, r5
 8015184:	e025      	b.n	80151d2 <floor+0x9a>
 8015186:	4f2d      	ldr	r7, [pc, #180]	; (801523c <floor+0x104>)
 8015188:	4137      	asrs	r7, r6
 801518a:	ea01 0307 	and.w	r3, r1, r7
 801518e:	4303      	orrs	r3, r0
 8015190:	d01f      	beq.n	80151d2 <floor+0x9a>
 8015192:	a327      	add	r3, pc, #156	; (adr r3, 8015230 <floor+0xf8>)
 8015194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015198:	f7eb f890 	bl	80002bc <__adddf3>
 801519c:	2200      	movs	r2, #0
 801519e:	2300      	movs	r3, #0
 80151a0:	f7eb fcd2 	bl	8000b48 <__aeabi_dcmpgt>
 80151a4:	2800      	cmp	r0, #0
 80151a6:	d0eb      	beq.n	8015180 <floor+0x48>
 80151a8:	2c00      	cmp	r4, #0
 80151aa:	bfbe      	ittt	lt
 80151ac:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80151b0:	fa43 f606 	asrlt.w	r6, r3, r6
 80151b4:	19a4      	addlt	r4, r4, r6
 80151b6:	ea24 0407 	bic.w	r4, r4, r7
 80151ba:	2500      	movs	r5, #0
 80151bc:	e7e0      	b.n	8015180 <floor+0x48>
 80151be:	2e33      	cmp	r6, #51	; 0x33
 80151c0:	dd0b      	ble.n	80151da <floor+0xa2>
 80151c2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80151c6:	d104      	bne.n	80151d2 <floor+0x9a>
 80151c8:	ee10 2a10 	vmov	r2, s0
 80151cc:	460b      	mov	r3, r1
 80151ce:	f7eb f875 	bl	80002bc <__adddf3>
 80151d2:	ec41 0b10 	vmov	d0, r0, r1
 80151d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80151da:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80151de:	f04f 33ff 	mov.w	r3, #4294967295
 80151e2:	fa23 f707 	lsr.w	r7, r3, r7
 80151e6:	4207      	tst	r7, r0
 80151e8:	d0f3      	beq.n	80151d2 <floor+0x9a>
 80151ea:	a311      	add	r3, pc, #68	; (adr r3, 8015230 <floor+0xf8>)
 80151ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151f0:	f7eb f864 	bl	80002bc <__adddf3>
 80151f4:	2200      	movs	r2, #0
 80151f6:	2300      	movs	r3, #0
 80151f8:	f7eb fca6 	bl	8000b48 <__aeabi_dcmpgt>
 80151fc:	2800      	cmp	r0, #0
 80151fe:	d0bf      	beq.n	8015180 <floor+0x48>
 8015200:	2c00      	cmp	r4, #0
 8015202:	da02      	bge.n	801520a <floor+0xd2>
 8015204:	2e14      	cmp	r6, #20
 8015206:	d103      	bne.n	8015210 <floor+0xd8>
 8015208:	3401      	adds	r4, #1
 801520a:	ea25 0507 	bic.w	r5, r5, r7
 801520e:	e7b7      	b.n	8015180 <floor+0x48>
 8015210:	2301      	movs	r3, #1
 8015212:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8015216:	fa03 f606 	lsl.w	r6, r3, r6
 801521a:	4435      	add	r5, r6
 801521c:	4545      	cmp	r5, r8
 801521e:	bf38      	it	cc
 8015220:	18e4      	addcc	r4, r4, r3
 8015222:	e7f2      	b.n	801520a <floor+0xd2>
 8015224:	2500      	movs	r5, #0
 8015226:	462c      	mov	r4, r5
 8015228:	e7aa      	b.n	8015180 <floor+0x48>
 801522a:	bf00      	nop
 801522c:	f3af 8000 	nop.w
 8015230:	8800759c 	.word	0x8800759c
 8015234:	7e37e43c 	.word	0x7e37e43c
 8015238:	bff00000 	.word	0xbff00000
 801523c:	000fffff 	.word	0x000fffff

08015240 <scalbn>:
 8015240:	b570      	push	{r4, r5, r6, lr}
 8015242:	ec55 4b10 	vmov	r4, r5, d0
 8015246:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801524a:	4606      	mov	r6, r0
 801524c:	462b      	mov	r3, r5
 801524e:	b9aa      	cbnz	r2, 801527c <scalbn+0x3c>
 8015250:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8015254:	4323      	orrs	r3, r4
 8015256:	d03b      	beq.n	80152d0 <scalbn+0x90>
 8015258:	4b31      	ldr	r3, [pc, #196]	; (8015320 <scalbn+0xe0>)
 801525a:	4629      	mov	r1, r5
 801525c:	2200      	movs	r2, #0
 801525e:	ee10 0a10 	vmov	r0, s0
 8015262:	f7eb f9e1 	bl	8000628 <__aeabi_dmul>
 8015266:	4b2f      	ldr	r3, [pc, #188]	; (8015324 <scalbn+0xe4>)
 8015268:	429e      	cmp	r6, r3
 801526a:	4604      	mov	r4, r0
 801526c:	460d      	mov	r5, r1
 801526e:	da12      	bge.n	8015296 <scalbn+0x56>
 8015270:	a327      	add	r3, pc, #156	; (adr r3, 8015310 <scalbn+0xd0>)
 8015272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015276:	f7eb f9d7 	bl	8000628 <__aeabi_dmul>
 801527a:	e009      	b.n	8015290 <scalbn+0x50>
 801527c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015280:	428a      	cmp	r2, r1
 8015282:	d10c      	bne.n	801529e <scalbn+0x5e>
 8015284:	ee10 2a10 	vmov	r2, s0
 8015288:	4620      	mov	r0, r4
 801528a:	4629      	mov	r1, r5
 801528c:	f7eb f816 	bl	80002bc <__adddf3>
 8015290:	4604      	mov	r4, r0
 8015292:	460d      	mov	r5, r1
 8015294:	e01c      	b.n	80152d0 <scalbn+0x90>
 8015296:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801529a:	460b      	mov	r3, r1
 801529c:	3a36      	subs	r2, #54	; 0x36
 801529e:	4432      	add	r2, r6
 80152a0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80152a4:	428a      	cmp	r2, r1
 80152a6:	dd0b      	ble.n	80152c0 <scalbn+0x80>
 80152a8:	ec45 4b11 	vmov	d1, r4, r5
 80152ac:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8015318 <scalbn+0xd8>
 80152b0:	f000 f83c 	bl	801532c <copysign>
 80152b4:	a318      	add	r3, pc, #96	; (adr r3, 8015318 <scalbn+0xd8>)
 80152b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152ba:	ec51 0b10 	vmov	r0, r1, d0
 80152be:	e7da      	b.n	8015276 <scalbn+0x36>
 80152c0:	2a00      	cmp	r2, #0
 80152c2:	dd08      	ble.n	80152d6 <scalbn+0x96>
 80152c4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80152c8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80152cc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80152d0:	ec45 4b10 	vmov	d0, r4, r5
 80152d4:	bd70      	pop	{r4, r5, r6, pc}
 80152d6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80152da:	da0d      	bge.n	80152f8 <scalbn+0xb8>
 80152dc:	f24c 3350 	movw	r3, #50000	; 0xc350
 80152e0:	429e      	cmp	r6, r3
 80152e2:	ec45 4b11 	vmov	d1, r4, r5
 80152e6:	dce1      	bgt.n	80152ac <scalbn+0x6c>
 80152e8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8015310 <scalbn+0xd0>
 80152ec:	f000 f81e 	bl	801532c <copysign>
 80152f0:	a307      	add	r3, pc, #28	; (adr r3, 8015310 <scalbn+0xd0>)
 80152f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152f6:	e7e0      	b.n	80152ba <scalbn+0x7a>
 80152f8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80152fc:	3236      	adds	r2, #54	; 0x36
 80152fe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015302:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015306:	4620      	mov	r0, r4
 8015308:	4629      	mov	r1, r5
 801530a:	2200      	movs	r2, #0
 801530c:	4b06      	ldr	r3, [pc, #24]	; (8015328 <scalbn+0xe8>)
 801530e:	e7b2      	b.n	8015276 <scalbn+0x36>
 8015310:	c2f8f359 	.word	0xc2f8f359
 8015314:	01a56e1f 	.word	0x01a56e1f
 8015318:	8800759c 	.word	0x8800759c
 801531c:	7e37e43c 	.word	0x7e37e43c
 8015320:	43500000 	.word	0x43500000
 8015324:	ffff3cb0 	.word	0xffff3cb0
 8015328:	3c900000 	.word	0x3c900000

0801532c <copysign>:
 801532c:	ec51 0b10 	vmov	r0, r1, d0
 8015330:	ee11 0a90 	vmov	r0, s3
 8015334:	ee10 2a10 	vmov	r2, s0
 8015338:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801533c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8015340:	ea41 0300 	orr.w	r3, r1, r0
 8015344:	ec43 2b10 	vmov	d0, r2, r3
 8015348:	4770      	bx	lr
	...

0801534c <__errno>:
 801534c:	4b01      	ldr	r3, [pc, #4]	; (8015354 <__errno+0x8>)
 801534e:	6818      	ldr	r0, [r3, #0]
 8015350:	4770      	bx	lr
 8015352:	bf00      	nop
 8015354:	2000000c 	.word	0x2000000c

08015358 <__libc_init_array>:
 8015358:	b570      	push	{r4, r5, r6, lr}
 801535a:	4e0d      	ldr	r6, [pc, #52]	; (8015390 <__libc_init_array+0x38>)
 801535c:	4c0d      	ldr	r4, [pc, #52]	; (8015394 <__libc_init_array+0x3c>)
 801535e:	1ba4      	subs	r4, r4, r6
 8015360:	10a4      	asrs	r4, r4, #2
 8015362:	2500      	movs	r5, #0
 8015364:	42a5      	cmp	r5, r4
 8015366:	d109      	bne.n	801537c <__libc_init_array+0x24>
 8015368:	4e0b      	ldr	r6, [pc, #44]	; (8015398 <__libc_init_array+0x40>)
 801536a:	4c0c      	ldr	r4, [pc, #48]	; (801539c <__libc_init_array+0x44>)
 801536c:	f004 f9e6 	bl	801973c <_init>
 8015370:	1ba4      	subs	r4, r4, r6
 8015372:	10a4      	asrs	r4, r4, #2
 8015374:	2500      	movs	r5, #0
 8015376:	42a5      	cmp	r5, r4
 8015378:	d105      	bne.n	8015386 <__libc_init_array+0x2e>
 801537a:	bd70      	pop	{r4, r5, r6, pc}
 801537c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015380:	4798      	blx	r3
 8015382:	3501      	adds	r5, #1
 8015384:	e7ee      	b.n	8015364 <__libc_init_array+0xc>
 8015386:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801538a:	4798      	blx	r3
 801538c:	3501      	adds	r5, #1
 801538e:	e7f2      	b.n	8015376 <__libc_init_array+0x1e>
 8015390:	0801a15c 	.word	0x0801a15c
 8015394:	0801a15c 	.word	0x0801a15c
 8015398:	0801a15c 	.word	0x0801a15c
 801539c:	0801a164 	.word	0x0801a164

080153a0 <memset>:
 80153a0:	4402      	add	r2, r0
 80153a2:	4603      	mov	r3, r0
 80153a4:	4293      	cmp	r3, r2
 80153a6:	d100      	bne.n	80153aa <memset+0xa>
 80153a8:	4770      	bx	lr
 80153aa:	f803 1b01 	strb.w	r1, [r3], #1
 80153ae:	e7f9      	b.n	80153a4 <memset+0x4>

080153b0 <__cvt>:
 80153b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80153b4:	ec55 4b10 	vmov	r4, r5, d0
 80153b8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80153ba:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80153be:	2d00      	cmp	r5, #0
 80153c0:	460e      	mov	r6, r1
 80153c2:	4691      	mov	r9, r2
 80153c4:	4619      	mov	r1, r3
 80153c6:	bfb8      	it	lt
 80153c8:	4622      	movlt	r2, r4
 80153ca:	462b      	mov	r3, r5
 80153cc:	f027 0720 	bic.w	r7, r7, #32
 80153d0:	bfbb      	ittet	lt
 80153d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80153d6:	461d      	movlt	r5, r3
 80153d8:	2300      	movge	r3, #0
 80153da:	232d      	movlt	r3, #45	; 0x2d
 80153dc:	bfb8      	it	lt
 80153de:	4614      	movlt	r4, r2
 80153e0:	2f46      	cmp	r7, #70	; 0x46
 80153e2:	700b      	strb	r3, [r1, #0]
 80153e4:	d004      	beq.n	80153f0 <__cvt+0x40>
 80153e6:	2f45      	cmp	r7, #69	; 0x45
 80153e8:	d100      	bne.n	80153ec <__cvt+0x3c>
 80153ea:	3601      	adds	r6, #1
 80153ec:	2102      	movs	r1, #2
 80153ee:	e000      	b.n	80153f2 <__cvt+0x42>
 80153f0:	2103      	movs	r1, #3
 80153f2:	ab03      	add	r3, sp, #12
 80153f4:	9301      	str	r3, [sp, #4]
 80153f6:	ab02      	add	r3, sp, #8
 80153f8:	9300      	str	r3, [sp, #0]
 80153fa:	4632      	mov	r2, r6
 80153fc:	4653      	mov	r3, sl
 80153fe:	ec45 4b10 	vmov	d0, r4, r5
 8015402:	f001 fdfd 	bl	8017000 <_dtoa_r>
 8015406:	2f47      	cmp	r7, #71	; 0x47
 8015408:	4680      	mov	r8, r0
 801540a:	d102      	bne.n	8015412 <__cvt+0x62>
 801540c:	f019 0f01 	tst.w	r9, #1
 8015410:	d026      	beq.n	8015460 <__cvt+0xb0>
 8015412:	2f46      	cmp	r7, #70	; 0x46
 8015414:	eb08 0906 	add.w	r9, r8, r6
 8015418:	d111      	bne.n	801543e <__cvt+0x8e>
 801541a:	f898 3000 	ldrb.w	r3, [r8]
 801541e:	2b30      	cmp	r3, #48	; 0x30
 8015420:	d10a      	bne.n	8015438 <__cvt+0x88>
 8015422:	2200      	movs	r2, #0
 8015424:	2300      	movs	r3, #0
 8015426:	4620      	mov	r0, r4
 8015428:	4629      	mov	r1, r5
 801542a:	f7eb fb65 	bl	8000af8 <__aeabi_dcmpeq>
 801542e:	b918      	cbnz	r0, 8015438 <__cvt+0x88>
 8015430:	f1c6 0601 	rsb	r6, r6, #1
 8015434:	f8ca 6000 	str.w	r6, [sl]
 8015438:	f8da 3000 	ldr.w	r3, [sl]
 801543c:	4499      	add	r9, r3
 801543e:	2200      	movs	r2, #0
 8015440:	2300      	movs	r3, #0
 8015442:	4620      	mov	r0, r4
 8015444:	4629      	mov	r1, r5
 8015446:	f7eb fb57 	bl	8000af8 <__aeabi_dcmpeq>
 801544a:	b938      	cbnz	r0, 801545c <__cvt+0xac>
 801544c:	2230      	movs	r2, #48	; 0x30
 801544e:	9b03      	ldr	r3, [sp, #12]
 8015450:	454b      	cmp	r3, r9
 8015452:	d205      	bcs.n	8015460 <__cvt+0xb0>
 8015454:	1c59      	adds	r1, r3, #1
 8015456:	9103      	str	r1, [sp, #12]
 8015458:	701a      	strb	r2, [r3, #0]
 801545a:	e7f8      	b.n	801544e <__cvt+0x9e>
 801545c:	f8cd 900c 	str.w	r9, [sp, #12]
 8015460:	9b03      	ldr	r3, [sp, #12]
 8015462:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015464:	eba3 0308 	sub.w	r3, r3, r8
 8015468:	4640      	mov	r0, r8
 801546a:	6013      	str	r3, [r2, #0]
 801546c:	b004      	add	sp, #16
 801546e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08015472 <__exponent>:
 8015472:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015474:	2900      	cmp	r1, #0
 8015476:	4604      	mov	r4, r0
 8015478:	bfba      	itte	lt
 801547a:	4249      	neglt	r1, r1
 801547c:	232d      	movlt	r3, #45	; 0x2d
 801547e:	232b      	movge	r3, #43	; 0x2b
 8015480:	2909      	cmp	r1, #9
 8015482:	f804 2b02 	strb.w	r2, [r4], #2
 8015486:	7043      	strb	r3, [r0, #1]
 8015488:	dd20      	ble.n	80154cc <__exponent+0x5a>
 801548a:	f10d 0307 	add.w	r3, sp, #7
 801548e:	461f      	mov	r7, r3
 8015490:	260a      	movs	r6, #10
 8015492:	fb91 f5f6 	sdiv	r5, r1, r6
 8015496:	fb06 1115 	mls	r1, r6, r5, r1
 801549a:	3130      	adds	r1, #48	; 0x30
 801549c:	2d09      	cmp	r5, #9
 801549e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80154a2:	f103 32ff 	add.w	r2, r3, #4294967295
 80154a6:	4629      	mov	r1, r5
 80154a8:	dc09      	bgt.n	80154be <__exponent+0x4c>
 80154aa:	3130      	adds	r1, #48	; 0x30
 80154ac:	3b02      	subs	r3, #2
 80154ae:	f802 1c01 	strb.w	r1, [r2, #-1]
 80154b2:	42bb      	cmp	r3, r7
 80154b4:	4622      	mov	r2, r4
 80154b6:	d304      	bcc.n	80154c2 <__exponent+0x50>
 80154b8:	1a10      	subs	r0, r2, r0
 80154ba:	b003      	add	sp, #12
 80154bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80154be:	4613      	mov	r3, r2
 80154c0:	e7e7      	b.n	8015492 <__exponent+0x20>
 80154c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80154c6:	f804 2b01 	strb.w	r2, [r4], #1
 80154ca:	e7f2      	b.n	80154b2 <__exponent+0x40>
 80154cc:	2330      	movs	r3, #48	; 0x30
 80154ce:	4419      	add	r1, r3
 80154d0:	7083      	strb	r3, [r0, #2]
 80154d2:	1d02      	adds	r2, r0, #4
 80154d4:	70c1      	strb	r1, [r0, #3]
 80154d6:	e7ef      	b.n	80154b8 <__exponent+0x46>

080154d8 <_printf_float>:
 80154d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154dc:	b08d      	sub	sp, #52	; 0x34
 80154de:	460c      	mov	r4, r1
 80154e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80154e4:	4616      	mov	r6, r2
 80154e6:	461f      	mov	r7, r3
 80154e8:	4605      	mov	r5, r0
 80154ea:	f002 fe7b 	bl	80181e4 <_localeconv_r>
 80154ee:	6803      	ldr	r3, [r0, #0]
 80154f0:	9304      	str	r3, [sp, #16]
 80154f2:	4618      	mov	r0, r3
 80154f4:	f7ea fe84 	bl	8000200 <strlen>
 80154f8:	2300      	movs	r3, #0
 80154fa:	930a      	str	r3, [sp, #40]	; 0x28
 80154fc:	f8d8 3000 	ldr.w	r3, [r8]
 8015500:	9005      	str	r0, [sp, #20]
 8015502:	3307      	adds	r3, #7
 8015504:	f023 0307 	bic.w	r3, r3, #7
 8015508:	f103 0208 	add.w	r2, r3, #8
 801550c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015510:	f8d4 b000 	ldr.w	fp, [r4]
 8015514:	f8c8 2000 	str.w	r2, [r8]
 8015518:	e9d3 2300 	ldrd	r2, r3, [r3]
 801551c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015520:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8015524:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015528:	9307      	str	r3, [sp, #28]
 801552a:	f8cd 8018 	str.w	r8, [sp, #24]
 801552e:	f04f 32ff 	mov.w	r2, #4294967295
 8015532:	4ba7      	ldr	r3, [pc, #668]	; (80157d0 <_printf_float+0x2f8>)
 8015534:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015538:	f7eb fb10 	bl	8000b5c <__aeabi_dcmpun>
 801553c:	bb70      	cbnz	r0, 801559c <_printf_float+0xc4>
 801553e:	f04f 32ff 	mov.w	r2, #4294967295
 8015542:	4ba3      	ldr	r3, [pc, #652]	; (80157d0 <_printf_float+0x2f8>)
 8015544:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015548:	f7eb faea 	bl	8000b20 <__aeabi_dcmple>
 801554c:	bb30      	cbnz	r0, 801559c <_printf_float+0xc4>
 801554e:	2200      	movs	r2, #0
 8015550:	2300      	movs	r3, #0
 8015552:	4640      	mov	r0, r8
 8015554:	4649      	mov	r1, r9
 8015556:	f7eb fad9 	bl	8000b0c <__aeabi_dcmplt>
 801555a:	b110      	cbz	r0, 8015562 <_printf_float+0x8a>
 801555c:	232d      	movs	r3, #45	; 0x2d
 801555e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015562:	4a9c      	ldr	r2, [pc, #624]	; (80157d4 <_printf_float+0x2fc>)
 8015564:	4b9c      	ldr	r3, [pc, #624]	; (80157d8 <_printf_float+0x300>)
 8015566:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801556a:	bf8c      	ite	hi
 801556c:	4690      	movhi	r8, r2
 801556e:	4698      	movls	r8, r3
 8015570:	2303      	movs	r3, #3
 8015572:	f02b 0204 	bic.w	r2, fp, #4
 8015576:	6123      	str	r3, [r4, #16]
 8015578:	6022      	str	r2, [r4, #0]
 801557a:	f04f 0900 	mov.w	r9, #0
 801557e:	9700      	str	r7, [sp, #0]
 8015580:	4633      	mov	r3, r6
 8015582:	aa0b      	add	r2, sp, #44	; 0x2c
 8015584:	4621      	mov	r1, r4
 8015586:	4628      	mov	r0, r5
 8015588:	f000 f9e6 	bl	8015958 <_printf_common>
 801558c:	3001      	adds	r0, #1
 801558e:	f040 808d 	bne.w	80156ac <_printf_float+0x1d4>
 8015592:	f04f 30ff 	mov.w	r0, #4294967295
 8015596:	b00d      	add	sp, #52	; 0x34
 8015598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801559c:	4642      	mov	r2, r8
 801559e:	464b      	mov	r3, r9
 80155a0:	4640      	mov	r0, r8
 80155a2:	4649      	mov	r1, r9
 80155a4:	f7eb fada 	bl	8000b5c <__aeabi_dcmpun>
 80155a8:	b110      	cbz	r0, 80155b0 <_printf_float+0xd8>
 80155aa:	4a8c      	ldr	r2, [pc, #560]	; (80157dc <_printf_float+0x304>)
 80155ac:	4b8c      	ldr	r3, [pc, #560]	; (80157e0 <_printf_float+0x308>)
 80155ae:	e7da      	b.n	8015566 <_printf_float+0x8e>
 80155b0:	6861      	ldr	r1, [r4, #4]
 80155b2:	1c4b      	adds	r3, r1, #1
 80155b4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80155b8:	a80a      	add	r0, sp, #40	; 0x28
 80155ba:	d13e      	bne.n	801563a <_printf_float+0x162>
 80155bc:	2306      	movs	r3, #6
 80155be:	6063      	str	r3, [r4, #4]
 80155c0:	2300      	movs	r3, #0
 80155c2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80155c6:	ab09      	add	r3, sp, #36	; 0x24
 80155c8:	9300      	str	r3, [sp, #0]
 80155ca:	ec49 8b10 	vmov	d0, r8, r9
 80155ce:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80155d2:	6022      	str	r2, [r4, #0]
 80155d4:	f8cd a004 	str.w	sl, [sp, #4]
 80155d8:	6861      	ldr	r1, [r4, #4]
 80155da:	4628      	mov	r0, r5
 80155dc:	f7ff fee8 	bl	80153b0 <__cvt>
 80155e0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80155e4:	2b47      	cmp	r3, #71	; 0x47
 80155e6:	4680      	mov	r8, r0
 80155e8:	d109      	bne.n	80155fe <_printf_float+0x126>
 80155ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80155ec:	1cd8      	adds	r0, r3, #3
 80155ee:	db02      	blt.n	80155f6 <_printf_float+0x11e>
 80155f0:	6862      	ldr	r2, [r4, #4]
 80155f2:	4293      	cmp	r3, r2
 80155f4:	dd47      	ble.n	8015686 <_printf_float+0x1ae>
 80155f6:	f1aa 0a02 	sub.w	sl, sl, #2
 80155fa:	fa5f fa8a 	uxtb.w	sl, sl
 80155fe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8015602:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015604:	d824      	bhi.n	8015650 <_printf_float+0x178>
 8015606:	3901      	subs	r1, #1
 8015608:	4652      	mov	r2, sl
 801560a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801560e:	9109      	str	r1, [sp, #36]	; 0x24
 8015610:	f7ff ff2f 	bl	8015472 <__exponent>
 8015614:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015616:	1813      	adds	r3, r2, r0
 8015618:	2a01      	cmp	r2, #1
 801561a:	4681      	mov	r9, r0
 801561c:	6123      	str	r3, [r4, #16]
 801561e:	dc02      	bgt.n	8015626 <_printf_float+0x14e>
 8015620:	6822      	ldr	r2, [r4, #0]
 8015622:	07d1      	lsls	r1, r2, #31
 8015624:	d501      	bpl.n	801562a <_printf_float+0x152>
 8015626:	3301      	adds	r3, #1
 8015628:	6123      	str	r3, [r4, #16]
 801562a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801562e:	2b00      	cmp	r3, #0
 8015630:	d0a5      	beq.n	801557e <_printf_float+0xa6>
 8015632:	232d      	movs	r3, #45	; 0x2d
 8015634:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015638:	e7a1      	b.n	801557e <_printf_float+0xa6>
 801563a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801563e:	f000 8177 	beq.w	8015930 <_printf_float+0x458>
 8015642:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8015646:	d1bb      	bne.n	80155c0 <_printf_float+0xe8>
 8015648:	2900      	cmp	r1, #0
 801564a:	d1b9      	bne.n	80155c0 <_printf_float+0xe8>
 801564c:	2301      	movs	r3, #1
 801564e:	e7b6      	b.n	80155be <_printf_float+0xe6>
 8015650:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8015654:	d119      	bne.n	801568a <_printf_float+0x1b2>
 8015656:	2900      	cmp	r1, #0
 8015658:	6863      	ldr	r3, [r4, #4]
 801565a:	dd0c      	ble.n	8015676 <_printf_float+0x19e>
 801565c:	6121      	str	r1, [r4, #16]
 801565e:	b913      	cbnz	r3, 8015666 <_printf_float+0x18e>
 8015660:	6822      	ldr	r2, [r4, #0]
 8015662:	07d2      	lsls	r2, r2, #31
 8015664:	d502      	bpl.n	801566c <_printf_float+0x194>
 8015666:	3301      	adds	r3, #1
 8015668:	440b      	add	r3, r1
 801566a:	6123      	str	r3, [r4, #16]
 801566c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801566e:	65a3      	str	r3, [r4, #88]	; 0x58
 8015670:	f04f 0900 	mov.w	r9, #0
 8015674:	e7d9      	b.n	801562a <_printf_float+0x152>
 8015676:	b913      	cbnz	r3, 801567e <_printf_float+0x1a6>
 8015678:	6822      	ldr	r2, [r4, #0]
 801567a:	07d0      	lsls	r0, r2, #31
 801567c:	d501      	bpl.n	8015682 <_printf_float+0x1aa>
 801567e:	3302      	adds	r3, #2
 8015680:	e7f3      	b.n	801566a <_printf_float+0x192>
 8015682:	2301      	movs	r3, #1
 8015684:	e7f1      	b.n	801566a <_printf_float+0x192>
 8015686:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801568a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801568e:	4293      	cmp	r3, r2
 8015690:	db05      	blt.n	801569e <_printf_float+0x1c6>
 8015692:	6822      	ldr	r2, [r4, #0]
 8015694:	6123      	str	r3, [r4, #16]
 8015696:	07d1      	lsls	r1, r2, #31
 8015698:	d5e8      	bpl.n	801566c <_printf_float+0x194>
 801569a:	3301      	adds	r3, #1
 801569c:	e7e5      	b.n	801566a <_printf_float+0x192>
 801569e:	2b00      	cmp	r3, #0
 80156a0:	bfd4      	ite	le
 80156a2:	f1c3 0302 	rsble	r3, r3, #2
 80156a6:	2301      	movgt	r3, #1
 80156a8:	4413      	add	r3, r2
 80156aa:	e7de      	b.n	801566a <_printf_float+0x192>
 80156ac:	6823      	ldr	r3, [r4, #0]
 80156ae:	055a      	lsls	r2, r3, #21
 80156b0:	d407      	bmi.n	80156c2 <_printf_float+0x1ea>
 80156b2:	6923      	ldr	r3, [r4, #16]
 80156b4:	4642      	mov	r2, r8
 80156b6:	4631      	mov	r1, r6
 80156b8:	4628      	mov	r0, r5
 80156ba:	47b8      	blx	r7
 80156bc:	3001      	adds	r0, #1
 80156be:	d12b      	bne.n	8015718 <_printf_float+0x240>
 80156c0:	e767      	b.n	8015592 <_printf_float+0xba>
 80156c2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80156c6:	f240 80dc 	bls.w	8015882 <_printf_float+0x3aa>
 80156ca:	2200      	movs	r2, #0
 80156cc:	2300      	movs	r3, #0
 80156ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80156d2:	f7eb fa11 	bl	8000af8 <__aeabi_dcmpeq>
 80156d6:	2800      	cmp	r0, #0
 80156d8:	d033      	beq.n	8015742 <_printf_float+0x26a>
 80156da:	2301      	movs	r3, #1
 80156dc:	4a41      	ldr	r2, [pc, #260]	; (80157e4 <_printf_float+0x30c>)
 80156de:	4631      	mov	r1, r6
 80156e0:	4628      	mov	r0, r5
 80156e2:	47b8      	blx	r7
 80156e4:	3001      	adds	r0, #1
 80156e6:	f43f af54 	beq.w	8015592 <_printf_float+0xba>
 80156ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80156ee:	429a      	cmp	r2, r3
 80156f0:	db02      	blt.n	80156f8 <_printf_float+0x220>
 80156f2:	6823      	ldr	r3, [r4, #0]
 80156f4:	07d8      	lsls	r0, r3, #31
 80156f6:	d50f      	bpl.n	8015718 <_printf_float+0x240>
 80156f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80156fc:	4631      	mov	r1, r6
 80156fe:	4628      	mov	r0, r5
 8015700:	47b8      	blx	r7
 8015702:	3001      	adds	r0, #1
 8015704:	f43f af45 	beq.w	8015592 <_printf_float+0xba>
 8015708:	f04f 0800 	mov.w	r8, #0
 801570c:	f104 091a 	add.w	r9, r4, #26
 8015710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015712:	3b01      	subs	r3, #1
 8015714:	4543      	cmp	r3, r8
 8015716:	dc09      	bgt.n	801572c <_printf_float+0x254>
 8015718:	6823      	ldr	r3, [r4, #0]
 801571a:	079b      	lsls	r3, r3, #30
 801571c:	f100 8103 	bmi.w	8015926 <_printf_float+0x44e>
 8015720:	68e0      	ldr	r0, [r4, #12]
 8015722:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015724:	4298      	cmp	r0, r3
 8015726:	bfb8      	it	lt
 8015728:	4618      	movlt	r0, r3
 801572a:	e734      	b.n	8015596 <_printf_float+0xbe>
 801572c:	2301      	movs	r3, #1
 801572e:	464a      	mov	r2, r9
 8015730:	4631      	mov	r1, r6
 8015732:	4628      	mov	r0, r5
 8015734:	47b8      	blx	r7
 8015736:	3001      	adds	r0, #1
 8015738:	f43f af2b 	beq.w	8015592 <_printf_float+0xba>
 801573c:	f108 0801 	add.w	r8, r8, #1
 8015740:	e7e6      	b.n	8015710 <_printf_float+0x238>
 8015742:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015744:	2b00      	cmp	r3, #0
 8015746:	dc2b      	bgt.n	80157a0 <_printf_float+0x2c8>
 8015748:	2301      	movs	r3, #1
 801574a:	4a26      	ldr	r2, [pc, #152]	; (80157e4 <_printf_float+0x30c>)
 801574c:	4631      	mov	r1, r6
 801574e:	4628      	mov	r0, r5
 8015750:	47b8      	blx	r7
 8015752:	3001      	adds	r0, #1
 8015754:	f43f af1d 	beq.w	8015592 <_printf_float+0xba>
 8015758:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801575a:	b923      	cbnz	r3, 8015766 <_printf_float+0x28e>
 801575c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801575e:	b913      	cbnz	r3, 8015766 <_printf_float+0x28e>
 8015760:	6823      	ldr	r3, [r4, #0]
 8015762:	07d9      	lsls	r1, r3, #31
 8015764:	d5d8      	bpl.n	8015718 <_printf_float+0x240>
 8015766:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801576a:	4631      	mov	r1, r6
 801576c:	4628      	mov	r0, r5
 801576e:	47b8      	blx	r7
 8015770:	3001      	adds	r0, #1
 8015772:	f43f af0e 	beq.w	8015592 <_printf_float+0xba>
 8015776:	f04f 0900 	mov.w	r9, #0
 801577a:	f104 0a1a 	add.w	sl, r4, #26
 801577e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015780:	425b      	negs	r3, r3
 8015782:	454b      	cmp	r3, r9
 8015784:	dc01      	bgt.n	801578a <_printf_float+0x2b2>
 8015786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015788:	e794      	b.n	80156b4 <_printf_float+0x1dc>
 801578a:	2301      	movs	r3, #1
 801578c:	4652      	mov	r2, sl
 801578e:	4631      	mov	r1, r6
 8015790:	4628      	mov	r0, r5
 8015792:	47b8      	blx	r7
 8015794:	3001      	adds	r0, #1
 8015796:	f43f aefc 	beq.w	8015592 <_printf_float+0xba>
 801579a:	f109 0901 	add.w	r9, r9, #1
 801579e:	e7ee      	b.n	801577e <_printf_float+0x2a6>
 80157a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80157a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80157a4:	429a      	cmp	r2, r3
 80157a6:	bfa8      	it	ge
 80157a8:	461a      	movge	r2, r3
 80157aa:	2a00      	cmp	r2, #0
 80157ac:	4691      	mov	r9, r2
 80157ae:	dd07      	ble.n	80157c0 <_printf_float+0x2e8>
 80157b0:	4613      	mov	r3, r2
 80157b2:	4631      	mov	r1, r6
 80157b4:	4642      	mov	r2, r8
 80157b6:	4628      	mov	r0, r5
 80157b8:	47b8      	blx	r7
 80157ba:	3001      	adds	r0, #1
 80157bc:	f43f aee9 	beq.w	8015592 <_printf_float+0xba>
 80157c0:	f104 031a 	add.w	r3, r4, #26
 80157c4:	f04f 0b00 	mov.w	fp, #0
 80157c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80157cc:	9306      	str	r3, [sp, #24]
 80157ce:	e015      	b.n	80157fc <_printf_float+0x324>
 80157d0:	7fefffff 	.word	0x7fefffff
 80157d4:	08019e2c 	.word	0x08019e2c
 80157d8:	08019e28 	.word	0x08019e28
 80157dc:	08019e34 	.word	0x08019e34
 80157e0:	08019e30 	.word	0x08019e30
 80157e4:	08019feb 	.word	0x08019feb
 80157e8:	2301      	movs	r3, #1
 80157ea:	9a06      	ldr	r2, [sp, #24]
 80157ec:	4631      	mov	r1, r6
 80157ee:	4628      	mov	r0, r5
 80157f0:	47b8      	blx	r7
 80157f2:	3001      	adds	r0, #1
 80157f4:	f43f aecd 	beq.w	8015592 <_printf_float+0xba>
 80157f8:	f10b 0b01 	add.w	fp, fp, #1
 80157fc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8015800:	ebaa 0309 	sub.w	r3, sl, r9
 8015804:	455b      	cmp	r3, fp
 8015806:	dcef      	bgt.n	80157e8 <_printf_float+0x310>
 8015808:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801580c:	429a      	cmp	r2, r3
 801580e:	44d0      	add	r8, sl
 8015810:	db15      	blt.n	801583e <_printf_float+0x366>
 8015812:	6823      	ldr	r3, [r4, #0]
 8015814:	07da      	lsls	r2, r3, #31
 8015816:	d412      	bmi.n	801583e <_printf_float+0x366>
 8015818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801581a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801581c:	eba3 020a 	sub.w	r2, r3, sl
 8015820:	eba3 0a01 	sub.w	sl, r3, r1
 8015824:	4592      	cmp	sl, r2
 8015826:	bfa8      	it	ge
 8015828:	4692      	movge	sl, r2
 801582a:	f1ba 0f00 	cmp.w	sl, #0
 801582e:	dc0e      	bgt.n	801584e <_printf_float+0x376>
 8015830:	f04f 0800 	mov.w	r8, #0
 8015834:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015838:	f104 091a 	add.w	r9, r4, #26
 801583c:	e019      	b.n	8015872 <_printf_float+0x39a>
 801583e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015842:	4631      	mov	r1, r6
 8015844:	4628      	mov	r0, r5
 8015846:	47b8      	blx	r7
 8015848:	3001      	adds	r0, #1
 801584a:	d1e5      	bne.n	8015818 <_printf_float+0x340>
 801584c:	e6a1      	b.n	8015592 <_printf_float+0xba>
 801584e:	4653      	mov	r3, sl
 8015850:	4642      	mov	r2, r8
 8015852:	4631      	mov	r1, r6
 8015854:	4628      	mov	r0, r5
 8015856:	47b8      	blx	r7
 8015858:	3001      	adds	r0, #1
 801585a:	d1e9      	bne.n	8015830 <_printf_float+0x358>
 801585c:	e699      	b.n	8015592 <_printf_float+0xba>
 801585e:	2301      	movs	r3, #1
 8015860:	464a      	mov	r2, r9
 8015862:	4631      	mov	r1, r6
 8015864:	4628      	mov	r0, r5
 8015866:	47b8      	blx	r7
 8015868:	3001      	adds	r0, #1
 801586a:	f43f ae92 	beq.w	8015592 <_printf_float+0xba>
 801586e:	f108 0801 	add.w	r8, r8, #1
 8015872:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015876:	1a9b      	subs	r3, r3, r2
 8015878:	eba3 030a 	sub.w	r3, r3, sl
 801587c:	4543      	cmp	r3, r8
 801587e:	dcee      	bgt.n	801585e <_printf_float+0x386>
 8015880:	e74a      	b.n	8015718 <_printf_float+0x240>
 8015882:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015884:	2a01      	cmp	r2, #1
 8015886:	dc01      	bgt.n	801588c <_printf_float+0x3b4>
 8015888:	07db      	lsls	r3, r3, #31
 801588a:	d53a      	bpl.n	8015902 <_printf_float+0x42a>
 801588c:	2301      	movs	r3, #1
 801588e:	4642      	mov	r2, r8
 8015890:	4631      	mov	r1, r6
 8015892:	4628      	mov	r0, r5
 8015894:	47b8      	blx	r7
 8015896:	3001      	adds	r0, #1
 8015898:	f43f ae7b 	beq.w	8015592 <_printf_float+0xba>
 801589c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80158a0:	4631      	mov	r1, r6
 80158a2:	4628      	mov	r0, r5
 80158a4:	47b8      	blx	r7
 80158a6:	3001      	adds	r0, #1
 80158a8:	f108 0801 	add.w	r8, r8, #1
 80158ac:	f43f ae71 	beq.w	8015592 <_printf_float+0xba>
 80158b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80158b2:	2200      	movs	r2, #0
 80158b4:	f103 3aff 	add.w	sl, r3, #4294967295
 80158b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80158bc:	2300      	movs	r3, #0
 80158be:	f7eb f91b 	bl	8000af8 <__aeabi_dcmpeq>
 80158c2:	b9c8      	cbnz	r0, 80158f8 <_printf_float+0x420>
 80158c4:	4653      	mov	r3, sl
 80158c6:	4642      	mov	r2, r8
 80158c8:	4631      	mov	r1, r6
 80158ca:	4628      	mov	r0, r5
 80158cc:	47b8      	blx	r7
 80158ce:	3001      	adds	r0, #1
 80158d0:	d10e      	bne.n	80158f0 <_printf_float+0x418>
 80158d2:	e65e      	b.n	8015592 <_printf_float+0xba>
 80158d4:	2301      	movs	r3, #1
 80158d6:	4652      	mov	r2, sl
 80158d8:	4631      	mov	r1, r6
 80158da:	4628      	mov	r0, r5
 80158dc:	47b8      	blx	r7
 80158de:	3001      	adds	r0, #1
 80158e0:	f43f ae57 	beq.w	8015592 <_printf_float+0xba>
 80158e4:	f108 0801 	add.w	r8, r8, #1
 80158e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80158ea:	3b01      	subs	r3, #1
 80158ec:	4543      	cmp	r3, r8
 80158ee:	dcf1      	bgt.n	80158d4 <_printf_float+0x3fc>
 80158f0:	464b      	mov	r3, r9
 80158f2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80158f6:	e6de      	b.n	80156b6 <_printf_float+0x1de>
 80158f8:	f04f 0800 	mov.w	r8, #0
 80158fc:	f104 0a1a 	add.w	sl, r4, #26
 8015900:	e7f2      	b.n	80158e8 <_printf_float+0x410>
 8015902:	2301      	movs	r3, #1
 8015904:	e7df      	b.n	80158c6 <_printf_float+0x3ee>
 8015906:	2301      	movs	r3, #1
 8015908:	464a      	mov	r2, r9
 801590a:	4631      	mov	r1, r6
 801590c:	4628      	mov	r0, r5
 801590e:	47b8      	blx	r7
 8015910:	3001      	adds	r0, #1
 8015912:	f43f ae3e 	beq.w	8015592 <_printf_float+0xba>
 8015916:	f108 0801 	add.w	r8, r8, #1
 801591a:	68e3      	ldr	r3, [r4, #12]
 801591c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801591e:	1a9b      	subs	r3, r3, r2
 8015920:	4543      	cmp	r3, r8
 8015922:	dcf0      	bgt.n	8015906 <_printf_float+0x42e>
 8015924:	e6fc      	b.n	8015720 <_printf_float+0x248>
 8015926:	f04f 0800 	mov.w	r8, #0
 801592a:	f104 0919 	add.w	r9, r4, #25
 801592e:	e7f4      	b.n	801591a <_printf_float+0x442>
 8015930:	2900      	cmp	r1, #0
 8015932:	f43f ae8b 	beq.w	801564c <_printf_float+0x174>
 8015936:	2300      	movs	r3, #0
 8015938:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801593c:	ab09      	add	r3, sp, #36	; 0x24
 801593e:	9300      	str	r3, [sp, #0]
 8015940:	ec49 8b10 	vmov	d0, r8, r9
 8015944:	6022      	str	r2, [r4, #0]
 8015946:	f8cd a004 	str.w	sl, [sp, #4]
 801594a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801594e:	4628      	mov	r0, r5
 8015950:	f7ff fd2e 	bl	80153b0 <__cvt>
 8015954:	4680      	mov	r8, r0
 8015956:	e648      	b.n	80155ea <_printf_float+0x112>

08015958 <_printf_common>:
 8015958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801595c:	4691      	mov	r9, r2
 801595e:	461f      	mov	r7, r3
 8015960:	688a      	ldr	r2, [r1, #8]
 8015962:	690b      	ldr	r3, [r1, #16]
 8015964:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015968:	4293      	cmp	r3, r2
 801596a:	bfb8      	it	lt
 801596c:	4613      	movlt	r3, r2
 801596e:	f8c9 3000 	str.w	r3, [r9]
 8015972:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015976:	4606      	mov	r6, r0
 8015978:	460c      	mov	r4, r1
 801597a:	b112      	cbz	r2, 8015982 <_printf_common+0x2a>
 801597c:	3301      	adds	r3, #1
 801597e:	f8c9 3000 	str.w	r3, [r9]
 8015982:	6823      	ldr	r3, [r4, #0]
 8015984:	0699      	lsls	r1, r3, #26
 8015986:	bf42      	ittt	mi
 8015988:	f8d9 3000 	ldrmi.w	r3, [r9]
 801598c:	3302      	addmi	r3, #2
 801598e:	f8c9 3000 	strmi.w	r3, [r9]
 8015992:	6825      	ldr	r5, [r4, #0]
 8015994:	f015 0506 	ands.w	r5, r5, #6
 8015998:	d107      	bne.n	80159aa <_printf_common+0x52>
 801599a:	f104 0a19 	add.w	sl, r4, #25
 801599e:	68e3      	ldr	r3, [r4, #12]
 80159a0:	f8d9 2000 	ldr.w	r2, [r9]
 80159a4:	1a9b      	subs	r3, r3, r2
 80159a6:	42ab      	cmp	r3, r5
 80159a8:	dc28      	bgt.n	80159fc <_printf_common+0xa4>
 80159aa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80159ae:	6822      	ldr	r2, [r4, #0]
 80159b0:	3300      	adds	r3, #0
 80159b2:	bf18      	it	ne
 80159b4:	2301      	movne	r3, #1
 80159b6:	0692      	lsls	r2, r2, #26
 80159b8:	d42d      	bmi.n	8015a16 <_printf_common+0xbe>
 80159ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80159be:	4639      	mov	r1, r7
 80159c0:	4630      	mov	r0, r6
 80159c2:	47c0      	blx	r8
 80159c4:	3001      	adds	r0, #1
 80159c6:	d020      	beq.n	8015a0a <_printf_common+0xb2>
 80159c8:	6823      	ldr	r3, [r4, #0]
 80159ca:	68e5      	ldr	r5, [r4, #12]
 80159cc:	f8d9 2000 	ldr.w	r2, [r9]
 80159d0:	f003 0306 	and.w	r3, r3, #6
 80159d4:	2b04      	cmp	r3, #4
 80159d6:	bf08      	it	eq
 80159d8:	1aad      	subeq	r5, r5, r2
 80159da:	68a3      	ldr	r3, [r4, #8]
 80159dc:	6922      	ldr	r2, [r4, #16]
 80159de:	bf0c      	ite	eq
 80159e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80159e4:	2500      	movne	r5, #0
 80159e6:	4293      	cmp	r3, r2
 80159e8:	bfc4      	itt	gt
 80159ea:	1a9b      	subgt	r3, r3, r2
 80159ec:	18ed      	addgt	r5, r5, r3
 80159ee:	f04f 0900 	mov.w	r9, #0
 80159f2:	341a      	adds	r4, #26
 80159f4:	454d      	cmp	r5, r9
 80159f6:	d11a      	bne.n	8015a2e <_printf_common+0xd6>
 80159f8:	2000      	movs	r0, #0
 80159fa:	e008      	b.n	8015a0e <_printf_common+0xb6>
 80159fc:	2301      	movs	r3, #1
 80159fe:	4652      	mov	r2, sl
 8015a00:	4639      	mov	r1, r7
 8015a02:	4630      	mov	r0, r6
 8015a04:	47c0      	blx	r8
 8015a06:	3001      	adds	r0, #1
 8015a08:	d103      	bne.n	8015a12 <_printf_common+0xba>
 8015a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8015a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a12:	3501      	adds	r5, #1
 8015a14:	e7c3      	b.n	801599e <_printf_common+0x46>
 8015a16:	18e1      	adds	r1, r4, r3
 8015a18:	1c5a      	adds	r2, r3, #1
 8015a1a:	2030      	movs	r0, #48	; 0x30
 8015a1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015a20:	4422      	add	r2, r4
 8015a22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015a26:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015a2a:	3302      	adds	r3, #2
 8015a2c:	e7c5      	b.n	80159ba <_printf_common+0x62>
 8015a2e:	2301      	movs	r3, #1
 8015a30:	4622      	mov	r2, r4
 8015a32:	4639      	mov	r1, r7
 8015a34:	4630      	mov	r0, r6
 8015a36:	47c0      	blx	r8
 8015a38:	3001      	adds	r0, #1
 8015a3a:	d0e6      	beq.n	8015a0a <_printf_common+0xb2>
 8015a3c:	f109 0901 	add.w	r9, r9, #1
 8015a40:	e7d8      	b.n	80159f4 <_printf_common+0x9c>
	...

08015a44 <_printf_i>:
 8015a44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015a48:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015a4c:	460c      	mov	r4, r1
 8015a4e:	7e09      	ldrb	r1, [r1, #24]
 8015a50:	b085      	sub	sp, #20
 8015a52:	296e      	cmp	r1, #110	; 0x6e
 8015a54:	4617      	mov	r7, r2
 8015a56:	4606      	mov	r6, r0
 8015a58:	4698      	mov	r8, r3
 8015a5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015a5c:	f000 80b3 	beq.w	8015bc6 <_printf_i+0x182>
 8015a60:	d822      	bhi.n	8015aa8 <_printf_i+0x64>
 8015a62:	2963      	cmp	r1, #99	; 0x63
 8015a64:	d036      	beq.n	8015ad4 <_printf_i+0x90>
 8015a66:	d80a      	bhi.n	8015a7e <_printf_i+0x3a>
 8015a68:	2900      	cmp	r1, #0
 8015a6a:	f000 80b9 	beq.w	8015be0 <_printf_i+0x19c>
 8015a6e:	2958      	cmp	r1, #88	; 0x58
 8015a70:	f000 8083 	beq.w	8015b7a <_printf_i+0x136>
 8015a74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015a78:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015a7c:	e032      	b.n	8015ae4 <_printf_i+0xa0>
 8015a7e:	2964      	cmp	r1, #100	; 0x64
 8015a80:	d001      	beq.n	8015a86 <_printf_i+0x42>
 8015a82:	2969      	cmp	r1, #105	; 0x69
 8015a84:	d1f6      	bne.n	8015a74 <_printf_i+0x30>
 8015a86:	6820      	ldr	r0, [r4, #0]
 8015a88:	6813      	ldr	r3, [r2, #0]
 8015a8a:	0605      	lsls	r5, r0, #24
 8015a8c:	f103 0104 	add.w	r1, r3, #4
 8015a90:	d52a      	bpl.n	8015ae8 <_printf_i+0xa4>
 8015a92:	681b      	ldr	r3, [r3, #0]
 8015a94:	6011      	str	r1, [r2, #0]
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	da03      	bge.n	8015aa2 <_printf_i+0x5e>
 8015a9a:	222d      	movs	r2, #45	; 0x2d
 8015a9c:	425b      	negs	r3, r3
 8015a9e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015aa2:	486f      	ldr	r0, [pc, #444]	; (8015c60 <_printf_i+0x21c>)
 8015aa4:	220a      	movs	r2, #10
 8015aa6:	e039      	b.n	8015b1c <_printf_i+0xd8>
 8015aa8:	2973      	cmp	r1, #115	; 0x73
 8015aaa:	f000 809d 	beq.w	8015be8 <_printf_i+0x1a4>
 8015aae:	d808      	bhi.n	8015ac2 <_printf_i+0x7e>
 8015ab0:	296f      	cmp	r1, #111	; 0x6f
 8015ab2:	d020      	beq.n	8015af6 <_printf_i+0xb2>
 8015ab4:	2970      	cmp	r1, #112	; 0x70
 8015ab6:	d1dd      	bne.n	8015a74 <_printf_i+0x30>
 8015ab8:	6823      	ldr	r3, [r4, #0]
 8015aba:	f043 0320 	orr.w	r3, r3, #32
 8015abe:	6023      	str	r3, [r4, #0]
 8015ac0:	e003      	b.n	8015aca <_printf_i+0x86>
 8015ac2:	2975      	cmp	r1, #117	; 0x75
 8015ac4:	d017      	beq.n	8015af6 <_printf_i+0xb2>
 8015ac6:	2978      	cmp	r1, #120	; 0x78
 8015ac8:	d1d4      	bne.n	8015a74 <_printf_i+0x30>
 8015aca:	2378      	movs	r3, #120	; 0x78
 8015acc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015ad0:	4864      	ldr	r0, [pc, #400]	; (8015c64 <_printf_i+0x220>)
 8015ad2:	e055      	b.n	8015b80 <_printf_i+0x13c>
 8015ad4:	6813      	ldr	r3, [r2, #0]
 8015ad6:	1d19      	adds	r1, r3, #4
 8015ad8:	681b      	ldr	r3, [r3, #0]
 8015ada:	6011      	str	r1, [r2, #0]
 8015adc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015ae0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015ae4:	2301      	movs	r3, #1
 8015ae6:	e08c      	b.n	8015c02 <_printf_i+0x1be>
 8015ae8:	681b      	ldr	r3, [r3, #0]
 8015aea:	6011      	str	r1, [r2, #0]
 8015aec:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015af0:	bf18      	it	ne
 8015af2:	b21b      	sxthne	r3, r3
 8015af4:	e7cf      	b.n	8015a96 <_printf_i+0x52>
 8015af6:	6813      	ldr	r3, [r2, #0]
 8015af8:	6825      	ldr	r5, [r4, #0]
 8015afa:	1d18      	adds	r0, r3, #4
 8015afc:	6010      	str	r0, [r2, #0]
 8015afe:	0628      	lsls	r0, r5, #24
 8015b00:	d501      	bpl.n	8015b06 <_printf_i+0xc2>
 8015b02:	681b      	ldr	r3, [r3, #0]
 8015b04:	e002      	b.n	8015b0c <_printf_i+0xc8>
 8015b06:	0668      	lsls	r0, r5, #25
 8015b08:	d5fb      	bpl.n	8015b02 <_printf_i+0xbe>
 8015b0a:	881b      	ldrh	r3, [r3, #0]
 8015b0c:	4854      	ldr	r0, [pc, #336]	; (8015c60 <_printf_i+0x21c>)
 8015b0e:	296f      	cmp	r1, #111	; 0x6f
 8015b10:	bf14      	ite	ne
 8015b12:	220a      	movne	r2, #10
 8015b14:	2208      	moveq	r2, #8
 8015b16:	2100      	movs	r1, #0
 8015b18:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015b1c:	6865      	ldr	r5, [r4, #4]
 8015b1e:	60a5      	str	r5, [r4, #8]
 8015b20:	2d00      	cmp	r5, #0
 8015b22:	f2c0 8095 	blt.w	8015c50 <_printf_i+0x20c>
 8015b26:	6821      	ldr	r1, [r4, #0]
 8015b28:	f021 0104 	bic.w	r1, r1, #4
 8015b2c:	6021      	str	r1, [r4, #0]
 8015b2e:	2b00      	cmp	r3, #0
 8015b30:	d13d      	bne.n	8015bae <_printf_i+0x16a>
 8015b32:	2d00      	cmp	r5, #0
 8015b34:	f040 808e 	bne.w	8015c54 <_printf_i+0x210>
 8015b38:	4665      	mov	r5, ip
 8015b3a:	2a08      	cmp	r2, #8
 8015b3c:	d10b      	bne.n	8015b56 <_printf_i+0x112>
 8015b3e:	6823      	ldr	r3, [r4, #0]
 8015b40:	07db      	lsls	r3, r3, #31
 8015b42:	d508      	bpl.n	8015b56 <_printf_i+0x112>
 8015b44:	6923      	ldr	r3, [r4, #16]
 8015b46:	6862      	ldr	r2, [r4, #4]
 8015b48:	429a      	cmp	r2, r3
 8015b4a:	bfde      	ittt	le
 8015b4c:	2330      	movle	r3, #48	; 0x30
 8015b4e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015b52:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015b56:	ebac 0305 	sub.w	r3, ip, r5
 8015b5a:	6123      	str	r3, [r4, #16]
 8015b5c:	f8cd 8000 	str.w	r8, [sp]
 8015b60:	463b      	mov	r3, r7
 8015b62:	aa03      	add	r2, sp, #12
 8015b64:	4621      	mov	r1, r4
 8015b66:	4630      	mov	r0, r6
 8015b68:	f7ff fef6 	bl	8015958 <_printf_common>
 8015b6c:	3001      	adds	r0, #1
 8015b6e:	d14d      	bne.n	8015c0c <_printf_i+0x1c8>
 8015b70:	f04f 30ff 	mov.w	r0, #4294967295
 8015b74:	b005      	add	sp, #20
 8015b76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015b7a:	4839      	ldr	r0, [pc, #228]	; (8015c60 <_printf_i+0x21c>)
 8015b7c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8015b80:	6813      	ldr	r3, [r2, #0]
 8015b82:	6821      	ldr	r1, [r4, #0]
 8015b84:	1d1d      	adds	r5, r3, #4
 8015b86:	681b      	ldr	r3, [r3, #0]
 8015b88:	6015      	str	r5, [r2, #0]
 8015b8a:	060a      	lsls	r2, r1, #24
 8015b8c:	d50b      	bpl.n	8015ba6 <_printf_i+0x162>
 8015b8e:	07ca      	lsls	r2, r1, #31
 8015b90:	bf44      	itt	mi
 8015b92:	f041 0120 	orrmi.w	r1, r1, #32
 8015b96:	6021      	strmi	r1, [r4, #0]
 8015b98:	b91b      	cbnz	r3, 8015ba2 <_printf_i+0x15e>
 8015b9a:	6822      	ldr	r2, [r4, #0]
 8015b9c:	f022 0220 	bic.w	r2, r2, #32
 8015ba0:	6022      	str	r2, [r4, #0]
 8015ba2:	2210      	movs	r2, #16
 8015ba4:	e7b7      	b.n	8015b16 <_printf_i+0xd2>
 8015ba6:	064d      	lsls	r5, r1, #25
 8015ba8:	bf48      	it	mi
 8015baa:	b29b      	uxthmi	r3, r3
 8015bac:	e7ef      	b.n	8015b8e <_printf_i+0x14a>
 8015bae:	4665      	mov	r5, ip
 8015bb0:	fbb3 f1f2 	udiv	r1, r3, r2
 8015bb4:	fb02 3311 	mls	r3, r2, r1, r3
 8015bb8:	5cc3      	ldrb	r3, [r0, r3]
 8015bba:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8015bbe:	460b      	mov	r3, r1
 8015bc0:	2900      	cmp	r1, #0
 8015bc2:	d1f5      	bne.n	8015bb0 <_printf_i+0x16c>
 8015bc4:	e7b9      	b.n	8015b3a <_printf_i+0xf6>
 8015bc6:	6813      	ldr	r3, [r2, #0]
 8015bc8:	6825      	ldr	r5, [r4, #0]
 8015bca:	6961      	ldr	r1, [r4, #20]
 8015bcc:	1d18      	adds	r0, r3, #4
 8015bce:	6010      	str	r0, [r2, #0]
 8015bd0:	0628      	lsls	r0, r5, #24
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	d501      	bpl.n	8015bda <_printf_i+0x196>
 8015bd6:	6019      	str	r1, [r3, #0]
 8015bd8:	e002      	b.n	8015be0 <_printf_i+0x19c>
 8015bda:	066a      	lsls	r2, r5, #25
 8015bdc:	d5fb      	bpl.n	8015bd6 <_printf_i+0x192>
 8015bde:	8019      	strh	r1, [r3, #0]
 8015be0:	2300      	movs	r3, #0
 8015be2:	6123      	str	r3, [r4, #16]
 8015be4:	4665      	mov	r5, ip
 8015be6:	e7b9      	b.n	8015b5c <_printf_i+0x118>
 8015be8:	6813      	ldr	r3, [r2, #0]
 8015bea:	1d19      	adds	r1, r3, #4
 8015bec:	6011      	str	r1, [r2, #0]
 8015bee:	681d      	ldr	r5, [r3, #0]
 8015bf0:	6862      	ldr	r2, [r4, #4]
 8015bf2:	2100      	movs	r1, #0
 8015bf4:	4628      	mov	r0, r5
 8015bf6:	f7ea fb0b 	bl	8000210 <memchr>
 8015bfa:	b108      	cbz	r0, 8015c00 <_printf_i+0x1bc>
 8015bfc:	1b40      	subs	r0, r0, r5
 8015bfe:	6060      	str	r0, [r4, #4]
 8015c00:	6863      	ldr	r3, [r4, #4]
 8015c02:	6123      	str	r3, [r4, #16]
 8015c04:	2300      	movs	r3, #0
 8015c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015c0a:	e7a7      	b.n	8015b5c <_printf_i+0x118>
 8015c0c:	6923      	ldr	r3, [r4, #16]
 8015c0e:	462a      	mov	r2, r5
 8015c10:	4639      	mov	r1, r7
 8015c12:	4630      	mov	r0, r6
 8015c14:	47c0      	blx	r8
 8015c16:	3001      	adds	r0, #1
 8015c18:	d0aa      	beq.n	8015b70 <_printf_i+0x12c>
 8015c1a:	6823      	ldr	r3, [r4, #0]
 8015c1c:	079b      	lsls	r3, r3, #30
 8015c1e:	d413      	bmi.n	8015c48 <_printf_i+0x204>
 8015c20:	68e0      	ldr	r0, [r4, #12]
 8015c22:	9b03      	ldr	r3, [sp, #12]
 8015c24:	4298      	cmp	r0, r3
 8015c26:	bfb8      	it	lt
 8015c28:	4618      	movlt	r0, r3
 8015c2a:	e7a3      	b.n	8015b74 <_printf_i+0x130>
 8015c2c:	2301      	movs	r3, #1
 8015c2e:	464a      	mov	r2, r9
 8015c30:	4639      	mov	r1, r7
 8015c32:	4630      	mov	r0, r6
 8015c34:	47c0      	blx	r8
 8015c36:	3001      	adds	r0, #1
 8015c38:	d09a      	beq.n	8015b70 <_printf_i+0x12c>
 8015c3a:	3501      	adds	r5, #1
 8015c3c:	68e3      	ldr	r3, [r4, #12]
 8015c3e:	9a03      	ldr	r2, [sp, #12]
 8015c40:	1a9b      	subs	r3, r3, r2
 8015c42:	42ab      	cmp	r3, r5
 8015c44:	dcf2      	bgt.n	8015c2c <_printf_i+0x1e8>
 8015c46:	e7eb      	b.n	8015c20 <_printf_i+0x1dc>
 8015c48:	2500      	movs	r5, #0
 8015c4a:	f104 0919 	add.w	r9, r4, #25
 8015c4e:	e7f5      	b.n	8015c3c <_printf_i+0x1f8>
 8015c50:	2b00      	cmp	r3, #0
 8015c52:	d1ac      	bne.n	8015bae <_printf_i+0x16a>
 8015c54:	7803      	ldrb	r3, [r0, #0]
 8015c56:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015c5a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015c5e:	e76c      	b.n	8015b3a <_printf_i+0xf6>
 8015c60:	08019e38 	.word	0x08019e38
 8015c64:	08019e49 	.word	0x08019e49

08015c68 <_scanf_float>:
 8015c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c6c:	469a      	mov	sl, r3
 8015c6e:	688b      	ldr	r3, [r1, #8]
 8015c70:	4616      	mov	r6, r2
 8015c72:	1e5a      	subs	r2, r3, #1
 8015c74:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8015c78:	b087      	sub	sp, #28
 8015c7a:	bf83      	ittte	hi
 8015c7c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8015c80:	189b      	addhi	r3, r3, r2
 8015c82:	9301      	strhi	r3, [sp, #4]
 8015c84:	2300      	movls	r3, #0
 8015c86:	bf86      	itte	hi
 8015c88:	f240 135d 	movwhi	r3, #349	; 0x15d
 8015c8c:	608b      	strhi	r3, [r1, #8]
 8015c8e:	9301      	strls	r3, [sp, #4]
 8015c90:	680b      	ldr	r3, [r1, #0]
 8015c92:	4688      	mov	r8, r1
 8015c94:	f04f 0b00 	mov.w	fp, #0
 8015c98:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8015c9c:	f848 3b1c 	str.w	r3, [r8], #28
 8015ca0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8015ca4:	4607      	mov	r7, r0
 8015ca6:	460c      	mov	r4, r1
 8015ca8:	4645      	mov	r5, r8
 8015caa:	465a      	mov	r2, fp
 8015cac:	46d9      	mov	r9, fp
 8015cae:	f8cd b008 	str.w	fp, [sp, #8]
 8015cb2:	68a1      	ldr	r1, [r4, #8]
 8015cb4:	b181      	cbz	r1, 8015cd8 <_scanf_float+0x70>
 8015cb6:	6833      	ldr	r3, [r6, #0]
 8015cb8:	781b      	ldrb	r3, [r3, #0]
 8015cba:	2b49      	cmp	r3, #73	; 0x49
 8015cbc:	d071      	beq.n	8015da2 <_scanf_float+0x13a>
 8015cbe:	d84d      	bhi.n	8015d5c <_scanf_float+0xf4>
 8015cc0:	2b39      	cmp	r3, #57	; 0x39
 8015cc2:	d840      	bhi.n	8015d46 <_scanf_float+0xde>
 8015cc4:	2b31      	cmp	r3, #49	; 0x31
 8015cc6:	f080 8088 	bcs.w	8015dda <_scanf_float+0x172>
 8015cca:	2b2d      	cmp	r3, #45	; 0x2d
 8015ccc:	f000 8090 	beq.w	8015df0 <_scanf_float+0x188>
 8015cd0:	d815      	bhi.n	8015cfe <_scanf_float+0x96>
 8015cd2:	2b2b      	cmp	r3, #43	; 0x2b
 8015cd4:	f000 808c 	beq.w	8015df0 <_scanf_float+0x188>
 8015cd8:	f1b9 0f00 	cmp.w	r9, #0
 8015cdc:	d003      	beq.n	8015ce6 <_scanf_float+0x7e>
 8015cde:	6823      	ldr	r3, [r4, #0]
 8015ce0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015ce4:	6023      	str	r3, [r4, #0]
 8015ce6:	3a01      	subs	r2, #1
 8015ce8:	2a01      	cmp	r2, #1
 8015cea:	f200 80ea 	bhi.w	8015ec2 <_scanf_float+0x25a>
 8015cee:	4545      	cmp	r5, r8
 8015cf0:	f200 80dc 	bhi.w	8015eac <_scanf_float+0x244>
 8015cf4:	2601      	movs	r6, #1
 8015cf6:	4630      	mov	r0, r6
 8015cf8:	b007      	add	sp, #28
 8015cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cfe:	2b2e      	cmp	r3, #46	; 0x2e
 8015d00:	f000 809f 	beq.w	8015e42 <_scanf_float+0x1da>
 8015d04:	2b30      	cmp	r3, #48	; 0x30
 8015d06:	d1e7      	bne.n	8015cd8 <_scanf_float+0x70>
 8015d08:	6820      	ldr	r0, [r4, #0]
 8015d0a:	f410 7f80 	tst.w	r0, #256	; 0x100
 8015d0e:	d064      	beq.n	8015dda <_scanf_float+0x172>
 8015d10:	9b01      	ldr	r3, [sp, #4]
 8015d12:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8015d16:	6020      	str	r0, [r4, #0]
 8015d18:	f109 0901 	add.w	r9, r9, #1
 8015d1c:	b11b      	cbz	r3, 8015d26 <_scanf_float+0xbe>
 8015d1e:	3b01      	subs	r3, #1
 8015d20:	3101      	adds	r1, #1
 8015d22:	9301      	str	r3, [sp, #4]
 8015d24:	60a1      	str	r1, [r4, #8]
 8015d26:	68a3      	ldr	r3, [r4, #8]
 8015d28:	3b01      	subs	r3, #1
 8015d2a:	60a3      	str	r3, [r4, #8]
 8015d2c:	6923      	ldr	r3, [r4, #16]
 8015d2e:	3301      	adds	r3, #1
 8015d30:	6123      	str	r3, [r4, #16]
 8015d32:	6873      	ldr	r3, [r6, #4]
 8015d34:	3b01      	subs	r3, #1
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	6073      	str	r3, [r6, #4]
 8015d3a:	f340 80ac 	ble.w	8015e96 <_scanf_float+0x22e>
 8015d3e:	6833      	ldr	r3, [r6, #0]
 8015d40:	3301      	adds	r3, #1
 8015d42:	6033      	str	r3, [r6, #0]
 8015d44:	e7b5      	b.n	8015cb2 <_scanf_float+0x4a>
 8015d46:	2b45      	cmp	r3, #69	; 0x45
 8015d48:	f000 8085 	beq.w	8015e56 <_scanf_float+0x1ee>
 8015d4c:	2b46      	cmp	r3, #70	; 0x46
 8015d4e:	d06a      	beq.n	8015e26 <_scanf_float+0x1be>
 8015d50:	2b41      	cmp	r3, #65	; 0x41
 8015d52:	d1c1      	bne.n	8015cd8 <_scanf_float+0x70>
 8015d54:	2a01      	cmp	r2, #1
 8015d56:	d1bf      	bne.n	8015cd8 <_scanf_float+0x70>
 8015d58:	2202      	movs	r2, #2
 8015d5a:	e046      	b.n	8015dea <_scanf_float+0x182>
 8015d5c:	2b65      	cmp	r3, #101	; 0x65
 8015d5e:	d07a      	beq.n	8015e56 <_scanf_float+0x1ee>
 8015d60:	d818      	bhi.n	8015d94 <_scanf_float+0x12c>
 8015d62:	2b54      	cmp	r3, #84	; 0x54
 8015d64:	d066      	beq.n	8015e34 <_scanf_float+0x1cc>
 8015d66:	d811      	bhi.n	8015d8c <_scanf_float+0x124>
 8015d68:	2b4e      	cmp	r3, #78	; 0x4e
 8015d6a:	d1b5      	bne.n	8015cd8 <_scanf_float+0x70>
 8015d6c:	2a00      	cmp	r2, #0
 8015d6e:	d146      	bne.n	8015dfe <_scanf_float+0x196>
 8015d70:	f1b9 0f00 	cmp.w	r9, #0
 8015d74:	d145      	bne.n	8015e02 <_scanf_float+0x19a>
 8015d76:	6821      	ldr	r1, [r4, #0]
 8015d78:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015d7c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015d80:	d13f      	bne.n	8015e02 <_scanf_float+0x19a>
 8015d82:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015d86:	6021      	str	r1, [r4, #0]
 8015d88:	2201      	movs	r2, #1
 8015d8a:	e02e      	b.n	8015dea <_scanf_float+0x182>
 8015d8c:	2b59      	cmp	r3, #89	; 0x59
 8015d8e:	d01e      	beq.n	8015dce <_scanf_float+0x166>
 8015d90:	2b61      	cmp	r3, #97	; 0x61
 8015d92:	e7de      	b.n	8015d52 <_scanf_float+0xea>
 8015d94:	2b6e      	cmp	r3, #110	; 0x6e
 8015d96:	d0e9      	beq.n	8015d6c <_scanf_float+0x104>
 8015d98:	d815      	bhi.n	8015dc6 <_scanf_float+0x15e>
 8015d9a:	2b66      	cmp	r3, #102	; 0x66
 8015d9c:	d043      	beq.n	8015e26 <_scanf_float+0x1be>
 8015d9e:	2b69      	cmp	r3, #105	; 0x69
 8015da0:	d19a      	bne.n	8015cd8 <_scanf_float+0x70>
 8015da2:	f1bb 0f00 	cmp.w	fp, #0
 8015da6:	d138      	bne.n	8015e1a <_scanf_float+0x1b2>
 8015da8:	f1b9 0f00 	cmp.w	r9, #0
 8015dac:	d197      	bne.n	8015cde <_scanf_float+0x76>
 8015dae:	6821      	ldr	r1, [r4, #0]
 8015db0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015db4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015db8:	d195      	bne.n	8015ce6 <_scanf_float+0x7e>
 8015dba:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015dbe:	6021      	str	r1, [r4, #0]
 8015dc0:	f04f 0b01 	mov.w	fp, #1
 8015dc4:	e011      	b.n	8015dea <_scanf_float+0x182>
 8015dc6:	2b74      	cmp	r3, #116	; 0x74
 8015dc8:	d034      	beq.n	8015e34 <_scanf_float+0x1cc>
 8015dca:	2b79      	cmp	r3, #121	; 0x79
 8015dcc:	d184      	bne.n	8015cd8 <_scanf_float+0x70>
 8015dce:	f1bb 0f07 	cmp.w	fp, #7
 8015dd2:	d181      	bne.n	8015cd8 <_scanf_float+0x70>
 8015dd4:	f04f 0b08 	mov.w	fp, #8
 8015dd8:	e007      	b.n	8015dea <_scanf_float+0x182>
 8015dda:	eb12 0f0b 	cmn.w	r2, fp
 8015dde:	f47f af7b 	bne.w	8015cd8 <_scanf_float+0x70>
 8015de2:	6821      	ldr	r1, [r4, #0]
 8015de4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8015de8:	6021      	str	r1, [r4, #0]
 8015dea:	702b      	strb	r3, [r5, #0]
 8015dec:	3501      	adds	r5, #1
 8015dee:	e79a      	b.n	8015d26 <_scanf_float+0xbe>
 8015df0:	6821      	ldr	r1, [r4, #0]
 8015df2:	0608      	lsls	r0, r1, #24
 8015df4:	f57f af70 	bpl.w	8015cd8 <_scanf_float+0x70>
 8015df8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8015dfc:	e7f4      	b.n	8015de8 <_scanf_float+0x180>
 8015dfe:	2a02      	cmp	r2, #2
 8015e00:	d047      	beq.n	8015e92 <_scanf_float+0x22a>
 8015e02:	f1bb 0f01 	cmp.w	fp, #1
 8015e06:	d003      	beq.n	8015e10 <_scanf_float+0x1a8>
 8015e08:	f1bb 0f04 	cmp.w	fp, #4
 8015e0c:	f47f af64 	bne.w	8015cd8 <_scanf_float+0x70>
 8015e10:	f10b 0b01 	add.w	fp, fp, #1
 8015e14:	fa5f fb8b 	uxtb.w	fp, fp
 8015e18:	e7e7      	b.n	8015dea <_scanf_float+0x182>
 8015e1a:	f1bb 0f03 	cmp.w	fp, #3
 8015e1e:	d0f7      	beq.n	8015e10 <_scanf_float+0x1a8>
 8015e20:	f1bb 0f05 	cmp.w	fp, #5
 8015e24:	e7f2      	b.n	8015e0c <_scanf_float+0x1a4>
 8015e26:	f1bb 0f02 	cmp.w	fp, #2
 8015e2a:	f47f af55 	bne.w	8015cd8 <_scanf_float+0x70>
 8015e2e:	f04f 0b03 	mov.w	fp, #3
 8015e32:	e7da      	b.n	8015dea <_scanf_float+0x182>
 8015e34:	f1bb 0f06 	cmp.w	fp, #6
 8015e38:	f47f af4e 	bne.w	8015cd8 <_scanf_float+0x70>
 8015e3c:	f04f 0b07 	mov.w	fp, #7
 8015e40:	e7d3      	b.n	8015dea <_scanf_float+0x182>
 8015e42:	6821      	ldr	r1, [r4, #0]
 8015e44:	0588      	lsls	r0, r1, #22
 8015e46:	f57f af47 	bpl.w	8015cd8 <_scanf_float+0x70>
 8015e4a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8015e4e:	6021      	str	r1, [r4, #0]
 8015e50:	f8cd 9008 	str.w	r9, [sp, #8]
 8015e54:	e7c9      	b.n	8015dea <_scanf_float+0x182>
 8015e56:	6821      	ldr	r1, [r4, #0]
 8015e58:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8015e5c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015e60:	d006      	beq.n	8015e70 <_scanf_float+0x208>
 8015e62:	0548      	lsls	r0, r1, #21
 8015e64:	f57f af38 	bpl.w	8015cd8 <_scanf_float+0x70>
 8015e68:	f1b9 0f00 	cmp.w	r9, #0
 8015e6c:	f43f af3b 	beq.w	8015ce6 <_scanf_float+0x7e>
 8015e70:	0588      	lsls	r0, r1, #22
 8015e72:	bf58      	it	pl
 8015e74:	9802      	ldrpl	r0, [sp, #8]
 8015e76:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015e7a:	bf58      	it	pl
 8015e7c:	eba9 0000 	subpl.w	r0, r9, r0
 8015e80:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8015e84:	bf58      	it	pl
 8015e86:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8015e8a:	6021      	str	r1, [r4, #0]
 8015e8c:	f04f 0900 	mov.w	r9, #0
 8015e90:	e7ab      	b.n	8015dea <_scanf_float+0x182>
 8015e92:	2203      	movs	r2, #3
 8015e94:	e7a9      	b.n	8015dea <_scanf_float+0x182>
 8015e96:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8015e9a:	9205      	str	r2, [sp, #20]
 8015e9c:	4631      	mov	r1, r6
 8015e9e:	4638      	mov	r0, r7
 8015ea0:	4798      	blx	r3
 8015ea2:	9a05      	ldr	r2, [sp, #20]
 8015ea4:	2800      	cmp	r0, #0
 8015ea6:	f43f af04 	beq.w	8015cb2 <_scanf_float+0x4a>
 8015eaa:	e715      	b.n	8015cd8 <_scanf_float+0x70>
 8015eac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015eb0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015eb4:	4632      	mov	r2, r6
 8015eb6:	4638      	mov	r0, r7
 8015eb8:	4798      	blx	r3
 8015eba:	6923      	ldr	r3, [r4, #16]
 8015ebc:	3b01      	subs	r3, #1
 8015ebe:	6123      	str	r3, [r4, #16]
 8015ec0:	e715      	b.n	8015cee <_scanf_float+0x86>
 8015ec2:	f10b 33ff 	add.w	r3, fp, #4294967295
 8015ec6:	2b06      	cmp	r3, #6
 8015ec8:	d80a      	bhi.n	8015ee0 <_scanf_float+0x278>
 8015eca:	f1bb 0f02 	cmp.w	fp, #2
 8015ece:	d968      	bls.n	8015fa2 <_scanf_float+0x33a>
 8015ed0:	f1ab 0b03 	sub.w	fp, fp, #3
 8015ed4:	fa5f fb8b 	uxtb.w	fp, fp
 8015ed8:	eba5 0b0b 	sub.w	fp, r5, fp
 8015edc:	455d      	cmp	r5, fp
 8015ede:	d14b      	bne.n	8015f78 <_scanf_float+0x310>
 8015ee0:	6823      	ldr	r3, [r4, #0]
 8015ee2:	05da      	lsls	r2, r3, #23
 8015ee4:	d51f      	bpl.n	8015f26 <_scanf_float+0x2be>
 8015ee6:	055b      	lsls	r3, r3, #21
 8015ee8:	d468      	bmi.n	8015fbc <_scanf_float+0x354>
 8015eea:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015eee:	6923      	ldr	r3, [r4, #16]
 8015ef0:	2965      	cmp	r1, #101	; 0x65
 8015ef2:	f103 33ff 	add.w	r3, r3, #4294967295
 8015ef6:	f105 3bff 	add.w	fp, r5, #4294967295
 8015efa:	6123      	str	r3, [r4, #16]
 8015efc:	d00d      	beq.n	8015f1a <_scanf_float+0x2b2>
 8015efe:	2945      	cmp	r1, #69	; 0x45
 8015f00:	d00b      	beq.n	8015f1a <_scanf_float+0x2b2>
 8015f02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015f06:	4632      	mov	r2, r6
 8015f08:	4638      	mov	r0, r7
 8015f0a:	4798      	blx	r3
 8015f0c:	6923      	ldr	r3, [r4, #16]
 8015f0e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8015f12:	3b01      	subs	r3, #1
 8015f14:	f1a5 0b02 	sub.w	fp, r5, #2
 8015f18:	6123      	str	r3, [r4, #16]
 8015f1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015f1e:	4632      	mov	r2, r6
 8015f20:	4638      	mov	r0, r7
 8015f22:	4798      	blx	r3
 8015f24:	465d      	mov	r5, fp
 8015f26:	6826      	ldr	r6, [r4, #0]
 8015f28:	f016 0610 	ands.w	r6, r6, #16
 8015f2c:	d17a      	bne.n	8016024 <_scanf_float+0x3bc>
 8015f2e:	702e      	strb	r6, [r5, #0]
 8015f30:	6823      	ldr	r3, [r4, #0]
 8015f32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8015f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015f3a:	d142      	bne.n	8015fc2 <_scanf_float+0x35a>
 8015f3c:	9b02      	ldr	r3, [sp, #8]
 8015f3e:	eba9 0303 	sub.w	r3, r9, r3
 8015f42:	425a      	negs	r2, r3
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	d149      	bne.n	8015fdc <_scanf_float+0x374>
 8015f48:	2200      	movs	r2, #0
 8015f4a:	4641      	mov	r1, r8
 8015f4c:	4638      	mov	r0, r7
 8015f4e:	f000 ff0b 	bl	8016d68 <_strtod_r>
 8015f52:	6825      	ldr	r5, [r4, #0]
 8015f54:	f8da 3000 	ldr.w	r3, [sl]
 8015f58:	f015 0f02 	tst.w	r5, #2
 8015f5c:	f103 0204 	add.w	r2, r3, #4
 8015f60:	ec59 8b10 	vmov	r8, r9, d0
 8015f64:	f8ca 2000 	str.w	r2, [sl]
 8015f68:	d043      	beq.n	8015ff2 <_scanf_float+0x38a>
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	e9c3 8900 	strd	r8, r9, [r3]
 8015f70:	68e3      	ldr	r3, [r4, #12]
 8015f72:	3301      	adds	r3, #1
 8015f74:	60e3      	str	r3, [r4, #12]
 8015f76:	e6be      	b.n	8015cf6 <_scanf_float+0x8e>
 8015f78:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015f7c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015f80:	4632      	mov	r2, r6
 8015f82:	4638      	mov	r0, r7
 8015f84:	4798      	blx	r3
 8015f86:	6923      	ldr	r3, [r4, #16]
 8015f88:	3b01      	subs	r3, #1
 8015f8a:	6123      	str	r3, [r4, #16]
 8015f8c:	e7a6      	b.n	8015edc <_scanf_float+0x274>
 8015f8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015f92:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015f96:	4632      	mov	r2, r6
 8015f98:	4638      	mov	r0, r7
 8015f9a:	4798      	blx	r3
 8015f9c:	6923      	ldr	r3, [r4, #16]
 8015f9e:	3b01      	subs	r3, #1
 8015fa0:	6123      	str	r3, [r4, #16]
 8015fa2:	4545      	cmp	r5, r8
 8015fa4:	d8f3      	bhi.n	8015f8e <_scanf_float+0x326>
 8015fa6:	e6a5      	b.n	8015cf4 <_scanf_float+0x8c>
 8015fa8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015fac:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015fb0:	4632      	mov	r2, r6
 8015fb2:	4638      	mov	r0, r7
 8015fb4:	4798      	blx	r3
 8015fb6:	6923      	ldr	r3, [r4, #16]
 8015fb8:	3b01      	subs	r3, #1
 8015fba:	6123      	str	r3, [r4, #16]
 8015fbc:	4545      	cmp	r5, r8
 8015fbe:	d8f3      	bhi.n	8015fa8 <_scanf_float+0x340>
 8015fc0:	e698      	b.n	8015cf4 <_scanf_float+0x8c>
 8015fc2:	9b03      	ldr	r3, [sp, #12]
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	d0bf      	beq.n	8015f48 <_scanf_float+0x2e0>
 8015fc8:	9904      	ldr	r1, [sp, #16]
 8015fca:	230a      	movs	r3, #10
 8015fcc:	4632      	mov	r2, r6
 8015fce:	3101      	adds	r1, #1
 8015fd0:	4638      	mov	r0, r7
 8015fd2:	f000 ff55 	bl	8016e80 <_strtol_r>
 8015fd6:	9b03      	ldr	r3, [sp, #12]
 8015fd8:	9d04      	ldr	r5, [sp, #16]
 8015fda:	1ac2      	subs	r2, r0, r3
 8015fdc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8015fe0:	429d      	cmp	r5, r3
 8015fe2:	bf28      	it	cs
 8015fe4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8015fe8:	490f      	ldr	r1, [pc, #60]	; (8016028 <_scanf_float+0x3c0>)
 8015fea:	4628      	mov	r0, r5
 8015fec:	f000 f858 	bl	80160a0 <siprintf>
 8015ff0:	e7aa      	b.n	8015f48 <_scanf_float+0x2e0>
 8015ff2:	f015 0504 	ands.w	r5, r5, #4
 8015ff6:	d1b8      	bne.n	8015f6a <_scanf_float+0x302>
 8015ff8:	681f      	ldr	r7, [r3, #0]
 8015ffa:	ee10 2a10 	vmov	r2, s0
 8015ffe:	464b      	mov	r3, r9
 8016000:	ee10 0a10 	vmov	r0, s0
 8016004:	4649      	mov	r1, r9
 8016006:	f7ea fda9 	bl	8000b5c <__aeabi_dcmpun>
 801600a:	b128      	cbz	r0, 8016018 <_scanf_float+0x3b0>
 801600c:	4628      	mov	r0, r5
 801600e:	f000 f80d 	bl	801602c <nanf>
 8016012:	ed87 0a00 	vstr	s0, [r7]
 8016016:	e7ab      	b.n	8015f70 <_scanf_float+0x308>
 8016018:	4640      	mov	r0, r8
 801601a:	4649      	mov	r1, r9
 801601c:	f7ea fdfc 	bl	8000c18 <__aeabi_d2f>
 8016020:	6038      	str	r0, [r7, #0]
 8016022:	e7a5      	b.n	8015f70 <_scanf_float+0x308>
 8016024:	2600      	movs	r6, #0
 8016026:	e666      	b.n	8015cf6 <_scanf_float+0x8e>
 8016028:	08019e5a 	.word	0x08019e5a

0801602c <nanf>:
 801602c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016034 <nanf+0x8>
 8016030:	4770      	bx	lr
 8016032:	bf00      	nop
 8016034:	7fc00000 	.word	0x7fc00000

08016038 <sniprintf>:
 8016038:	b40c      	push	{r2, r3}
 801603a:	b530      	push	{r4, r5, lr}
 801603c:	4b17      	ldr	r3, [pc, #92]	; (801609c <sniprintf+0x64>)
 801603e:	1e0c      	subs	r4, r1, #0
 8016040:	b09d      	sub	sp, #116	; 0x74
 8016042:	681d      	ldr	r5, [r3, #0]
 8016044:	da08      	bge.n	8016058 <sniprintf+0x20>
 8016046:	238b      	movs	r3, #139	; 0x8b
 8016048:	602b      	str	r3, [r5, #0]
 801604a:	f04f 30ff 	mov.w	r0, #4294967295
 801604e:	b01d      	add	sp, #116	; 0x74
 8016050:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016054:	b002      	add	sp, #8
 8016056:	4770      	bx	lr
 8016058:	f44f 7302 	mov.w	r3, #520	; 0x208
 801605c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016060:	bf14      	ite	ne
 8016062:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016066:	4623      	moveq	r3, r4
 8016068:	9304      	str	r3, [sp, #16]
 801606a:	9307      	str	r3, [sp, #28]
 801606c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016070:	9002      	str	r0, [sp, #8]
 8016072:	9006      	str	r0, [sp, #24]
 8016074:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016078:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801607a:	ab21      	add	r3, sp, #132	; 0x84
 801607c:	a902      	add	r1, sp, #8
 801607e:	4628      	mov	r0, r5
 8016080:	9301      	str	r3, [sp, #4]
 8016082:	f002 fdf1 	bl	8018c68 <_svfiprintf_r>
 8016086:	1c43      	adds	r3, r0, #1
 8016088:	bfbc      	itt	lt
 801608a:	238b      	movlt	r3, #139	; 0x8b
 801608c:	602b      	strlt	r3, [r5, #0]
 801608e:	2c00      	cmp	r4, #0
 8016090:	d0dd      	beq.n	801604e <sniprintf+0x16>
 8016092:	9b02      	ldr	r3, [sp, #8]
 8016094:	2200      	movs	r2, #0
 8016096:	701a      	strb	r2, [r3, #0]
 8016098:	e7d9      	b.n	801604e <sniprintf+0x16>
 801609a:	bf00      	nop
 801609c:	2000000c 	.word	0x2000000c

080160a0 <siprintf>:
 80160a0:	b40e      	push	{r1, r2, r3}
 80160a2:	b500      	push	{lr}
 80160a4:	b09c      	sub	sp, #112	; 0x70
 80160a6:	ab1d      	add	r3, sp, #116	; 0x74
 80160a8:	9002      	str	r0, [sp, #8]
 80160aa:	9006      	str	r0, [sp, #24]
 80160ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80160b0:	4809      	ldr	r0, [pc, #36]	; (80160d8 <siprintf+0x38>)
 80160b2:	9107      	str	r1, [sp, #28]
 80160b4:	9104      	str	r1, [sp, #16]
 80160b6:	4909      	ldr	r1, [pc, #36]	; (80160dc <siprintf+0x3c>)
 80160b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80160bc:	9105      	str	r1, [sp, #20]
 80160be:	6800      	ldr	r0, [r0, #0]
 80160c0:	9301      	str	r3, [sp, #4]
 80160c2:	a902      	add	r1, sp, #8
 80160c4:	f002 fdd0 	bl	8018c68 <_svfiprintf_r>
 80160c8:	9b02      	ldr	r3, [sp, #8]
 80160ca:	2200      	movs	r2, #0
 80160cc:	701a      	strb	r2, [r3, #0]
 80160ce:	b01c      	add	sp, #112	; 0x70
 80160d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80160d4:	b003      	add	sp, #12
 80160d6:	4770      	bx	lr
 80160d8:	2000000c 	.word	0x2000000c
 80160dc:	ffff0208 	.word	0xffff0208

080160e0 <siscanf>:
 80160e0:	b40e      	push	{r1, r2, r3}
 80160e2:	b530      	push	{r4, r5, lr}
 80160e4:	b09c      	sub	sp, #112	; 0x70
 80160e6:	ac1f      	add	r4, sp, #124	; 0x7c
 80160e8:	f44f 7201 	mov.w	r2, #516	; 0x204
 80160ec:	f854 5b04 	ldr.w	r5, [r4], #4
 80160f0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80160f4:	9002      	str	r0, [sp, #8]
 80160f6:	9006      	str	r0, [sp, #24]
 80160f8:	f7ea f882 	bl	8000200 <strlen>
 80160fc:	4b0b      	ldr	r3, [pc, #44]	; (801612c <siscanf+0x4c>)
 80160fe:	9003      	str	r0, [sp, #12]
 8016100:	9007      	str	r0, [sp, #28]
 8016102:	930b      	str	r3, [sp, #44]	; 0x2c
 8016104:	480a      	ldr	r0, [pc, #40]	; (8016130 <siscanf+0x50>)
 8016106:	9401      	str	r4, [sp, #4]
 8016108:	2300      	movs	r3, #0
 801610a:	930f      	str	r3, [sp, #60]	; 0x3c
 801610c:	9314      	str	r3, [sp, #80]	; 0x50
 801610e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016112:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016116:	462a      	mov	r2, r5
 8016118:	4623      	mov	r3, r4
 801611a:	a902      	add	r1, sp, #8
 801611c:	6800      	ldr	r0, [r0, #0]
 801611e:	f002 fef5 	bl	8018f0c <__ssvfiscanf_r>
 8016122:	b01c      	add	sp, #112	; 0x70
 8016124:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016128:	b003      	add	sp, #12
 801612a:	4770      	bx	lr
 801612c:	08016135 	.word	0x08016135
 8016130:	2000000c 	.word	0x2000000c

08016134 <__seofread>:
 8016134:	2000      	movs	r0, #0
 8016136:	4770      	bx	lr

08016138 <strcpy>:
 8016138:	4603      	mov	r3, r0
 801613a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801613e:	f803 2b01 	strb.w	r2, [r3], #1
 8016142:	2a00      	cmp	r2, #0
 8016144:	d1f9      	bne.n	801613a <strcpy+0x2>
 8016146:	4770      	bx	lr

08016148 <sulp>:
 8016148:	b570      	push	{r4, r5, r6, lr}
 801614a:	4604      	mov	r4, r0
 801614c:	460d      	mov	r5, r1
 801614e:	ec45 4b10 	vmov	d0, r4, r5
 8016152:	4616      	mov	r6, r2
 8016154:	f002 fb44 	bl	80187e0 <__ulp>
 8016158:	ec51 0b10 	vmov	r0, r1, d0
 801615c:	b17e      	cbz	r6, 801617e <sulp+0x36>
 801615e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016162:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016166:	2b00      	cmp	r3, #0
 8016168:	dd09      	ble.n	801617e <sulp+0x36>
 801616a:	051b      	lsls	r3, r3, #20
 801616c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8016170:	2400      	movs	r4, #0
 8016172:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8016176:	4622      	mov	r2, r4
 8016178:	462b      	mov	r3, r5
 801617a:	f7ea fa55 	bl	8000628 <__aeabi_dmul>
 801617e:	bd70      	pop	{r4, r5, r6, pc}

08016180 <_strtod_l>:
 8016180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016184:	461f      	mov	r7, r3
 8016186:	b0a1      	sub	sp, #132	; 0x84
 8016188:	2300      	movs	r3, #0
 801618a:	4681      	mov	r9, r0
 801618c:	4638      	mov	r0, r7
 801618e:	460e      	mov	r6, r1
 8016190:	9217      	str	r2, [sp, #92]	; 0x5c
 8016192:	931c      	str	r3, [sp, #112]	; 0x70
 8016194:	f002 f824 	bl	80181e0 <__localeconv_l>
 8016198:	4680      	mov	r8, r0
 801619a:	6800      	ldr	r0, [r0, #0]
 801619c:	f7ea f830 	bl	8000200 <strlen>
 80161a0:	f04f 0a00 	mov.w	sl, #0
 80161a4:	4604      	mov	r4, r0
 80161a6:	f04f 0b00 	mov.w	fp, #0
 80161aa:	961b      	str	r6, [sp, #108]	; 0x6c
 80161ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80161ae:	781a      	ldrb	r2, [r3, #0]
 80161b0:	2a0d      	cmp	r2, #13
 80161b2:	d832      	bhi.n	801621a <_strtod_l+0x9a>
 80161b4:	2a09      	cmp	r2, #9
 80161b6:	d236      	bcs.n	8016226 <_strtod_l+0xa6>
 80161b8:	2a00      	cmp	r2, #0
 80161ba:	d03e      	beq.n	801623a <_strtod_l+0xba>
 80161bc:	2300      	movs	r3, #0
 80161be:	930d      	str	r3, [sp, #52]	; 0x34
 80161c0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80161c2:	782b      	ldrb	r3, [r5, #0]
 80161c4:	2b30      	cmp	r3, #48	; 0x30
 80161c6:	f040 80ac 	bne.w	8016322 <_strtod_l+0x1a2>
 80161ca:	786b      	ldrb	r3, [r5, #1]
 80161cc:	2b58      	cmp	r3, #88	; 0x58
 80161ce:	d001      	beq.n	80161d4 <_strtod_l+0x54>
 80161d0:	2b78      	cmp	r3, #120	; 0x78
 80161d2:	d167      	bne.n	80162a4 <_strtod_l+0x124>
 80161d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80161d6:	9301      	str	r3, [sp, #4]
 80161d8:	ab1c      	add	r3, sp, #112	; 0x70
 80161da:	9300      	str	r3, [sp, #0]
 80161dc:	9702      	str	r7, [sp, #8]
 80161de:	ab1d      	add	r3, sp, #116	; 0x74
 80161e0:	4a88      	ldr	r2, [pc, #544]	; (8016404 <_strtod_l+0x284>)
 80161e2:	a91b      	add	r1, sp, #108	; 0x6c
 80161e4:	4648      	mov	r0, r9
 80161e6:	f001 fd12 	bl	8017c0e <__gethex>
 80161ea:	f010 0407 	ands.w	r4, r0, #7
 80161ee:	4606      	mov	r6, r0
 80161f0:	d005      	beq.n	80161fe <_strtod_l+0x7e>
 80161f2:	2c06      	cmp	r4, #6
 80161f4:	d12b      	bne.n	801624e <_strtod_l+0xce>
 80161f6:	3501      	adds	r5, #1
 80161f8:	2300      	movs	r3, #0
 80161fa:	951b      	str	r5, [sp, #108]	; 0x6c
 80161fc:	930d      	str	r3, [sp, #52]	; 0x34
 80161fe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8016200:	2b00      	cmp	r3, #0
 8016202:	f040 859a 	bne.w	8016d3a <_strtod_l+0xbba>
 8016206:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016208:	b1e3      	cbz	r3, 8016244 <_strtod_l+0xc4>
 801620a:	4652      	mov	r2, sl
 801620c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8016210:	ec43 2b10 	vmov	d0, r2, r3
 8016214:	b021      	add	sp, #132	; 0x84
 8016216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801621a:	2a2b      	cmp	r2, #43	; 0x2b
 801621c:	d015      	beq.n	801624a <_strtod_l+0xca>
 801621e:	2a2d      	cmp	r2, #45	; 0x2d
 8016220:	d004      	beq.n	801622c <_strtod_l+0xac>
 8016222:	2a20      	cmp	r2, #32
 8016224:	d1ca      	bne.n	80161bc <_strtod_l+0x3c>
 8016226:	3301      	adds	r3, #1
 8016228:	931b      	str	r3, [sp, #108]	; 0x6c
 801622a:	e7bf      	b.n	80161ac <_strtod_l+0x2c>
 801622c:	2201      	movs	r2, #1
 801622e:	920d      	str	r2, [sp, #52]	; 0x34
 8016230:	1c5a      	adds	r2, r3, #1
 8016232:	921b      	str	r2, [sp, #108]	; 0x6c
 8016234:	785b      	ldrb	r3, [r3, #1]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d1c2      	bne.n	80161c0 <_strtod_l+0x40>
 801623a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801623c:	961b      	str	r6, [sp, #108]	; 0x6c
 801623e:	2b00      	cmp	r3, #0
 8016240:	f040 8579 	bne.w	8016d36 <_strtod_l+0xbb6>
 8016244:	4652      	mov	r2, sl
 8016246:	465b      	mov	r3, fp
 8016248:	e7e2      	b.n	8016210 <_strtod_l+0x90>
 801624a:	2200      	movs	r2, #0
 801624c:	e7ef      	b.n	801622e <_strtod_l+0xae>
 801624e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016250:	b13a      	cbz	r2, 8016262 <_strtod_l+0xe2>
 8016252:	2135      	movs	r1, #53	; 0x35
 8016254:	a81e      	add	r0, sp, #120	; 0x78
 8016256:	f002 fbbb 	bl	80189d0 <__copybits>
 801625a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801625c:	4648      	mov	r0, r9
 801625e:	f002 f828 	bl	80182b2 <_Bfree>
 8016262:	3c01      	subs	r4, #1
 8016264:	2c04      	cmp	r4, #4
 8016266:	d806      	bhi.n	8016276 <_strtod_l+0xf6>
 8016268:	e8df f004 	tbb	[pc, r4]
 801626c:	1714030a 	.word	0x1714030a
 8016270:	0a          	.byte	0x0a
 8016271:	00          	.byte	0x00
 8016272:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8016276:	0730      	lsls	r0, r6, #28
 8016278:	d5c1      	bpl.n	80161fe <_strtod_l+0x7e>
 801627a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801627e:	e7be      	b.n	80161fe <_strtod_l+0x7e>
 8016280:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8016284:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8016286:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801628a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801628e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016292:	e7f0      	b.n	8016276 <_strtod_l+0xf6>
 8016294:	f8df b170 	ldr.w	fp, [pc, #368]	; 8016408 <_strtod_l+0x288>
 8016298:	e7ed      	b.n	8016276 <_strtod_l+0xf6>
 801629a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801629e:	f04f 3aff 	mov.w	sl, #4294967295
 80162a2:	e7e8      	b.n	8016276 <_strtod_l+0xf6>
 80162a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80162a6:	1c5a      	adds	r2, r3, #1
 80162a8:	921b      	str	r2, [sp, #108]	; 0x6c
 80162aa:	785b      	ldrb	r3, [r3, #1]
 80162ac:	2b30      	cmp	r3, #48	; 0x30
 80162ae:	d0f9      	beq.n	80162a4 <_strtod_l+0x124>
 80162b0:	2b00      	cmp	r3, #0
 80162b2:	d0a4      	beq.n	80161fe <_strtod_l+0x7e>
 80162b4:	2301      	movs	r3, #1
 80162b6:	2500      	movs	r5, #0
 80162b8:	9306      	str	r3, [sp, #24]
 80162ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80162bc:	9308      	str	r3, [sp, #32]
 80162be:	9507      	str	r5, [sp, #28]
 80162c0:	9505      	str	r5, [sp, #20]
 80162c2:	220a      	movs	r2, #10
 80162c4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80162c6:	7807      	ldrb	r7, [r0, #0]
 80162c8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80162cc:	b2d9      	uxtb	r1, r3
 80162ce:	2909      	cmp	r1, #9
 80162d0:	d929      	bls.n	8016326 <_strtod_l+0x1a6>
 80162d2:	4622      	mov	r2, r4
 80162d4:	f8d8 1000 	ldr.w	r1, [r8]
 80162d8:	f003 f902 	bl	80194e0 <strncmp>
 80162dc:	2800      	cmp	r0, #0
 80162de:	d031      	beq.n	8016344 <_strtod_l+0x1c4>
 80162e0:	2000      	movs	r0, #0
 80162e2:	9c05      	ldr	r4, [sp, #20]
 80162e4:	9004      	str	r0, [sp, #16]
 80162e6:	463b      	mov	r3, r7
 80162e8:	4602      	mov	r2, r0
 80162ea:	2b65      	cmp	r3, #101	; 0x65
 80162ec:	d001      	beq.n	80162f2 <_strtod_l+0x172>
 80162ee:	2b45      	cmp	r3, #69	; 0x45
 80162f0:	d114      	bne.n	801631c <_strtod_l+0x19c>
 80162f2:	b924      	cbnz	r4, 80162fe <_strtod_l+0x17e>
 80162f4:	b910      	cbnz	r0, 80162fc <_strtod_l+0x17c>
 80162f6:	9b06      	ldr	r3, [sp, #24]
 80162f8:	2b00      	cmp	r3, #0
 80162fa:	d09e      	beq.n	801623a <_strtod_l+0xba>
 80162fc:	2400      	movs	r4, #0
 80162fe:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8016300:	1c73      	adds	r3, r6, #1
 8016302:	931b      	str	r3, [sp, #108]	; 0x6c
 8016304:	7873      	ldrb	r3, [r6, #1]
 8016306:	2b2b      	cmp	r3, #43	; 0x2b
 8016308:	d078      	beq.n	80163fc <_strtod_l+0x27c>
 801630a:	2b2d      	cmp	r3, #45	; 0x2d
 801630c:	d070      	beq.n	80163f0 <_strtod_l+0x270>
 801630e:	f04f 0c00 	mov.w	ip, #0
 8016312:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8016316:	2f09      	cmp	r7, #9
 8016318:	d97c      	bls.n	8016414 <_strtod_l+0x294>
 801631a:	961b      	str	r6, [sp, #108]	; 0x6c
 801631c:	f04f 0e00 	mov.w	lr, #0
 8016320:	e09a      	b.n	8016458 <_strtod_l+0x2d8>
 8016322:	2300      	movs	r3, #0
 8016324:	e7c7      	b.n	80162b6 <_strtod_l+0x136>
 8016326:	9905      	ldr	r1, [sp, #20]
 8016328:	2908      	cmp	r1, #8
 801632a:	bfdd      	ittte	le
 801632c:	9907      	ldrle	r1, [sp, #28]
 801632e:	fb02 3301 	mlale	r3, r2, r1, r3
 8016332:	9307      	strle	r3, [sp, #28]
 8016334:	fb02 3505 	mlagt	r5, r2, r5, r3
 8016338:	9b05      	ldr	r3, [sp, #20]
 801633a:	3001      	adds	r0, #1
 801633c:	3301      	adds	r3, #1
 801633e:	9305      	str	r3, [sp, #20]
 8016340:	901b      	str	r0, [sp, #108]	; 0x6c
 8016342:	e7bf      	b.n	80162c4 <_strtod_l+0x144>
 8016344:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016346:	191a      	adds	r2, r3, r4
 8016348:	921b      	str	r2, [sp, #108]	; 0x6c
 801634a:	9a05      	ldr	r2, [sp, #20]
 801634c:	5d1b      	ldrb	r3, [r3, r4]
 801634e:	2a00      	cmp	r2, #0
 8016350:	d037      	beq.n	80163c2 <_strtod_l+0x242>
 8016352:	9c05      	ldr	r4, [sp, #20]
 8016354:	4602      	mov	r2, r0
 8016356:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801635a:	2909      	cmp	r1, #9
 801635c:	d913      	bls.n	8016386 <_strtod_l+0x206>
 801635e:	2101      	movs	r1, #1
 8016360:	9104      	str	r1, [sp, #16]
 8016362:	e7c2      	b.n	80162ea <_strtod_l+0x16a>
 8016364:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016366:	1c5a      	adds	r2, r3, #1
 8016368:	921b      	str	r2, [sp, #108]	; 0x6c
 801636a:	785b      	ldrb	r3, [r3, #1]
 801636c:	3001      	adds	r0, #1
 801636e:	2b30      	cmp	r3, #48	; 0x30
 8016370:	d0f8      	beq.n	8016364 <_strtod_l+0x1e4>
 8016372:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8016376:	2a08      	cmp	r2, #8
 8016378:	f200 84e4 	bhi.w	8016d44 <_strtod_l+0xbc4>
 801637c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801637e:	9208      	str	r2, [sp, #32]
 8016380:	4602      	mov	r2, r0
 8016382:	2000      	movs	r0, #0
 8016384:	4604      	mov	r4, r0
 8016386:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 801638a:	f100 0101 	add.w	r1, r0, #1
 801638e:	d012      	beq.n	80163b6 <_strtod_l+0x236>
 8016390:	440a      	add	r2, r1
 8016392:	eb00 0c04 	add.w	ip, r0, r4
 8016396:	4621      	mov	r1, r4
 8016398:	270a      	movs	r7, #10
 801639a:	458c      	cmp	ip, r1
 801639c:	d113      	bne.n	80163c6 <_strtod_l+0x246>
 801639e:	1821      	adds	r1, r4, r0
 80163a0:	2908      	cmp	r1, #8
 80163a2:	f104 0401 	add.w	r4, r4, #1
 80163a6:	4404      	add	r4, r0
 80163a8:	dc19      	bgt.n	80163de <_strtod_l+0x25e>
 80163aa:	9b07      	ldr	r3, [sp, #28]
 80163ac:	210a      	movs	r1, #10
 80163ae:	fb01 e303 	mla	r3, r1, r3, lr
 80163b2:	9307      	str	r3, [sp, #28]
 80163b4:	2100      	movs	r1, #0
 80163b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80163b8:	1c58      	adds	r0, r3, #1
 80163ba:	901b      	str	r0, [sp, #108]	; 0x6c
 80163bc:	785b      	ldrb	r3, [r3, #1]
 80163be:	4608      	mov	r0, r1
 80163c0:	e7c9      	b.n	8016356 <_strtod_l+0x1d6>
 80163c2:	9805      	ldr	r0, [sp, #20]
 80163c4:	e7d3      	b.n	801636e <_strtod_l+0x1ee>
 80163c6:	2908      	cmp	r1, #8
 80163c8:	f101 0101 	add.w	r1, r1, #1
 80163cc:	dc03      	bgt.n	80163d6 <_strtod_l+0x256>
 80163ce:	9b07      	ldr	r3, [sp, #28]
 80163d0:	437b      	muls	r3, r7
 80163d2:	9307      	str	r3, [sp, #28]
 80163d4:	e7e1      	b.n	801639a <_strtod_l+0x21a>
 80163d6:	2910      	cmp	r1, #16
 80163d8:	bfd8      	it	le
 80163da:	437d      	mulle	r5, r7
 80163dc:	e7dd      	b.n	801639a <_strtod_l+0x21a>
 80163de:	2c10      	cmp	r4, #16
 80163e0:	bfdc      	itt	le
 80163e2:	210a      	movle	r1, #10
 80163e4:	fb01 e505 	mlale	r5, r1, r5, lr
 80163e8:	e7e4      	b.n	80163b4 <_strtod_l+0x234>
 80163ea:	2301      	movs	r3, #1
 80163ec:	9304      	str	r3, [sp, #16]
 80163ee:	e781      	b.n	80162f4 <_strtod_l+0x174>
 80163f0:	f04f 0c01 	mov.w	ip, #1
 80163f4:	1cb3      	adds	r3, r6, #2
 80163f6:	931b      	str	r3, [sp, #108]	; 0x6c
 80163f8:	78b3      	ldrb	r3, [r6, #2]
 80163fa:	e78a      	b.n	8016312 <_strtod_l+0x192>
 80163fc:	f04f 0c00 	mov.w	ip, #0
 8016400:	e7f8      	b.n	80163f4 <_strtod_l+0x274>
 8016402:	bf00      	nop
 8016404:	08019e60 	.word	0x08019e60
 8016408:	7ff00000 	.word	0x7ff00000
 801640c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801640e:	1c5f      	adds	r7, r3, #1
 8016410:	971b      	str	r7, [sp, #108]	; 0x6c
 8016412:	785b      	ldrb	r3, [r3, #1]
 8016414:	2b30      	cmp	r3, #48	; 0x30
 8016416:	d0f9      	beq.n	801640c <_strtod_l+0x28c>
 8016418:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 801641c:	2f08      	cmp	r7, #8
 801641e:	f63f af7d 	bhi.w	801631c <_strtod_l+0x19c>
 8016422:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8016426:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016428:	930a      	str	r3, [sp, #40]	; 0x28
 801642a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801642c:	1c5f      	adds	r7, r3, #1
 801642e:	971b      	str	r7, [sp, #108]	; 0x6c
 8016430:	785b      	ldrb	r3, [r3, #1]
 8016432:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8016436:	f1b8 0f09 	cmp.w	r8, #9
 801643a:	d937      	bls.n	80164ac <_strtod_l+0x32c>
 801643c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801643e:	1a7f      	subs	r7, r7, r1
 8016440:	2f08      	cmp	r7, #8
 8016442:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8016446:	dc37      	bgt.n	80164b8 <_strtod_l+0x338>
 8016448:	45be      	cmp	lr, r7
 801644a:	bfa8      	it	ge
 801644c:	46be      	movge	lr, r7
 801644e:	f1bc 0f00 	cmp.w	ip, #0
 8016452:	d001      	beq.n	8016458 <_strtod_l+0x2d8>
 8016454:	f1ce 0e00 	rsb	lr, lr, #0
 8016458:	2c00      	cmp	r4, #0
 801645a:	d151      	bne.n	8016500 <_strtod_l+0x380>
 801645c:	2800      	cmp	r0, #0
 801645e:	f47f aece 	bne.w	80161fe <_strtod_l+0x7e>
 8016462:	9a06      	ldr	r2, [sp, #24]
 8016464:	2a00      	cmp	r2, #0
 8016466:	f47f aeca 	bne.w	80161fe <_strtod_l+0x7e>
 801646a:	9a04      	ldr	r2, [sp, #16]
 801646c:	2a00      	cmp	r2, #0
 801646e:	f47f aee4 	bne.w	801623a <_strtod_l+0xba>
 8016472:	2b4e      	cmp	r3, #78	; 0x4e
 8016474:	d027      	beq.n	80164c6 <_strtod_l+0x346>
 8016476:	dc21      	bgt.n	80164bc <_strtod_l+0x33c>
 8016478:	2b49      	cmp	r3, #73	; 0x49
 801647a:	f47f aede 	bne.w	801623a <_strtod_l+0xba>
 801647e:	49a0      	ldr	r1, [pc, #640]	; (8016700 <_strtod_l+0x580>)
 8016480:	a81b      	add	r0, sp, #108	; 0x6c
 8016482:	f001 fdf7 	bl	8018074 <__match>
 8016486:	2800      	cmp	r0, #0
 8016488:	f43f aed7 	beq.w	801623a <_strtod_l+0xba>
 801648c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801648e:	499d      	ldr	r1, [pc, #628]	; (8016704 <_strtod_l+0x584>)
 8016490:	3b01      	subs	r3, #1
 8016492:	a81b      	add	r0, sp, #108	; 0x6c
 8016494:	931b      	str	r3, [sp, #108]	; 0x6c
 8016496:	f001 fded 	bl	8018074 <__match>
 801649a:	b910      	cbnz	r0, 80164a2 <_strtod_l+0x322>
 801649c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801649e:	3301      	adds	r3, #1
 80164a0:	931b      	str	r3, [sp, #108]	; 0x6c
 80164a2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8016718 <_strtod_l+0x598>
 80164a6:	f04f 0a00 	mov.w	sl, #0
 80164aa:	e6a8      	b.n	80161fe <_strtod_l+0x7e>
 80164ac:	210a      	movs	r1, #10
 80164ae:	fb01 3e0e 	mla	lr, r1, lr, r3
 80164b2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80164b6:	e7b8      	b.n	801642a <_strtod_l+0x2aa>
 80164b8:	46be      	mov	lr, r7
 80164ba:	e7c8      	b.n	801644e <_strtod_l+0x2ce>
 80164bc:	2b69      	cmp	r3, #105	; 0x69
 80164be:	d0de      	beq.n	801647e <_strtod_l+0x2fe>
 80164c0:	2b6e      	cmp	r3, #110	; 0x6e
 80164c2:	f47f aeba 	bne.w	801623a <_strtod_l+0xba>
 80164c6:	4990      	ldr	r1, [pc, #576]	; (8016708 <_strtod_l+0x588>)
 80164c8:	a81b      	add	r0, sp, #108	; 0x6c
 80164ca:	f001 fdd3 	bl	8018074 <__match>
 80164ce:	2800      	cmp	r0, #0
 80164d0:	f43f aeb3 	beq.w	801623a <_strtod_l+0xba>
 80164d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80164d6:	781b      	ldrb	r3, [r3, #0]
 80164d8:	2b28      	cmp	r3, #40	; 0x28
 80164da:	d10e      	bne.n	80164fa <_strtod_l+0x37a>
 80164dc:	aa1e      	add	r2, sp, #120	; 0x78
 80164de:	498b      	ldr	r1, [pc, #556]	; (801670c <_strtod_l+0x58c>)
 80164e0:	a81b      	add	r0, sp, #108	; 0x6c
 80164e2:	f001 fddb 	bl	801809c <__hexnan>
 80164e6:	2805      	cmp	r0, #5
 80164e8:	d107      	bne.n	80164fa <_strtod_l+0x37a>
 80164ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80164ec:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80164f0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80164f4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80164f8:	e681      	b.n	80161fe <_strtod_l+0x7e>
 80164fa:	f8df b224 	ldr.w	fp, [pc, #548]	; 8016720 <_strtod_l+0x5a0>
 80164fe:	e7d2      	b.n	80164a6 <_strtod_l+0x326>
 8016500:	ebae 0302 	sub.w	r3, lr, r2
 8016504:	9306      	str	r3, [sp, #24]
 8016506:	9b05      	ldr	r3, [sp, #20]
 8016508:	9807      	ldr	r0, [sp, #28]
 801650a:	2b00      	cmp	r3, #0
 801650c:	bf08      	it	eq
 801650e:	4623      	moveq	r3, r4
 8016510:	2c10      	cmp	r4, #16
 8016512:	9305      	str	r3, [sp, #20]
 8016514:	46a0      	mov	r8, r4
 8016516:	bfa8      	it	ge
 8016518:	f04f 0810 	movge.w	r8, #16
 801651c:	f7ea f80a 	bl	8000534 <__aeabi_ui2d>
 8016520:	2c09      	cmp	r4, #9
 8016522:	4682      	mov	sl, r0
 8016524:	468b      	mov	fp, r1
 8016526:	dc13      	bgt.n	8016550 <_strtod_l+0x3d0>
 8016528:	9b06      	ldr	r3, [sp, #24]
 801652a:	2b00      	cmp	r3, #0
 801652c:	f43f ae67 	beq.w	80161fe <_strtod_l+0x7e>
 8016530:	9b06      	ldr	r3, [sp, #24]
 8016532:	dd7a      	ble.n	801662a <_strtod_l+0x4aa>
 8016534:	2b16      	cmp	r3, #22
 8016536:	dc61      	bgt.n	80165fc <_strtod_l+0x47c>
 8016538:	4a75      	ldr	r2, [pc, #468]	; (8016710 <_strtod_l+0x590>)
 801653a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 801653e:	e9de 0100 	ldrd	r0, r1, [lr]
 8016542:	4652      	mov	r2, sl
 8016544:	465b      	mov	r3, fp
 8016546:	f7ea f86f 	bl	8000628 <__aeabi_dmul>
 801654a:	4682      	mov	sl, r0
 801654c:	468b      	mov	fp, r1
 801654e:	e656      	b.n	80161fe <_strtod_l+0x7e>
 8016550:	4b6f      	ldr	r3, [pc, #444]	; (8016710 <_strtod_l+0x590>)
 8016552:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016556:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801655a:	f7ea f865 	bl	8000628 <__aeabi_dmul>
 801655e:	4606      	mov	r6, r0
 8016560:	4628      	mov	r0, r5
 8016562:	460f      	mov	r7, r1
 8016564:	f7e9 ffe6 	bl	8000534 <__aeabi_ui2d>
 8016568:	4602      	mov	r2, r0
 801656a:	460b      	mov	r3, r1
 801656c:	4630      	mov	r0, r6
 801656e:	4639      	mov	r1, r7
 8016570:	f7e9 fea4 	bl	80002bc <__adddf3>
 8016574:	2c0f      	cmp	r4, #15
 8016576:	4682      	mov	sl, r0
 8016578:	468b      	mov	fp, r1
 801657a:	ddd5      	ble.n	8016528 <_strtod_l+0x3a8>
 801657c:	9b06      	ldr	r3, [sp, #24]
 801657e:	eba4 0808 	sub.w	r8, r4, r8
 8016582:	4498      	add	r8, r3
 8016584:	f1b8 0f00 	cmp.w	r8, #0
 8016588:	f340 8096 	ble.w	80166b8 <_strtod_l+0x538>
 801658c:	f018 030f 	ands.w	r3, r8, #15
 8016590:	d00a      	beq.n	80165a8 <_strtod_l+0x428>
 8016592:	495f      	ldr	r1, [pc, #380]	; (8016710 <_strtod_l+0x590>)
 8016594:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016598:	4652      	mov	r2, sl
 801659a:	465b      	mov	r3, fp
 801659c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80165a0:	f7ea f842 	bl	8000628 <__aeabi_dmul>
 80165a4:	4682      	mov	sl, r0
 80165a6:	468b      	mov	fp, r1
 80165a8:	f038 080f 	bics.w	r8, r8, #15
 80165ac:	d073      	beq.n	8016696 <_strtod_l+0x516>
 80165ae:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80165b2:	dd47      	ble.n	8016644 <_strtod_l+0x4c4>
 80165b4:	2400      	movs	r4, #0
 80165b6:	46a0      	mov	r8, r4
 80165b8:	9407      	str	r4, [sp, #28]
 80165ba:	9405      	str	r4, [sp, #20]
 80165bc:	2322      	movs	r3, #34	; 0x22
 80165be:	f8df b158 	ldr.w	fp, [pc, #344]	; 8016718 <_strtod_l+0x598>
 80165c2:	f8c9 3000 	str.w	r3, [r9]
 80165c6:	f04f 0a00 	mov.w	sl, #0
 80165ca:	9b07      	ldr	r3, [sp, #28]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	f43f ae16 	beq.w	80161fe <_strtod_l+0x7e>
 80165d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80165d4:	4648      	mov	r0, r9
 80165d6:	f001 fe6c 	bl	80182b2 <_Bfree>
 80165da:	9905      	ldr	r1, [sp, #20]
 80165dc:	4648      	mov	r0, r9
 80165de:	f001 fe68 	bl	80182b2 <_Bfree>
 80165e2:	4641      	mov	r1, r8
 80165e4:	4648      	mov	r0, r9
 80165e6:	f001 fe64 	bl	80182b2 <_Bfree>
 80165ea:	9907      	ldr	r1, [sp, #28]
 80165ec:	4648      	mov	r0, r9
 80165ee:	f001 fe60 	bl	80182b2 <_Bfree>
 80165f2:	4621      	mov	r1, r4
 80165f4:	4648      	mov	r0, r9
 80165f6:	f001 fe5c 	bl	80182b2 <_Bfree>
 80165fa:	e600      	b.n	80161fe <_strtod_l+0x7e>
 80165fc:	9a06      	ldr	r2, [sp, #24]
 80165fe:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8016602:	4293      	cmp	r3, r2
 8016604:	dbba      	blt.n	801657c <_strtod_l+0x3fc>
 8016606:	4d42      	ldr	r5, [pc, #264]	; (8016710 <_strtod_l+0x590>)
 8016608:	f1c4 040f 	rsb	r4, r4, #15
 801660c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8016610:	4652      	mov	r2, sl
 8016612:	465b      	mov	r3, fp
 8016614:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016618:	f7ea f806 	bl	8000628 <__aeabi_dmul>
 801661c:	9b06      	ldr	r3, [sp, #24]
 801661e:	1b1c      	subs	r4, r3, r4
 8016620:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8016624:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016628:	e78d      	b.n	8016546 <_strtod_l+0x3c6>
 801662a:	f113 0f16 	cmn.w	r3, #22
 801662e:	dba5      	blt.n	801657c <_strtod_l+0x3fc>
 8016630:	4a37      	ldr	r2, [pc, #220]	; (8016710 <_strtod_l+0x590>)
 8016632:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8016636:	e9d2 2300 	ldrd	r2, r3, [r2]
 801663a:	4650      	mov	r0, sl
 801663c:	4659      	mov	r1, fp
 801663e:	f7ea f91d 	bl	800087c <__aeabi_ddiv>
 8016642:	e782      	b.n	801654a <_strtod_l+0x3ca>
 8016644:	2300      	movs	r3, #0
 8016646:	4e33      	ldr	r6, [pc, #204]	; (8016714 <_strtod_l+0x594>)
 8016648:	ea4f 1828 	mov.w	r8, r8, asr #4
 801664c:	4650      	mov	r0, sl
 801664e:	4659      	mov	r1, fp
 8016650:	461d      	mov	r5, r3
 8016652:	f1b8 0f01 	cmp.w	r8, #1
 8016656:	dc21      	bgt.n	801669c <_strtod_l+0x51c>
 8016658:	b10b      	cbz	r3, 801665e <_strtod_l+0x4de>
 801665a:	4682      	mov	sl, r0
 801665c:	468b      	mov	fp, r1
 801665e:	4b2d      	ldr	r3, [pc, #180]	; (8016714 <_strtod_l+0x594>)
 8016660:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8016664:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8016668:	4652      	mov	r2, sl
 801666a:	465b      	mov	r3, fp
 801666c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8016670:	f7e9 ffda 	bl	8000628 <__aeabi_dmul>
 8016674:	4b28      	ldr	r3, [pc, #160]	; (8016718 <_strtod_l+0x598>)
 8016676:	460a      	mov	r2, r1
 8016678:	400b      	ands	r3, r1
 801667a:	4928      	ldr	r1, [pc, #160]	; (801671c <_strtod_l+0x59c>)
 801667c:	428b      	cmp	r3, r1
 801667e:	4682      	mov	sl, r0
 8016680:	d898      	bhi.n	80165b4 <_strtod_l+0x434>
 8016682:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8016686:	428b      	cmp	r3, r1
 8016688:	bf86      	itte	hi
 801668a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8016724 <_strtod_l+0x5a4>
 801668e:	f04f 3aff 	movhi.w	sl, #4294967295
 8016692:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8016696:	2300      	movs	r3, #0
 8016698:	9304      	str	r3, [sp, #16]
 801669a:	e077      	b.n	801678c <_strtod_l+0x60c>
 801669c:	f018 0f01 	tst.w	r8, #1
 80166a0:	d006      	beq.n	80166b0 <_strtod_l+0x530>
 80166a2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80166a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166aa:	f7e9 ffbd 	bl	8000628 <__aeabi_dmul>
 80166ae:	2301      	movs	r3, #1
 80166b0:	3501      	adds	r5, #1
 80166b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80166b6:	e7cc      	b.n	8016652 <_strtod_l+0x4d2>
 80166b8:	d0ed      	beq.n	8016696 <_strtod_l+0x516>
 80166ba:	f1c8 0800 	rsb	r8, r8, #0
 80166be:	f018 020f 	ands.w	r2, r8, #15
 80166c2:	d00a      	beq.n	80166da <_strtod_l+0x55a>
 80166c4:	4b12      	ldr	r3, [pc, #72]	; (8016710 <_strtod_l+0x590>)
 80166c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80166ca:	4650      	mov	r0, sl
 80166cc:	4659      	mov	r1, fp
 80166ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166d2:	f7ea f8d3 	bl	800087c <__aeabi_ddiv>
 80166d6:	4682      	mov	sl, r0
 80166d8:	468b      	mov	fp, r1
 80166da:	ea5f 1828 	movs.w	r8, r8, asr #4
 80166de:	d0da      	beq.n	8016696 <_strtod_l+0x516>
 80166e0:	f1b8 0f1f 	cmp.w	r8, #31
 80166e4:	dd20      	ble.n	8016728 <_strtod_l+0x5a8>
 80166e6:	2400      	movs	r4, #0
 80166e8:	46a0      	mov	r8, r4
 80166ea:	9407      	str	r4, [sp, #28]
 80166ec:	9405      	str	r4, [sp, #20]
 80166ee:	2322      	movs	r3, #34	; 0x22
 80166f0:	f04f 0a00 	mov.w	sl, #0
 80166f4:	f04f 0b00 	mov.w	fp, #0
 80166f8:	f8c9 3000 	str.w	r3, [r9]
 80166fc:	e765      	b.n	80165ca <_strtod_l+0x44a>
 80166fe:	bf00      	nop
 8016700:	08019e2d 	.word	0x08019e2d
 8016704:	08019eb3 	.word	0x08019eb3
 8016708:	08019e35 	.word	0x08019e35
 801670c:	08019e74 	.word	0x08019e74
 8016710:	08019ef0 	.word	0x08019ef0
 8016714:	08019ec8 	.word	0x08019ec8
 8016718:	7ff00000 	.word	0x7ff00000
 801671c:	7ca00000 	.word	0x7ca00000
 8016720:	fff80000 	.word	0xfff80000
 8016724:	7fefffff 	.word	0x7fefffff
 8016728:	f018 0310 	ands.w	r3, r8, #16
 801672c:	bf18      	it	ne
 801672e:	236a      	movne	r3, #106	; 0x6a
 8016730:	4da0      	ldr	r5, [pc, #640]	; (80169b4 <_strtod_l+0x834>)
 8016732:	9304      	str	r3, [sp, #16]
 8016734:	4650      	mov	r0, sl
 8016736:	4659      	mov	r1, fp
 8016738:	2300      	movs	r3, #0
 801673a:	f1b8 0f00 	cmp.w	r8, #0
 801673e:	f300 810a 	bgt.w	8016956 <_strtod_l+0x7d6>
 8016742:	b10b      	cbz	r3, 8016748 <_strtod_l+0x5c8>
 8016744:	4682      	mov	sl, r0
 8016746:	468b      	mov	fp, r1
 8016748:	9b04      	ldr	r3, [sp, #16]
 801674a:	b1bb      	cbz	r3, 801677c <_strtod_l+0x5fc>
 801674c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8016750:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016754:	2b00      	cmp	r3, #0
 8016756:	4659      	mov	r1, fp
 8016758:	dd10      	ble.n	801677c <_strtod_l+0x5fc>
 801675a:	2b1f      	cmp	r3, #31
 801675c:	f340 8107 	ble.w	801696e <_strtod_l+0x7ee>
 8016760:	2b34      	cmp	r3, #52	; 0x34
 8016762:	bfde      	ittt	le
 8016764:	3b20      	suble	r3, #32
 8016766:	f04f 32ff 	movle.w	r2, #4294967295
 801676a:	fa02 f303 	lslle.w	r3, r2, r3
 801676e:	f04f 0a00 	mov.w	sl, #0
 8016772:	bfcc      	ite	gt
 8016774:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8016778:	ea03 0b01 	andle.w	fp, r3, r1
 801677c:	2200      	movs	r2, #0
 801677e:	2300      	movs	r3, #0
 8016780:	4650      	mov	r0, sl
 8016782:	4659      	mov	r1, fp
 8016784:	f7ea f9b8 	bl	8000af8 <__aeabi_dcmpeq>
 8016788:	2800      	cmp	r0, #0
 801678a:	d1ac      	bne.n	80166e6 <_strtod_l+0x566>
 801678c:	9b07      	ldr	r3, [sp, #28]
 801678e:	9300      	str	r3, [sp, #0]
 8016790:	9a05      	ldr	r2, [sp, #20]
 8016792:	9908      	ldr	r1, [sp, #32]
 8016794:	4623      	mov	r3, r4
 8016796:	4648      	mov	r0, r9
 8016798:	f001 fddd 	bl	8018356 <__s2b>
 801679c:	9007      	str	r0, [sp, #28]
 801679e:	2800      	cmp	r0, #0
 80167a0:	f43f af08 	beq.w	80165b4 <_strtod_l+0x434>
 80167a4:	9a06      	ldr	r2, [sp, #24]
 80167a6:	9b06      	ldr	r3, [sp, #24]
 80167a8:	2a00      	cmp	r2, #0
 80167aa:	f1c3 0300 	rsb	r3, r3, #0
 80167ae:	bfa8      	it	ge
 80167b0:	2300      	movge	r3, #0
 80167b2:	930e      	str	r3, [sp, #56]	; 0x38
 80167b4:	2400      	movs	r4, #0
 80167b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80167ba:	9316      	str	r3, [sp, #88]	; 0x58
 80167bc:	46a0      	mov	r8, r4
 80167be:	9b07      	ldr	r3, [sp, #28]
 80167c0:	4648      	mov	r0, r9
 80167c2:	6859      	ldr	r1, [r3, #4]
 80167c4:	f001 fd41 	bl	801824a <_Balloc>
 80167c8:	9005      	str	r0, [sp, #20]
 80167ca:	2800      	cmp	r0, #0
 80167cc:	f43f aef6 	beq.w	80165bc <_strtod_l+0x43c>
 80167d0:	9b07      	ldr	r3, [sp, #28]
 80167d2:	691a      	ldr	r2, [r3, #16]
 80167d4:	3202      	adds	r2, #2
 80167d6:	f103 010c 	add.w	r1, r3, #12
 80167da:	0092      	lsls	r2, r2, #2
 80167dc:	300c      	adds	r0, #12
 80167de:	f001 fd29 	bl	8018234 <memcpy>
 80167e2:	aa1e      	add	r2, sp, #120	; 0x78
 80167e4:	a91d      	add	r1, sp, #116	; 0x74
 80167e6:	ec4b ab10 	vmov	d0, sl, fp
 80167ea:	4648      	mov	r0, r9
 80167ec:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80167f0:	f002 f86c 	bl	80188cc <__d2b>
 80167f4:	901c      	str	r0, [sp, #112]	; 0x70
 80167f6:	2800      	cmp	r0, #0
 80167f8:	f43f aee0 	beq.w	80165bc <_strtod_l+0x43c>
 80167fc:	2101      	movs	r1, #1
 80167fe:	4648      	mov	r0, r9
 8016800:	f001 fe35 	bl	801846e <__i2b>
 8016804:	4680      	mov	r8, r0
 8016806:	2800      	cmp	r0, #0
 8016808:	f43f aed8 	beq.w	80165bc <_strtod_l+0x43c>
 801680c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801680e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016810:	2e00      	cmp	r6, #0
 8016812:	bfab      	itete	ge
 8016814:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8016816:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8016818:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 801681a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 801681c:	bfac      	ite	ge
 801681e:	18f7      	addge	r7, r6, r3
 8016820:	1b9d      	sublt	r5, r3, r6
 8016822:	9b04      	ldr	r3, [sp, #16]
 8016824:	1af6      	subs	r6, r6, r3
 8016826:	4416      	add	r6, r2
 8016828:	4b63      	ldr	r3, [pc, #396]	; (80169b8 <_strtod_l+0x838>)
 801682a:	3e01      	subs	r6, #1
 801682c:	429e      	cmp	r6, r3
 801682e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8016832:	f280 80af 	bge.w	8016994 <_strtod_l+0x814>
 8016836:	1b9b      	subs	r3, r3, r6
 8016838:	2b1f      	cmp	r3, #31
 801683a:	eba2 0203 	sub.w	r2, r2, r3
 801683e:	f04f 0101 	mov.w	r1, #1
 8016842:	f300 809b 	bgt.w	801697c <_strtod_l+0x7fc>
 8016846:	fa01 f303 	lsl.w	r3, r1, r3
 801684a:	930f      	str	r3, [sp, #60]	; 0x3c
 801684c:	2300      	movs	r3, #0
 801684e:	930a      	str	r3, [sp, #40]	; 0x28
 8016850:	18be      	adds	r6, r7, r2
 8016852:	9b04      	ldr	r3, [sp, #16]
 8016854:	42b7      	cmp	r7, r6
 8016856:	4415      	add	r5, r2
 8016858:	441d      	add	r5, r3
 801685a:	463b      	mov	r3, r7
 801685c:	bfa8      	it	ge
 801685e:	4633      	movge	r3, r6
 8016860:	42ab      	cmp	r3, r5
 8016862:	bfa8      	it	ge
 8016864:	462b      	movge	r3, r5
 8016866:	2b00      	cmp	r3, #0
 8016868:	bfc2      	ittt	gt
 801686a:	1af6      	subgt	r6, r6, r3
 801686c:	1aed      	subgt	r5, r5, r3
 801686e:	1aff      	subgt	r7, r7, r3
 8016870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016872:	b1bb      	cbz	r3, 80168a4 <_strtod_l+0x724>
 8016874:	4641      	mov	r1, r8
 8016876:	461a      	mov	r2, r3
 8016878:	4648      	mov	r0, r9
 801687a:	f001 fe97 	bl	80185ac <__pow5mult>
 801687e:	4680      	mov	r8, r0
 8016880:	2800      	cmp	r0, #0
 8016882:	f43f ae9b 	beq.w	80165bc <_strtod_l+0x43c>
 8016886:	4601      	mov	r1, r0
 8016888:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801688a:	4648      	mov	r0, r9
 801688c:	f001 fdf8 	bl	8018480 <__multiply>
 8016890:	900c      	str	r0, [sp, #48]	; 0x30
 8016892:	2800      	cmp	r0, #0
 8016894:	f43f ae92 	beq.w	80165bc <_strtod_l+0x43c>
 8016898:	991c      	ldr	r1, [sp, #112]	; 0x70
 801689a:	4648      	mov	r0, r9
 801689c:	f001 fd09 	bl	80182b2 <_Bfree>
 80168a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80168a2:	931c      	str	r3, [sp, #112]	; 0x70
 80168a4:	2e00      	cmp	r6, #0
 80168a6:	dc7a      	bgt.n	801699e <_strtod_l+0x81e>
 80168a8:	9b06      	ldr	r3, [sp, #24]
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	dd08      	ble.n	80168c0 <_strtod_l+0x740>
 80168ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80168b0:	9905      	ldr	r1, [sp, #20]
 80168b2:	4648      	mov	r0, r9
 80168b4:	f001 fe7a 	bl	80185ac <__pow5mult>
 80168b8:	9005      	str	r0, [sp, #20]
 80168ba:	2800      	cmp	r0, #0
 80168bc:	f43f ae7e 	beq.w	80165bc <_strtod_l+0x43c>
 80168c0:	2d00      	cmp	r5, #0
 80168c2:	dd08      	ble.n	80168d6 <_strtod_l+0x756>
 80168c4:	462a      	mov	r2, r5
 80168c6:	9905      	ldr	r1, [sp, #20]
 80168c8:	4648      	mov	r0, r9
 80168ca:	f001 febd 	bl	8018648 <__lshift>
 80168ce:	9005      	str	r0, [sp, #20]
 80168d0:	2800      	cmp	r0, #0
 80168d2:	f43f ae73 	beq.w	80165bc <_strtod_l+0x43c>
 80168d6:	2f00      	cmp	r7, #0
 80168d8:	dd08      	ble.n	80168ec <_strtod_l+0x76c>
 80168da:	4641      	mov	r1, r8
 80168dc:	463a      	mov	r2, r7
 80168de:	4648      	mov	r0, r9
 80168e0:	f001 feb2 	bl	8018648 <__lshift>
 80168e4:	4680      	mov	r8, r0
 80168e6:	2800      	cmp	r0, #0
 80168e8:	f43f ae68 	beq.w	80165bc <_strtod_l+0x43c>
 80168ec:	9a05      	ldr	r2, [sp, #20]
 80168ee:	991c      	ldr	r1, [sp, #112]	; 0x70
 80168f0:	4648      	mov	r0, r9
 80168f2:	f001 ff17 	bl	8018724 <__mdiff>
 80168f6:	4604      	mov	r4, r0
 80168f8:	2800      	cmp	r0, #0
 80168fa:	f43f ae5f 	beq.w	80165bc <_strtod_l+0x43c>
 80168fe:	68c3      	ldr	r3, [r0, #12]
 8016900:	930c      	str	r3, [sp, #48]	; 0x30
 8016902:	2300      	movs	r3, #0
 8016904:	60c3      	str	r3, [r0, #12]
 8016906:	4641      	mov	r1, r8
 8016908:	f001 fef2 	bl	80186f0 <__mcmp>
 801690c:	2800      	cmp	r0, #0
 801690e:	da55      	bge.n	80169bc <_strtod_l+0x83c>
 8016910:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016912:	b9e3      	cbnz	r3, 801694e <_strtod_l+0x7ce>
 8016914:	f1ba 0f00 	cmp.w	sl, #0
 8016918:	d119      	bne.n	801694e <_strtod_l+0x7ce>
 801691a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801691e:	b9b3      	cbnz	r3, 801694e <_strtod_l+0x7ce>
 8016920:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016924:	0d1b      	lsrs	r3, r3, #20
 8016926:	051b      	lsls	r3, r3, #20
 8016928:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801692c:	d90f      	bls.n	801694e <_strtod_l+0x7ce>
 801692e:	6963      	ldr	r3, [r4, #20]
 8016930:	b913      	cbnz	r3, 8016938 <_strtod_l+0x7b8>
 8016932:	6923      	ldr	r3, [r4, #16]
 8016934:	2b01      	cmp	r3, #1
 8016936:	dd0a      	ble.n	801694e <_strtod_l+0x7ce>
 8016938:	4621      	mov	r1, r4
 801693a:	2201      	movs	r2, #1
 801693c:	4648      	mov	r0, r9
 801693e:	f001 fe83 	bl	8018648 <__lshift>
 8016942:	4641      	mov	r1, r8
 8016944:	4604      	mov	r4, r0
 8016946:	f001 fed3 	bl	80186f0 <__mcmp>
 801694a:	2800      	cmp	r0, #0
 801694c:	dc67      	bgt.n	8016a1e <_strtod_l+0x89e>
 801694e:	9b04      	ldr	r3, [sp, #16]
 8016950:	2b00      	cmp	r3, #0
 8016952:	d171      	bne.n	8016a38 <_strtod_l+0x8b8>
 8016954:	e63d      	b.n	80165d2 <_strtod_l+0x452>
 8016956:	f018 0f01 	tst.w	r8, #1
 801695a:	d004      	beq.n	8016966 <_strtod_l+0x7e6>
 801695c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016960:	f7e9 fe62 	bl	8000628 <__aeabi_dmul>
 8016964:	2301      	movs	r3, #1
 8016966:	ea4f 0868 	mov.w	r8, r8, asr #1
 801696a:	3508      	adds	r5, #8
 801696c:	e6e5      	b.n	801673a <_strtod_l+0x5ba>
 801696e:	f04f 32ff 	mov.w	r2, #4294967295
 8016972:	fa02 f303 	lsl.w	r3, r2, r3
 8016976:	ea03 0a0a 	and.w	sl, r3, sl
 801697a:	e6ff      	b.n	801677c <_strtod_l+0x5fc>
 801697c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8016980:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8016984:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016988:	36e2      	adds	r6, #226	; 0xe2
 801698a:	fa01 f306 	lsl.w	r3, r1, r6
 801698e:	930a      	str	r3, [sp, #40]	; 0x28
 8016990:	910f      	str	r1, [sp, #60]	; 0x3c
 8016992:	e75d      	b.n	8016850 <_strtod_l+0x6d0>
 8016994:	2300      	movs	r3, #0
 8016996:	930a      	str	r3, [sp, #40]	; 0x28
 8016998:	2301      	movs	r3, #1
 801699a:	930f      	str	r3, [sp, #60]	; 0x3c
 801699c:	e758      	b.n	8016850 <_strtod_l+0x6d0>
 801699e:	4632      	mov	r2, r6
 80169a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80169a2:	4648      	mov	r0, r9
 80169a4:	f001 fe50 	bl	8018648 <__lshift>
 80169a8:	901c      	str	r0, [sp, #112]	; 0x70
 80169aa:	2800      	cmp	r0, #0
 80169ac:	f47f af7c 	bne.w	80168a8 <_strtod_l+0x728>
 80169b0:	e604      	b.n	80165bc <_strtod_l+0x43c>
 80169b2:	bf00      	nop
 80169b4:	08019e88 	.word	0x08019e88
 80169b8:	fffffc02 	.word	0xfffffc02
 80169bc:	465d      	mov	r5, fp
 80169be:	f040 8086 	bne.w	8016ace <_strtod_l+0x94e>
 80169c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80169c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80169c8:	b32a      	cbz	r2, 8016a16 <_strtod_l+0x896>
 80169ca:	4aaf      	ldr	r2, [pc, #700]	; (8016c88 <_strtod_l+0xb08>)
 80169cc:	4293      	cmp	r3, r2
 80169ce:	d153      	bne.n	8016a78 <_strtod_l+0x8f8>
 80169d0:	9b04      	ldr	r3, [sp, #16]
 80169d2:	4650      	mov	r0, sl
 80169d4:	b1d3      	cbz	r3, 8016a0c <_strtod_l+0x88c>
 80169d6:	4aad      	ldr	r2, [pc, #692]	; (8016c8c <_strtod_l+0xb0c>)
 80169d8:	402a      	ands	r2, r5
 80169da:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80169de:	f04f 31ff 	mov.w	r1, #4294967295
 80169e2:	d816      	bhi.n	8016a12 <_strtod_l+0x892>
 80169e4:	0d12      	lsrs	r2, r2, #20
 80169e6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80169ea:	fa01 f303 	lsl.w	r3, r1, r3
 80169ee:	4298      	cmp	r0, r3
 80169f0:	d142      	bne.n	8016a78 <_strtod_l+0x8f8>
 80169f2:	4ba7      	ldr	r3, [pc, #668]	; (8016c90 <_strtod_l+0xb10>)
 80169f4:	429d      	cmp	r5, r3
 80169f6:	d102      	bne.n	80169fe <_strtod_l+0x87e>
 80169f8:	3001      	adds	r0, #1
 80169fa:	f43f addf 	beq.w	80165bc <_strtod_l+0x43c>
 80169fe:	4ba3      	ldr	r3, [pc, #652]	; (8016c8c <_strtod_l+0xb0c>)
 8016a00:	402b      	ands	r3, r5
 8016a02:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8016a06:	f04f 0a00 	mov.w	sl, #0
 8016a0a:	e7a0      	b.n	801694e <_strtod_l+0x7ce>
 8016a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8016a10:	e7ed      	b.n	80169ee <_strtod_l+0x86e>
 8016a12:	460b      	mov	r3, r1
 8016a14:	e7eb      	b.n	80169ee <_strtod_l+0x86e>
 8016a16:	bb7b      	cbnz	r3, 8016a78 <_strtod_l+0x8f8>
 8016a18:	f1ba 0f00 	cmp.w	sl, #0
 8016a1c:	d12c      	bne.n	8016a78 <_strtod_l+0x8f8>
 8016a1e:	9904      	ldr	r1, [sp, #16]
 8016a20:	4a9a      	ldr	r2, [pc, #616]	; (8016c8c <_strtod_l+0xb0c>)
 8016a22:	465b      	mov	r3, fp
 8016a24:	b1f1      	cbz	r1, 8016a64 <_strtod_l+0x8e4>
 8016a26:	ea02 010b 	and.w	r1, r2, fp
 8016a2a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016a2e:	dc19      	bgt.n	8016a64 <_strtod_l+0x8e4>
 8016a30:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016a34:	f77f ae5b 	ble.w	80166ee <_strtod_l+0x56e>
 8016a38:	4a96      	ldr	r2, [pc, #600]	; (8016c94 <_strtod_l+0xb14>)
 8016a3a:	2300      	movs	r3, #0
 8016a3c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8016a40:	4650      	mov	r0, sl
 8016a42:	4659      	mov	r1, fp
 8016a44:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016a48:	f7e9 fdee 	bl	8000628 <__aeabi_dmul>
 8016a4c:	4682      	mov	sl, r0
 8016a4e:	468b      	mov	fp, r1
 8016a50:	2900      	cmp	r1, #0
 8016a52:	f47f adbe 	bne.w	80165d2 <_strtod_l+0x452>
 8016a56:	2800      	cmp	r0, #0
 8016a58:	f47f adbb 	bne.w	80165d2 <_strtod_l+0x452>
 8016a5c:	2322      	movs	r3, #34	; 0x22
 8016a5e:	f8c9 3000 	str.w	r3, [r9]
 8016a62:	e5b6      	b.n	80165d2 <_strtod_l+0x452>
 8016a64:	4013      	ands	r3, r2
 8016a66:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016a6a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016a6e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016a72:	f04f 3aff 	mov.w	sl, #4294967295
 8016a76:	e76a      	b.n	801694e <_strtod_l+0x7ce>
 8016a78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016a7a:	b193      	cbz	r3, 8016aa2 <_strtod_l+0x922>
 8016a7c:	422b      	tst	r3, r5
 8016a7e:	f43f af66 	beq.w	801694e <_strtod_l+0x7ce>
 8016a82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016a84:	9a04      	ldr	r2, [sp, #16]
 8016a86:	4650      	mov	r0, sl
 8016a88:	4659      	mov	r1, fp
 8016a8a:	b173      	cbz	r3, 8016aaa <_strtod_l+0x92a>
 8016a8c:	f7ff fb5c 	bl	8016148 <sulp>
 8016a90:	4602      	mov	r2, r0
 8016a92:	460b      	mov	r3, r1
 8016a94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016a98:	f7e9 fc10 	bl	80002bc <__adddf3>
 8016a9c:	4682      	mov	sl, r0
 8016a9e:	468b      	mov	fp, r1
 8016aa0:	e755      	b.n	801694e <_strtod_l+0x7ce>
 8016aa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016aa4:	ea13 0f0a 	tst.w	r3, sl
 8016aa8:	e7e9      	b.n	8016a7e <_strtod_l+0x8fe>
 8016aaa:	f7ff fb4d 	bl	8016148 <sulp>
 8016aae:	4602      	mov	r2, r0
 8016ab0:	460b      	mov	r3, r1
 8016ab2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016ab6:	f7e9 fbff 	bl	80002b8 <__aeabi_dsub>
 8016aba:	2200      	movs	r2, #0
 8016abc:	2300      	movs	r3, #0
 8016abe:	4682      	mov	sl, r0
 8016ac0:	468b      	mov	fp, r1
 8016ac2:	f7ea f819 	bl	8000af8 <__aeabi_dcmpeq>
 8016ac6:	2800      	cmp	r0, #0
 8016ac8:	f47f ae11 	bne.w	80166ee <_strtod_l+0x56e>
 8016acc:	e73f      	b.n	801694e <_strtod_l+0x7ce>
 8016ace:	4641      	mov	r1, r8
 8016ad0:	4620      	mov	r0, r4
 8016ad2:	f001 ff4a 	bl	801896a <__ratio>
 8016ad6:	ec57 6b10 	vmov	r6, r7, d0
 8016ada:	2200      	movs	r2, #0
 8016adc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016ae0:	ee10 0a10 	vmov	r0, s0
 8016ae4:	4639      	mov	r1, r7
 8016ae6:	f7ea f81b 	bl	8000b20 <__aeabi_dcmple>
 8016aea:	2800      	cmp	r0, #0
 8016aec:	d077      	beq.n	8016bde <_strtod_l+0xa5e>
 8016aee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016af0:	2b00      	cmp	r3, #0
 8016af2:	d04a      	beq.n	8016b8a <_strtod_l+0xa0a>
 8016af4:	4b68      	ldr	r3, [pc, #416]	; (8016c98 <_strtod_l+0xb18>)
 8016af6:	2200      	movs	r2, #0
 8016af8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016afc:	4f66      	ldr	r7, [pc, #408]	; (8016c98 <_strtod_l+0xb18>)
 8016afe:	2600      	movs	r6, #0
 8016b00:	4b62      	ldr	r3, [pc, #392]	; (8016c8c <_strtod_l+0xb0c>)
 8016b02:	402b      	ands	r3, r5
 8016b04:	930f      	str	r3, [sp, #60]	; 0x3c
 8016b06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016b08:	4b64      	ldr	r3, [pc, #400]	; (8016c9c <_strtod_l+0xb1c>)
 8016b0a:	429a      	cmp	r2, r3
 8016b0c:	f040 80ce 	bne.w	8016cac <_strtod_l+0xb2c>
 8016b10:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016b14:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016b18:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8016b1c:	ec4b ab10 	vmov	d0, sl, fp
 8016b20:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8016b24:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016b28:	f001 fe5a 	bl	80187e0 <__ulp>
 8016b2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016b30:	ec53 2b10 	vmov	r2, r3, d0
 8016b34:	f7e9 fd78 	bl	8000628 <__aeabi_dmul>
 8016b38:	4652      	mov	r2, sl
 8016b3a:	465b      	mov	r3, fp
 8016b3c:	f7e9 fbbe 	bl	80002bc <__adddf3>
 8016b40:	460b      	mov	r3, r1
 8016b42:	4952      	ldr	r1, [pc, #328]	; (8016c8c <_strtod_l+0xb0c>)
 8016b44:	4a56      	ldr	r2, [pc, #344]	; (8016ca0 <_strtod_l+0xb20>)
 8016b46:	4019      	ands	r1, r3
 8016b48:	4291      	cmp	r1, r2
 8016b4a:	4682      	mov	sl, r0
 8016b4c:	d95b      	bls.n	8016c06 <_strtod_l+0xa86>
 8016b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016b50:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8016b54:	4293      	cmp	r3, r2
 8016b56:	d103      	bne.n	8016b60 <_strtod_l+0x9e0>
 8016b58:	9b08      	ldr	r3, [sp, #32]
 8016b5a:	3301      	adds	r3, #1
 8016b5c:	f43f ad2e 	beq.w	80165bc <_strtod_l+0x43c>
 8016b60:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8016c90 <_strtod_l+0xb10>
 8016b64:	f04f 3aff 	mov.w	sl, #4294967295
 8016b68:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016b6a:	4648      	mov	r0, r9
 8016b6c:	f001 fba1 	bl	80182b2 <_Bfree>
 8016b70:	9905      	ldr	r1, [sp, #20]
 8016b72:	4648      	mov	r0, r9
 8016b74:	f001 fb9d 	bl	80182b2 <_Bfree>
 8016b78:	4641      	mov	r1, r8
 8016b7a:	4648      	mov	r0, r9
 8016b7c:	f001 fb99 	bl	80182b2 <_Bfree>
 8016b80:	4621      	mov	r1, r4
 8016b82:	4648      	mov	r0, r9
 8016b84:	f001 fb95 	bl	80182b2 <_Bfree>
 8016b88:	e619      	b.n	80167be <_strtod_l+0x63e>
 8016b8a:	f1ba 0f00 	cmp.w	sl, #0
 8016b8e:	d11a      	bne.n	8016bc6 <_strtod_l+0xa46>
 8016b90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016b94:	b9eb      	cbnz	r3, 8016bd2 <_strtod_l+0xa52>
 8016b96:	2200      	movs	r2, #0
 8016b98:	4b3f      	ldr	r3, [pc, #252]	; (8016c98 <_strtod_l+0xb18>)
 8016b9a:	4630      	mov	r0, r6
 8016b9c:	4639      	mov	r1, r7
 8016b9e:	f7e9 ffb5 	bl	8000b0c <__aeabi_dcmplt>
 8016ba2:	b9c8      	cbnz	r0, 8016bd8 <_strtod_l+0xa58>
 8016ba4:	4630      	mov	r0, r6
 8016ba6:	4639      	mov	r1, r7
 8016ba8:	2200      	movs	r2, #0
 8016baa:	4b3e      	ldr	r3, [pc, #248]	; (8016ca4 <_strtod_l+0xb24>)
 8016bac:	f7e9 fd3c 	bl	8000628 <__aeabi_dmul>
 8016bb0:	4606      	mov	r6, r0
 8016bb2:	460f      	mov	r7, r1
 8016bb4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8016bb8:	9618      	str	r6, [sp, #96]	; 0x60
 8016bba:	9319      	str	r3, [sp, #100]	; 0x64
 8016bbc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8016bc0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016bc4:	e79c      	b.n	8016b00 <_strtod_l+0x980>
 8016bc6:	f1ba 0f01 	cmp.w	sl, #1
 8016bca:	d102      	bne.n	8016bd2 <_strtod_l+0xa52>
 8016bcc:	2d00      	cmp	r5, #0
 8016bce:	f43f ad8e 	beq.w	80166ee <_strtod_l+0x56e>
 8016bd2:	2200      	movs	r2, #0
 8016bd4:	4b34      	ldr	r3, [pc, #208]	; (8016ca8 <_strtod_l+0xb28>)
 8016bd6:	e78f      	b.n	8016af8 <_strtod_l+0x978>
 8016bd8:	2600      	movs	r6, #0
 8016bda:	4f32      	ldr	r7, [pc, #200]	; (8016ca4 <_strtod_l+0xb24>)
 8016bdc:	e7ea      	b.n	8016bb4 <_strtod_l+0xa34>
 8016bde:	4b31      	ldr	r3, [pc, #196]	; (8016ca4 <_strtod_l+0xb24>)
 8016be0:	4630      	mov	r0, r6
 8016be2:	4639      	mov	r1, r7
 8016be4:	2200      	movs	r2, #0
 8016be6:	f7e9 fd1f 	bl	8000628 <__aeabi_dmul>
 8016bea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016bec:	4606      	mov	r6, r0
 8016bee:	460f      	mov	r7, r1
 8016bf0:	b933      	cbnz	r3, 8016c00 <_strtod_l+0xa80>
 8016bf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016bf6:	9010      	str	r0, [sp, #64]	; 0x40
 8016bf8:	9311      	str	r3, [sp, #68]	; 0x44
 8016bfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016bfe:	e7df      	b.n	8016bc0 <_strtod_l+0xa40>
 8016c00:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8016c04:	e7f9      	b.n	8016bfa <_strtod_l+0xa7a>
 8016c06:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8016c0a:	9b04      	ldr	r3, [sp, #16]
 8016c0c:	2b00      	cmp	r3, #0
 8016c0e:	d1ab      	bne.n	8016b68 <_strtod_l+0x9e8>
 8016c10:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016c14:	0d1b      	lsrs	r3, r3, #20
 8016c16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016c18:	051b      	lsls	r3, r3, #20
 8016c1a:	429a      	cmp	r2, r3
 8016c1c:	465d      	mov	r5, fp
 8016c1e:	d1a3      	bne.n	8016b68 <_strtod_l+0x9e8>
 8016c20:	4639      	mov	r1, r7
 8016c22:	4630      	mov	r0, r6
 8016c24:	f7e9 ffb0 	bl	8000b88 <__aeabi_d2iz>
 8016c28:	f7e9 fc94 	bl	8000554 <__aeabi_i2d>
 8016c2c:	460b      	mov	r3, r1
 8016c2e:	4602      	mov	r2, r0
 8016c30:	4639      	mov	r1, r7
 8016c32:	4630      	mov	r0, r6
 8016c34:	f7e9 fb40 	bl	80002b8 <__aeabi_dsub>
 8016c38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016c3a:	4606      	mov	r6, r0
 8016c3c:	460f      	mov	r7, r1
 8016c3e:	b933      	cbnz	r3, 8016c4e <_strtod_l+0xace>
 8016c40:	f1ba 0f00 	cmp.w	sl, #0
 8016c44:	d103      	bne.n	8016c4e <_strtod_l+0xace>
 8016c46:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8016c4a:	2d00      	cmp	r5, #0
 8016c4c:	d06d      	beq.n	8016d2a <_strtod_l+0xbaa>
 8016c4e:	a30a      	add	r3, pc, #40	; (adr r3, 8016c78 <_strtod_l+0xaf8>)
 8016c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c54:	4630      	mov	r0, r6
 8016c56:	4639      	mov	r1, r7
 8016c58:	f7e9 ff58 	bl	8000b0c <__aeabi_dcmplt>
 8016c5c:	2800      	cmp	r0, #0
 8016c5e:	f47f acb8 	bne.w	80165d2 <_strtod_l+0x452>
 8016c62:	a307      	add	r3, pc, #28	; (adr r3, 8016c80 <_strtod_l+0xb00>)
 8016c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c68:	4630      	mov	r0, r6
 8016c6a:	4639      	mov	r1, r7
 8016c6c:	f7e9 ff6c 	bl	8000b48 <__aeabi_dcmpgt>
 8016c70:	2800      	cmp	r0, #0
 8016c72:	f43f af79 	beq.w	8016b68 <_strtod_l+0x9e8>
 8016c76:	e4ac      	b.n	80165d2 <_strtod_l+0x452>
 8016c78:	94a03595 	.word	0x94a03595
 8016c7c:	3fdfffff 	.word	0x3fdfffff
 8016c80:	35afe535 	.word	0x35afe535
 8016c84:	3fe00000 	.word	0x3fe00000
 8016c88:	000fffff 	.word	0x000fffff
 8016c8c:	7ff00000 	.word	0x7ff00000
 8016c90:	7fefffff 	.word	0x7fefffff
 8016c94:	39500000 	.word	0x39500000
 8016c98:	3ff00000 	.word	0x3ff00000
 8016c9c:	7fe00000 	.word	0x7fe00000
 8016ca0:	7c9fffff 	.word	0x7c9fffff
 8016ca4:	3fe00000 	.word	0x3fe00000
 8016ca8:	bff00000 	.word	0xbff00000
 8016cac:	9b04      	ldr	r3, [sp, #16]
 8016cae:	b333      	cbz	r3, 8016cfe <_strtod_l+0xb7e>
 8016cb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016cb2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016cb6:	d822      	bhi.n	8016cfe <_strtod_l+0xb7e>
 8016cb8:	a327      	add	r3, pc, #156	; (adr r3, 8016d58 <_strtod_l+0xbd8>)
 8016cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cbe:	4630      	mov	r0, r6
 8016cc0:	4639      	mov	r1, r7
 8016cc2:	f7e9 ff2d 	bl	8000b20 <__aeabi_dcmple>
 8016cc6:	b1a0      	cbz	r0, 8016cf2 <_strtod_l+0xb72>
 8016cc8:	4639      	mov	r1, r7
 8016cca:	4630      	mov	r0, r6
 8016ccc:	f7e9 ff84 	bl	8000bd8 <__aeabi_d2uiz>
 8016cd0:	2800      	cmp	r0, #0
 8016cd2:	bf08      	it	eq
 8016cd4:	2001      	moveq	r0, #1
 8016cd6:	f7e9 fc2d 	bl	8000534 <__aeabi_ui2d>
 8016cda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016cdc:	4606      	mov	r6, r0
 8016cde:	460f      	mov	r7, r1
 8016ce0:	bb03      	cbnz	r3, 8016d24 <_strtod_l+0xba4>
 8016ce2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016ce6:	9012      	str	r0, [sp, #72]	; 0x48
 8016ce8:	9313      	str	r3, [sp, #76]	; 0x4c
 8016cea:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8016cee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016cf4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016cf6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016cfa:	1a9b      	subs	r3, r3, r2
 8016cfc:	930b      	str	r3, [sp, #44]	; 0x2c
 8016cfe:	ed9d 0b08 	vldr	d0, [sp, #32]
 8016d02:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8016d06:	f001 fd6b 	bl	80187e0 <__ulp>
 8016d0a:	4650      	mov	r0, sl
 8016d0c:	ec53 2b10 	vmov	r2, r3, d0
 8016d10:	4659      	mov	r1, fp
 8016d12:	f7e9 fc89 	bl	8000628 <__aeabi_dmul>
 8016d16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016d1a:	f7e9 facf 	bl	80002bc <__adddf3>
 8016d1e:	4682      	mov	sl, r0
 8016d20:	468b      	mov	fp, r1
 8016d22:	e772      	b.n	8016c0a <_strtod_l+0xa8a>
 8016d24:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8016d28:	e7df      	b.n	8016cea <_strtod_l+0xb6a>
 8016d2a:	a30d      	add	r3, pc, #52	; (adr r3, 8016d60 <_strtod_l+0xbe0>)
 8016d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d30:	f7e9 feec 	bl	8000b0c <__aeabi_dcmplt>
 8016d34:	e79c      	b.n	8016c70 <_strtod_l+0xaf0>
 8016d36:	2300      	movs	r3, #0
 8016d38:	930d      	str	r3, [sp, #52]	; 0x34
 8016d3a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8016d3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016d3e:	6013      	str	r3, [r2, #0]
 8016d40:	f7ff ba61 	b.w	8016206 <_strtod_l+0x86>
 8016d44:	2b65      	cmp	r3, #101	; 0x65
 8016d46:	f04f 0200 	mov.w	r2, #0
 8016d4a:	f43f ab4e 	beq.w	80163ea <_strtod_l+0x26a>
 8016d4e:	2101      	movs	r1, #1
 8016d50:	4614      	mov	r4, r2
 8016d52:	9104      	str	r1, [sp, #16]
 8016d54:	f7ff bacb 	b.w	80162ee <_strtod_l+0x16e>
 8016d58:	ffc00000 	.word	0xffc00000
 8016d5c:	41dfffff 	.word	0x41dfffff
 8016d60:	94a03595 	.word	0x94a03595
 8016d64:	3fcfffff 	.word	0x3fcfffff

08016d68 <_strtod_r>:
 8016d68:	4b05      	ldr	r3, [pc, #20]	; (8016d80 <_strtod_r+0x18>)
 8016d6a:	681b      	ldr	r3, [r3, #0]
 8016d6c:	b410      	push	{r4}
 8016d6e:	6a1b      	ldr	r3, [r3, #32]
 8016d70:	4c04      	ldr	r4, [pc, #16]	; (8016d84 <_strtod_r+0x1c>)
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	bf08      	it	eq
 8016d76:	4623      	moveq	r3, r4
 8016d78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016d7c:	f7ff ba00 	b.w	8016180 <_strtod_l>
 8016d80:	2000000c 	.word	0x2000000c
 8016d84:	20000070 	.word	0x20000070

08016d88 <_strtol_l.isra.0>:
 8016d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d8c:	4680      	mov	r8, r0
 8016d8e:	4689      	mov	r9, r1
 8016d90:	4692      	mov	sl, r2
 8016d92:	461e      	mov	r6, r3
 8016d94:	460f      	mov	r7, r1
 8016d96:	463d      	mov	r5, r7
 8016d98:	9808      	ldr	r0, [sp, #32]
 8016d9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016d9e:	f001 fa0d 	bl	80181bc <__locale_ctype_ptr_l>
 8016da2:	4420      	add	r0, r4
 8016da4:	7843      	ldrb	r3, [r0, #1]
 8016da6:	f013 0308 	ands.w	r3, r3, #8
 8016daa:	d132      	bne.n	8016e12 <_strtol_l.isra.0+0x8a>
 8016dac:	2c2d      	cmp	r4, #45	; 0x2d
 8016dae:	d132      	bne.n	8016e16 <_strtol_l.isra.0+0x8e>
 8016db0:	787c      	ldrb	r4, [r7, #1]
 8016db2:	1cbd      	adds	r5, r7, #2
 8016db4:	2201      	movs	r2, #1
 8016db6:	2e00      	cmp	r6, #0
 8016db8:	d05d      	beq.n	8016e76 <_strtol_l.isra.0+0xee>
 8016dba:	2e10      	cmp	r6, #16
 8016dbc:	d109      	bne.n	8016dd2 <_strtol_l.isra.0+0x4a>
 8016dbe:	2c30      	cmp	r4, #48	; 0x30
 8016dc0:	d107      	bne.n	8016dd2 <_strtol_l.isra.0+0x4a>
 8016dc2:	782b      	ldrb	r3, [r5, #0]
 8016dc4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016dc8:	2b58      	cmp	r3, #88	; 0x58
 8016dca:	d14f      	bne.n	8016e6c <_strtol_l.isra.0+0xe4>
 8016dcc:	786c      	ldrb	r4, [r5, #1]
 8016dce:	2610      	movs	r6, #16
 8016dd0:	3502      	adds	r5, #2
 8016dd2:	2a00      	cmp	r2, #0
 8016dd4:	bf14      	ite	ne
 8016dd6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8016dda:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8016dde:	2700      	movs	r7, #0
 8016de0:	fbb1 fcf6 	udiv	ip, r1, r6
 8016de4:	4638      	mov	r0, r7
 8016de6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8016dea:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8016dee:	2b09      	cmp	r3, #9
 8016df0:	d817      	bhi.n	8016e22 <_strtol_l.isra.0+0x9a>
 8016df2:	461c      	mov	r4, r3
 8016df4:	42a6      	cmp	r6, r4
 8016df6:	dd23      	ble.n	8016e40 <_strtol_l.isra.0+0xb8>
 8016df8:	1c7b      	adds	r3, r7, #1
 8016dfa:	d007      	beq.n	8016e0c <_strtol_l.isra.0+0x84>
 8016dfc:	4584      	cmp	ip, r0
 8016dfe:	d31c      	bcc.n	8016e3a <_strtol_l.isra.0+0xb2>
 8016e00:	d101      	bne.n	8016e06 <_strtol_l.isra.0+0x7e>
 8016e02:	45a6      	cmp	lr, r4
 8016e04:	db19      	blt.n	8016e3a <_strtol_l.isra.0+0xb2>
 8016e06:	fb00 4006 	mla	r0, r0, r6, r4
 8016e0a:	2701      	movs	r7, #1
 8016e0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016e10:	e7eb      	b.n	8016dea <_strtol_l.isra.0+0x62>
 8016e12:	462f      	mov	r7, r5
 8016e14:	e7bf      	b.n	8016d96 <_strtol_l.isra.0+0xe>
 8016e16:	2c2b      	cmp	r4, #43	; 0x2b
 8016e18:	bf04      	itt	eq
 8016e1a:	1cbd      	addeq	r5, r7, #2
 8016e1c:	787c      	ldrbeq	r4, [r7, #1]
 8016e1e:	461a      	mov	r2, r3
 8016e20:	e7c9      	b.n	8016db6 <_strtol_l.isra.0+0x2e>
 8016e22:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8016e26:	2b19      	cmp	r3, #25
 8016e28:	d801      	bhi.n	8016e2e <_strtol_l.isra.0+0xa6>
 8016e2a:	3c37      	subs	r4, #55	; 0x37
 8016e2c:	e7e2      	b.n	8016df4 <_strtol_l.isra.0+0x6c>
 8016e2e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8016e32:	2b19      	cmp	r3, #25
 8016e34:	d804      	bhi.n	8016e40 <_strtol_l.isra.0+0xb8>
 8016e36:	3c57      	subs	r4, #87	; 0x57
 8016e38:	e7dc      	b.n	8016df4 <_strtol_l.isra.0+0x6c>
 8016e3a:	f04f 37ff 	mov.w	r7, #4294967295
 8016e3e:	e7e5      	b.n	8016e0c <_strtol_l.isra.0+0x84>
 8016e40:	1c7b      	adds	r3, r7, #1
 8016e42:	d108      	bne.n	8016e56 <_strtol_l.isra.0+0xce>
 8016e44:	2322      	movs	r3, #34	; 0x22
 8016e46:	f8c8 3000 	str.w	r3, [r8]
 8016e4a:	4608      	mov	r0, r1
 8016e4c:	f1ba 0f00 	cmp.w	sl, #0
 8016e50:	d107      	bne.n	8016e62 <_strtol_l.isra.0+0xda>
 8016e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e56:	b102      	cbz	r2, 8016e5a <_strtol_l.isra.0+0xd2>
 8016e58:	4240      	negs	r0, r0
 8016e5a:	f1ba 0f00 	cmp.w	sl, #0
 8016e5e:	d0f8      	beq.n	8016e52 <_strtol_l.isra.0+0xca>
 8016e60:	b10f      	cbz	r7, 8016e66 <_strtol_l.isra.0+0xde>
 8016e62:	f105 39ff 	add.w	r9, r5, #4294967295
 8016e66:	f8ca 9000 	str.w	r9, [sl]
 8016e6a:	e7f2      	b.n	8016e52 <_strtol_l.isra.0+0xca>
 8016e6c:	2430      	movs	r4, #48	; 0x30
 8016e6e:	2e00      	cmp	r6, #0
 8016e70:	d1af      	bne.n	8016dd2 <_strtol_l.isra.0+0x4a>
 8016e72:	2608      	movs	r6, #8
 8016e74:	e7ad      	b.n	8016dd2 <_strtol_l.isra.0+0x4a>
 8016e76:	2c30      	cmp	r4, #48	; 0x30
 8016e78:	d0a3      	beq.n	8016dc2 <_strtol_l.isra.0+0x3a>
 8016e7a:	260a      	movs	r6, #10
 8016e7c:	e7a9      	b.n	8016dd2 <_strtol_l.isra.0+0x4a>
	...

08016e80 <_strtol_r>:
 8016e80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016e82:	4c06      	ldr	r4, [pc, #24]	; (8016e9c <_strtol_r+0x1c>)
 8016e84:	4d06      	ldr	r5, [pc, #24]	; (8016ea0 <_strtol_r+0x20>)
 8016e86:	6824      	ldr	r4, [r4, #0]
 8016e88:	6a24      	ldr	r4, [r4, #32]
 8016e8a:	2c00      	cmp	r4, #0
 8016e8c:	bf08      	it	eq
 8016e8e:	462c      	moveq	r4, r5
 8016e90:	9400      	str	r4, [sp, #0]
 8016e92:	f7ff ff79 	bl	8016d88 <_strtol_l.isra.0>
 8016e96:	b003      	add	sp, #12
 8016e98:	bd30      	pop	{r4, r5, pc}
 8016e9a:	bf00      	nop
 8016e9c:	2000000c 	.word	0x2000000c
 8016ea0:	20000070 	.word	0x20000070

08016ea4 <_vsiprintf_r>:
 8016ea4:	b500      	push	{lr}
 8016ea6:	b09b      	sub	sp, #108	; 0x6c
 8016ea8:	9100      	str	r1, [sp, #0]
 8016eaa:	9104      	str	r1, [sp, #16]
 8016eac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016eb0:	9105      	str	r1, [sp, #20]
 8016eb2:	9102      	str	r1, [sp, #8]
 8016eb4:	4905      	ldr	r1, [pc, #20]	; (8016ecc <_vsiprintf_r+0x28>)
 8016eb6:	9103      	str	r1, [sp, #12]
 8016eb8:	4669      	mov	r1, sp
 8016eba:	f001 fed5 	bl	8018c68 <_svfiprintf_r>
 8016ebe:	9b00      	ldr	r3, [sp, #0]
 8016ec0:	2200      	movs	r2, #0
 8016ec2:	701a      	strb	r2, [r3, #0]
 8016ec4:	b01b      	add	sp, #108	; 0x6c
 8016ec6:	f85d fb04 	ldr.w	pc, [sp], #4
 8016eca:	bf00      	nop
 8016ecc:	ffff0208 	.word	0xffff0208

08016ed0 <vsiprintf>:
 8016ed0:	4613      	mov	r3, r2
 8016ed2:	460a      	mov	r2, r1
 8016ed4:	4601      	mov	r1, r0
 8016ed6:	4802      	ldr	r0, [pc, #8]	; (8016ee0 <vsiprintf+0x10>)
 8016ed8:	6800      	ldr	r0, [r0, #0]
 8016eda:	f7ff bfe3 	b.w	8016ea4 <_vsiprintf_r>
 8016ede:	bf00      	nop
 8016ee0:	2000000c 	.word	0x2000000c

08016ee4 <quorem>:
 8016ee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ee8:	6903      	ldr	r3, [r0, #16]
 8016eea:	690c      	ldr	r4, [r1, #16]
 8016eec:	42a3      	cmp	r3, r4
 8016eee:	4680      	mov	r8, r0
 8016ef0:	f2c0 8082 	blt.w	8016ff8 <quorem+0x114>
 8016ef4:	3c01      	subs	r4, #1
 8016ef6:	f101 0714 	add.w	r7, r1, #20
 8016efa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8016efe:	f100 0614 	add.w	r6, r0, #20
 8016f02:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8016f06:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8016f0a:	eb06 030c 	add.w	r3, r6, ip
 8016f0e:	3501      	adds	r5, #1
 8016f10:	eb07 090c 	add.w	r9, r7, ip
 8016f14:	9301      	str	r3, [sp, #4]
 8016f16:	fbb0 f5f5 	udiv	r5, r0, r5
 8016f1a:	b395      	cbz	r5, 8016f82 <quorem+0x9e>
 8016f1c:	f04f 0a00 	mov.w	sl, #0
 8016f20:	4638      	mov	r0, r7
 8016f22:	46b6      	mov	lr, r6
 8016f24:	46d3      	mov	fp, sl
 8016f26:	f850 2b04 	ldr.w	r2, [r0], #4
 8016f2a:	b293      	uxth	r3, r2
 8016f2c:	fb05 a303 	mla	r3, r5, r3, sl
 8016f30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016f34:	b29b      	uxth	r3, r3
 8016f36:	ebab 0303 	sub.w	r3, fp, r3
 8016f3a:	0c12      	lsrs	r2, r2, #16
 8016f3c:	f8de b000 	ldr.w	fp, [lr]
 8016f40:	fb05 a202 	mla	r2, r5, r2, sl
 8016f44:	fa13 f38b 	uxtah	r3, r3, fp
 8016f48:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8016f4c:	fa1f fb82 	uxth.w	fp, r2
 8016f50:	f8de 2000 	ldr.w	r2, [lr]
 8016f54:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8016f58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016f5c:	b29b      	uxth	r3, r3
 8016f5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016f62:	4581      	cmp	r9, r0
 8016f64:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8016f68:	f84e 3b04 	str.w	r3, [lr], #4
 8016f6c:	d2db      	bcs.n	8016f26 <quorem+0x42>
 8016f6e:	f856 300c 	ldr.w	r3, [r6, ip]
 8016f72:	b933      	cbnz	r3, 8016f82 <quorem+0x9e>
 8016f74:	9b01      	ldr	r3, [sp, #4]
 8016f76:	3b04      	subs	r3, #4
 8016f78:	429e      	cmp	r6, r3
 8016f7a:	461a      	mov	r2, r3
 8016f7c:	d330      	bcc.n	8016fe0 <quorem+0xfc>
 8016f7e:	f8c8 4010 	str.w	r4, [r8, #16]
 8016f82:	4640      	mov	r0, r8
 8016f84:	f001 fbb4 	bl	80186f0 <__mcmp>
 8016f88:	2800      	cmp	r0, #0
 8016f8a:	db25      	blt.n	8016fd8 <quorem+0xf4>
 8016f8c:	3501      	adds	r5, #1
 8016f8e:	4630      	mov	r0, r6
 8016f90:	f04f 0c00 	mov.w	ip, #0
 8016f94:	f857 2b04 	ldr.w	r2, [r7], #4
 8016f98:	f8d0 e000 	ldr.w	lr, [r0]
 8016f9c:	b293      	uxth	r3, r2
 8016f9e:	ebac 0303 	sub.w	r3, ip, r3
 8016fa2:	0c12      	lsrs	r2, r2, #16
 8016fa4:	fa13 f38e 	uxtah	r3, r3, lr
 8016fa8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8016fac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016fb0:	b29b      	uxth	r3, r3
 8016fb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016fb6:	45b9      	cmp	r9, r7
 8016fb8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8016fbc:	f840 3b04 	str.w	r3, [r0], #4
 8016fc0:	d2e8      	bcs.n	8016f94 <quorem+0xb0>
 8016fc2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8016fc6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8016fca:	b92a      	cbnz	r2, 8016fd8 <quorem+0xf4>
 8016fcc:	3b04      	subs	r3, #4
 8016fce:	429e      	cmp	r6, r3
 8016fd0:	461a      	mov	r2, r3
 8016fd2:	d30b      	bcc.n	8016fec <quorem+0x108>
 8016fd4:	f8c8 4010 	str.w	r4, [r8, #16]
 8016fd8:	4628      	mov	r0, r5
 8016fda:	b003      	add	sp, #12
 8016fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016fe0:	6812      	ldr	r2, [r2, #0]
 8016fe2:	3b04      	subs	r3, #4
 8016fe4:	2a00      	cmp	r2, #0
 8016fe6:	d1ca      	bne.n	8016f7e <quorem+0x9a>
 8016fe8:	3c01      	subs	r4, #1
 8016fea:	e7c5      	b.n	8016f78 <quorem+0x94>
 8016fec:	6812      	ldr	r2, [r2, #0]
 8016fee:	3b04      	subs	r3, #4
 8016ff0:	2a00      	cmp	r2, #0
 8016ff2:	d1ef      	bne.n	8016fd4 <quorem+0xf0>
 8016ff4:	3c01      	subs	r4, #1
 8016ff6:	e7ea      	b.n	8016fce <quorem+0xea>
 8016ff8:	2000      	movs	r0, #0
 8016ffa:	e7ee      	b.n	8016fda <quorem+0xf6>
 8016ffc:	0000      	movs	r0, r0
	...

08017000 <_dtoa_r>:
 8017000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017004:	ec57 6b10 	vmov	r6, r7, d0
 8017008:	b097      	sub	sp, #92	; 0x5c
 801700a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801700c:	9106      	str	r1, [sp, #24]
 801700e:	4604      	mov	r4, r0
 8017010:	920b      	str	r2, [sp, #44]	; 0x2c
 8017012:	9312      	str	r3, [sp, #72]	; 0x48
 8017014:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017018:	e9cd 6700 	strd	r6, r7, [sp]
 801701c:	b93d      	cbnz	r5, 801702e <_dtoa_r+0x2e>
 801701e:	2010      	movs	r0, #16
 8017020:	f001 f8ee 	bl	8018200 <malloc>
 8017024:	6260      	str	r0, [r4, #36]	; 0x24
 8017026:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801702a:	6005      	str	r5, [r0, #0]
 801702c:	60c5      	str	r5, [r0, #12]
 801702e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017030:	6819      	ldr	r1, [r3, #0]
 8017032:	b151      	cbz	r1, 801704a <_dtoa_r+0x4a>
 8017034:	685a      	ldr	r2, [r3, #4]
 8017036:	604a      	str	r2, [r1, #4]
 8017038:	2301      	movs	r3, #1
 801703a:	4093      	lsls	r3, r2
 801703c:	608b      	str	r3, [r1, #8]
 801703e:	4620      	mov	r0, r4
 8017040:	f001 f937 	bl	80182b2 <_Bfree>
 8017044:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017046:	2200      	movs	r2, #0
 8017048:	601a      	str	r2, [r3, #0]
 801704a:	1e3b      	subs	r3, r7, #0
 801704c:	bfbb      	ittet	lt
 801704e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017052:	9301      	strlt	r3, [sp, #4]
 8017054:	2300      	movge	r3, #0
 8017056:	2201      	movlt	r2, #1
 8017058:	bfac      	ite	ge
 801705a:	f8c8 3000 	strge.w	r3, [r8]
 801705e:	f8c8 2000 	strlt.w	r2, [r8]
 8017062:	4baf      	ldr	r3, [pc, #700]	; (8017320 <_dtoa_r+0x320>)
 8017064:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8017068:	ea33 0308 	bics.w	r3, r3, r8
 801706c:	d114      	bne.n	8017098 <_dtoa_r+0x98>
 801706e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017070:	f242 730f 	movw	r3, #9999	; 0x270f
 8017074:	6013      	str	r3, [r2, #0]
 8017076:	9b00      	ldr	r3, [sp, #0]
 8017078:	b923      	cbnz	r3, 8017084 <_dtoa_r+0x84>
 801707a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801707e:	2800      	cmp	r0, #0
 8017080:	f000 8542 	beq.w	8017b08 <_dtoa_r+0xb08>
 8017084:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017086:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8017334 <_dtoa_r+0x334>
 801708a:	2b00      	cmp	r3, #0
 801708c:	f000 8544 	beq.w	8017b18 <_dtoa_r+0xb18>
 8017090:	f10b 0303 	add.w	r3, fp, #3
 8017094:	f000 bd3e 	b.w	8017b14 <_dtoa_r+0xb14>
 8017098:	e9dd 6700 	ldrd	r6, r7, [sp]
 801709c:	2200      	movs	r2, #0
 801709e:	2300      	movs	r3, #0
 80170a0:	4630      	mov	r0, r6
 80170a2:	4639      	mov	r1, r7
 80170a4:	f7e9 fd28 	bl	8000af8 <__aeabi_dcmpeq>
 80170a8:	4681      	mov	r9, r0
 80170aa:	b168      	cbz	r0, 80170c8 <_dtoa_r+0xc8>
 80170ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80170ae:	2301      	movs	r3, #1
 80170b0:	6013      	str	r3, [r2, #0]
 80170b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80170b4:	2b00      	cmp	r3, #0
 80170b6:	f000 8524 	beq.w	8017b02 <_dtoa_r+0xb02>
 80170ba:	4b9a      	ldr	r3, [pc, #616]	; (8017324 <_dtoa_r+0x324>)
 80170bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80170be:	f103 3bff 	add.w	fp, r3, #4294967295
 80170c2:	6013      	str	r3, [r2, #0]
 80170c4:	f000 bd28 	b.w	8017b18 <_dtoa_r+0xb18>
 80170c8:	aa14      	add	r2, sp, #80	; 0x50
 80170ca:	a915      	add	r1, sp, #84	; 0x54
 80170cc:	ec47 6b10 	vmov	d0, r6, r7
 80170d0:	4620      	mov	r0, r4
 80170d2:	f001 fbfb 	bl	80188cc <__d2b>
 80170d6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80170da:	9004      	str	r0, [sp, #16]
 80170dc:	2d00      	cmp	r5, #0
 80170de:	d07c      	beq.n	80171da <_dtoa_r+0x1da>
 80170e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80170e4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80170e8:	46b2      	mov	sl, r6
 80170ea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80170ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80170f2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80170f6:	2200      	movs	r2, #0
 80170f8:	4b8b      	ldr	r3, [pc, #556]	; (8017328 <_dtoa_r+0x328>)
 80170fa:	4650      	mov	r0, sl
 80170fc:	4659      	mov	r1, fp
 80170fe:	f7e9 f8db 	bl	80002b8 <__aeabi_dsub>
 8017102:	a381      	add	r3, pc, #516	; (adr r3, 8017308 <_dtoa_r+0x308>)
 8017104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017108:	f7e9 fa8e 	bl	8000628 <__aeabi_dmul>
 801710c:	a380      	add	r3, pc, #512	; (adr r3, 8017310 <_dtoa_r+0x310>)
 801710e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017112:	f7e9 f8d3 	bl	80002bc <__adddf3>
 8017116:	4606      	mov	r6, r0
 8017118:	4628      	mov	r0, r5
 801711a:	460f      	mov	r7, r1
 801711c:	f7e9 fa1a 	bl	8000554 <__aeabi_i2d>
 8017120:	a37d      	add	r3, pc, #500	; (adr r3, 8017318 <_dtoa_r+0x318>)
 8017122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017126:	f7e9 fa7f 	bl	8000628 <__aeabi_dmul>
 801712a:	4602      	mov	r2, r0
 801712c:	460b      	mov	r3, r1
 801712e:	4630      	mov	r0, r6
 8017130:	4639      	mov	r1, r7
 8017132:	f7e9 f8c3 	bl	80002bc <__adddf3>
 8017136:	4606      	mov	r6, r0
 8017138:	460f      	mov	r7, r1
 801713a:	f7e9 fd25 	bl	8000b88 <__aeabi_d2iz>
 801713e:	2200      	movs	r2, #0
 8017140:	4682      	mov	sl, r0
 8017142:	2300      	movs	r3, #0
 8017144:	4630      	mov	r0, r6
 8017146:	4639      	mov	r1, r7
 8017148:	f7e9 fce0 	bl	8000b0c <__aeabi_dcmplt>
 801714c:	b148      	cbz	r0, 8017162 <_dtoa_r+0x162>
 801714e:	4650      	mov	r0, sl
 8017150:	f7e9 fa00 	bl	8000554 <__aeabi_i2d>
 8017154:	4632      	mov	r2, r6
 8017156:	463b      	mov	r3, r7
 8017158:	f7e9 fcce 	bl	8000af8 <__aeabi_dcmpeq>
 801715c:	b908      	cbnz	r0, 8017162 <_dtoa_r+0x162>
 801715e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017162:	f1ba 0f16 	cmp.w	sl, #22
 8017166:	d859      	bhi.n	801721c <_dtoa_r+0x21c>
 8017168:	4970      	ldr	r1, [pc, #448]	; (801732c <_dtoa_r+0x32c>)
 801716a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801716e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017172:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017176:	f7e9 fce7 	bl	8000b48 <__aeabi_dcmpgt>
 801717a:	2800      	cmp	r0, #0
 801717c:	d050      	beq.n	8017220 <_dtoa_r+0x220>
 801717e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017182:	2300      	movs	r3, #0
 8017184:	930f      	str	r3, [sp, #60]	; 0x3c
 8017186:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017188:	1b5d      	subs	r5, r3, r5
 801718a:	f1b5 0801 	subs.w	r8, r5, #1
 801718e:	bf49      	itett	mi
 8017190:	f1c5 0301 	rsbmi	r3, r5, #1
 8017194:	2300      	movpl	r3, #0
 8017196:	9305      	strmi	r3, [sp, #20]
 8017198:	f04f 0800 	movmi.w	r8, #0
 801719c:	bf58      	it	pl
 801719e:	9305      	strpl	r3, [sp, #20]
 80171a0:	f1ba 0f00 	cmp.w	sl, #0
 80171a4:	db3e      	blt.n	8017224 <_dtoa_r+0x224>
 80171a6:	2300      	movs	r3, #0
 80171a8:	44d0      	add	r8, sl
 80171aa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80171ae:	9307      	str	r3, [sp, #28]
 80171b0:	9b06      	ldr	r3, [sp, #24]
 80171b2:	2b09      	cmp	r3, #9
 80171b4:	f200 8090 	bhi.w	80172d8 <_dtoa_r+0x2d8>
 80171b8:	2b05      	cmp	r3, #5
 80171ba:	bfc4      	itt	gt
 80171bc:	3b04      	subgt	r3, #4
 80171be:	9306      	strgt	r3, [sp, #24]
 80171c0:	9b06      	ldr	r3, [sp, #24]
 80171c2:	f1a3 0302 	sub.w	r3, r3, #2
 80171c6:	bfcc      	ite	gt
 80171c8:	2500      	movgt	r5, #0
 80171ca:	2501      	movle	r5, #1
 80171cc:	2b03      	cmp	r3, #3
 80171ce:	f200 808f 	bhi.w	80172f0 <_dtoa_r+0x2f0>
 80171d2:	e8df f003 	tbb	[pc, r3]
 80171d6:	7f7d      	.short	0x7f7d
 80171d8:	7131      	.short	0x7131
 80171da:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80171de:	441d      	add	r5, r3
 80171e0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80171e4:	2820      	cmp	r0, #32
 80171e6:	dd13      	ble.n	8017210 <_dtoa_r+0x210>
 80171e8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80171ec:	9b00      	ldr	r3, [sp, #0]
 80171ee:	fa08 f800 	lsl.w	r8, r8, r0
 80171f2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80171f6:	fa23 f000 	lsr.w	r0, r3, r0
 80171fa:	ea48 0000 	orr.w	r0, r8, r0
 80171fe:	f7e9 f999 	bl	8000534 <__aeabi_ui2d>
 8017202:	2301      	movs	r3, #1
 8017204:	4682      	mov	sl, r0
 8017206:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801720a:	3d01      	subs	r5, #1
 801720c:	9313      	str	r3, [sp, #76]	; 0x4c
 801720e:	e772      	b.n	80170f6 <_dtoa_r+0xf6>
 8017210:	9b00      	ldr	r3, [sp, #0]
 8017212:	f1c0 0020 	rsb	r0, r0, #32
 8017216:	fa03 f000 	lsl.w	r0, r3, r0
 801721a:	e7f0      	b.n	80171fe <_dtoa_r+0x1fe>
 801721c:	2301      	movs	r3, #1
 801721e:	e7b1      	b.n	8017184 <_dtoa_r+0x184>
 8017220:	900f      	str	r0, [sp, #60]	; 0x3c
 8017222:	e7b0      	b.n	8017186 <_dtoa_r+0x186>
 8017224:	9b05      	ldr	r3, [sp, #20]
 8017226:	eba3 030a 	sub.w	r3, r3, sl
 801722a:	9305      	str	r3, [sp, #20]
 801722c:	f1ca 0300 	rsb	r3, sl, #0
 8017230:	9307      	str	r3, [sp, #28]
 8017232:	2300      	movs	r3, #0
 8017234:	930e      	str	r3, [sp, #56]	; 0x38
 8017236:	e7bb      	b.n	80171b0 <_dtoa_r+0x1b0>
 8017238:	2301      	movs	r3, #1
 801723a:	930a      	str	r3, [sp, #40]	; 0x28
 801723c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801723e:	2b00      	cmp	r3, #0
 8017240:	dd59      	ble.n	80172f6 <_dtoa_r+0x2f6>
 8017242:	9302      	str	r3, [sp, #8]
 8017244:	4699      	mov	r9, r3
 8017246:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017248:	2200      	movs	r2, #0
 801724a:	6072      	str	r2, [r6, #4]
 801724c:	2204      	movs	r2, #4
 801724e:	f102 0014 	add.w	r0, r2, #20
 8017252:	4298      	cmp	r0, r3
 8017254:	6871      	ldr	r1, [r6, #4]
 8017256:	d953      	bls.n	8017300 <_dtoa_r+0x300>
 8017258:	4620      	mov	r0, r4
 801725a:	f000 fff6 	bl	801824a <_Balloc>
 801725e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017260:	6030      	str	r0, [r6, #0]
 8017262:	f1b9 0f0e 	cmp.w	r9, #14
 8017266:	f8d3 b000 	ldr.w	fp, [r3]
 801726a:	f200 80e6 	bhi.w	801743a <_dtoa_r+0x43a>
 801726e:	2d00      	cmp	r5, #0
 8017270:	f000 80e3 	beq.w	801743a <_dtoa_r+0x43a>
 8017274:	ed9d 7b00 	vldr	d7, [sp]
 8017278:	f1ba 0f00 	cmp.w	sl, #0
 801727c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8017280:	dd74      	ble.n	801736c <_dtoa_r+0x36c>
 8017282:	4a2a      	ldr	r2, [pc, #168]	; (801732c <_dtoa_r+0x32c>)
 8017284:	f00a 030f 	and.w	r3, sl, #15
 8017288:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801728c:	ed93 7b00 	vldr	d7, [r3]
 8017290:	ea4f 162a 	mov.w	r6, sl, asr #4
 8017294:	06f0      	lsls	r0, r6, #27
 8017296:	ed8d 7b08 	vstr	d7, [sp, #32]
 801729a:	d565      	bpl.n	8017368 <_dtoa_r+0x368>
 801729c:	4b24      	ldr	r3, [pc, #144]	; (8017330 <_dtoa_r+0x330>)
 801729e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80172a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80172a6:	f7e9 fae9 	bl	800087c <__aeabi_ddiv>
 80172aa:	e9cd 0100 	strd	r0, r1, [sp]
 80172ae:	f006 060f 	and.w	r6, r6, #15
 80172b2:	2503      	movs	r5, #3
 80172b4:	4f1e      	ldr	r7, [pc, #120]	; (8017330 <_dtoa_r+0x330>)
 80172b6:	e04c      	b.n	8017352 <_dtoa_r+0x352>
 80172b8:	2301      	movs	r3, #1
 80172ba:	930a      	str	r3, [sp, #40]	; 0x28
 80172bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80172be:	4453      	add	r3, sl
 80172c0:	f103 0901 	add.w	r9, r3, #1
 80172c4:	9302      	str	r3, [sp, #8]
 80172c6:	464b      	mov	r3, r9
 80172c8:	2b01      	cmp	r3, #1
 80172ca:	bfb8      	it	lt
 80172cc:	2301      	movlt	r3, #1
 80172ce:	e7ba      	b.n	8017246 <_dtoa_r+0x246>
 80172d0:	2300      	movs	r3, #0
 80172d2:	e7b2      	b.n	801723a <_dtoa_r+0x23a>
 80172d4:	2300      	movs	r3, #0
 80172d6:	e7f0      	b.n	80172ba <_dtoa_r+0x2ba>
 80172d8:	2501      	movs	r5, #1
 80172da:	2300      	movs	r3, #0
 80172dc:	9306      	str	r3, [sp, #24]
 80172de:	950a      	str	r5, [sp, #40]	; 0x28
 80172e0:	f04f 33ff 	mov.w	r3, #4294967295
 80172e4:	9302      	str	r3, [sp, #8]
 80172e6:	4699      	mov	r9, r3
 80172e8:	2200      	movs	r2, #0
 80172ea:	2312      	movs	r3, #18
 80172ec:	920b      	str	r2, [sp, #44]	; 0x2c
 80172ee:	e7aa      	b.n	8017246 <_dtoa_r+0x246>
 80172f0:	2301      	movs	r3, #1
 80172f2:	930a      	str	r3, [sp, #40]	; 0x28
 80172f4:	e7f4      	b.n	80172e0 <_dtoa_r+0x2e0>
 80172f6:	2301      	movs	r3, #1
 80172f8:	9302      	str	r3, [sp, #8]
 80172fa:	4699      	mov	r9, r3
 80172fc:	461a      	mov	r2, r3
 80172fe:	e7f5      	b.n	80172ec <_dtoa_r+0x2ec>
 8017300:	3101      	adds	r1, #1
 8017302:	6071      	str	r1, [r6, #4]
 8017304:	0052      	lsls	r2, r2, #1
 8017306:	e7a2      	b.n	801724e <_dtoa_r+0x24e>
 8017308:	636f4361 	.word	0x636f4361
 801730c:	3fd287a7 	.word	0x3fd287a7
 8017310:	8b60c8b3 	.word	0x8b60c8b3
 8017314:	3fc68a28 	.word	0x3fc68a28
 8017318:	509f79fb 	.word	0x509f79fb
 801731c:	3fd34413 	.word	0x3fd34413
 8017320:	7ff00000 	.word	0x7ff00000
 8017324:	08019fec 	.word	0x08019fec
 8017328:	3ff80000 	.word	0x3ff80000
 801732c:	08019ef0 	.word	0x08019ef0
 8017330:	08019ec8 	.word	0x08019ec8
 8017334:	08019eb9 	.word	0x08019eb9
 8017338:	07f1      	lsls	r1, r6, #31
 801733a:	d508      	bpl.n	801734e <_dtoa_r+0x34e>
 801733c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017340:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017344:	f7e9 f970 	bl	8000628 <__aeabi_dmul>
 8017348:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801734c:	3501      	adds	r5, #1
 801734e:	1076      	asrs	r6, r6, #1
 8017350:	3708      	adds	r7, #8
 8017352:	2e00      	cmp	r6, #0
 8017354:	d1f0      	bne.n	8017338 <_dtoa_r+0x338>
 8017356:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801735a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801735e:	f7e9 fa8d 	bl	800087c <__aeabi_ddiv>
 8017362:	e9cd 0100 	strd	r0, r1, [sp]
 8017366:	e01a      	b.n	801739e <_dtoa_r+0x39e>
 8017368:	2502      	movs	r5, #2
 801736a:	e7a3      	b.n	80172b4 <_dtoa_r+0x2b4>
 801736c:	f000 80a0 	beq.w	80174b0 <_dtoa_r+0x4b0>
 8017370:	f1ca 0600 	rsb	r6, sl, #0
 8017374:	4b9f      	ldr	r3, [pc, #636]	; (80175f4 <_dtoa_r+0x5f4>)
 8017376:	4fa0      	ldr	r7, [pc, #640]	; (80175f8 <_dtoa_r+0x5f8>)
 8017378:	f006 020f 	and.w	r2, r6, #15
 801737c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017384:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8017388:	f7e9 f94e 	bl	8000628 <__aeabi_dmul>
 801738c:	e9cd 0100 	strd	r0, r1, [sp]
 8017390:	1136      	asrs	r6, r6, #4
 8017392:	2300      	movs	r3, #0
 8017394:	2502      	movs	r5, #2
 8017396:	2e00      	cmp	r6, #0
 8017398:	d17f      	bne.n	801749a <_dtoa_r+0x49a>
 801739a:	2b00      	cmp	r3, #0
 801739c:	d1e1      	bne.n	8017362 <_dtoa_r+0x362>
 801739e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80173a0:	2b00      	cmp	r3, #0
 80173a2:	f000 8087 	beq.w	80174b4 <_dtoa_r+0x4b4>
 80173a6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80173aa:	2200      	movs	r2, #0
 80173ac:	4b93      	ldr	r3, [pc, #588]	; (80175fc <_dtoa_r+0x5fc>)
 80173ae:	4630      	mov	r0, r6
 80173b0:	4639      	mov	r1, r7
 80173b2:	f7e9 fbab 	bl	8000b0c <__aeabi_dcmplt>
 80173b6:	2800      	cmp	r0, #0
 80173b8:	d07c      	beq.n	80174b4 <_dtoa_r+0x4b4>
 80173ba:	f1b9 0f00 	cmp.w	r9, #0
 80173be:	d079      	beq.n	80174b4 <_dtoa_r+0x4b4>
 80173c0:	9b02      	ldr	r3, [sp, #8]
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	dd35      	ble.n	8017432 <_dtoa_r+0x432>
 80173c6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80173ca:	9308      	str	r3, [sp, #32]
 80173cc:	4639      	mov	r1, r7
 80173ce:	2200      	movs	r2, #0
 80173d0:	4b8b      	ldr	r3, [pc, #556]	; (8017600 <_dtoa_r+0x600>)
 80173d2:	4630      	mov	r0, r6
 80173d4:	f7e9 f928 	bl	8000628 <__aeabi_dmul>
 80173d8:	e9cd 0100 	strd	r0, r1, [sp]
 80173dc:	9f02      	ldr	r7, [sp, #8]
 80173de:	3501      	adds	r5, #1
 80173e0:	4628      	mov	r0, r5
 80173e2:	f7e9 f8b7 	bl	8000554 <__aeabi_i2d>
 80173e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80173ea:	f7e9 f91d 	bl	8000628 <__aeabi_dmul>
 80173ee:	2200      	movs	r2, #0
 80173f0:	4b84      	ldr	r3, [pc, #528]	; (8017604 <_dtoa_r+0x604>)
 80173f2:	f7e8 ff63 	bl	80002bc <__adddf3>
 80173f6:	4605      	mov	r5, r0
 80173f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80173fc:	2f00      	cmp	r7, #0
 80173fe:	d15d      	bne.n	80174bc <_dtoa_r+0x4bc>
 8017400:	2200      	movs	r2, #0
 8017402:	4b81      	ldr	r3, [pc, #516]	; (8017608 <_dtoa_r+0x608>)
 8017404:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017408:	f7e8 ff56 	bl	80002b8 <__aeabi_dsub>
 801740c:	462a      	mov	r2, r5
 801740e:	4633      	mov	r3, r6
 8017410:	e9cd 0100 	strd	r0, r1, [sp]
 8017414:	f7e9 fb98 	bl	8000b48 <__aeabi_dcmpgt>
 8017418:	2800      	cmp	r0, #0
 801741a:	f040 8288 	bne.w	801792e <_dtoa_r+0x92e>
 801741e:	462a      	mov	r2, r5
 8017420:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8017424:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017428:	f7e9 fb70 	bl	8000b0c <__aeabi_dcmplt>
 801742c:	2800      	cmp	r0, #0
 801742e:	f040 827c 	bne.w	801792a <_dtoa_r+0x92a>
 8017432:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8017436:	e9cd 2300 	strd	r2, r3, [sp]
 801743a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801743c:	2b00      	cmp	r3, #0
 801743e:	f2c0 8150 	blt.w	80176e2 <_dtoa_r+0x6e2>
 8017442:	f1ba 0f0e 	cmp.w	sl, #14
 8017446:	f300 814c 	bgt.w	80176e2 <_dtoa_r+0x6e2>
 801744a:	4b6a      	ldr	r3, [pc, #424]	; (80175f4 <_dtoa_r+0x5f4>)
 801744c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017450:	ed93 7b00 	vldr	d7, [r3]
 8017454:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017456:	2b00      	cmp	r3, #0
 8017458:	ed8d 7b02 	vstr	d7, [sp, #8]
 801745c:	f280 80d8 	bge.w	8017610 <_dtoa_r+0x610>
 8017460:	f1b9 0f00 	cmp.w	r9, #0
 8017464:	f300 80d4 	bgt.w	8017610 <_dtoa_r+0x610>
 8017468:	f040 825e 	bne.w	8017928 <_dtoa_r+0x928>
 801746c:	2200      	movs	r2, #0
 801746e:	4b66      	ldr	r3, [pc, #408]	; (8017608 <_dtoa_r+0x608>)
 8017470:	ec51 0b17 	vmov	r0, r1, d7
 8017474:	f7e9 f8d8 	bl	8000628 <__aeabi_dmul>
 8017478:	e9dd 2300 	ldrd	r2, r3, [sp]
 801747c:	f7e9 fb5a 	bl	8000b34 <__aeabi_dcmpge>
 8017480:	464f      	mov	r7, r9
 8017482:	464e      	mov	r6, r9
 8017484:	2800      	cmp	r0, #0
 8017486:	f040 8234 	bne.w	80178f2 <_dtoa_r+0x8f2>
 801748a:	2331      	movs	r3, #49	; 0x31
 801748c:	f10b 0501 	add.w	r5, fp, #1
 8017490:	f88b 3000 	strb.w	r3, [fp]
 8017494:	f10a 0a01 	add.w	sl, sl, #1
 8017498:	e22f      	b.n	80178fa <_dtoa_r+0x8fa>
 801749a:	07f2      	lsls	r2, r6, #31
 801749c:	d505      	bpl.n	80174aa <_dtoa_r+0x4aa>
 801749e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80174a2:	f7e9 f8c1 	bl	8000628 <__aeabi_dmul>
 80174a6:	3501      	adds	r5, #1
 80174a8:	2301      	movs	r3, #1
 80174aa:	1076      	asrs	r6, r6, #1
 80174ac:	3708      	adds	r7, #8
 80174ae:	e772      	b.n	8017396 <_dtoa_r+0x396>
 80174b0:	2502      	movs	r5, #2
 80174b2:	e774      	b.n	801739e <_dtoa_r+0x39e>
 80174b4:	f8cd a020 	str.w	sl, [sp, #32]
 80174b8:	464f      	mov	r7, r9
 80174ba:	e791      	b.n	80173e0 <_dtoa_r+0x3e0>
 80174bc:	4b4d      	ldr	r3, [pc, #308]	; (80175f4 <_dtoa_r+0x5f4>)
 80174be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80174c2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80174c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d047      	beq.n	801755c <_dtoa_r+0x55c>
 80174cc:	4602      	mov	r2, r0
 80174ce:	460b      	mov	r3, r1
 80174d0:	2000      	movs	r0, #0
 80174d2:	494e      	ldr	r1, [pc, #312]	; (801760c <_dtoa_r+0x60c>)
 80174d4:	f7e9 f9d2 	bl	800087c <__aeabi_ddiv>
 80174d8:	462a      	mov	r2, r5
 80174da:	4633      	mov	r3, r6
 80174dc:	f7e8 feec 	bl	80002b8 <__aeabi_dsub>
 80174e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80174e4:	465d      	mov	r5, fp
 80174e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80174ea:	f7e9 fb4d 	bl	8000b88 <__aeabi_d2iz>
 80174ee:	4606      	mov	r6, r0
 80174f0:	f7e9 f830 	bl	8000554 <__aeabi_i2d>
 80174f4:	4602      	mov	r2, r0
 80174f6:	460b      	mov	r3, r1
 80174f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80174fc:	f7e8 fedc 	bl	80002b8 <__aeabi_dsub>
 8017500:	3630      	adds	r6, #48	; 0x30
 8017502:	f805 6b01 	strb.w	r6, [r5], #1
 8017506:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801750a:	e9cd 0100 	strd	r0, r1, [sp]
 801750e:	f7e9 fafd 	bl	8000b0c <__aeabi_dcmplt>
 8017512:	2800      	cmp	r0, #0
 8017514:	d163      	bne.n	80175de <_dtoa_r+0x5de>
 8017516:	e9dd 2300 	ldrd	r2, r3, [sp]
 801751a:	2000      	movs	r0, #0
 801751c:	4937      	ldr	r1, [pc, #220]	; (80175fc <_dtoa_r+0x5fc>)
 801751e:	f7e8 fecb 	bl	80002b8 <__aeabi_dsub>
 8017522:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017526:	f7e9 faf1 	bl	8000b0c <__aeabi_dcmplt>
 801752a:	2800      	cmp	r0, #0
 801752c:	f040 80b7 	bne.w	801769e <_dtoa_r+0x69e>
 8017530:	eba5 030b 	sub.w	r3, r5, fp
 8017534:	429f      	cmp	r7, r3
 8017536:	f77f af7c 	ble.w	8017432 <_dtoa_r+0x432>
 801753a:	2200      	movs	r2, #0
 801753c:	4b30      	ldr	r3, [pc, #192]	; (8017600 <_dtoa_r+0x600>)
 801753e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017542:	f7e9 f871 	bl	8000628 <__aeabi_dmul>
 8017546:	2200      	movs	r2, #0
 8017548:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801754c:	4b2c      	ldr	r3, [pc, #176]	; (8017600 <_dtoa_r+0x600>)
 801754e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017552:	f7e9 f869 	bl	8000628 <__aeabi_dmul>
 8017556:	e9cd 0100 	strd	r0, r1, [sp]
 801755a:	e7c4      	b.n	80174e6 <_dtoa_r+0x4e6>
 801755c:	462a      	mov	r2, r5
 801755e:	4633      	mov	r3, r6
 8017560:	f7e9 f862 	bl	8000628 <__aeabi_dmul>
 8017564:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017568:	eb0b 0507 	add.w	r5, fp, r7
 801756c:	465e      	mov	r6, fp
 801756e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017572:	f7e9 fb09 	bl	8000b88 <__aeabi_d2iz>
 8017576:	4607      	mov	r7, r0
 8017578:	f7e8 ffec 	bl	8000554 <__aeabi_i2d>
 801757c:	3730      	adds	r7, #48	; 0x30
 801757e:	4602      	mov	r2, r0
 8017580:	460b      	mov	r3, r1
 8017582:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017586:	f7e8 fe97 	bl	80002b8 <__aeabi_dsub>
 801758a:	f806 7b01 	strb.w	r7, [r6], #1
 801758e:	42ae      	cmp	r6, r5
 8017590:	e9cd 0100 	strd	r0, r1, [sp]
 8017594:	f04f 0200 	mov.w	r2, #0
 8017598:	d126      	bne.n	80175e8 <_dtoa_r+0x5e8>
 801759a:	4b1c      	ldr	r3, [pc, #112]	; (801760c <_dtoa_r+0x60c>)
 801759c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80175a0:	f7e8 fe8c 	bl	80002bc <__adddf3>
 80175a4:	4602      	mov	r2, r0
 80175a6:	460b      	mov	r3, r1
 80175a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80175ac:	f7e9 facc 	bl	8000b48 <__aeabi_dcmpgt>
 80175b0:	2800      	cmp	r0, #0
 80175b2:	d174      	bne.n	801769e <_dtoa_r+0x69e>
 80175b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80175b8:	2000      	movs	r0, #0
 80175ba:	4914      	ldr	r1, [pc, #80]	; (801760c <_dtoa_r+0x60c>)
 80175bc:	f7e8 fe7c 	bl	80002b8 <__aeabi_dsub>
 80175c0:	4602      	mov	r2, r0
 80175c2:	460b      	mov	r3, r1
 80175c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80175c8:	f7e9 faa0 	bl	8000b0c <__aeabi_dcmplt>
 80175cc:	2800      	cmp	r0, #0
 80175ce:	f43f af30 	beq.w	8017432 <_dtoa_r+0x432>
 80175d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80175d6:	2b30      	cmp	r3, #48	; 0x30
 80175d8:	f105 32ff 	add.w	r2, r5, #4294967295
 80175dc:	d002      	beq.n	80175e4 <_dtoa_r+0x5e4>
 80175de:	f8dd a020 	ldr.w	sl, [sp, #32]
 80175e2:	e04a      	b.n	801767a <_dtoa_r+0x67a>
 80175e4:	4615      	mov	r5, r2
 80175e6:	e7f4      	b.n	80175d2 <_dtoa_r+0x5d2>
 80175e8:	4b05      	ldr	r3, [pc, #20]	; (8017600 <_dtoa_r+0x600>)
 80175ea:	f7e9 f81d 	bl	8000628 <__aeabi_dmul>
 80175ee:	e9cd 0100 	strd	r0, r1, [sp]
 80175f2:	e7bc      	b.n	801756e <_dtoa_r+0x56e>
 80175f4:	08019ef0 	.word	0x08019ef0
 80175f8:	08019ec8 	.word	0x08019ec8
 80175fc:	3ff00000 	.word	0x3ff00000
 8017600:	40240000 	.word	0x40240000
 8017604:	401c0000 	.word	0x401c0000
 8017608:	40140000 	.word	0x40140000
 801760c:	3fe00000 	.word	0x3fe00000
 8017610:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017614:	465d      	mov	r5, fp
 8017616:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801761a:	4630      	mov	r0, r6
 801761c:	4639      	mov	r1, r7
 801761e:	f7e9 f92d 	bl	800087c <__aeabi_ddiv>
 8017622:	f7e9 fab1 	bl	8000b88 <__aeabi_d2iz>
 8017626:	4680      	mov	r8, r0
 8017628:	f7e8 ff94 	bl	8000554 <__aeabi_i2d>
 801762c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017630:	f7e8 fffa 	bl	8000628 <__aeabi_dmul>
 8017634:	4602      	mov	r2, r0
 8017636:	460b      	mov	r3, r1
 8017638:	4630      	mov	r0, r6
 801763a:	4639      	mov	r1, r7
 801763c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8017640:	f7e8 fe3a 	bl	80002b8 <__aeabi_dsub>
 8017644:	f805 6b01 	strb.w	r6, [r5], #1
 8017648:	eba5 060b 	sub.w	r6, r5, fp
 801764c:	45b1      	cmp	r9, r6
 801764e:	4602      	mov	r2, r0
 8017650:	460b      	mov	r3, r1
 8017652:	d139      	bne.n	80176c8 <_dtoa_r+0x6c8>
 8017654:	f7e8 fe32 	bl	80002bc <__adddf3>
 8017658:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801765c:	4606      	mov	r6, r0
 801765e:	460f      	mov	r7, r1
 8017660:	f7e9 fa72 	bl	8000b48 <__aeabi_dcmpgt>
 8017664:	b9c8      	cbnz	r0, 801769a <_dtoa_r+0x69a>
 8017666:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801766a:	4630      	mov	r0, r6
 801766c:	4639      	mov	r1, r7
 801766e:	f7e9 fa43 	bl	8000af8 <__aeabi_dcmpeq>
 8017672:	b110      	cbz	r0, 801767a <_dtoa_r+0x67a>
 8017674:	f018 0f01 	tst.w	r8, #1
 8017678:	d10f      	bne.n	801769a <_dtoa_r+0x69a>
 801767a:	9904      	ldr	r1, [sp, #16]
 801767c:	4620      	mov	r0, r4
 801767e:	f000 fe18 	bl	80182b2 <_Bfree>
 8017682:	2300      	movs	r3, #0
 8017684:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017686:	702b      	strb	r3, [r5, #0]
 8017688:	f10a 0301 	add.w	r3, sl, #1
 801768c:	6013      	str	r3, [r2, #0]
 801768e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017690:	2b00      	cmp	r3, #0
 8017692:	f000 8241 	beq.w	8017b18 <_dtoa_r+0xb18>
 8017696:	601d      	str	r5, [r3, #0]
 8017698:	e23e      	b.n	8017b18 <_dtoa_r+0xb18>
 801769a:	f8cd a020 	str.w	sl, [sp, #32]
 801769e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80176a2:	2a39      	cmp	r2, #57	; 0x39
 80176a4:	f105 33ff 	add.w	r3, r5, #4294967295
 80176a8:	d108      	bne.n	80176bc <_dtoa_r+0x6bc>
 80176aa:	459b      	cmp	fp, r3
 80176ac:	d10a      	bne.n	80176c4 <_dtoa_r+0x6c4>
 80176ae:	9b08      	ldr	r3, [sp, #32]
 80176b0:	3301      	adds	r3, #1
 80176b2:	9308      	str	r3, [sp, #32]
 80176b4:	2330      	movs	r3, #48	; 0x30
 80176b6:	f88b 3000 	strb.w	r3, [fp]
 80176ba:	465b      	mov	r3, fp
 80176bc:	781a      	ldrb	r2, [r3, #0]
 80176be:	3201      	adds	r2, #1
 80176c0:	701a      	strb	r2, [r3, #0]
 80176c2:	e78c      	b.n	80175de <_dtoa_r+0x5de>
 80176c4:	461d      	mov	r5, r3
 80176c6:	e7ea      	b.n	801769e <_dtoa_r+0x69e>
 80176c8:	2200      	movs	r2, #0
 80176ca:	4b9b      	ldr	r3, [pc, #620]	; (8017938 <_dtoa_r+0x938>)
 80176cc:	f7e8 ffac 	bl	8000628 <__aeabi_dmul>
 80176d0:	2200      	movs	r2, #0
 80176d2:	2300      	movs	r3, #0
 80176d4:	4606      	mov	r6, r0
 80176d6:	460f      	mov	r7, r1
 80176d8:	f7e9 fa0e 	bl	8000af8 <__aeabi_dcmpeq>
 80176dc:	2800      	cmp	r0, #0
 80176de:	d09a      	beq.n	8017616 <_dtoa_r+0x616>
 80176e0:	e7cb      	b.n	801767a <_dtoa_r+0x67a>
 80176e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80176e4:	2a00      	cmp	r2, #0
 80176e6:	f000 808b 	beq.w	8017800 <_dtoa_r+0x800>
 80176ea:	9a06      	ldr	r2, [sp, #24]
 80176ec:	2a01      	cmp	r2, #1
 80176ee:	dc6e      	bgt.n	80177ce <_dtoa_r+0x7ce>
 80176f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80176f2:	2a00      	cmp	r2, #0
 80176f4:	d067      	beq.n	80177c6 <_dtoa_r+0x7c6>
 80176f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80176fa:	9f07      	ldr	r7, [sp, #28]
 80176fc:	9d05      	ldr	r5, [sp, #20]
 80176fe:	9a05      	ldr	r2, [sp, #20]
 8017700:	2101      	movs	r1, #1
 8017702:	441a      	add	r2, r3
 8017704:	4620      	mov	r0, r4
 8017706:	9205      	str	r2, [sp, #20]
 8017708:	4498      	add	r8, r3
 801770a:	f000 feb0 	bl	801846e <__i2b>
 801770e:	4606      	mov	r6, r0
 8017710:	2d00      	cmp	r5, #0
 8017712:	dd0c      	ble.n	801772e <_dtoa_r+0x72e>
 8017714:	f1b8 0f00 	cmp.w	r8, #0
 8017718:	dd09      	ble.n	801772e <_dtoa_r+0x72e>
 801771a:	4545      	cmp	r5, r8
 801771c:	9a05      	ldr	r2, [sp, #20]
 801771e:	462b      	mov	r3, r5
 8017720:	bfa8      	it	ge
 8017722:	4643      	movge	r3, r8
 8017724:	1ad2      	subs	r2, r2, r3
 8017726:	9205      	str	r2, [sp, #20]
 8017728:	1aed      	subs	r5, r5, r3
 801772a:	eba8 0803 	sub.w	r8, r8, r3
 801772e:	9b07      	ldr	r3, [sp, #28]
 8017730:	b1eb      	cbz	r3, 801776e <_dtoa_r+0x76e>
 8017732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017734:	2b00      	cmp	r3, #0
 8017736:	d067      	beq.n	8017808 <_dtoa_r+0x808>
 8017738:	b18f      	cbz	r7, 801775e <_dtoa_r+0x75e>
 801773a:	4631      	mov	r1, r6
 801773c:	463a      	mov	r2, r7
 801773e:	4620      	mov	r0, r4
 8017740:	f000 ff34 	bl	80185ac <__pow5mult>
 8017744:	9a04      	ldr	r2, [sp, #16]
 8017746:	4601      	mov	r1, r0
 8017748:	4606      	mov	r6, r0
 801774a:	4620      	mov	r0, r4
 801774c:	f000 fe98 	bl	8018480 <__multiply>
 8017750:	9904      	ldr	r1, [sp, #16]
 8017752:	9008      	str	r0, [sp, #32]
 8017754:	4620      	mov	r0, r4
 8017756:	f000 fdac 	bl	80182b2 <_Bfree>
 801775a:	9b08      	ldr	r3, [sp, #32]
 801775c:	9304      	str	r3, [sp, #16]
 801775e:	9b07      	ldr	r3, [sp, #28]
 8017760:	1bda      	subs	r2, r3, r7
 8017762:	d004      	beq.n	801776e <_dtoa_r+0x76e>
 8017764:	9904      	ldr	r1, [sp, #16]
 8017766:	4620      	mov	r0, r4
 8017768:	f000 ff20 	bl	80185ac <__pow5mult>
 801776c:	9004      	str	r0, [sp, #16]
 801776e:	2101      	movs	r1, #1
 8017770:	4620      	mov	r0, r4
 8017772:	f000 fe7c 	bl	801846e <__i2b>
 8017776:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017778:	4607      	mov	r7, r0
 801777a:	2b00      	cmp	r3, #0
 801777c:	f000 81d0 	beq.w	8017b20 <_dtoa_r+0xb20>
 8017780:	461a      	mov	r2, r3
 8017782:	4601      	mov	r1, r0
 8017784:	4620      	mov	r0, r4
 8017786:	f000 ff11 	bl	80185ac <__pow5mult>
 801778a:	9b06      	ldr	r3, [sp, #24]
 801778c:	2b01      	cmp	r3, #1
 801778e:	4607      	mov	r7, r0
 8017790:	dc40      	bgt.n	8017814 <_dtoa_r+0x814>
 8017792:	9b00      	ldr	r3, [sp, #0]
 8017794:	2b00      	cmp	r3, #0
 8017796:	d139      	bne.n	801780c <_dtoa_r+0x80c>
 8017798:	9b01      	ldr	r3, [sp, #4]
 801779a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d136      	bne.n	8017810 <_dtoa_r+0x810>
 80177a2:	9b01      	ldr	r3, [sp, #4]
 80177a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80177a8:	0d1b      	lsrs	r3, r3, #20
 80177aa:	051b      	lsls	r3, r3, #20
 80177ac:	b12b      	cbz	r3, 80177ba <_dtoa_r+0x7ba>
 80177ae:	9b05      	ldr	r3, [sp, #20]
 80177b0:	3301      	adds	r3, #1
 80177b2:	9305      	str	r3, [sp, #20]
 80177b4:	f108 0801 	add.w	r8, r8, #1
 80177b8:	2301      	movs	r3, #1
 80177ba:	9307      	str	r3, [sp, #28]
 80177bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d12a      	bne.n	8017818 <_dtoa_r+0x818>
 80177c2:	2001      	movs	r0, #1
 80177c4:	e030      	b.n	8017828 <_dtoa_r+0x828>
 80177c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80177c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80177cc:	e795      	b.n	80176fa <_dtoa_r+0x6fa>
 80177ce:	9b07      	ldr	r3, [sp, #28]
 80177d0:	f109 37ff 	add.w	r7, r9, #4294967295
 80177d4:	42bb      	cmp	r3, r7
 80177d6:	bfbf      	itttt	lt
 80177d8:	9b07      	ldrlt	r3, [sp, #28]
 80177da:	9707      	strlt	r7, [sp, #28]
 80177dc:	1afa      	sublt	r2, r7, r3
 80177de:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80177e0:	bfbb      	ittet	lt
 80177e2:	189b      	addlt	r3, r3, r2
 80177e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80177e6:	1bdf      	subge	r7, r3, r7
 80177e8:	2700      	movlt	r7, #0
 80177ea:	f1b9 0f00 	cmp.w	r9, #0
 80177ee:	bfb5      	itete	lt
 80177f0:	9b05      	ldrlt	r3, [sp, #20]
 80177f2:	9d05      	ldrge	r5, [sp, #20]
 80177f4:	eba3 0509 	sublt.w	r5, r3, r9
 80177f8:	464b      	movge	r3, r9
 80177fa:	bfb8      	it	lt
 80177fc:	2300      	movlt	r3, #0
 80177fe:	e77e      	b.n	80176fe <_dtoa_r+0x6fe>
 8017800:	9f07      	ldr	r7, [sp, #28]
 8017802:	9d05      	ldr	r5, [sp, #20]
 8017804:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8017806:	e783      	b.n	8017710 <_dtoa_r+0x710>
 8017808:	9a07      	ldr	r2, [sp, #28]
 801780a:	e7ab      	b.n	8017764 <_dtoa_r+0x764>
 801780c:	2300      	movs	r3, #0
 801780e:	e7d4      	b.n	80177ba <_dtoa_r+0x7ba>
 8017810:	9b00      	ldr	r3, [sp, #0]
 8017812:	e7d2      	b.n	80177ba <_dtoa_r+0x7ba>
 8017814:	2300      	movs	r3, #0
 8017816:	9307      	str	r3, [sp, #28]
 8017818:	693b      	ldr	r3, [r7, #16]
 801781a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801781e:	6918      	ldr	r0, [r3, #16]
 8017820:	f000 fdd7 	bl	80183d2 <__hi0bits>
 8017824:	f1c0 0020 	rsb	r0, r0, #32
 8017828:	4440      	add	r0, r8
 801782a:	f010 001f 	ands.w	r0, r0, #31
 801782e:	d047      	beq.n	80178c0 <_dtoa_r+0x8c0>
 8017830:	f1c0 0320 	rsb	r3, r0, #32
 8017834:	2b04      	cmp	r3, #4
 8017836:	dd3b      	ble.n	80178b0 <_dtoa_r+0x8b0>
 8017838:	9b05      	ldr	r3, [sp, #20]
 801783a:	f1c0 001c 	rsb	r0, r0, #28
 801783e:	4403      	add	r3, r0
 8017840:	9305      	str	r3, [sp, #20]
 8017842:	4405      	add	r5, r0
 8017844:	4480      	add	r8, r0
 8017846:	9b05      	ldr	r3, [sp, #20]
 8017848:	2b00      	cmp	r3, #0
 801784a:	dd05      	ble.n	8017858 <_dtoa_r+0x858>
 801784c:	461a      	mov	r2, r3
 801784e:	9904      	ldr	r1, [sp, #16]
 8017850:	4620      	mov	r0, r4
 8017852:	f000 fef9 	bl	8018648 <__lshift>
 8017856:	9004      	str	r0, [sp, #16]
 8017858:	f1b8 0f00 	cmp.w	r8, #0
 801785c:	dd05      	ble.n	801786a <_dtoa_r+0x86a>
 801785e:	4639      	mov	r1, r7
 8017860:	4642      	mov	r2, r8
 8017862:	4620      	mov	r0, r4
 8017864:	f000 fef0 	bl	8018648 <__lshift>
 8017868:	4607      	mov	r7, r0
 801786a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801786c:	b353      	cbz	r3, 80178c4 <_dtoa_r+0x8c4>
 801786e:	4639      	mov	r1, r7
 8017870:	9804      	ldr	r0, [sp, #16]
 8017872:	f000 ff3d 	bl	80186f0 <__mcmp>
 8017876:	2800      	cmp	r0, #0
 8017878:	da24      	bge.n	80178c4 <_dtoa_r+0x8c4>
 801787a:	2300      	movs	r3, #0
 801787c:	220a      	movs	r2, #10
 801787e:	9904      	ldr	r1, [sp, #16]
 8017880:	4620      	mov	r0, r4
 8017882:	f000 fd2d 	bl	80182e0 <__multadd>
 8017886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017888:	9004      	str	r0, [sp, #16]
 801788a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801788e:	2b00      	cmp	r3, #0
 8017890:	f000 814d 	beq.w	8017b2e <_dtoa_r+0xb2e>
 8017894:	2300      	movs	r3, #0
 8017896:	4631      	mov	r1, r6
 8017898:	220a      	movs	r2, #10
 801789a:	4620      	mov	r0, r4
 801789c:	f000 fd20 	bl	80182e0 <__multadd>
 80178a0:	9b02      	ldr	r3, [sp, #8]
 80178a2:	2b00      	cmp	r3, #0
 80178a4:	4606      	mov	r6, r0
 80178a6:	dc4f      	bgt.n	8017948 <_dtoa_r+0x948>
 80178a8:	9b06      	ldr	r3, [sp, #24]
 80178aa:	2b02      	cmp	r3, #2
 80178ac:	dd4c      	ble.n	8017948 <_dtoa_r+0x948>
 80178ae:	e011      	b.n	80178d4 <_dtoa_r+0x8d4>
 80178b0:	d0c9      	beq.n	8017846 <_dtoa_r+0x846>
 80178b2:	9a05      	ldr	r2, [sp, #20]
 80178b4:	331c      	adds	r3, #28
 80178b6:	441a      	add	r2, r3
 80178b8:	9205      	str	r2, [sp, #20]
 80178ba:	441d      	add	r5, r3
 80178bc:	4498      	add	r8, r3
 80178be:	e7c2      	b.n	8017846 <_dtoa_r+0x846>
 80178c0:	4603      	mov	r3, r0
 80178c2:	e7f6      	b.n	80178b2 <_dtoa_r+0x8b2>
 80178c4:	f1b9 0f00 	cmp.w	r9, #0
 80178c8:	dc38      	bgt.n	801793c <_dtoa_r+0x93c>
 80178ca:	9b06      	ldr	r3, [sp, #24]
 80178cc:	2b02      	cmp	r3, #2
 80178ce:	dd35      	ble.n	801793c <_dtoa_r+0x93c>
 80178d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80178d4:	9b02      	ldr	r3, [sp, #8]
 80178d6:	b963      	cbnz	r3, 80178f2 <_dtoa_r+0x8f2>
 80178d8:	4639      	mov	r1, r7
 80178da:	2205      	movs	r2, #5
 80178dc:	4620      	mov	r0, r4
 80178de:	f000 fcff 	bl	80182e0 <__multadd>
 80178e2:	4601      	mov	r1, r0
 80178e4:	4607      	mov	r7, r0
 80178e6:	9804      	ldr	r0, [sp, #16]
 80178e8:	f000 ff02 	bl	80186f0 <__mcmp>
 80178ec:	2800      	cmp	r0, #0
 80178ee:	f73f adcc 	bgt.w	801748a <_dtoa_r+0x48a>
 80178f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80178f4:	465d      	mov	r5, fp
 80178f6:	ea6f 0a03 	mvn.w	sl, r3
 80178fa:	f04f 0900 	mov.w	r9, #0
 80178fe:	4639      	mov	r1, r7
 8017900:	4620      	mov	r0, r4
 8017902:	f000 fcd6 	bl	80182b2 <_Bfree>
 8017906:	2e00      	cmp	r6, #0
 8017908:	f43f aeb7 	beq.w	801767a <_dtoa_r+0x67a>
 801790c:	f1b9 0f00 	cmp.w	r9, #0
 8017910:	d005      	beq.n	801791e <_dtoa_r+0x91e>
 8017912:	45b1      	cmp	r9, r6
 8017914:	d003      	beq.n	801791e <_dtoa_r+0x91e>
 8017916:	4649      	mov	r1, r9
 8017918:	4620      	mov	r0, r4
 801791a:	f000 fcca 	bl	80182b2 <_Bfree>
 801791e:	4631      	mov	r1, r6
 8017920:	4620      	mov	r0, r4
 8017922:	f000 fcc6 	bl	80182b2 <_Bfree>
 8017926:	e6a8      	b.n	801767a <_dtoa_r+0x67a>
 8017928:	2700      	movs	r7, #0
 801792a:	463e      	mov	r6, r7
 801792c:	e7e1      	b.n	80178f2 <_dtoa_r+0x8f2>
 801792e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017932:	463e      	mov	r6, r7
 8017934:	e5a9      	b.n	801748a <_dtoa_r+0x48a>
 8017936:	bf00      	nop
 8017938:	40240000 	.word	0x40240000
 801793c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801793e:	f8cd 9008 	str.w	r9, [sp, #8]
 8017942:	2b00      	cmp	r3, #0
 8017944:	f000 80fa 	beq.w	8017b3c <_dtoa_r+0xb3c>
 8017948:	2d00      	cmp	r5, #0
 801794a:	dd05      	ble.n	8017958 <_dtoa_r+0x958>
 801794c:	4631      	mov	r1, r6
 801794e:	462a      	mov	r2, r5
 8017950:	4620      	mov	r0, r4
 8017952:	f000 fe79 	bl	8018648 <__lshift>
 8017956:	4606      	mov	r6, r0
 8017958:	9b07      	ldr	r3, [sp, #28]
 801795a:	2b00      	cmp	r3, #0
 801795c:	d04c      	beq.n	80179f8 <_dtoa_r+0x9f8>
 801795e:	6871      	ldr	r1, [r6, #4]
 8017960:	4620      	mov	r0, r4
 8017962:	f000 fc72 	bl	801824a <_Balloc>
 8017966:	6932      	ldr	r2, [r6, #16]
 8017968:	3202      	adds	r2, #2
 801796a:	4605      	mov	r5, r0
 801796c:	0092      	lsls	r2, r2, #2
 801796e:	f106 010c 	add.w	r1, r6, #12
 8017972:	300c      	adds	r0, #12
 8017974:	f000 fc5e 	bl	8018234 <memcpy>
 8017978:	2201      	movs	r2, #1
 801797a:	4629      	mov	r1, r5
 801797c:	4620      	mov	r0, r4
 801797e:	f000 fe63 	bl	8018648 <__lshift>
 8017982:	9b00      	ldr	r3, [sp, #0]
 8017984:	f8cd b014 	str.w	fp, [sp, #20]
 8017988:	f003 0301 	and.w	r3, r3, #1
 801798c:	46b1      	mov	r9, r6
 801798e:	9307      	str	r3, [sp, #28]
 8017990:	4606      	mov	r6, r0
 8017992:	4639      	mov	r1, r7
 8017994:	9804      	ldr	r0, [sp, #16]
 8017996:	f7ff faa5 	bl	8016ee4 <quorem>
 801799a:	4649      	mov	r1, r9
 801799c:	4605      	mov	r5, r0
 801799e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80179a2:	9804      	ldr	r0, [sp, #16]
 80179a4:	f000 fea4 	bl	80186f0 <__mcmp>
 80179a8:	4632      	mov	r2, r6
 80179aa:	9000      	str	r0, [sp, #0]
 80179ac:	4639      	mov	r1, r7
 80179ae:	4620      	mov	r0, r4
 80179b0:	f000 feb8 	bl	8018724 <__mdiff>
 80179b4:	68c3      	ldr	r3, [r0, #12]
 80179b6:	4602      	mov	r2, r0
 80179b8:	bb03      	cbnz	r3, 80179fc <_dtoa_r+0x9fc>
 80179ba:	4601      	mov	r1, r0
 80179bc:	9008      	str	r0, [sp, #32]
 80179be:	9804      	ldr	r0, [sp, #16]
 80179c0:	f000 fe96 	bl	80186f0 <__mcmp>
 80179c4:	9a08      	ldr	r2, [sp, #32]
 80179c6:	4603      	mov	r3, r0
 80179c8:	4611      	mov	r1, r2
 80179ca:	4620      	mov	r0, r4
 80179cc:	9308      	str	r3, [sp, #32]
 80179ce:	f000 fc70 	bl	80182b2 <_Bfree>
 80179d2:	9b08      	ldr	r3, [sp, #32]
 80179d4:	b9a3      	cbnz	r3, 8017a00 <_dtoa_r+0xa00>
 80179d6:	9a06      	ldr	r2, [sp, #24]
 80179d8:	b992      	cbnz	r2, 8017a00 <_dtoa_r+0xa00>
 80179da:	9a07      	ldr	r2, [sp, #28]
 80179dc:	b982      	cbnz	r2, 8017a00 <_dtoa_r+0xa00>
 80179de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80179e2:	d029      	beq.n	8017a38 <_dtoa_r+0xa38>
 80179e4:	9b00      	ldr	r3, [sp, #0]
 80179e6:	2b00      	cmp	r3, #0
 80179e8:	dd01      	ble.n	80179ee <_dtoa_r+0x9ee>
 80179ea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80179ee:	9b05      	ldr	r3, [sp, #20]
 80179f0:	1c5d      	adds	r5, r3, #1
 80179f2:	f883 8000 	strb.w	r8, [r3]
 80179f6:	e782      	b.n	80178fe <_dtoa_r+0x8fe>
 80179f8:	4630      	mov	r0, r6
 80179fa:	e7c2      	b.n	8017982 <_dtoa_r+0x982>
 80179fc:	2301      	movs	r3, #1
 80179fe:	e7e3      	b.n	80179c8 <_dtoa_r+0x9c8>
 8017a00:	9a00      	ldr	r2, [sp, #0]
 8017a02:	2a00      	cmp	r2, #0
 8017a04:	db04      	blt.n	8017a10 <_dtoa_r+0xa10>
 8017a06:	d125      	bne.n	8017a54 <_dtoa_r+0xa54>
 8017a08:	9a06      	ldr	r2, [sp, #24]
 8017a0a:	bb1a      	cbnz	r2, 8017a54 <_dtoa_r+0xa54>
 8017a0c:	9a07      	ldr	r2, [sp, #28]
 8017a0e:	bb0a      	cbnz	r2, 8017a54 <_dtoa_r+0xa54>
 8017a10:	2b00      	cmp	r3, #0
 8017a12:	ddec      	ble.n	80179ee <_dtoa_r+0x9ee>
 8017a14:	2201      	movs	r2, #1
 8017a16:	9904      	ldr	r1, [sp, #16]
 8017a18:	4620      	mov	r0, r4
 8017a1a:	f000 fe15 	bl	8018648 <__lshift>
 8017a1e:	4639      	mov	r1, r7
 8017a20:	9004      	str	r0, [sp, #16]
 8017a22:	f000 fe65 	bl	80186f0 <__mcmp>
 8017a26:	2800      	cmp	r0, #0
 8017a28:	dc03      	bgt.n	8017a32 <_dtoa_r+0xa32>
 8017a2a:	d1e0      	bne.n	80179ee <_dtoa_r+0x9ee>
 8017a2c:	f018 0f01 	tst.w	r8, #1
 8017a30:	d0dd      	beq.n	80179ee <_dtoa_r+0x9ee>
 8017a32:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017a36:	d1d8      	bne.n	80179ea <_dtoa_r+0x9ea>
 8017a38:	9b05      	ldr	r3, [sp, #20]
 8017a3a:	9a05      	ldr	r2, [sp, #20]
 8017a3c:	1c5d      	adds	r5, r3, #1
 8017a3e:	2339      	movs	r3, #57	; 0x39
 8017a40:	7013      	strb	r3, [r2, #0]
 8017a42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017a46:	2b39      	cmp	r3, #57	; 0x39
 8017a48:	f105 32ff 	add.w	r2, r5, #4294967295
 8017a4c:	d04f      	beq.n	8017aee <_dtoa_r+0xaee>
 8017a4e:	3301      	adds	r3, #1
 8017a50:	7013      	strb	r3, [r2, #0]
 8017a52:	e754      	b.n	80178fe <_dtoa_r+0x8fe>
 8017a54:	9a05      	ldr	r2, [sp, #20]
 8017a56:	2b00      	cmp	r3, #0
 8017a58:	f102 0501 	add.w	r5, r2, #1
 8017a5c:	dd06      	ble.n	8017a6c <_dtoa_r+0xa6c>
 8017a5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017a62:	d0e9      	beq.n	8017a38 <_dtoa_r+0xa38>
 8017a64:	f108 0801 	add.w	r8, r8, #1
 8017a68:	9b05      	ldr	r3, [sp, #20]
 8017a6a:	e7c2      	b.n	80179f2 <_dtoa_r+0x9f2>
 8017a6c:	9a02      	ldr	r2, [sp, #8]
 8017a6e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8017a72:	eba5 030b 	sub.w	r3, r5, fp
 8017a76:	4293      	cmp	r3, r2
 8017a78:	d021      	beq.n	8017abe <_dtoa_r+0xabe>
 8017a7a:	2300      	movs	r3, #0
 8017a7c:	220a      	movs	r2, #10
 8017a7e:	9904      	ldr	r1, [sp, #16]
 8017a80:	4620      	mov	r0, r4
 8017a82:	f000 fc2d 	bl	80182e0 <__multadd>
 8017a86:	45b1      	cmp	r9, r6
 8017a88:	9004      	str	r0, [sp, #16]
 8017a8a:	f04f 0300 	mov.w	r3, #0
 8017a8e:	f04f 020a 	mov.w	r2, #10
 8017a92:	4649      	mov	r1, r9
 8017a94:	4620      	mov	r0, r4
 8017a96:	d105      	bne.n	8017aa4 <_dtoa_r+0xaa4>
 8017a98:	f000 fc22 	bl	80182e0 <__multadd>
 8017a9c:	4681      	mov	r9, r0
 8017a9e:	4606      	mov	r6, r0
 8017aa0:	9505      	str	r5, [sp, #20]
 8017aa2:	e776      	b.n	8017992 <_dtoa_r+0x992>
 8017aa4:	f000 fc1c 	bl	80182e0 <__multadd>
 8017aa8:	4631      	mov	r1, r6
 8017aaa:	4681      	mov	r9, r0
 8017aac:	2300      	movs	r3, #0
 8017aae:	220a      	movs	r2, #10
 8017ab0:	4620      	mov	r0, r4
 8017ab2:	f000 fc15 	bl	80182e0 <__multadd>
 8017ab6:	4606      	mov	r6, r0
 8017ab8:	e7f2      	b.n	8017aa0 <_dtoa_r+0xaa0>
 8017aba:	f04f 0900 	mov.w	r9, #0
 8017abe:	2201      	movs	r2, #1
 8017ac0:	9904      	ldr	r1, [sp, #16]
 8017ac2:	4620      	mov	r0, r4
 8017ac4:	f000 fdc0 	bl	8018648 <__lshift>
 8017ac8:	4639      	mov	r1, r7
 8017aca:	9004      	str	r0, [sp, #16]
 8017acc:	f000 fe10 	bl	80186f0 <__mcmp>
 8017ad0:	2800      	cmp	r0, #0
 8017ad2:	dcb6      	bgt.n	8017a42 <_dtoa_r+0xa42>
 8017ad4:	d102      	bne.n	8017adc <_dtoa_r+0xadc>
 8017ad6:	f018 0f01 	tst.w	r8, #1
 8017ada:	d1b2      	bne.n	8017a42 <_dtoa_r+0xa42>
 8017adc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017ae0:	2b30      	cmp	r3, #48	; 0x30
 8017ae2:	f105 32ff 	add.w	r2, r5, #4294967295
 8017ae6:	f47f af0a 	bne.w	80178fe <_dtoa_r+0x8fe>
 8017aea:	4615      	mov	r5, r2
 8017aec:	e7f6      	b.n	8017adc <_dtoa_r+0xadc>
 8017aee:	4593      	cmp	fp, r2
 8017af0:	d105      	bne.n	8017afe <_dtoa_r+0xafe>
 8017af2:	2331      	movs	r3, #49	; 0x31
 8017af4:	f10a 0a01 	add.w	sl, sl, #1
 8017af8:	f88b 3000 	strb.w	r3, [fp]
 8017afc:	e6ff      	b.n	80178fe <_dtoa_r+0x8fe>
 8017afe:	4615      	mov	r5, r2
 8017b00:	e79f      	b.n	8017a42 <_dtoa_r+0xa42>
 8017b02:	f8df b064 	ldr.w	fp, [pc, #100]	; 8017b68 <_dtoa_r+0xb68>
 8017b06:	e007      	b.n	8017b18 <_dtoa_r+0xb18>
 8017b08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017b0a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8017b6c <_dtoa_r+0xb6c>
 8017b0e:	b11b      	cbz	r3, 8017b18 <_dtoa_r+0xb18>
 8017b10:	f10b 0308 	add.w	r3, fp, #8
 8017b14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017b16:	6013      	str	r3, [r2, #0]
 8017b18:	4658      	mov	r0, fp
 8017b1a:	b017      	add	sp, #92	; 0x5c
 8017b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b20:	9b06      	ldr	r3, [sp, #24]
 8017b22:	2b01      	cmp	r3, #1
 8017b24:	f77f ae35 	ble.w	8017792 <_dtoa_r+0x792>
 8017b28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017b2a:	9307      	str	r3, [sp, #28]
 8017b2c:	e649      	b.n	80177c2 <_dtoa_r+0x7c2>
 8017b2e:	9b02      	ldr	r3, [sp, #8]
 8017b30:	2b00      	cmp	r3, #0
 8017b32:	dc03      	bgt.n	8017b3c <_dtoa_r+0xb3c>
 8017b34:	9b06      	ldr	r3, [sp, #24]
 8017b36:	2b02      	cmp	r3, #2
 8017b38:	f73f aecc 	bgt.w	80178d4 <_dtoa_r+0x8d4>
 8017b3c:	465d      	mov	r5, fp
 8017b3e:	4639      	mov	r1, r7
 8017b40:	9804      	ldr	r0, [sp, #16]
 8017b42:	f7ff f9cf 	bl	8016ee4 <quorem>
 8017b46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017b4a:	f805 8b01 	strb.w	r8, [r5], #1
 8017b4e:	9a02      	ldr	r2, [sp, #8]
 8017b50:	eba5 030b 	sub.w	r3, r5, fp
 8017b54:	429a      	cmp	r2, r3
 8017b56:	ddb0      	ble.n	8017aba <_dtoa_r+0xaba>
 8017b58:	2300      	movs	r3, #0
 8017b5a:	220a      	movs	r2, #10
 8017b5c:	9904      	ldr	r1, [sp, #16]
 8017b5e:	4620      	mov	r0, r4
 8017b60:	f000 fbbe 	bl	80182e0 <__multadd>
 8017b64:	9004      	str	r0, [sp, #16]
 8017b66:	e7ea      	b.n	8017b3e <_dtoa_r+0xb3e>
 8017b68:	08019feb 	.word	0x08019feb
 8017b6c:	08019eb0 	.word	0x08019eb0

08017b70 <rshift>:
 8017b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017b72:	6906      	ldr	r6, [r0, #16]
 8017b74:	114b      	asrs	r3, r1, #5
 8017b76:	429e      	cmp	r6, r3
 8017b78:	f100 0414 	add.w	r4, r0, #20
 8017b7c:	dd30      	ble.n	8017be0 <rshift+0x70>
 8017b7e:	f011 011f 	ands.w	r1, r1, #31
 8017b82:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017b86:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8017b8a:	d108      	bne.n	8017b9e <rshift+0x2e>
 8017b8c:	4621      	mov	r1, r4
 8017b8e:	42b2      	cmp	r2, r6
 8017b90:	460b      	mov	r3, r1
 8017b92:	d211      	bcs.n	8017bb8 <rshift+0x48>
 8017b94:	f852 3b04 	ldr.w	r3, [r2], #4
 8017b98:	f841 3b04 	str.w	r3, [r1], #4
 8017b9c:	e7f7      	b.n	8017b8e <rshift+0x1e>
 8017b9e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8017ba2:	f1c1 0c20 	rsb	ip, r1, #32
 8017ba6:	40cd      	lsrs	r5, r1
 8017ba8:	3204      	adds	r2, #4
 8017baa:	4623      	mov	r3, r4
 8017bac:	42b2      	cmp	r2, r6
 8017bae:	4617      	mov	r7, r2
 8017bb0:	d30c      	bcc.n	8017bcc <rshift+0x5c>
 8017bb2:	601d      	str	r5, [r3, #0]
 8017bb4:	b105      	cbz	r5, 8017bb8 <rshift+0x48>
 8017bb6:	3304      	adds	r3, #4
 8017bb8:	1b1a      	subs	r2, r3, r4
 8017bba:	42a3      	cmp	r3, r4
 8017bbc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017bc0:	bf08      	it	eq
 8017bc2:	2300      	moveq	r3, #0
 8017bc4:	6102      	str	r2, [r0, #16]
 8017bc6:	bf08      	it	eq
 8017bc8:	6143      	streq	r3, [r0, #20]
 8017bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017bcc:	683f      	ldr	r7, [r7, #0]
 8017bce:	fa07 f70c 	lsl.w	r7, r7, ip
 8017bd2:	433d      	orrs	r5, r7
 8017bd4:	f843 5b04 	str.w	r5, [r3], #4
 8017bd8:	f852 5b04 	ldr.w	r5, [r2], #4
 8017bdc:	40cd      	lsrs	r5, r1
 8017bde:	e7e5      	b.n	8017bac <rshift+0x3c>
 8017be0:	4623      	mov	r3, r4
 8017be2:	e7e9      	b.n	8017bb8 <rshift+0x48>

08017be4 <__hexdig_fun>:
 8017be4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017be8:	2b09      	cmp	r3, #9
 8017bea:	d802      	bhi.n	8017bf2 <__hexdig_fun+0xe>
 8017bec:	3820      	subs	r0, #32
 8017bee:	b2c0      	uxtb	r0, r0
 8017bf0:	4770      	bx	lr
 8017bf2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017bf6:	2b05      	cmp	r3, #5
 8017bf8:	d801      	bhi.n	8017bfe <__hexdig_fun+0x1a>
 8017bfa:	3847      	subs	r0, #71	; 0x47
 8017bfc:	e7f7      	b.n	8017bee <__hexdig_fun+0xa>
 8017bfe:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8017c02:	2b05      	cmp	r3, #5
 8017c04:	d801      	bhi.n	8017c0a <__hexdig_fun+0x26>
 8017c06:	3827      	subs	r0, #39	; 0x27
 8017c08:	e7f1      	b.n	8017bee <__hexdig_fun+0xa>
 8017c0a:	2000      	movs	r0, #0
 8017c0c:	4770      	bx	lr

08017c0e <__gethex>:
 8017c0e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c12:	b08b      	sub	sp, #44	; 0x2c
 8017c14:	468a      	mov	sl, r1
 8017c16:	9002      	str	r0, [sp, #8]
 8017c18:	9816      	ldr	r0, [sp, #88]	; 0x58
 8017c1a:	9306      	str	r3, [sp, #24]
 8017c1c:	4690      	mov	r8, r2
 8017c1e:	f000 fadf 	bl	80181e0 <__localeconv_l>
 8017c22:	6803      	ldr	r3, [r0, #0]
 8017c24:	9303      	str	r3, [sp, #12]
 8017c26:	4618      	mov	r0, r3
 8017c28:	f7e8 faea 	bl	8000200 <strlen>
 8017c2c:	9b03      	ldr	r3, [sp, #12]
 8017c2e:	9001      	str	r0, [sp, #4]
 8017c30:	4403      	add	r3, r0
 8017c32:	f04f 0b00 	mov.w	fp, #0
 8017c36:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8017c3a:	9307      	str	r3, [sp, #28]
 8017c3c:	f8da 3000 	ldr.w	r3, [sl]
 8017c40:	3302      	adds	r3, #2
 8017c42:	461f      	mov	r7, r3
 8017c44:	f813 0b01 	ldrb.w	r0, [r3], #1
 8017c48:	2830      	cmp	r0, #48	; 0x30
 8017c4a:	d06c      	beq.n	8017d26 <__gethex+0x118>
 8017c4c:	f7ff ffca 	bl	8017be4 <__hexdig_fun>
 8017c50:	4604      	mov	r4, r0
 8017c52:	2800      	cmp	r0, #0
 8017c54:	d16a      	bne.n	8017d2c <__gethex+0x11e>
 8017c56:	9a01      	ldr	r2, [sp, #4]
 8017c58:	9903      	ldr	r1, [sp, #12]
 8017c5a:	4638      	mov	r0, r7
 8017c5c:	f001 fc40 	bl	80194e0 <strncmp>
 8017c60:	2800      	cmp	r0, #0
 8017c62:	d166      	bne.n	8017d32 <__gethex+0x124>
 8017c64:	9b01      	ldr	r3, [sp, #4]
 8017c66:	5cf8      	ldrb	r0, [r7, r3]
 8017c68:	18fe      	adds	r6, r7, r3
 8017c6a:	f7ff ffbb 	bl	8017be4 <__hexdig_fun>
 8017c6e:	2800      	cmp	r0, #0
 8017c70:	d062      	beq.n	8017d38 <__gethex+0x12a>
 8017c72:	4633      	mov	r3, r6
 8017c74:	7818      	ldrb	r0, [r3, #0]
 8017c76:	2830      	cmp	r0, #48	; 0x30
 8017c78:	461f      	mov	r7, r3
 8017c7a:	f103 0301 	add.w	r3, r3, #1
 8017c7e:	d0f9      	beq.n	8017c74 <__gethex+0x66>
 8017c80:	f7ff ffb0 	bl	8017be4 <__hexdig_fun>
 8017c84:	fab0 f580 	clz	r5, r0
 8017c88:	096d      	lsrs	r5, r5, #5
 8017c8a:	4634      	mov	r4, r6
 8017c8c:	f04f 0b01 	mov.w	fp, #1
 8017c90:	463a      	mov	r2, r7
 8017c92:	4616      	mov	r6, r2
 8017c94:	3201      	adds	r2, #1
 8017c96:	7830      	ldrb	r0, [r6, #0]
 8017c98:	f7ff ffa4 	bl	8017be4 <__hexdig_fun>
 8017c9c:	2800      	cmp	r0, #0
 8017c9e:	d1f8      	bne.n	8017c92 <__gethex+0x84>
 8017ca0:	9a01      	ldr	r2, [sp, #4]
 8017ca2:	9903      	ldr	r1, [sp, #12]
 8017ca4:	4630      	mov	r0, r6
 8017ca6:	f001 fc1b 	bl	80194e0 <strncmp>
 8017caa:	b950      	cbnz	r0, 8017cc2 <__gethex+0xb4>
 8017cac:	b954      	cbnz	r4, 8017cc4 <__gethex+0xb6>
 8017cae:	9b01      	ldr	r3, [sp, #4]
 8017cb0:	18f4      	adds	r4, r6, r3
 8017cb2:	4622      	mov	r2, r4
 8017cb4:	4616      	mov	r6, r2
 8017cb6:	3201      	adds	r2, #1
 8017cb8:	7830      	ldrb	r0, [r6, #0]
 8017cba:	f7ff ff93 	bl	8017be4 <__hexdig_fun>
 8017cbe:	2800      	cmp	r0, #0
 8017cc0:	d1f8      	bne.n	8017cb4 <__gethex+0xa6>
 8017cc2:	b10c      	cbz	r4, 8017cc8 <__gethex+0xba>
 8017cc4:	1ba4      	subs	r4, r4, r6
 8017cc6:	00a4      	lsls	r4, r4, #2
 8017cc8:	7833      	ldrb	r3, [r6, #0]
 8017cca:	2b50      	cmp	r3, #80	; 0x50
 8017ccc:	d001      	beq.n	8017cd2 <__gethex+0xc4>
 8017cce:	2b70      	cmp	r3, #112	; 0x70
 8017cd0:	d140      	bne.n	8017d54 <__gethex+0x146>
 8017cd2:	7873      	ldrb	r3, [r6, #1]
 8017cd4:	2b2b      	cmp	r3, #43	; 0x2b
 8017cd6:	d031      	beq.n	8017d3c <__gethex+0x12e>
 8017cd8:	2b2d      	cmp	r3, #45	; 0x2d
 8017cda:	d033      	beq.n	8017d44 <__gethex+0x136>
 8017cdc:	1c71      	adds	r1, r6, #1
 8017cde:	f04f 0900 	mov.w	r9, #0
 8017ce2:	7808      	ldrb	r0, [r1, #0]
 8017ce4:	f7ff ff7e 	bl	8017be4 <__hexdig_fun>
 8017ce8:	1e43      	subs	r3, r0, #1
 8017cea:	b2db      	uxtb	r3, r3
 8017cec:	2b18      	cmp	r3, #24
 8017cee:	d831      	bhi.n	8017d54 <__gethex+0x146>
 8017cf0:	f1a0 0210 	sub.w	r2, r0, #16
 8017cf4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017cf8:	f7ff ff74 	bl	8017be4 <__hexdig_fun>
 8017cfc:	1e43      	subs	r3, r0, #1
 8017cfe:	b2db      	uxtb	r3, r3
 8017d00:	2b18      	cmp	r3, #24
 8017d02:	d922      	bls.n	8017d4a <__gethex+0x13c>
 8017d04:	f1b9 0f00 	cmp.w	r9, #0
 8017d08:	d000      	beq.n	8017d0c <__gethex+0xfe>
 8017d0a:	4252      	negs	r2, r2
 8017d0c:	4414      	add	r4, r2
 8017d0e:	f8ca 1000 	str.w	r1, [sl]
 8017d12:	b30d      	cbz	r5, 8017d58 <__gethex+0x14a>
 8017d14:	f1bb 0f00 	cmp.w	fp, #0
 8017d18:	bf0c      	ite	eq
 8017d1a:	2706      	moveq	r7, #6
 8017d1c:	2700      	movne	r7, #0
 8017d1e:	4638      	mov	r0, r7
 8017d20:	b00b      	add	sp, #44	; 0x2c
 8017d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d26:	f10b 0b01 	add.w	fp, fp, #1
 8017d2a:	e78a      	b.n	8017c42 <__gethex+0x34>
 8017d2c:	2500      	movs	r5, #0
 8017d2e:	462c      	mov	r4, r5
 8017d30:	e7ae      	b.n	8017c90 <__gethex+0x82>
 8017d32:	463e      	mov	r6, r7
 8017d34:	2501      	movs	r5, #1
 8017d36:	e7c7      	b.n	8017cc8 <__gethex+0xba>
 8017d38:	4604      	mov	r4, r0
 8017d3a:	e7fb      	b.n	8017d34 <__gethex+0x126>
 8017d3c:	f04f 0900 	mov.w	r9, #0
 8017d40:	1cb1      	adds	r1, r6, #2
 8017d42:	e7ce      	b.n	8017ce2 <__gethex+0xd4>
 8017d44:	f04f 0901 	mov.w	r9, #1
 8017d48:	e7fa      	b.n	8017d40 <__gethex+0x132>
 8017d4a:	230a      	movs	r3, #10
 8017d4c:	fb03 0202 	mla	r2, r3, r2, r0
 8017d50:	3a10      	subs	r2, #16
 8017d52:	e7cf      	b.n	8017cf4 <__gethex+0xe6>
 8017d54:	4631      	mov	r1, r6
 8017d56:	e7da      	b.n	8017d0e <__gethex+0x100>
 8017d58:	1bf3      	subs	r3, r6, r7
 8017d5a:	3b01      	subs	r3, #1
 8017d5c:	4629      	mov	r1, r5
 8017d5e:	2b07      	cmp	r3, #7
 8017d60:	dc49      	bgt.n	8017df6 <__gethex+0x1e8>
 8017d62:	9802      	ldr	r0, [sp, #8]
 8017d64:	f000 fa71 	bl	801824a <_Balloc>
 8017d68:	9b01      	ldr	r3, [sp, #4]
 8017d6a:	f100 0914 	add.w	r9, r0, #20
 8017d6e:	f04f 0b00 	mov.w	fp, #0
 8017d72:	f1c3 0301 	rsb	r3, r3, #1
 8017d76:	4605      	mov	r5, r0
 8017d78:	f8cd 9010 	str.w	r9, [sp, #16]
 8017d7c:	46da      	mov	sl, fp
 8017d7e:	9308      	str	r3, [sp, #32]
 8017d80:	42b7      	cmp	r7, r6
 8017d82:	d33b      	bcc.n	8017dfc <__gethex+0x1ee>
 8017d84:	9804      	ldr	r0, [sp, #16]
 8017d86:	f840 ab04 	str.w	sl, [r0], #4
 8017d8a:	eba0 0009 	sub.w	r0, r0, r9
 8017d8e:	1080      	asrs	r0, r0, #2
 8017d90:	6128      	str	r0, [r5, #16]
 8017d92:	0147      	lsls	r7, r0, #5
 8017d94:	4650      	mov	r0, sl
 8017d96:	f000 fb1c 	bl	80183d2 <__hi0bits>
 8017d9a:	f8d8 6000 	ldr.w	r6, [r8]
 8017d9e:	1a3f      	subs	r7, r7, r0
 8017da0:	42b7      	cmp	r7, r6
 8017da2:	dd64      	ble.n	8017e6e <__gethex+0x260>
 8017da4:	1bbf      	subs	r7, r7, r6
 8017da6:	4639      	mov	r1, r7
 8017da8:	4628      	mov	r0, r5
 8017daa:	f000 fe2b 	bl	8018a04 <__any_on>
 8017dae:	4682      	mov	sl, r0
 8017db0:	b178      	cbz	r0, 8017dd2 <__gethex+0x1c4>
 8017db2:	1e7b      	subs	r3, r7, #1
 8017db4:	1159      	asrs	r1, r3, #5
 8017db6:	f003 021f 	and.w	r2, r3, #31
 8017dba:	f04f 0a01 	mov.w	sl, #1
 8017dbe:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8017dc2:	fa0a f202 	lsl.w	r2, sl, r2
 8017dc6:	420a      	tst	r2, r1
 8017dc8:	d003      	beq.n	8017dd2 <__gethex+0x1c4>
 8017dca:	4553      	cmp	r3, sl
 8017dcc:	dc46      	bgt.n	8017e5c <__gethex+0x24e>
 8017dce:	f04f 0a02 	mov.w	sl, #2
 8017dd2:	4639      	mov	r1, r7
 8017dd4:	4628      	mov	r0, r5
 8017dd6:	f7ff fecb 	bl	8017b70 <rshift>
 8017dda:	443c      	add	r4, r7
 8017ddc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017de0:	42a3      	cmp	r3, r4
 8017de2:	da52      	bge.n	8017e8a <__gethex+0x27c>
 8017de4:	4629      	mov	r1, r5
 8017de6:	9802      	ldr	r0, [sp, #8]
 8017de8:	f000 fa63 	bl	80182b2 <_Bfree>
 8017dec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017dee:	2300      	movs	r3, #0
 8017df0:	6013      	str	r3, [r2, #0]
 8017df2:	27a3      	movs	r7, #163	; 0xa3
 8017df4:	e793      	b.n	8017d1e <__gethex+0x110>
 8017df6:	3101      	adds	r1, #1
 8017df8:	105b      	asrs	r3, r3, #1
 8017dfa:	e7b0      	b.n	8017d5e <__gethex+0x150>
 8017dfc:	1e73      	subs	r3, r6, #1
 8017dfe:	9305      	str	r3, [sp, #20]
 8017e00:	9a07      	ldr	r2, [sp, #28]
 8017e02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8017e06:	4293      	cmp	r3, r2
 8017e08:	d018      	beq.n	8017e3c <__gethex+0x22e>
 8017e0a:	f1bb 0f20 	cmp.w	fp, #32
 8017e0e:	d107      	bne.n	8017e20 <__gethex+0x212>
 8017e10:	9b04      	ldr	r3, [sp, #16]
 8017e12:	f8c3 a000 	str.w	sl, [r3]
 8017e16:	3304      	adds	r3, #4
 8017e18:	f04f 0a00 	mov.w	sl, #0
 8017e1c:	9304      	str	r3, [sp, #16]
 8017e1e:	46d3      	mov	fp, sl
 8017e20:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8017e24:	f7ff fede 	bl	8017be4 <__hexdig_fun>
 8017e28:	f000 000f 	and.w	r0, r0, #15
 8017e2c:	fa00 f00b 	lsl.w	r0, r0, fp
 8017e30:	ea4a 0a00 	orr.w	sl, sl, r0
 8017e34:	f10b 0b04 	add.w	fp, fp, #4
 8017e38:	9b05      	ldr	r3, [sp, #20]
 8017e3a:	e00d      	b.n	8017e58 <__gethex+0x24a>
 8017e3c:	9b05      	ldr	r3, [sp, #20]
 8017e3e:	9a08      	ldr	r2, [sp, #32]
 8017e40:	4413      	add	r3, r2
 8017e42:	42bb      	cmp	r3, r7
 8017e44:	d3e1      	bcc.n	8017e0a <__gethex+0x1fc>
 8017e46:	4618      	mov	r0, r3
 8017e48:	9a01      	ldr	r2, [sp, #4]
 8017e4a:	9903      	ldr	r1, [sp, #12]
 8017e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8017e4e:	f001 fb47 	bl	80194e0 <strncmp>
 8017e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017e54:	2800      	cmp	r0, #0
 8017e56:	d1d8      	bne.n	8017e0a <__gethex+0x1fc>
 8017e58:	461e      	mov	r6, r3
 8017e5a:	e791      	b.n	8017d80 <__gethex+0x172>
 8017e5c:	1eb9      	subs	r1, r7, #2
 8017e5e:	4628      	mov	r0, r5
 8017e60:	f000 fdd0 	bl	8018a04 <__any_on>
 8017e64:	2800      	cmp	r0, #0
 8017e66:	d0b2      	beq.n	8017dce <__gethex+0x1c0>
 8017e68:	f04f 0a03 	mov.w	sl, #3
 8017e6c:	e7b1      	b.n	8017dd2 <__gethex+0x1c4>
 8017e6e:	da09      	bge.n	8017e84 <__gethex+0x276>
 8017e70:	1bf7      	subs	r7, r6, r7
 8017e72:	4629      	mov	r1, r5
 8017e74:	463a      	mov	r2, r7
 8017e76:	9802      	ldr	r0, [sp, #8]
 8017e78:	f000 fbe6 	bl	8018648 <__lshift>
 8017e7c:	1be4      	subs	r4, r4, r7
 8017e7e:	4605      	mov	r5, r0
 8017e80:	f100 0914 	add.w	r9, r0, #20
 8017e84:	f04f 0a00 	mov.w	sl, #0
 8017e88:	e7a8      	b.n	8017ddc <__gethex+0x1ce>
 8017e8a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8017e8e:	42a0      	cmp	r0, r4
 8017e90:	dd6a      	ble.n	8017f68 <__gethex+0x35a>
 8017e92:	1b04      	subs	r4, r0, r4
 8017e94:	42a6      	cmp	r6, r4
 8017e96:	dc2e      	bgt.n	8017ef6 <__gethex+0x2e8>
 8017e98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017e9c:	2b02      	cmp	r3, #2
 8017e9e:	d022      	beq.n	8017ee6 <__gethex+0x2d8>
 8017ea0:	2b03      	cmp	r3, #3
 8017ea2:	d024      	beq.n	8017eee <__gethex+0x2e0>
 8017ea4:	2b01      	cmp	r3, #1
 8017ea6:	d115      	bne.n	8017ed4 <__gethex+0x2c6>
 8017ea8:	42a6      	cmp	r6, r4
 8017eaa:	d113      	bne.n	8017ed4 <__gethex+0x2c6>
 8017eac:	2e01      	cmp	r6, #1
 8017eae:	dc0b      	bgt.n	8017ec8 <__gethex+0x2ba>
 8017eb0:	9a06      	ldr	r2, [sp, #24]
 8017eb2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017eb6:	6013      	str	r3, [r2, #0]
 8017eb8:	2301      	movs	r3, #1
 8017eba:	612b      	str	r3, [r5, #16]
 8017ebc:	f8c9 3000 	str.w	r3, [r9]
 8017ec0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017ec2:	2762      	movs	r7, #98	; 0x62
 8017ec4:	601d      	str	r5, [r3, #0]
 8017ec6:	e72a      	b.n	8017d1e <__gethex+0x110>
 8017ec8:	1e71      	subs	r1, r6, #1
 8017eca:	4628      	mov	r0, r5
 8017ecc:	f000 fd9a 	bl	8018a04 <__any_on>
 8017ed0:	2800      	cmp	r0, #0
 8017ed2:	d1ed      	bne.n	8017eb0 <__gethex+0x2a2>
 8017ed4:	4629      	mov	r1, r5
 8017ed6:	9802      	ldr	r0, [sp, #8]
 8017ed8:	f000 f9eb 	bl	80182b2 <_Bfree>
 8017edc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017ede:	2300      	movs	r3, #0
 8017ee0:	6013      	str	r3, [r2, #0]
 8017ee2:	2750      	movs	r7, #80	; 0x50
 8017ee4:	e71b      	b.n	8017d1e <__gethex+0x110>
 8017ee6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	d0e1      	beq.n	8017eb0 <__gethex+0x2a2>
 8017eec:	e7f2      	b.n	8017ed4 <__gethex+0x2c6>
 8017eee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	d1dd      	bne.n	8017eb0 <__gethex+0x2a2>
 8017ef4:	e7ee      	b.n	8017ed4 <__gethex+0x2c6>
 8017ef6:	1e67      	subs	r7, r4, #1
 8017ef8:	f1ba 0f00 	cmp.w	sl, #0
 8017efc:	d131      	bne.n	8017f62 <__gethex+0x354>
 8017efe:	b127      	cbz	r7, 8017f0a <__gethex+0x2fc>
 8017f00:	4639      	mov	r1, r7
 8017f02:	4628      	mov	r0, r5
 8017f04:	f000 fd7e 	bl	8018a04 <__any_on>
 8017f08:	4682      	mov	sl, r0
 8017f0a:	117a      	asrs	r2, r7, #5
 8017f0c:	2301      	movs	r3, #1
 8017f0e:	f007 071f 	and.w	r7, r7, #31
 8017f12:	fa03 f707 	lsl.w	r7, r3, r7
 8017f16:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8017f1a:	4621      	mov	r1, r4
 8017f1c:	421f      	tst	r7, r3
 8017f1e:	4628      	mov	r0, r5
 8017f20:	bf18      	it	ne
 8017f22:	f04a 0a02 	orrne.w	sl, sl, #2
 8017f26:	1b36      	subs	r6, r6, r4
 8017f28:	f7ff fe22 	bl	8017b70 <rshift>
 8017f2c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8017f30:	2702      	movs	r7, #2
 8017f32:	f1ba 0f00 	cmp.w	sl, #0
 8017f36:	d048      	beq.n	8017fca <__gethex+0x3bc>
 8017f38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017f3c:	2b02      	cmp	r3, #2
 8017f3e:	d015      	beq.n	8017f6c <__gethex+0x35e>
 8017f40:	2b03      	cmp	r3, #3
 8017f42:	d017      	beq.n	8017f74 <__gethex+0x366>
 8017f44:	2b01      	cmp	r3, #1
 8017f46:	d109      	bne.n	8017f5c <__gethex+0x34e>
 8017f48:	f01a 0f02 	tst.w	sl, #2
 8017f4c:	d006      	beq.n	8017f5c <__gethex+0x34e>
 8017f4e:	f8d9 3000 	ldr.w	r3, [r9]
 8017f52:	ea4a 0a03 	orr.w	sl, sl, r3
 8017f56:	f01a 0f01 	tst.w	sl, #1
 8017f5a:	d10e      	bne.n	8017f7a <__gethex+0x36c>
 8017f5c:	f047 0710 	orr.w	r7, r7, #16
 8017f60:	e033      	b.n	8017fca <__gethex+0x3bc>
 8017f62:	f04f 0a01 	mov.w	sl, #1
 8017f66:	e7d0      	b.n	8017f0a <__gethex+0x2fc>
 8017f68:	2701      	movs	r7, #1
 8017f6a:	e7e2      	b.n	8017f32 <__gethex+0x324>
 8017f6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017f6e:	f1c3 0301 	rsb	r3, r3, #1
 8017f72:	9315      	str	r3, [sp, #84]	; 0x54
 8017f74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017f76:	2b00      	cmp	r3, #0
 8017f78:	d0f0      	beq.n	8017f5c <__gethex+0x34e>
 8017f7a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017f7e:	f105 0314 	add.w	r3, r5, #20
 8017f82:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8017f86:	eb03 010a 	add.w	r1, r3, sl
 8017f8a:	f04f 0c00 	mov.w	ip, #0
 8017f8e:	4618      	mov	r0, r3
 8017f90:	f853 2b04 	ldr.w	r2, [r3], #4
 8017f94:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017f98:	d01c      	beq.n	8017fd4 <__gethex+0x3c6>
 8017f9a:	3201      	adds	r2, #1
 8017f9c:	6002      	str	r2, [r0, #0]
 8017f9e:	2f02      	cmp	r7, #2
 8017fa0:	f105 0314 	add.w	r3, r5, #20
 8017fa4:	d138      	bne.n	8018018 <__gethex+0x40a>
 8017fa6:	f8d8 2000 	ldr.w	r2, [r8]
 8017faa:	3a01      	subs	r2, #1
 8017fac:	42b2      	cmp	r2, r6
 8017fae:	d10a      	bne.n	8017fc6 <__gethex+0x3b8>
 8017fb0:	1171      	asrs	r1, r6, #5
 8017fb2:	2201      	movs	r2, #1
 8017fb4:	f006 061f 	and.w	r6, r6, #31
 8017fb8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017fbc:	fa02 f606 	lsl.w	r6, r2, r6
 8017fc0:	421e      	tst	r6, r3
 8017fc2:	bf18      	it	ne
 8017fc4:	4617      	movne	r7, r2
 8017fc6:	f047 0720 	orr.w	r7, r7, #32
 8017fca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017fcc:	601d      	str	r5, [r3, #0]
 8017fce:	9b06      	ldr	r3, [sp, #24]
 8017fd0:	601c      	str	r4, [r3, #0]
 8017fd2:	e6a4      	b.n	8017d1e <__gethex+0x110>
 8017fd4:	4299      	cmp	r1, r3
 8017fd6:	f843 cc04 	str.w	ip, [r3, #-4]
 8017fda:	d8d8      	bhi.n	8017f8e <__gethex+0x380>
 8017fdc:	68ab      	ldr	r3, [r5, #8]
 8017fde:	4599      	cmp	r9, r3
 8017fe0:	db12      	blt.n	8018008 <__gethex+0x3fa>
 8017fe2:	6869      	ldr	r1, [r5, #4]
 8017fe4:	9802      	ldr	r0, [sp, #8]
 8017fe6:	3101      	adds	r1, #1
 8017fe8:	f000 f92f 	bl	801824a <_Balloc>
 8017fec:	692a      	ldr	r2, [r5, #16]
 8017fee:	3202      	adds	r2, #2
 8017ff0:	f105 010c 	add.w	r1, r5, #12
 8017ff4:	4683      	mov	fp, r0
 8017ff6:	0092      	lsls	r2, r2, #2
 8017ff8:	300c      	adds	r0, #12
 8017ffa:	f000 f91b 	bl	8018234 <memcpy>
 8017ffe:	4629      	mov	r1, r5
 8018000:	9802      	ldr	r0, [sp, #8]
 8018002:	f000 f956 	bl	80182b2 <_Bfree>
 8018006:	465d      	mov	r5, fp
 8018008:	692b      	ldr	r3, [r5, #16]
 801800a:	1c5a      	adds	r2, r3, #1
 801800c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8018010:	612a      	str	r2, [r5, #16]
 8018012:	2201      	movs	r2, #1
 8018014:	615a      	str	r2, [r3, #20]
 8018016:	e7c2      	b.n	8017f9e <__gethex+0x390>
 8018018:	692a      	ldr	r2, [r5, #16]
 801801a:	454a      	cmp	r2, r9
 801801c:	dd0b      	ble.n	8018036 <__gethex+0x428>
 801801e:	2101      	movs	r1, #1
 8018020:	4628      	mov	r0, r5
 8018022:	f7ff fda5 	bl	8017b70 <rshift>
 8018026:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801802a:	3401      	adds	r4, #1
 801802c:	42a3      	cmp	r3, r4
 801802e:	f6ff aed9 	blt.w	8017de4 <__gethex+0x1d6>
 8018032:	2701      	movs	r7, #1
 8018034:	e7c7      	b.n	8017fc6 <__gethex+0x3b8>
 8018036:	f016 061f 	ands.w	r6, r6, #31
 801803a:	d0fa      	beq.n	8018032 <__gethex+0x424>
 801803c:	449a      	add	sl, r3
 801803e:	f1c6 0620 	rsb	r6, r6, #32
 8018042:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8018046:	f000 f9c4 	bl	80183d2 <__hi0bits>
 801804a:	42b0      	cmp	r0, r6
 801804c:	dbe7      	blt.n	801801e <__gethex+0x410>
 801804e:	e7f0      	b.n	8018032 <__gethex+0x424>

08018050 <L_shift>:
 8018050:	f1c2 0208 	rsb	r2, r2, #8
 8018054:	0092      	lsls	r2, r2, #2
 8018056:	b570      	push	{r4, r5, r6, lr}
 8018058:	f1c2 0620 	rsb	r6, r2, #32
 801805c:	6843      	ldr	r3, [r0, #4]
 801805e:	6804      	ldr	r4, [r0, #0]
 8018060:	fa03 f506 	lsl.w	r5, r3, r6
 8018064:	432c      	orrs	r4, r5
 8018066:	40d3      	lsrs	r3, r2
 8018068:	6004      	str	r4, [r0, #0]
 801806a:	f840 3f04 	str.w	r3, [r0, #4]!
 801806e:	4288      	cmp	r0, r1
 8018070:	d3f4      	bcc.n	801805c <L_shift+0xc>
 8018072:	bd70      	pop	{r4, r5, r6, pc}

08018074 <__match>:
 8018074:	b530      	push	{r4, r5, lr}
 8018076:	6803      	ldr	r3, [r0, #0]
 8018078:	3301      	adds	r3, #1
 801807a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801807e:	b914      	cbnz	r4, 8018086 <__match+0x12>
 8018080:	6003      	str	r3, [r0, #0]
 8018082:	2001      	movs	r0, #1
 8018084:	bd30      	pop	{r4, r5, pc}
 8018086:	f813 2b01 	ldrb.w	r2, [r3], #1
 801808a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801808e:	2d19      	cmp	r5, #25
 8018090:	bf98      	it	ls
 8018092:	3220      	addls	r2, #32
 8018094:	42a2      	cmp	r2, r4
 8018096:	d0f0      	beq.n	801807a <__match+0x6>
 8018098:	2000      	movs	r0, #0
 801809a:	e7f3      	b.n	8018084 <__match+0x10>

0801809c <__hexnan>:
 801809c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180a0:	680b      	ldr	r3, [r1, #0]
 80180a2:	6801      	ldr	r1, [r0, #0]
 80180a4:	115f      	asrs	r7, r3, #5
 80180a6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80180aa:	f013 031f 	ands.w	r3, r3, #31
 80180ae:	b087      	sub	sp, #28
 80180b0:	bf18      	it	ne
 80180b2:	3704      	addne	r7, #4
 80180b4:	2500      	movs	r5, #0
 80180b6:	1f3e      	subs	r6, r7, #4
 80180b8:	4682      	mov	sl, r0
 80180ba:	4690      	mov	r8, r2
 80180bc:	9301      	str	r3, [sp, #4]
 80180be:	f847 5c04 	str.w	r5, [r7, #-4]
 80180c2:	46b1      	mov	r9, r6
 80180c4:	4634      	mov	r4, r6
 80180c6:	9502      	str	r5, [sp, #8]
 80180c8:	46ab      	mov	fp, r5
 80180ca:	784a      	ldrb	r2, [r1, #1]
 80180cc:	1c4b      	adds	r3, r1, #1
 80180ce:	9303      	str	r3, [sp, #12]
 80180d0:	b342      	cbz	r2, 8018124 <__hexnan+0x88>
 80180d2:	4610      	mov	r0, r2
 80180d4:	9105      	str	r1, [sp, #20]
 80180d6:	9204      	str	r2, [sp, #16]
 80180d8:	f7ff fd84 	bl	8017be4 <__hexdig_fun>
 80180dc:	2800      	cmp	r0, #0
 80180de:	d143      	bne.n	8018168 <__hexnan+0xcc>
 80180e0:	9a04      	ldr	r2, [sp, #16]
 80180e2:	9905      	ldr	r1, [sp, #20]
 80180e4:	2a20      	cmp	r2, #32
 80180e6:	d818      	bhi.n	801811a <__hexnan+0x7e>
 80180e8:	9b02      	ldr	r3, [sp, #8]
 80180ea:	459b      	cmp	fp, r3
 80180ec:	dd13      	ble.n	8018116 <__hexnan+0x7a>
 80180ee:	454c      	cmp	r4, r9
 80180f0:	d206      	bcs.n	8018100 <__hexnan+0x64>
 80180f2:	2d07      	cmp	r5, #7
 80180f4:	dc04      	bgt.n	8018100 <__hexnan+0x64>
 80180f6:	462a      	mov	r2, r5
 80180f8:	4649      	mov	r1, r9
 80180fa:	4620      	mov	r0, r4
 80180fc:	f7ff ffa8 	bl	8018050 <L_shift>
 8018100:	4544      	cmp	r4, r8
 8018102:	d944      	bls.n	801818e <__hexnan+0xf2>
 8018104:	2300      	movs	r3, #0
 8018106:	f1a4 0904 	sub.w	r9, r4, #4
 801810a:	f844 3c04 	str.w	r3, [r4, #-4]
 801810e:	f8cd b008 	str.w	fp, [sp, #8]
 8018112:	464c      	mov	r4, r9
 8018114:	461d      	mov	r5, r3
 8018116:	9903      	ldr	r1, [sp, #12]
 8018118:	e7d7      	b.n	80180ca <__hexnan+0x2e>
 801811a:	2a29      	cmp	r2, #41	; 0x29
 801811c:	d14a      	bne.n	80181b4 <__hexnan+0x118>
 801811e:	3102      	adds	r1, #2
 8018120:	f8ca 1000 	str.w	r1, [sl]
 8018124:	f1bb 0f00 	cmp.w	fp, #0
 8018128:	d044      	beq.n	80181b4 <__hexnan+0x118>
 801812a:	454c      	cmp	r4, r9
 801812c:	d206      	bcs.n	801813c <__hexnan+0xa0>
 801812e:	2d07      	cmp	r5, #7
 8018130:	dc04      	bgt.n	801813c <__hexnan+0xa0>
 8018132:	462a      	mov	r2, r5
 8018134:	4649      	mov	r1, r9
 8018136:	4620      	mov	r0, r4
 8018138:	f7ff ff8a 	bl	8018050 <L_shift>
 801813c:	4544      	cmp	r4, r8
 801813e:	d928      	bls.n	8018192 <__hexnan+0xf6>
 8018140:	4643      	mov	r3, r8
 8018142:	f854 2b04 	ldr.w	r2, [r4], #4
 8018146:	f843 2b04 	str.w	r2, [r3], #4
 801814a:	42a6      	cmp	r6, r4
 801814c:	d2f9      	bcs.n	8018142 <__hexnan+0xa6>
 801814e:	2200      	movs	r2, #0
 8018150:	f843 2b04 	str.w	r2, [r3], #4
 8018154:	429e      	cmp	r6, r3
 8018156:	d2fb      	bcs.n	8018150 <__hexnan+0xb4>
 8018158:	6833      	ldr	r3, [r6, #0]
 801815a:	b91b      	cbnz	r3, 8018164 <__hexnan+0xc8>
 801815c:	4546      	cmp	r6, r8
 801815e:	d127      	bne.n	80181b0 <__hexnan+0x114>
 8018160:	2301      	movs	r3, #1
 8018162:	6033      	str	r3, [r6, #0]
 8018164:	2005      	movs	r0, #5
 8018166:	e026      	b.n	80181b6 <__hexnan+0x11a>
 8018168:	3501      	adds	r5, #1
 801816a:	2d08      	cmp	r5, #8
 801816c:	f10b 0b01 	add.w	fp, fp, #1
 8018170:	dd06      	ble.n	8018180 <__hexnan+0xe4>
 8018172:	4544      	cmp	r4, r8
 8018174:	d9cf      	bls.n	8018116 <__hexnan+0x7a>
 8018176:	2300      	movs	r3, #0
 8018178:	f844 3c04 	str.w	r3, [r4, #-4]
 801817c:	2501      	movs	r5, #1
 801817e:	3c04      	subs	r4, #4
 8018180:	6822      	ldr	r2, [r4, #0]
 8018182:	f000 000f 	and.w	r0, r0, #15
 8018186:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801818a:	6020      	str	r0, [r4, #0]
 801818c:	e7c3      	b.n	8018116 <__hexnan+0x7a>
 801818e:	2508      	movs	r5, #8
 8018190:	e7c1      	b.n	8018116 <__hexnan+0x7a>
 8018192:	9b01      	ldr	r3, [sp, #4]
 8018194:	2b00      	cmp	r3, #0
 8018196:	d0df      	beq.n	8018158 <__hexnan+0xbc>
 8018198:	f04f 32ff 	mov.w	r2, #4294967295
 801819c:	f1c3 0320 	rsb	r3, r3, #32
 80181a0:	fa22 f303 	lsr.w	r3, r2, r3
 80181a4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80181a8:	401a      	ands	r2, r3
 80181aa:	f847 2c04 	str.w	r2, [r7, #-4]
 80181ae:	e7d3      	b.n	8018158 <__hexnan+0xbc>
 80181b0:	3e04      	subs	r6, #4
 80181b2:	e7d1      	b.n	8018158 <__hexnan+0xbc>
 80181b4:	2004      	movs	r0, #4
 80181b6:	b007      	add	sp, #28
 80181b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080181bc <__locale_ctype_ptr_l>:
 80181bc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80181c0:	4770      	bx	lr
	...

080181c4 <__locale_ctype_ptr>:
 80181c4:	4b04      	ldr	r3, [pc, #16]	; (80181d8 <__locale_ctype_ptr+0x14>)
 80181c6:	4a05      	ldr	r2, [pc, #20]	; (80181dc <__locale_ctype_ptr+0x18>)
 80181c8:	681b      	ldr	r3, [r3, #0]
 80181ca:	6a1b      	ldr	r3, [r3, #32]
 80181cc:	2b00      	cmp	r3, #0
 80181ce:	bf08      	it	eq
 80181d0:	4613      	moveq	r3, r2
 80181d2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80181d6:	4770      	bx	lr
 80181d8:	2000000c 	.word	0x2000000c
 80181dc:	20000070 	.word	0x20000070

080181e0 <__localeconv_l>:
 80181e0:	30f0      	adds	r0, #240	; 0xf0
 80181e2:	4770      	bx	lr

080181e4 <_localeconv_r>:
 80181e4:	4b04      	ldr	r3, [pc, #16]	; (80181f8 <_localeconv_r+0x14>)
 80181e6:	681b      	ldr	r3, [r3, #0]
 80181e8:	6a18      	ldr	r0, [r3, #32]
 80181ea:	4b04      	ldr	r3, [pc, #16]	; (80181fc <_localeconv_r+0x18>)
 80181ec:	2800      	cmp	r0, #0
 80181ee:	bf08      	it	eq
 80181f0:	4618      	moveq	r0, r3
 80181f2:	30f0      	adds	r0, #240	; 0xf0
 80181f4:	4770      	bx	lr
 80181f6:	bf00      	nop
 80181f8:	2000000c 	.word	0x2000000c
 80181fc:	20000070 	.word	0x20000070

08018200 <malloc>:
 8018200:	4b02      	ldr	r3, [pc, #8]	; (801820c <malloc+0xc>)
 8018202:	4601      	mov	r1, r0
 8018204:	6818      	ldr	r0, [r3, #0]
 8018206:	f000 bc7b 	b.w	8018b00 <_malloc_r>
 801820a:	bf00      	nop
 801820c:	2000000c 	.word	0x2000000c

08018210 <__ascii_mbtowc>:
 8018210:	b082      	sub	sp, #8
 8018212:	b901      	cbnz	r1, 8018216 <__ascii_mbtowc+0x6>
 8018214:	a901      	add	r1, sp, #4
 8018216:	b142      	cbz	r2, 801822a <__ascii_mbtowc+0x1a>
 8018218:	b14b      	cbz	r3, 801822e <__ascii_mbtowc+0x1e>
 801821a:	7813      	ldrb	r3, [r2, #0]
 801821c:	600b      	str	r3, [r1, #0]
 801821e:	7812      	ldrb	r2, [r2, #0]
 8018220:	1c10      	adds	r0, r2, #0
 8018222:	bf18      	it	ne
 8018224:	2001      	movne	r0, #1
 8018226:	b002      	add	sp, #8
 8018228:	4770      	bx	lr
 801822a:	4610      	mov	r0, r2
 801822c:	e7fb      	b.n	8018226 <__ascii_mbtowc+0x16>
 801822e:	f06f 0001 	mvn.w	r0, #1
 8018232:	e7f8      	b.n	8018226 <__ascii_mbtowc+0x16>

08018234 <memcpy>:
 8018234:	b510      	push	{r4, lr}
 8018236:	1e43      	subs	r3, r0, #1
 8018238:	440a      	add	r2, r1
 801823a:	4291      	cmp	r1, r2
 801823c:	d100      	bne.n	8018240 <memcpy+0xc>
 801823e:	bd10      	pop	{r4, pc}
 8018240:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018244:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018248:	e7f7      	b.n	801823a <memcpy+0x6>

0801824a <_Balloc>:
 801824a:	b570      	push	{r4, r5, r6, lr}
 801824c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801824e:	4604      	mov	r4, r0
 8018250:	460e      	mov	r6, r1
 8018252:	b93d      	cbnz	r5, 8018264 <_Balloc+0x1a>
 8018254:	2010      	movs	r0, #16
 8018256:	f7ff ffd3 	bl	8018200 <malloc>
 801825a:	6260      	str	r0, [r4, #36]	; 0x24
 801825c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8018260:	6005      	str	r5, [r0, #0]
 8018262:	60c5      	str	r5, [r0, #12]
 8018264:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8018266:	68eb      	ldr	r3, [r5, #12]
 8018268:	b183      	cbz	r3, 801828c <_Balloc+0x42>
 801826a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801826c:	68db      	ldr	r3, [r3, #12]
 801826e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8018272:	b9b8      	cbnz	r0, 80182a4 <_Balloc+0x5a>
 8018274:	2101      	movs	r1, #1
 8018276:	fa01 f506 	lsl.w	r5, r1, r6
 801827a:	1d6a      	adds	r2, r5, #5
 801827c:	0092      	lsls	r2, r2, #2
 801827e:	4620      	mov	r0, r4
 8018280:	f000 fbe1 	bl	8018a46 <_calloc_r>
 8018284:	b160      	cbz	r0, 80182a0 <_Balloc+0x56>
 8018286:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801828a:	e00e      	b.n	80182aa <_Balloc+0x60>
 801828c:	2221      	movs	r2, #33	; 0x21
 801828e:	2104      	movs	r1, #4
 8018290:	4620      	mov	r0, r4
 8018292:	f000 fbd8 	bl	8018a46 <_calloc_r>
 8018296:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018298:	60e8      	str	r0, [r5, #12]
 801829a:	68db      	ldr	r3, [r3, #12]
 801829c:	2b00      	cmp	r3, #0
 801829e:	d1e4      	bne.n	801826a <_Balloc+0x20>
 80182a0:	2000      	movs	r0, #0
 80182a2:	bd70      	pop	{r4, r5, r6, pc}
 80182a4:	6802      	ldr	r2, [r0, #0]
 80182a6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80182aa:	2300      	movs	r3, #0
 80182ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80182b0:	e7f7      	b.n	80182a2 <_Balloc+0x58>

080182b2 <_Bfree>:
 80182b2:	b570      	push	{r4, r5, r6, lr}
 80182b4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80182b6:	4606      	mov	r6, r0
 80182b8:	460d      	mov	r5, r1
 80182ba:	b93c      	cbnz	r4, 80182cc <_Bfree+0x1a>
 80182bc:	2010      	movs	r0, #16
 80182be:	f7ff ff9f 	bl	8018200 <malloc>
 80182c2:	6270      	str	r0, [r6, #36]	; 0x24
 80182c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80182c8:	6004      	str	r4, [r0, #0]
 80182ca:	60c4      	str	r4, [r0, #12]
 80182cc:	b13d      	cbz	r5, 80182de <_Bfree+0x2c>
 80182ce:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80182d0:	686a      	ldr	r2, [r5, #4]
 80182d2:	68db      	ldr	r3, [r3, #12]
 80182d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80182d8:	6029      	str	r1, [r5, #0]
 80182da:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80182de:	bd70      	pop	{r4, r5, r6, pc}

080182e0 <__multadd>:
 80182e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80182e4:	690d      	ldr	r5, [r1, #16]
 80182e6:	461f      	mov	r7, r3
 80182e8:	4606      	mov	r6, r0
 80182ea:	460c      	mov	r4, r1
 80182ec:	f101 0c14 	add.w	ip, r1, #20
 80182f0:	2300      	movs	r3, #0
 80182f2:	f8dc 0000 	ldr.w	r0, [ip]
 80182f6:	b281      	uxth	r1, r0
 80182f8:	fb02 7101 	mla	r1, r2, r1, r7
 80182fc:	0c0f      	lsrs	r7, r1, #16
 80182fe:	0c00      	lsrs	r0, r0, #16
 8018300:	fb02 7000 	mla	r0, r2, r0, r7
 8018304:	b289      	uxth	r1, r1
 8018306:	3301      	adds	r3, #1
 8018308:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801830c:	429d      	cmp	r5, r3
 801830e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8018312:	f84c 1b04 	str.w	r1, [ip], #4
 8018316:	dcec      	bgt.n	80182f2 <__multadd+0x12>
 8018318:	b1d7      	cbz	r7, 8018350 <__multadd+0x70>
 801831a:	68a3      	ldr	r3, [r4, #8]
 801831c:	42ab      	cmp	r3, r5
 801831e:	dc12      	bgt.n	8018346 <__multadd+0x66>
 8018320:	6861      	ldr	r1, [r4, #4]
 8018322:	4630      	mov	r0, r6
 8018324:	3101      	adds	r1, #1
 8018326:	f7ff ff90 	bl	801824a <_Balloc>
 801832a:	6922      	ldr	r2, [r4, #16]
 801832c:	3202      	adds	r2, #2
 801832e:	f104 010c 	add.w	r1, r4, #12
 8018332:	4680      	mov	r8, r0
 8018334:	0092      	lsls	r2, r2, #2
 8018336:	300c      	adds	r0, #12
 8018338:	f7ff ff7c 	bl	8018234 <memcpy>
 801833c:	4621      	mov	r1, r4
 801833e:	4630      	mov	r0, r6
 8018340:	f7ff ffb7 	bl	80182b2 <_Bfree>
 8018344:	4644      	mov	r4, r8
 8018346:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801834a:	3501      	adds	r5, #1
 801834c:	615f      	str	r7, [r3, #20]
 801834e:	6125      	str	r5, [r4, #16]
 8018350:	4620      	mov	r0, r4
 8018352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018356 <__s2b>:
 8018356:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801835a:	460c      	mov	r4, r1
 801835c:	4615      	mov	r5, r2
 801835e:	461f      	mov	r7, r3
 8018360:	2209      	movs	r2, #9
 8018362:	3308      	adds	r3, #8
 8018364:	4606      	mov	r6, r0
 8018366:	fb93 f3f2 	sdiv	r3, r3, r2
 801836a:	2100      	movs	r1, #0
 801836c:	2201      	movs	r2, #1
 801836e:	429a      	cmp	r2, r3
 8018370:	db20      	blt.n	80183b4 <__s2b+0x5e>
 8018372:	4630      	mov	r0, r6
 8018374:	f7ff ff69 	bl	801824a <_Balloc>
 8018378:	9b08      	ldr	r3, [sp, #32]
 801837a:	6143      	str	r3, [r0, #20]
 801837c:	2d09      	cmp	r5, #9
 801837e:	f04f 0301 	mov.w	r3, #1
 8018382:	6103      	str	r3, [r0, #16]
 8018384:	dd19      	ble.n	80183ba <__s2b+0x64>
 8018386:	f104 0809 	add.w	r8, r4, #9
 801838a:	46c1      	mov	r9, r8
 801838c:	442c      	add	r4, r5
 801838e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8018392:	4601      	mov	r1, r0
 8018394:	3b30      	subs	r3, #48	; 0x30
 8018396:	220a      	movs	r2, #10
 8018398:	4630      	mov	r0, r6
 801839a:	f7ff ffa1 	bl	80182e0 <__multadd>
 801839e:	45a1      	cmp	r9, r4
 80183a0:	d1f5      	bne.n	801838e <__s2b+0x38>
 80183a2:	eb08 0405 	add.w	r4, r8, r5
 80183a6:	3c08      	subs	r4, #8
 80183a8:	1b2d      	subs	r5, r5, r4
 80183aa:	1963      	adds	r3, r4, r5
 80183ac:	42bb      	cmp	r3, r7
 80183ae:	db07      	blt.n	80183c0 <__s2b+0x6a>
 80183b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80183b4:	0052      	lsls	r2, r2, #1
 80183b6:	3101      	adds	r1, #1
 80183b8:	e7d9      	b.n	801836e <__s2b+0x18>
 80183ba:	340a      	adds	r4, #10
 80183bc:	2509      	movs	r5, #9
 80183be:	e7f3      	b.n	80183a8 <__s2b+0x52>
 80183c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80183c4:	4601      	mov	r1, r0
 80183c6:	3b30      	subs	r3, #48	; 0x30
 80183c8:	220a      	movs	r2, #10
 80183ca:	4630      	mov	r0, r6
 80183cc:	f7ff ff88 	bl	80182e0 <__multadd>
 80183d0:	e7eb      	b.n	80183aa <__s2b+0x54>

080183d2 <__hi0bits>:
 80183d2:	0c02      	lsrs	r2, r0, #16
 80183d4:	0412      	lsls	r2, r2, #16
 80183d6:	4603      	mov	r3, r0
 80183d8:	b9b2      	cbnz	r2, 8018408 <__hi0bits+0x36>
 80183da:	0403      	lsls	r3, r0, #16
 80183dc:	2010      	movs	r0, #16
 80183de:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80183e2:	bf04      	itt	eq
 80183e4:	021b      	lsleq	r3, r3, #8
 80183e6:	3008      	addeq	r0, #8
 80183e8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80183ec:	bf04      	itt	eq
 80183ee:	011b      	lsleq	r3, r3, #4
 80183f0:	3004      	addeq	r0, #4
 80183f2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80183f6:	bf04      	itt	eq
 80183f8:	009b      	lsleq	r3, r3, #2
 80183fa:	3002      	addeq	r0, #2
 80183fc:	2b00      	cmp	r3, #0
 80183fe:	db06      	blt.n	801840e <__hi0bits+0x3c>
 8018400:	005b      	lsls	r3, r3, #1
 8018402:	d503      	bpl.n	801840c <__hi0bits+0x3a>
 8018404:	3001      	adds	r0, #1
 8018406:	4770      	bx	lr
 8018408:	2000      	movs	r0, #0
 801840a:	e7e8      	b.n	80183de <__hi0bits+0xc>
 801840c:	2020      	movs	r0, #32
 801840e:	4770      	bx	lr

08018410 <__lo0bits>:
 8018410:	6803      	ldr	r3, [r0, #0]
 8018412:	f013 0207 	ands.w	r2, r3, #7
 8018416:	4601      	mov	r1, r0
 8018418:	d00b      	beq.n	8018432 <__lo0bits+0x22>
 801841a:	07da      	lsls	r2, r3, #31
 801841c:	d423      	bmi.n	8018466 <__lo0bits+0x56>
 801841e:	0798      	lsls	r0, r3, #30
 8018420:	bf49      	itett	mi
 8018422:	085b      	lsrmi	r3, r3, #1
 8018424:	089b      	lsrpl	r3, r3, #2
 8018426:	2001      	movmi	r0, #1
 8018428:	600b      	strmi	r3, [r1, #0]
 801842a:	bf5c      	itt	pl
 801842c:	600b      	strpl	r3, [r1, #0]
 801842e:	2002      	movpl	r0, #2
 8018430:	4770      	bx	lr
 8018432:	b298      	uxth	r0, r3
 8018434:	b9a8      	cbnz	r0, 8018462 <__lo0bits+0x52>
 8018436:	0c1b      	lsrs	r3, r3, #16
 8018438:	2010      	movs	r0, #16
 801843a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801843e:	bf04      	itt	eq
 8018440:	0a1b      	lsreq	r3, r3, #8
 8018442:	3008      	addeq	r0, #8
 8018444:	071a      	lsls	r2, r3, #28
 8018446:	bf04      	itt	eq
 8018448:	091b      	lsreq	r3, r3, #4
 801844a:	3004      	addeq	r0, #4
 801844c:	079a      	lsls	r2, r3, #30
 801844e:	bf04      	itt	eq
 8018450:	089b      	lsreq	r3, r3, #2
 8018452:	3002      	addeq	r0, #2
 8018454:	07da      	lsls	r2, r3, #31
 8018456:	d402      	bmi.n	801845e <__lo0bits+0x4e>
 8018458:	085b      	lsrs	r3, r3, #1
 801845a:	d006      	beq.n	801846a <__lo0bits+0x5a>
 801845c:	3001      	adds	r0, #1
 801845e:	600b      	str	r3, [r1, #0]
 8018460:	4770      	bx	lr
 8018462:	4610      	mov	r0, r2
 8018464:	e7e9      	b.n	801843a <__lo0bits+0x2a>
 8018466:	2000      	movs	r0, #0
 8018468:	4770      	bx	lr
 801846a:	2020      	movs	r0, #32
 801846c:	4770      	bx	lr

0801846e <__i2b>:
 801846e:	b510      	push	{r4, lr}
 8018470:	460c      	mov	r4, r1
 8018472:	2101      	movs	r1, #1
 8018474:	f7ff fee9 	bl	801824a <_Balloc>
 8018478:	2201      	movs	r2, #1
 801847a:	6144      	str	r4, [r0, #20]
 801847c:	6102      	str	r2, [r0, #16]
 801847e:	bd10      	pop	{r4, pc}

08018480 <__multiply>:
 8018480:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018484:	4614      	mov	r4, r2
 8018486:	690a      	ldr	r2, [r1, #16]
 8018488:	6923      	ldr	r3, [r4, #16]
 801848a:	429a      	cmp	r2, r3
 801848c:	bfb8      	it	lt
 801848e:	460b      	movlt	r3, r1
 8018490:	4688      	mov	r8, r1
 8018492:	bfbc      	itt	lt
 8018494:	46a0      	movlt	r8, r4
 8018496:	461c      	movlt	r4, r3
 8018498:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801849c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80184a0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80184a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80184a8:	eb07 0609 	add.w	r6, r7, r9
 80184ac:	42b3      	cmp	r3, r6
 80184ae:	bfb8      	it	lt
 80184b0:	3101      	addlt	r1, #1
 80184b2:	f7ff feca 	bl	801824a <_Balloc>
 80184b6:	f100 0514 	add.w	r5, r0, #20
 80184ba:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80184be:	462b      	mov	r3, r5
 80184c0:	2200      	movs	r2, #0
 80184c2:	4573      	cmp	r3, lr
 80184c4:	d316      	bcc.n	80184f4 <__multiply+0x74>
 80184c6:	f104 0214 	add.w	r2, r4, #20
 80184ca:	f108 0114 	add.w	r1, r8, #20
 80184ce:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80184d2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80184d6:	9300      	str	r3, [sp, #0]
 80184d8:	9b00      	ldr	r3, [sp, #0]
 80184da:	9201      	str	r2, [sp, #4]
 80184dc:	4293      	cmp	r3, r2
 80184de:	d80c      	bhi.n	80184fa <__multiply+0x7a>
 80184e0:	2e00      	cmp	r6, #0
 80184e2:	dd03      	ble.n	80184ec <__multiply+0x6c>
 80184e4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	d05d      	beq.n	80185a8 <__multiply+0x128>
 80184ec:	6106      	str	r6, [r0, #16]
 80184ee:	b003      	add	sp, #12
 80184f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80184f4:	f843 2b04 	str.w	r2, [r3], #4
 80184f8:	e7e3      	b.n	80184c2 <__multiply+0x42>
 80184fa:	f8b2 b000 	ldrh.w	fp, [r2]
 80184fe:	f1bb 0f00 	cmp.w	fp, #0
 8018502:	d023      	beq.n	801854c <__multiply+0xcc>
 8018504:	4689      	mov	r9, r1
 8018506:	46ac      	mov	ip, r5
 8018508:	f04f 0800 	mov.w	r8, #0
 801850c:	f859 4b04 	ldr.w	r4, [r9], #4
 8018510:	f8dc a000 	ldr.w	sl, [ip]
 8018514:	b2a3      	uxth	r3, r4
 8018516:	fa1f fa8a 	uxth.w	sl, sl
 801851a:	fb0b a303 	mla	r3, fp, r3, sl
 801851e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8018522:	f8dc 4000 	ldr.w	r4, [ip]
 8018526:	4443      	add	r3, r8
 8018528:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801852c:	fb0b 840a 	mla	r4, fp, sl, r8
 8018530:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8018534:	46e2      	mov	sl, ip
 8018536:	b29b      	uxth	r3, r3
 8018538:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801853c:	454f      	cmp	r7, r9
 801853e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018542:	f84a 3b04 	str.w	r3, [sl], #4
 8018546:	d82b      	bhi.n	80185a0 <__multiply+0x120>
 8018548:	f8cc 8004 	str.w	r8, [ip, #4]
 801854c:	9b01      	ldr	r3, [sp, #4]
 801854e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8018552:	3204      	adds	r2, #4
 8018554:	f1ba 0f00 	cmp.w	sl, #0
 8018558:	d020      	beq.n	801859c <__multiply+0x11c>
 801855a:	682b      	ldr	r3, [r5, #0]
 801855c:	4689      	mov	r9, r1
 801855e:	46a8      	mov	r8, r5
 8018560:	f04f 0b00 	mov.w	fp, #0
 8018564:	f8b9 c000 	ldrh.w	ip, [r9]
 8018568:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801856c:	fb0a 440c 	mla	r4, sl, ip, r4
 8018570:	445c      	add	r4, fp
 8018572:	46c4      	mov	ip, r8
 8018574:	b29b      	uxth	r3, r3
 8018576:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801857a:	f84c 3b04 	str.w	r3, [ip], #4
 801857e:	f859 3b04 	ldr.w	r3, [r9], #4
 8018582:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8018586:	0c1b      	lsrs	r3, r3, #16
 8018588:	fb0a b303 	mla	r3, sl, r3, fp
 801858c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8018590:	454f      	cmp	r7, r9
 8018592:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8018596:	d805      	bhi.n	80185a4 <__multiply+0x124>
 8018598:	f8c8 3004 	str.w	r3, [r8, #4]
 801859c:	3504      	adds	r5, #4
 801859e:	e79b      	b.n	80184d8 <__multiply+0x58>
 80185a0:	46d4      	mov	ip, sl
 80185a2:	e7b3      	b.n	801850c <__multiply+0x8c>
 80185a4:	46e0      	mov	r8, ip
 80185a6:	e7dd      	b.n	8018564 <__multiply+0xe4>
 80185a8:	3e01      	subs	r6, #1
 80185aa:	e799      	b.n	80184e0 <__multiply+0x60>

080185ac <__pow5mult>:
 80185ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80185b0:	4615      	mov	r5, r2
 80185b2:	f012 0203 	ands.w	r2, r2, #3
 80185b6:	4606      	mov	r6, r0
 80185b8:	460f      	mov	r7, r1
 80185ba:	d007      	beq.n	80185cc <__pow5mult+0x20>
 80185bc:	3a01      	subs	r2, #1
 80185be:	4c21      	ldr	r4, [pc, #132]	; (8018644 <__pow5mult+0x98>)
 80185c0:	2300      	movs	r3, #0
 80185c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80185c6:	f7ff fe8b 	bl	80182e0 <__multadd>
 80185ca:	4607      	mov	r7, r0
 80185cc:	10ad      	asrs	r5, r5, #2
 80185ce:	d035      	beq.n	801863c <__pow5mult+0x90>
 80185d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80185d2:	b93c      	cbnz	r4, 80185e4 <__pow5mult+0x38>
 80185d4:	2010      	movs	r0, #16
 80185d6:	f7ff fe13 	bl	8018200 <malloc>
 80185da:	6270      	str	r0, [r6, #36]	; 0x24
 80185dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80185e0:	6004      	str	r4, [r0, #0]
 80185e2:	60c4      	str	r4, [r0, #12]
 80185e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80185e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80185ec:	b94c      	cbnz	r4, 8018602 <__pow5mult+0x56>
 80185ee:	f240 2171 	movw	r1, #625	; 0x271
 80185f2:	4630      	mov	r0, r6
 80185f4:	f7ff ff3b 	bl	801846e <__i2b>
 80185f8:	2300      	movs	r3, #0
 80185fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80185fe:	4604      	mov	r4, r0
 8018600:	6003      	str	r3, [r0, #0]
 8018602:	f04f 0800 	mov.w	r8, #0
 8018606:	07eb      	lsls	r3, r5, #31
 8018608:	d50a      	bpl.n	8018620 <__pow5mult+0x74>
 801860a:	4639      	mov	r1, r7
 801860c:	4622      	mov	r2, r4
 801860e:	4630      	mov	r0, r6
 8018610:	f7ff ff36 	bl	8018480 <__multiply>
 8018614:	4639      	mov	r1, r7
 8018616:	4681      	mov	r9, r0
 8018618:	4630      	mov	r0, r6
 801861a:	f7ff fe4a 	bl	80182b2 <_Bfree>
 801861e:	464f      	mov	r7, r9
 8018620:	106d      	asrs	r5, r5, #1
 8018622:	d00b      	beq.n	801863c <__pow5mult+0x90>
 8018624:	6820      	ldr	r0, [r4, #0]
 8018626:	b938      	cbnz	r0, 8018638 <__pow5mult+0x8c>
 8018628:	4622      	mov	r2, r4
 801862a:	4621      	mov	r1, r4
 801862c:	4630      	mov	r0, r6
 801862e:	f7ff ff27 	bl	8018480 <__multiply>
 8018632:	6020      	str	r0, [r4, #0]
 8018634:	f8c0 8000 	str.w	r8, [r0]
 8018638:	4604      	mov	r4, r0
 801863a:	e7e4      	b.n	8018606 <__pow5mult+0x5a>
 801863c:	4638      	mov	r0, r7
 801863e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018642:	bf00      	nop
 8018644:	08019fb8 	.word	0x08019fb8

08018648 <__lshift>:
 8018648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801864c:	460c      	mov	r4, r1
 801864e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018652:	6923      	ldr	r3, [r4, #16]
 8018654:	6849      	ldr	r1, [r1, #4]
 8018656:	eb0a 0903 	add.w	r9, sl, r3
 801865a:	68a3      	ldr	r3, [r4, #8]
 801865c:	4607      	mov	r7, r0
 801865e:	4616      	mov	r6, r2
 8018660:	f109 0501 	add.w	r5, r9, #1
 8018664:	42ab      	cmp	r3, r5
 8018666:	db32      	blt.n	80186ce <__lshift+0x86>
 8018668:	4638      	mov	r0, r7
 801866a:	f7ff fdee 	bl	801824a <_Balloc>
 801866e:	2300      	movs	r3, #0
 8018670:	4680      	mov	r8, r0
 8018672:	f100 0114 	add.w	r1, r0, #20
 8018676:	461a      	mov	r2, r3
 8018678:	4553      	cmp	r3, sl
 801867a:	db2b      	blt.n	80186d4 <__lshift+0x8c>
 801867c:	6920      	ldr	r0, [r4, #16]
 801867e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018682:	f104 0314 	add.w	r3, r4, #20
 8018686:	f016 021f 	ands.w	r2, r6, #31
 801868a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801868e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018692:	d025      	beq.n	80186e0 <__lshift+0x98>
 8018694:	f1c2 0e20 	rsb	lr, r2, #32
 8018698:	2000      	movs	r0, #0
 801869a:	681e      	ldr	r6, [r3, #0]
 801869c:	468a      	mov	sl, r1
 801869e:	4096      	lsls	r6, r2
 80186a0:	4330      	orrs	r0, r6
 80186a2:	f84a 0b04 	str.w	r0, [sl], #4
 80186a6:	f853 0b04 	ldr.w	r0, [r3], #4
 80186aa:	459c      	cmp	ip, r3
 80186ac:	fa20 f00e 	lsr.w	r0, r0, lr
 80186b0:	d814      	bhi.n	80186dc <__lshift+0x94>
 80186b2:	6048      	str	r0, [r1, #4]
 80186b4:	b108      	cbz	r0, 80186ba <__lshift+0x72>
 80186b6:	f109 0502 	add.w	r5, r9, #2
 80186ba:	3d01      	subs	r5, #1
 80186bc:	4638      	mov	r0, r7
 80186be:	f8c8 5010 	str.w	r5, [r8, #16]
 80186c2:	4621      	mov	r1, r4
 80186c4:	f7ff fdf5 	bl	80182b2 <_Bfree>
 80186c8:	4640      	mov	r0, r8
 80186ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80186ce:	3101      	adds	r1, #1
 80186d0:	005b      	lsls	r3, r3, #1
 80186d2:	e7c7      	b.n	8018664 <__lshift+0x1c>
 80186d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80186d8:	3301      	adds	r3, #1
 80186da:	e7cd      	b.n	8018678 <__lshift+0x30>
 80186dc:	4651      	mov	r1, sl
 80186de:	e7dc      	b.n	801869a <__lshift+0x52>
 80186e0:	3904      	subs	r1, #4
 80186e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80186e6:	f841 2f04 	str.w	r2, [r1, #4]!
 80186ea:	459c      	cmp	ip, r3
 80186ec:	d8f9      	bhi.n	80186e2 <__lshift+0x9a>
 80186ee:	e7e4      	b.n	80186ba <__lshift+0x72>

080186f0 <__mcmp>:
 80186f0:	6903      	ldr	r3, [r0, #16]
 80186f2:	690a      	ldr	r2, [r1, #16]
 80186f4:	1a9b      	subs	r3, r3, r2
 80186f6:	b530      	push	{r4, r5, lr}
 80186f8:	d10c      	bne.n	8018714 <__mcmp+0x24>
 80186fa:	0092      	lsls	r2, r2, #2
 80186fc:	3014      	adds	r0, #20
 80186fe:	3114      	adds	r1, #20
 8018700:	1884      	adds	r4, r0, r2
 8018702:	4411      	add	r1, r2
 8018704:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8018708:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801870c:	4295      	cmp	r5, r2
 801870e:	d003      	beq.n	8018718 <__mcmp+0x28>
 8018710:	d305      	bcc.n	801871e <__mcmp+0x2e>
 8018712:	2301      	movs	r3, #1
 8018714:	4618      	mov	r0, r3
 8018716:	bd30      	pop	{r4, r5, pc}
 8018718:	42a0      	cmp	r0, r4
 801871a:	d3f3      	bcc.n	8018704 <__mcmp+0x14>
 801871c:	e7fa      	b.n	8018714 <__mcmp+0x24>
 801871e:	f04f 33ff 	mov.w	r3, #4294967295
 8018722:	e7f7      	b.n	8018714 <__mcmp+0x24>

08018724 <__mdiff>:
 8018724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018728:	460d      	mov	r5, r1
 801872a:	4607      	mov	r7, r0
 801872c:	4611      	mov	r1, r2
 801872e:	4628      	mov	r0, r5
 8018730:	4614      	mov	r4, r2
 8018732:	f7ff ffdd 	bl	80186f0 <__mcmp>
 8018736:	1e06      	subs	r6, r0, #0
 8018738:	d108      	bne.n	801874c <__mdiff+0x28>
 801873a:	4631      	mov	r1, r6
 801873c:	4638      	mov	r0, r7
 801873e:	f7ff fd84 	bl	801824a <_Balloc>
 8018742:	2301      	movs	r3, #1
 8018744:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8018748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801874c:	bfa4      	itt	ge
 801874e:	4623      	movge	r3, r4
 8018750:	462c      	movge	r4, r5
 8018752:	4638      	mov	r0, r7
 8018754:	6861      	ldr	r1, [r4, #4]
 8018756:	bfa6      	itte	ge
 8018758:	461d      	movge	r5, r3
 801875a:	2600      	movge	r6, #0
 801875c:	2601      	movlt	r6, #1
 801875e:	f7ff fd74 	bl	801824a <_Balloc>
 8018762:	692b      	ldr	r3, [r5, #16]
 8018764:	60c6      	str	r6, [r0, #12]
 8018766:	6926      	ldr	r6, [r4, #16]
 8018768:	f105 0914 	add.w	r9, r5, #20
 801876c:	f104 0214 	add.w	r2, r4, #20
 8018770:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8018774:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8018778:	f100 0514 	add.w	r5, r0, #20
 801877c:	f04f 0e00 	mov.w	lr, #0
 8018780:	f852 ab04 	ldr.w	sl, [r2], #4
 8018784:	f859 4b04 	ldr.w	r4, [r9], #4
 8018788:	fa1e f18a 	uxtah	r1, lr, sl
 801878c:	b2a3      	uxth	r3, r4
 801878e:	1ac9      	subs	r1, r1, r3
 8018790:	0c23      	lsrs	r3, r4, #16
 8018792:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8018796:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801879a:	b289      	uxth	r1, r1
 801879c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80187a0:	45c8      	cmp	r8, r9
 80187a2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80187a6:	4694      	mov	ip, r2
 80187a8:	f845 3b04 	str.w	r3, [r5], #4
 80187ac:	d8e8      	bhi.n	8018780 <__mdiff+0x5c>
 80187ae:	45bc      	cmp	ip, r7
 80187b0:	d304      	bcc.n	80187bc <__mdiff+0x98>
 80187b2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80187b6:	b183      	cbz	r3, 80187da <__mdiff+0xb6>
 80187b8:	6106      	str	r6, [r0, #16]
 80187ba:	e7c5      	b.n	8018748 <__mdiff+0x24>
 80187bc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80187c0:	fa1e f381 	uxtah	r3, lr, r1
 80187c4:	141a      	asrs	r2, r3, #16
 80187c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80187ca:	b29b      	uxth	r3, r3
 80187cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80187d0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80187d4:	f845 3b04 	str.w	r3, [r5], #4
 80187d8:	e7e9      	b.n	80187ae <__mdiff+0x8a>
 80187da:	3e01      	subs	r6, #1
 80187dc:	e7e9      	b.n	80187b2 <__mdiff+0x8e>
	...

080187e0 <__ulp>:
 80187e0:	4b12      	ldr	r3, [pc, #72]	; (801882c <__ulp+0x4c>)
 80187e2:	ee10 2a90 	vmov	r2, s1
 80187e6:	401a      	ands	r2, r3
 80187e8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	dd04      	ble.n	80187fa <__ulp+0x1a>
 80187f0:	2000      	movs	r0, #0
 80187f2:	4619      	mov	r1, r3
 80187f4:	ec41 0b10 	vmov	d0, r0, r1
 80187f8:	4770      	bx	lr
 80187fa:	425b      	negs	r3, r3
 80187fc:	151b      	asrs	r3, r3, #20
 80187fe:	2b13      	cmp	r3, #19
 8018800:	f04f 0000 	mov.w	r0, #0
 8018804:	f04f 0100 	mov.w	r1, #0
 8018808:	dc04      	bgt.n	8018814 <__ulp+0x34>
 801880a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801880e:	fa42 f103 	asr.w	r1, r2, r3
 8018812:	e7ef      	b.n	80187f4 <__ulp+0x14>
 8018814:	3b14      	subs	r3, #20
 8018816:	2b1e      	cmp	r3, #30
 8018818:	f04f 0201 	mov.w	r2, #1
 801881c:	bfda      	itte	le
 801881e:	f1c3 031f 	rsble	r3, r3, #31
 8018822:	fa02 f303 	lslle.w	r3, r2, r3
 8018826:	4613      	movgt	r3, r2
 8018828:	4618      	mov	r0, r3
 801882a:	e7e3      	b.n	80187f4 <__ulp+0x14>
 801882c:	7ff00000 	.word	0x7ff00000

08018830 <__b2d>:
 8018830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018832:	6905      	ldr	r5, [r0, #16]
 8018834:	f100 0714 	add.w	r7, r0, #20
 8018838:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801883c:	1f2e      	subs	r6, r5, #4
 801883e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8018842:	4620      	mov	r0, r4
 8018844:	f7ff fdc5 	bl	80183d2 <__hi0bits>
 8018848:	f1c0 0320 	rsb	r3, r0, #32
 801884c:	280a      	cmp	r0, #10
 801884e:	600b      	str	r3, [r1, #0]
 8018850:	f8df c074 	ldr.w	ip, [pc, #116]	; 80188c8 <__b2d+0x98>
 8018854:	dc14      	bgt.n	8018880 <__b2d+0x50>
 8018856:	f1c0 0e0b 	rsb	lr, r0, #11
 801885a:	fa24 f10e 	lsr.w	r1, r4, lr
 801885e:	42b7      	cmp	r7, r6
 8018860:	ea41 030c 	orr.w	r3, r1, ip
 8018864:	bf34      	ite	cc
 8018866:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801886a:	2100      	movcs	r1, #0
 801886c:	3015      	adds	r0, #21
 801886e:	fa04 f000 	lsl.w	r0, r4, r0
 8018872:	fa21 f10e 	lsr.w	r1, r1, lr
 8018876:	ea40 0201 	orr.w	r2, r0, r1
 801887a:	ec43 2b10 	vmov	d0, r2, r3
 801887e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018880:	42b7      	cmp	r7, r6
 8018882:	bf3a      	itte	cc
 8018884:	f1a5 0608 	subcc.w	r6, r5, #8
 8018888:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801888c:	2100      	movcs	r1, #0
 801888e:	380b      	subs	r0, #11
 8018890:	d015      	beq.n	80188be <__b2d+0x8e>
 8018892:	4084      	lsls	r4, r0
 8018894:	f1c0 0520 	rsb	r5, r0, #32
 8018898:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 801889c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80188a0:	42be      	cmp	r6, r7
 80188a2:	fa21 fc05 	lsr.w	ip, r1, r5
 80188a6:	ea44 030c 	orr.w	r3, r4, ip
 80188aa:	bf8c      	ite	hi
 80188ac:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80188b0:	2400      	movls	r4, #0
 80188b2:	fa01 f000 	lsl.w	r0, r1, r0
 80188b6:	40ec      	lsrs	r4, r5
 80188b8:	ea40 0204 	orr.w	r2, r0, r4
 80188bc:	e7dd      	b.n	801887a <__b2d+0x4a>
 80188be:	ea44 030c 	orr.w	r3, r4, ip
 80188c2:	460a      	mov	r2, r1
 80188c4:	e7d9      	b.n	801887a <__b2d+0x4a>
 80188c6:	bf00      	nop
 80188c8:	3ff00000 	.word	0x3ff00000

080188cc <__d2b>:
 80188cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80188d0:	460e      	mov	r6, r1
 80188d2:	2101      	movs	r1, #1
 80188d4:	ec59 8b10 	vmov	r8, r9, d0
 80188d8:	4615      	mov	r5, r2
 80188da:	f7ff fcb6 	bl	801824a <_Balloc>
 80188de:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80188e2:	4607      	mov	r7, r0
 80188e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80188e8:	bb34      	cbnz	r4, 8018938 <__d2b+0x6c>
 80188ea:	9301      	str	r3, [sp, #4]
 80188ec:	f1b8 0300 	subs.w	r3, r8, #0
 80188f0:	d027      	beq.n	8018942 <__d2b+0x76>
 80188f2:	a802      	add	r0, sp, #8
 80188f4:	f840 3d08 	str.w	r3, [r0, #-8]!
 80188f8:	f7ff fd8a 	bl	8018410 <__lo0bits>
 80188fc:	9900      	ldr	r1, [sp, #0]
 80188fe:	b1f0      	cbz	r0, 801893e <__d2b+0x72>
 8018900:	9a01      	ldr	r2, [sp, #4]
 8018902:	f1c0 0320 	rsb	r3, r0, #32
 8018906:	fa02 f303 	lsl.w	r3, r2, r3
 801890a:	430b      	orrs	r3, r1
 801890c:	40c2      	lsrs	r2, r0
 801890e:	617b      	str	r3, [r7, #20]
 8018910:	9201      	str	r2, [sp, #4]
 8018912:	9b01      	ldr	r3, [sp, #4]
 8018914:	61bb      	str	r3, [r7, #24]
 8018916:	2b00      	cmp	r3, #0
 8018918:	bf14      	ite	ne
 801891a:	2102      	movne	r1, #2
 801891c:	2101      	moveq	r1, #1
 801891e:	6139      	str	r1, [r7, #16]
 8018920:	b1c4      	cbz	r4, 8018954 <__d2b+0x88>
 8018922:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8018926:	4404      	add	r4, r0
 8018928:	6034      	str	r4, [r6, #0]
 801892a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801892e:	6028      	str	r0, [r5, #0]
 8018930:	4638      	mov	r0, r7
 8018932:	b003      	add	sp, #12
 8018934:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018938:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801893c:	e7d5      	b.n	80188ea <__d2b+0x1e>
 801893e:	6179      	str	r1, [r7, #20]
 8018940:	e7e7      	b.n	8018912 <__d2b+0x46>
 8018942:	a801      	add	r0, sp, #4
 8018944:	f7ff fd64 	bl	8018410 <__lo0bits>
 8018948:	9b01      	ldr	r3, [sp, #4]
 801894a:	617b      	str	r3, [r7, #20]
 801894c:	2101      	movs	r1, #1
 801894e:	6139      	str	r1, [r7, #16]
 8018950:	3020      	adds	r0, #32
 8018952:	e7e5      	b.n	8018920 <__d2b+0x54>
 8018954:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8018958:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801895c:	6030      	str	r0, [r6, #0]
 801895e:	6918      	ldr	r0, [r3, #16]
 8018960:	f7ff fd37 	bl	80183d2 <__hi0bits>
 8018964:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8018968:	e7e1      	b.n	801892e <__d2b+0x62>

0801896a <__ratio>:
 801896a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801896e:	4688      	mov	r8, r1
 8018970:	4669      	mov	r1, sp
 8018972:	4681      	mov	r9, r0
 8018974:	f7ff ff5c 	bl	8018830 <__b2d>
 8018978:	a901      	add	r1, sp, #4
 801897a:	4640      	mov	r0, r8
 801897c:	ec57 6b10 	vmov	r6, r7, d0
 8018980:	f7ff ff56 	bl	8018830 <__b2d>
 8018984:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018988:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801898c:	eba3 0c02 	sub.w	ip, r3, r2
 8018990:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018994:	1a9b      	subs	r3, r3, r2
 8018996:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801899a:	ec5b ab10 	vmov	sl, fp, d0
 801899e:	2b00      	cmp	r3, #0
 80189a0:	bfce      	itee	gt
 80189a2:	463a      	movgt	r2, r7
 80189a4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80189a8:	465a      	movle	r2, fp
 80189aa:	4659      	mov	r1, fp
 80189ac:	463d      	mov	r5, r7
 80189ae:	bfd4      	ite	le
 80189b0:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80189b4:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80189b8:	4630      	mov	r0, r6
 80189ba:	ee10 2a10 	vmov	r2, s0
 80189be:	460b      	mov	r3, r1
 80189c0:	4629      	mov	r1, r5
 80189c2:	f7e7 ff5b 	bl	800087c <__aeabi_ddiv>
 80189c6:	ec41 0b10 	vmov	d0, r0, r1
 80189ca:	b003      	add	sp, #12
 80189cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080189d0 <__copybits>:
 80189d0:	3901      	subs	r1, #1
 80189d2:	b510      	push	{r4, lr}
 80189d4:	1149      	asrs	r1, r1, #5
 80189d6:	6914      	ldr	r4, [r2, #16]
 80189d8:	3101      	adds	r1, #1
 80189da:	f102 0314 	add.w	r3, r2, #20
 80189de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80189e2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80189e6:	42a3      	cmp	r3, r4
 80189e8:	4602      	mov	r2, r0
 80189ea:	d303      	bcc.n	80189f4 <__copybits+0x24>
 80189ec:	2300      	movs	r3, #0
 80189ee:	428a      	cmp	r2, r1
 80189f0:	d305      	bcc.n	80189fe <__copybits+0x2e>
 80189f2:	bd10      	pop	{r4, pc}
 80189f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80189f8:	f840 2b04 	str.w	r2, [r0], #4
 80189fc:	e7f3      	b.n	80189e6 <__copybits+0x16>
 80189fe:	f842 3b04 	str.w	r3, [r2], #4
 8018a02:	e7f4      	b.n	80189ee <__copybits+0x1e>

08018a04 <__any_on>:
 8018a04:	f100 0214 	add.w	r2, r0, #20
 8018a08:	6900      	ldr	r0, [r0, #16]
 8018a0a:	114b      	asrs	r3, r1, #5
 8018a0c:	4298      	cmp	r0, r3
 8018a0e:	b510      	push	{r4, lr}
 8018a10:	db11      	blt.n	8018a36 <__any_on+0x32>
 8018a12:	dd0a      	ble.n	8018a2a <__any_on+0x26>
 8018a14:	f011 011f 	ands.w	r1, r1, #31
 8018a18:	d007      	beq.n	8018a2a <__any_on+0x26>
 8018a1a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018a1e:	fa24 f001 	lsr.w	r0, r4, r1
 8018a22:	fa00 f101 	lsl.w	r1, r0, r1
 8018a26:	428c      	cmp	r4, r1
 8018a28:	d10b      	bne.n	8018a42 <__any_on+0x3e>
 8018a2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018a2e:	4293      	cmp	r3, r2
 8018a30:	d803      	bhi.n	8018a3a <__any_on+0x36>
 8018a32:	2000      	movs	r0, #0
 8018a34:	bd10      	pop	{r4, pc}
 8018a36:	4603      	mov	r3, r0
 8018a38:	e7f7      	b.n	8018a2a <__any_on+0x26>
 8018a3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018a3e:	2900      	cmp	r1, #0
 8018a40:	d0f5      	beq.n	8018a2e <__any_on+0x2a>
 8018a42:	2001      	movs	r0, #1
 8018a44:	e7f6      	b.n	8018a34 <__any_on+0x30>

08018a46 <_calloc_r>:
 8018a46:	b538      	push	{r3, r4, r5, lr}
 8018a48:	fb02 f401 	mul.w	r4, r2, r1
 8018a4c:	4621      	mov	r1, r4
 8018a4e:	f000 f857 	bl	8018b00 <_malloc_r>
 8018a52:	4605      	mov	r5, r0
 8018a54:	b118      	cbz	r0, 8018a5e <_calloc_r+0x18>
 8018a56:	4622      	mov	r2, r4
 8018a58:	2100      	movs	r1, #0
 8018a5a:	f7fc fca1 	bl	80153a0 <memset>
 8018a5e:	4628      	mov	r0, r5
 8018a60:	bd38      	pop	{r3, r4, r5, pc}
	...

08018a64 <_free_r>:
 8018a64:	b538      	push	{r3, r4, r5, lr}
 8018a66:	4605      	mov	r5, r0
 8018a68:	2900      	cmp	r1, #0
 8018a6a:	d045      	beq.n	8018af8 <_free_r+0x94>
 8018a6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018a70:	1f0c      	subs	r4, r1, #4
 8018a72:	2b00      	cmp	r3, #0
 8018a74:	bfb8      	it	lt
 8018a76:	18e4      	addlt	r4, r4, r3
 8018a78:	f000 fe30 	bl	80196dc <__malloc_lock>
 8018a7c:	4a1f      	ldr	r2, [pc, #124]	; (8018afc <_free_r+0x98>)
 8018a7e:	6813      	ldr	r3, [r2, #0]
 8018a80:	4610      	mov	r0, r2
 8018a82:	b933      	cbnz	r3, 8018a92 <_free_r+0x2e>
 8018a84:	6063      	str	r3, [r4, #4]
 8018a86:	6014      	str	r4, [r2, #0]
 8018a88:	4628      	mov	r0, r5
 8018a8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018a8e:	f000 be26 	b.w	80196de <__malloc_unlock>
 8018a92:	42a3      	cmp	r3, r4
 8018a94:	d90c      	bls.n	8018ab0 <_free_r+0x4c>
 8018a96:	6821      	ldr	r1, [r4, #0]
 8018a98:	1862      	adds	r2, r4, r1
 8018a9a:	4293      	cmp	r3, r2
 8018a9c:	bf04      	itt	eq
 8018a9e:	681a      	ldreq	r2, [r3, #0]
 8018aa0:	685b      	ldreq	r3, [r3, #4]
 8018aa2:	6063      	str	r3, [r4, #4]
 8018aa4:	bf04      	itt	eq
 8018aa6:	1852      	addeq	r2, r2, r1
 8018aa8:	6022      	streq	r2, [r4, #0]
 8018aaa:	6004      	str	r4, [r0, #0]
 8018aac:	e7ec      	b.n	8018a88 <_free_r+0x24>
 8018aae:	4613      	mov	r3, r2
 8018ab0:	685a      	ldr	r2, [r3, #4]
 8018ab2:	b10a      	cbz	r2, 8018ab8 <_free_r+0x54>
 8018ab4:	42a2      	cmp	r2, r4
 8018ab6:	d9fa      	bls.n	8018aae <_free_r+0x4a>
 8018ab8:	6819      	ldr	r1, [r3, #0]
 8018aba:	1858      	adds	r0, r3, r1
 8018abc:	42a0      	cmp	r0, r4
 8018abe:	d10b      	bne.n	8018ad8 <_free_r+0x74>
 8018ac0:	6820      	ldr	r0, [r4, #0]
 8018ac2:	4401      	add	r1, r0
 8018ac4:	1858      	adds	r0, r3, r1
 8018ac6:	4282      	cmp	r2, r0
 8018ac8:	6019      	str	r1, [r3, #0]
 8018aca:	d1dd      	bne.n	8018a88 <_free_r+0x24>
 8018acc:	6810      	ldr	r0, [r2, #0]
 8018ace:	6852      	ldr	r2, [r2, #4]
 8018ad0:	605a      	str	r2, [r3, #4]
 8018ad2:	4401      	add	r1, r0
 8018ad4:	6019      	str	r1, [r3, #0]
 8018ad6:	e7d7      	b.n	8018a88 <_free_r+0x24>
 8018ad8:	d902      	bls.n	8018ae0 <_free_r+0x7c>
 8018ada:	230c      	movs	r3, #12
 8018adc:	602b      	str	r3, [r5, #0]
 8018ade:	e7d3      	b.n	8018a88 <_free_r+0x24>
 8018ae0:	6820      	ldr	r0, [r4, #0]
 8018ae2:	1821      	adds	r1, r4, r0
 8018ae4:	428a      	cmp	r2, r1
 8018ae6:	bf04      	itt	eq
 8018ae8:	6811      	ldreq	r1, [r2, #0]
 8018aea:	6852      	ldreq	r2, [r2, #4]
 8018aec:	6062      	str	r2, [r4, #4]
 8018aee:	bf04      	itt	eq
 8018af0:	1809      	addeq	r1, r1, r0
 8018af2:	6021      	streq	r1, [r4, #0]
 8018af4:	605c      	str	r4, [r3, #4]
 8018af6:	e7c7      	b.n	8018a88 <_free_r+0x24>
 8018af8:	bd38      	pop	{r3, r4, r5, pc}
 8018afa:	bf00      	nop
 8018afc:	20042324 	.word	0x20042324

08018b00 <_malloc_r>:
 8018b00:	b570      	push	{r4, r5, r6, lr}
 8018b02:	1ccd      	adds	r5, r1, #3
 8018b04:	f025 0503 	bic.w	r5, r5, #3
 8018b08:	3508      	adds	r5, #8
 8018b0a:	2d0c      	cmp	r5, #12
 8018b0c:	bf38      	it	cc
 8018b0e:	250c      	movcc	r5, #12
 8018b10:	2d00      	cmp	r5, #0
 8018b12:	4606      	mov	r6, r0
 8018b14:	db01      	blt.n	8018b1a <_malloc_r+0x1a>
 8018b16:	42a9      	cmp	r1, r5
 8018b18:	d903      	bls.n	8018b22 <_malloc_r+0x22>
 8018b1a:	230c      	movs	r3, #12
 8018b1c:	6033      	str	r3, [r6, #0]
 8018b1e:	2000      	movs	r0, #0
 8018b20:	bd70      	pop	{r4, r5, r6, pc}
 8018b22:	f000 fddb 	bl	80196dc <__malloc_lock>
 8018b26:	4a21      	ldr	r2, [pc, #132]	; (8018bac <_malloc_r+0xac>)
 8018b28:	6814      	ldr	r4, [r2, #0]
 8018b2a:	4621      	mov	r1, r4
 8018b2c:	b991      	cbnz	r1, 8018b54 <_malloc_r+0x54>
 8018b2e:	4c20      	ldr	r4, [pc, #128]	; (8018bb0 <_malloc_r+0xb0>)
 8018b30:	6823      	ldr	r3, [r4, #0]
 8018b32:	b91b      	cbnz	r3, 8018b3c <_malloc_r+0x3c>
 8018b34:	4630      	mov	r0, r6
 8018b36:	f000 fc91 	bl	801945c <_sbrk_r>
 8018b3a:	6020      	str	r0, [r4, #0]
 8018b3c:	4629      	mov	r1, r5
 8018b3e:	4630      	mov	r0, r6
 8018b40:	f000 fc8c 	bl	801945c <_sbrk_r>
 8018b44:	1c43      	adds	r3, r0, #1
 8018b46:	d124      	bne.n	8018b92 <_malloc_r+0x92>
 8018b48:	230c      	movs	r3, #12
 8018b4a:	6033      	str	r3, [r6, #0]
 8018b4c:	4630      	mov	r0, r6
 8018b4e:	f000 fdc6 	bl	80196de <__malloc_unlock>
 8018b52:	e7e4      	b.n	8018b1e <_malloc_r+0x1e>
 8018b54:	680b      	ldr	r3, [r1, #0]
 8018b56:	1b5b      	subs	r3, r3, r5
 8018b58:	d418      	bmi.n	8018b8c <_malloc_r+0x8c>
 8018b5a:	2b0b      	cmp	r3, #11
 8018b5c:	d90f      	bls.n	8018b7e <_malloc_r+0x7e>
 8018b5e:	600b      	str	r3, [r1, #0]
 8018b60:	50cd      	str	r5, [r1, r3]
 8018b62:	18cc      	adds	r4, r1, r3
 8018b64:	4630      	mov	r0, r6
 8018b66:	f000 fdba 	bl	80196de <__malloc_unlock>
 8018b6a:	f104 000b 	add.w	r0, r4, #11
 8018b6e:	1d23      	adds	r3, r4, #4
 8018b70:	f020 0007 	bic.w	r0, r0, #7
 8018b74:	1ac3      	subs	r3, r0, r3
 8018b76:	d0d3      	beq.n	8018b20 <_malloc_r+0x20>
 8018b78:	425a      	negs	r2, r3
 8018b7a:	50e2      	str	r2, [r4, r3]
 8018b7c:	e7d0      	b.n	8018b20 <_malloc_r+0x20>
 8018b7e:	428c      	cmp	r4, r1
 8018b80:	684b      	ldr	r3, [r1, #4]
 8018b82:	bf16      	itet	ne
 8018b84:	6063      	strne	r3, [r4, #4]
 8018b86:	6013      	streq	r3, [r2, #0]
 8018b88:	460c      	movne	r4, r1
 8018b8a:	e7eb      	b.n	8018b64 <_malloc_r+0x64>
 8018b8c:	460c      	mov	r4, r1
 8018b8e:	6849      	ldr	r1, [r1, #4]
 8018b90:	e7cc      	b.n	8018b2c <_malloc_r+0x2c>
 8018b92:	1cc4      	adds	r4, r0, #3
 8018b94:	f024 0403 	bic.w	r4, r4, #3
 8018b98:	42a0      	cmp	r0, r4
 8018b9a:	d005      	beq.n	8018ba8 <_malloc_r+0xa8>
 8018b9c:	1a21      	subs	r1, r4, r0
 8018b9e:	4630      	mov	r0, r6
 8018ba0:	f000 fc5c 	bl	801945c <_sbrk_r>
 8018ba4:	3001      	adds	r0, #1
 8018ba6:	d0cf      	beq.n	8018b48 <_malloc_r+0x48>
 8018ba8:	6025      	str	r5, [r4, #0]
 8018baa:	e7db      	b.n	8018b64 <_malloc_r+0x64>
 8018bac:	20042324 	.word	0x20042324
 8018bb0:	20042328 	.word	0x20042328

08018bb4 <__ssputs_r>:
 8018bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018bb8:	688e      	ldr	r6, [r1, #8]
 8018bba:	429e      	cmp	r6, r3
 8018bbc:	4682      	mov	sl, r0
 8018bbe:	460c      	mov	r4, r1
 8018bc0:	4690      	mov	r8, r2
 8018bc2:	4699      	mov	r9, r3
 8018bc4:	d837      	bhi.n	8018c36 <__ssputs_r+0x82>
 8018bc6:	898a      	ldrh	r2, [r1, #12]
 8018bc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018bcc:	d031      	beq.n	8018c32 <__ssputs_r+0x7e>
 8018bce:	6825      	ldr	r5, [r4, #0]
 8018bd0:	6909      	ldr	r1, [r1, #16]
 8018bd2:	1a6f      	subs	r7, r5, r1
 8018bd4:	6965      	ldr	r5, [r4, #20]
 8018bd6:	2302      	movs	r3, #2
 8018bd8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018bdc:	fb95 f5f3 	sdiv	r5, r5, r3
 8018be0:	f109 0301 	add.w	r3, r9, #1
 8018be4:	443b      	add	r3, r7
 8018be6:	429d      	cmp	r5, r3
 8018be8:	bf38      	it	cc
 8018bea:	461d      	movcc	r5, r3
 8018bec:	0553      	lsls	r3, r2, #21
 8018bee:	d530      	bpl.n	8018c52 <__ssputs_r+0x9e>
 8018bf0:	4629      	mov	r1, r5
 8018bf2:	f7ff ff85 	bl	8018b00 <_malloc_r>
 8018bf6:	4606      	mov	r6, r0
 8018bf8:	b950      	cbnz	r0, 8018c10 <__ssputs_r+0x5c>
 8018bfa:	230c      	movs	r3, #12
 8018bfc:	f8ca 3000 	str.w	r3, [sl]
 8018c00:	89a3      	ldrh	r3, [r4, #12]
 8018c02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018c06:	81a3      	strh	r3, [r4, #12]
 8018c08:	f04f 30ff 	mov.w	r0, #4294967295
 8018c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c10:	463a      	mov	r2, r7
 8018c12:	6921      	ldr	r1, [r4, #16]
 8018c14:	f7ff fb0e 	bl	8018234 <memcpy>
 8018c18:	89a3      	ldrh	r3, [r4, #12]
 8018c1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018c1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018c22:	81a3      	strh	r3, [r4, #12]
 8018c24:	6126      	str	r6, [r4, #16]
 8018c26:	6165      	str	r5, [r4, #20]
 8018c28:	443e      	add	r6, r7
 8018c2a:	1bed      	subs	r5, r5, r7
 8018c2c:	6026      	str	r6, [r4, #0]
 8018c2e:	60a5      	str	r5, [r4, #8]
 8018c30:	464e      	mov	r6, r9
 8018c32:	454e      	cmp	r6, r9
 8018c34:	d900      	bls.n	8018c38 <__ssputs_r+0x84>
 8018c36:	464e      	mov	r6, r9
 8018c38:	4632      	mov	r2, r6
 8018c3a:	4641      	mov	r1, r8
 8018c3c:	6820      	ldr	r0, [r4, #0]
 8018c3e:	f000 fd34 	bl	80196aa <memmove>
 8018c42:	68a3      	ldr	r3, [r4, #8]
 8018c44:	1b9b      	subs	r3, r3, r6
 8018c46:	60a3      	str	r3, [r4, #8]
 8018c48:	6823      	ldr	r3, [r4, #0]
 8018c4a:	441e      	add	r6, r3
 8018c4c:	6026      	str	r6, [r4, #0]
 8018c4e:	2000      	movs	r0, #0
 8018c50:	e7dc      	b.n	8018c0c <__ssputs_r+0x58>
 8018c52:	462a      	mov	r2, r5
 8018c54:	f000 fd44 	bl	80196e0 <_realloc_r>
 8018c58:	4606      	mov	r6, r0
 8018c5a:	2800      	cmp	r0, #0
 8018c5c:	d1e2      	bne.n	8018c24 <__ssputs_r+0x70>
 8018c5e:	6921      	ldr	r1, [r4, #16]
 8018c60:	4650      	mov	r0, sl
 8018c62:	f7ff feff 	bl	8018a64 <_free_r>
 8018c66:	e7c8      	b.n	8018bfa <__ssputs_r+0x46>

08018c68 <_svfiprintf_r>:
 8018c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c6c:	461d      	mov	r5, r3
 8018c6e:	898b      	ldrh	r3, [r1, #12]
 8018c70:	061f      	lsls	r7, r3, #24
 8018c72:	b09d      	sub	sp, #116	; 0x74
 8018c74:	4680      	mov	r8, r0
 8018c76:	460c      	mov	r4, r1
 8018c78:	4616      	mov	r6, r2
 8018c7a:	d50f      	bpl.n	8018c9c <_svfiprintf_r+0x34>
 8018c7c:	690b      	ldr	r3, [r1, #16]
 8018c7e:	b96b      	cbnz	r3, 8018c9c <_svfiprintf_r+0x34>
 8018c80:	2140      	movs	r1, #64	; 0x40
 8018c82:	f7ff ff3d 	bl	8018b00 <_malloc_r>
 8018c86:	6020      	str	r0, [r4, #0]
 8018c88:	6120      	str	r0, [r4, #16]
 8018c8a:	b928      	cbnz	r0, 8018c98 <_svfiprintf_r+0x30>
 8018c8c:	230c      	movs	r3, #12
 8018c8e:	f8c8 3000 	str.w	r3, [r8]
 8018c92:	f04f 30ff 	mov.w	r0, #4294967295
 8018c96:	e0c8      	b.n	8018e2a <_svfiprintf_r+0x1c2>
 8018c98:	2340      	movs	r3, #64	; 0x40
 8018c9a:	6163      	str	r3, [r4, #20]
 8018c9c:	2300      	movs	r3, #0
 8018c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8018ca0:	2320      	movs	r3, #32
 8018ca2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018ca6:	2330      	movs	r3, #48	; 0x30
 8018ca8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018cac:	9503      	str	r5, [sp, #12]
 8018cae:	f04f 0b01 	mov.w	fp, #1
 8018cb2:	4637      	mov	r7, r6
 8018cb4:	463d      	mov	r5, r7
 8018cb6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8018cba:	b10b      	cbz	r3, 8018cc0 <_svfiprintf_r+0x58>
 8018cbc:	2b25      	cmp	r3, #37	; 0x25
 8018cbe:	d13e      	bne.n	8018d3e <_svfiprintf_r+0xd6>
 8018cc0:	ebb7 0a06 	subs.w	sl, r7, r6
 8018cc4:	d00b      	beq.n	8018cde <_svfiprintf_r+0x76>
 8018cc6:	4653      	mov	r3, sl
 8018cc8:	4632      	mov	r2, r6
 8018cca:	4621      	mov	r1, r4
 8018ccc:	4640      	mov	r0, r8
 8018cce:	f7ff ff71 	bl	8018bb4 <__ssputs_r>
 8018cd2:	3001      	adds	r0, #1
 8018cd4:	f000 80a4 	beq.w	8018e20 <_svfiprintf_r+0x1b8>
 8018cd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018cda:	4453      	add	r3, sl
 8018cdc:	9309      	str	r3, [sp, #36]	; 0x24
 8018cde:	783b      	ldrb	r3, [r7, #0]
 8018ce0:	2b00      	cmp	r3, #0
 8018ce2:	f000 809d 	beq.w	8018e20 <_svfiprintf_r+0x1b8>
 8018ce6:	2300      	movs	r3, #0
 8018ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8018cec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018cf0:	9304      	str	r3, [sp, #16]
 8018cf2:	9307      	str	r3, [sp, #28]
 8018cf4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018cf8:	931a      	str	r3, [sp, #104]	; 0x68
 8018cfa:	462f      	mov	r7, r5
 8018cfc:	2205      	movs	r2, #5
 8018cfe:	f817 1b01 	ldrb.w	r1, [r7], #1
 8018d02:	4850      	ldr	r0, [pc, #320]	; (8018e44 <_svfiprintf_r+0x1dc>)
 8018d04:	f7e7 fa84 	bl	8000210 <memchr>
 8018d08:	9b04      	ldr	r3, [sp, #16]
 8018d0a:	b9d0      	cbnz	r0, 8018d42 <_svfiprintf_r+0xda>
 8018d0c:	06d9      	lsls	r1, r3, #27
 8018d0e:	bf44      	itt	mi
 8018d10:	2220      	movmi	r2, #32
 8018d12:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018d16:	071a      	lsls	r2, r3, #28
 8018d18:	bf44      	itt	mi
 8018d1a:	222b      	movmi	r2, #43	; 0x2b
 8018d1c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018d20:	782a      	ldrb	r2, [r5, #0]
 8018d22:	2a2a      	cmp	r2, #42	; 0x2a
 8018d24:	d015      	beq.n	8018d52 <_svfiprintf_r+0xea>
 8018d26:	9a07      	ldr	r2, [sp, #28]
 8018d28:	462f      	mov	r7, r5
 8018d2a:	2000      	movs	r0, #0
 8018d2c:	250a      	movs	r5, #10
 8018d2e:	4639      	mov	r1, r7
 8018d30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018d34:	3b30      	subs	r3, #48	; 0x30
 8018d36:	2b09      	cmp	r3, #9
 8018d38:	d94d      	bls.n	8018dd6 <_svfiprintf_r+0x16e>
 8018d3a:	b1b8      	cbz	r0, 8018d6c <_svfiprintf_r+0x104>
 8018d3c:	e00f      	b.n	8018d5e <_svfiprintf_r+0xf6>
 8018d3e:	462f      	mov	r7, r5
 8018d40:	e7b8      	b.n	8018cb4 <_svfiprintf_r+0x4c>
 8018d42:	4a40      	ldr	r2, [pc, #256]	; (8018e44 <_svfiprintf_r+0x1dc>)
 8018d44:	1a80      	subs	r0, r0, r2
 8018d46:	fa0b f000 	lsl.w	r0, fp, r0
 8018d4a:	4318      	orrs	r0, r3
 8018d4c:	9004      	str	r0, [sp, #16]
 8018d4e:	463d      	mov	r5, r7
 8018d50:	e7d3      	b.n	8018cfa <_svfiprintf_r+0x92>
 8018d52:	9a03      	ldr	r2, [sp, #12]
 8018d54:	1d11      	adds	r1, r2, #4
 8018d56:	6812      	ldr	r2, [r2, #0]
 8018d58:	9103      	str	r1, [sp, #12]
 8018d5a:	2a00      	cmp	r2, #0
 8018d5c:	db01      	blt.n	8018d62 <_svfiprintf_r+0xfa>
 8018d5e:	9207      	str	r2, [sp, #28]
 8018d60:	e004      	b.n	8018d6c <_svfiprintf_r+0x104>
 8018d62:	4252      	negs	r2, r2
 8018d64:	f043 0302 	orr.w	r3, r3, #2
 8018d68:	9207      	str	r2, [sp, #28]
 8018d6a:	9304      	str	r3, [sp, #16]
 8018d6c:	783b      	ldrb	r3, [r7, #0]
 8018d6e:	2b2e      	cmp	r3, #46	; 0x2e
 8018d70:	d10c      	bne.n	8018d8c <_svfiprintf_r+0x124>
 8018d72:	787b      	ldrb	r3, [r7, #1]
 8018d74:	2b2a      	cmp	r3, #42	; 0x2a
 8018d76:	d133      	bne.n	8018de0 <_svfiprintf_r+0x178>
 8018d78:	9b03      	ldr	r3, [sp, #12]
 8018d7a:	1d1a      	adds	r2, r3, #4
 8018d7c:	681b      	ldr	r3, [r3, #0]
 8018d7e:	9203      	str	r2, [sp, #12]
 8018d80:	2b00      	cmp	r3, #0
 8018d82:	bfb8      	it	lt
 8018d84:	f04f 33ff 	movlt.w	r3, #4294967295
 8018d88:	3702      	adds	r7, #2
 8018d8a:	9305      	str	r3, [sp, #20]
 8018d8c:	4d2e      	ldr	r5, [pc, #184]	; (8018e48 <_svfiprintf_r+0x1e0>)
 8018d8e:	7839      	ldrb	r1, [r7, #0]
 8018d90:	2203      	movs	r2, #3
 8018d92:	4628      	mov	r0, r5
 8018d94:	f7e7 fa3c 	bl	8000210 <memchr>
 8018d98:	b138      	cbz	r0, 8018daa <_svfiprintf_r+0x142>
 8018d9a:	2340      	movs	r3, #64	; 0x40
 8018d9c:	1b40      	subs	r0, r0, r5
 8018d9e:	fa03 f000 	lsl.w	r0, r3, r0
 8018da2:	9b04      	ldr	r3, [sp, #16]
 8018da4:	4303      	orrs	r3, r0
 8018da6:	3701      	adds	r7, #1
 8018da8:	9304      	str	r3, [sp, #16]
 8018daa:	7839      	ldrb	r1, [r7, #0]
 8018dac:	4827      	ldr	r0, [pc, #156]	; (8018e4c <_svfiprintf_r+0x1e4>)
 8018dae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018db2:	2206      	movs	r2, #6
 8018db4:	1c7e      	adds	r6, r7, #1
 8018db6:	f7e7 fa2b 	bl	8000210 <memchr>
 8018dba:	2800      	cmp	r0, #0
 8018dbc:	d038      	beq.n	8018e30 <_svfiprintf_r+0x1c8>
 8018dbe:	4b24      	ldr	r3, [pc, #144]	; (8018e50 <_svfiprintf_r+0x1e8>)
 8018dc0:	bb13      	cbnz	r3, 8018e08 <_svfiprintf_r+0x1a0>
 8018dc2:	9b03      	ldr	r3, [sp, #12]
 8018dc4:	3307      	adds	r3, #7
 8018dc6:	f023 0307 	bic.w	r3, r3, #7
 8018dca:	3308      	adds	r3, #8
 8018dcc:	9303      	str	r3, [sp, #12]
 8018dce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018dd0:	444b      	add	r3, r9
 8018dd2:	9309      	str	r3, [sp, #36]	; 0x24
 8018dd4:	e76d      	b.n	8018cb2 <_svfiprintf_r+0x4a>
 8018dd6:	fb05 3202 	mla	r2, r5, r2, r3
 8018dda:	2001      	movs	r0, #1
 8018ddc:	460f      	mov	r7, r1
 8018dde:	e7a6      	b.n	8018d2e <_svfiprintf_r+0xc6>
 8018de0:	2300      	movs	r3, #0
 8018de2:	3701      	adds	r7, #1
 8018de4:	9305      	str	r3, [sp, #20]
 8018de6:	4619      	mov	r1, r3
 8018de8:	250a      	movs	r5, #10
 8018dea:	4638      	mov	r0, r7
 8018dec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018df0:	3a30      	subs	r2, #48	; 0x30
 8018df2:	2a09      	cmp	r2, #9
 8018df4:	d903      	bls.n	8018dfe <_svfiprintf_r+0x196>
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	d0c8      	beq.n	8018d8c <_svfiprintf_r+0x124>
 8018dfa:	9105      	str	r1, [sp, #20]
 8018dfc:	e7c6      	b.n	8018d8c <_svfiprintf_r+0x124>
 8018dfe:	fb05 2101 	mla	r1, r5, r1, r2
 8018e02:	2301      	movs	r3, #1
 8018e04:	4607      	mov	r7, r0
 8018e06:	e7f0      	b.n	8018dea <_svfiprintf_r+0x182>
 8018e08:	ab03      	add	r3, sp, #12
 8018e0a:	9300      	str	r3, [sp, #0]
 8018e0c:	4622      	mov	r2, r4
 8018e0e:	4b11      	ldr	r3, [pc, #68]	; (8018e54 <_svfiprintf_r+0x1ec>)
 8018e10:	a904      	add	r1, sp, #16
 8018e12:	4640      	mov	r0, r8
 8018e14:	f7fc fb60 	bl	80154d8 <_printf_float>
 8018e18:	f1b0 3fff 	cmp.w	r0, #4294967295
 8018e1c:	4681      	mov	r9, r0
 8018e1e:	d1d6      	bne.n	8018dce <_svfiprintf_r+0x166>
 8018e20:	89a3      	ldrh	r3, [r4, #12]
 8018e22:	065b      	lsls	r3, r3, #25
 8018e24:	f53f af35 	bmi.w	8018c92 <_svfiprintf_r+0x2a>
 8018e28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018e2a:	b01d      	add	sp, #116	; 0x74
 8018e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e30:	ab03      	add	r3, sp, #12
 8018e32:	9300      	str	r3, [sp, #0]
 8018e34:	4622      	mov	r2, r4
 8018e36:	4b07      	ldr	r3, [pc, #28]	; (8018e54 <_svfiprintf_r+0x1ec>)
 8018e38:	a904      	add	r1, sp, #16
 8018e3a:	4640      	mov	r0, r8
 8018e3c:	f7fc fe02 	bl	8015a44 <_printf_i>
 8018e40:	e7ea      	b.n	8018e18 <_svfiprintf_r+0x1b0>
 8018e42:	bf00      	nop
 8018e44:	08019fc4 	.word	0x08019fc4
 8018e48:	08019fca 	.word	0x08019fca
 8018e4c:	08019fce 	.word	0x08019fce
 8018e50:	080154d9 	.word	0x080154d9
 8018e54:	08018bb5 	.word	0x08018bb5

08018e58 <_sungetc_r>:
 8018e58:	b538      	push	{r3, r4, r5, lr}
 8018e5a:	1c4b      	adds	r3, r1, #1
 8018e5c:	4614      	mov	r4, r2
 8018e5e:	d103      	bne.n	8018e68 <_sungetc_r+0x10>
 8018e60:	f04f 35ff 	mov.w	r5, #4294967295
 8018e64:	4628      	mov	r0, r5
 8018e66:	bd38      	pop	{r3, r4, r5, pc}
 8018e68:	8993      	ldrh	r3, [r2, #12]
 8018e6a:	f023 0320 	bic.w	r3, r3, #32
 8018e6e:	8193      	strh	r3, [r2, #12]
 8018e70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018e72:	6852      	ldr	r2, [r2, #4]
 8018e74:	b2cd      	uxtb	r5, r1
 8018e76:	b18b      	cbz	r3, 8018e9c <_sungetc_r+0x44>
 8018e78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8018e7a:	4293      	cmp	r3, r2
 8018e7c:	dd08      	ble.n	8018e90 <_sungetc_r+0x38>
 8018e7e:	6823      	ldr	r3, [r4, #0]
 8018e80:	1e5a      	subs	r2, r3, #1
 8018e82:	6022      	str	r2, [r4, #0]
 8018e84:	f803 5c01 	strb.w	r5, [r3, #-1]
 8018e88:	6863      	ldr	r3, [r4, #4]
 8018e8a:	3301      	adds	r3, #1
 8018e8c:	6063      	str	r3, [r4, #4]
 8018e8e:	e7e9      	b.n	8018e64 <_sungetc_r+0xc>
 8018e90:	4621      	mov	r1, r4
 8018e92:	f000 fbc3 	bl	801961c <__submore>
 8018e96:	2800      	cmp	r0, #0
 8018e98:	d0f1      	beq.n	8018e7e <_sungetc_r+0x26>
 8018e9a:	e7e1      	b.n	8018e60 <_sungetc_r+0x8>
 8018e9c:	6921      	ldr	r1, [r4, #16]
 8018e9e:	6823      	ldr	r3, [r4, #0]
 8018ea0:	b151      	cbz	r1, 8018eb8 <_sungetc_r+0x60>
 8018ea2:	4299      	cmp	r1, r3
 8018ea4:	d208      	bcs.n	8018eb8 <_sungetc_r+0x60>
 8018ea6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8018eaa:	42a9      	cmp	r1, r5
 8018eac:	d104      	bne.n	8018eb8 <_sungetc_r+0x60>
 8018eae:	3b01      	subs	r3, #1
 8018eb0:	3201      	adds	r2, #1
 8018eb2:	6023      	str	r3, [r4, #0]
 8018eb4:	6062      	str	r2, [r4, #4]
 8018eb6:	e7d5      	b.n	8018e64 <_sungetc_r+0xc>
 8018eb8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8018ebc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018ec0:	6363      	str	r3, [r4, #52]	; 0x34
 8018ec2:	2303      	movs	r3, #3
 8018ec4:	63a3      	str	r3, [r4, #56]	; 0x38
 8018ec6:	4623      	mov	r3, r4
 8018ec8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8018ecc:	6023      	str	r3, [r4, #0]
 8018ece:	2301      	movs	r3, #1
 8018ed0:	e7dc      	b.n	8018e8c <_sungetc_r+0x34>

08018ed2 <__ssrefill_r>:
 8018ed2:	b510      	push	{r4, lr}
 8018ed4:	460c      	mov	r4, r1
 8018ed6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8018ed8:	b169      	cbz	r1, 8018ef6 <__ssrefill_r+0x24>
 8018eda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018ede:	4299      	cmp	r1, r3
 8018ee0:	d001      	beq.n	8018ee6 <__ssrefill_r+0x14>
 8018ee2:	f7ff fdbf 	bl	8018a64 <_free_r>
 8018ee6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018ee8:	6063      	str	r3, [r4, #4]
 8018eea:	2000      	movs	r0, #0
 8018eec:	6360      	str	r0, [r4, #52]	; 0x34
 8018eee:	b113      	cbz	r3, 8018ef6 <__ssrefill_r+0x24>
 8018ef0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8018ef2:	6023      	str	r3, [r4, #0]
 8018ef4:	bd10      	pop	{r4, pc}
 8018ef6:	6923      	ldr	r3, [r4, #16]
 8018ef8:	6023      	str	r3, [r4, #0]
 8018efa:	2300      	movs	r3, #0
 8018efc:	6063      	str	r3, [r4, #4]
 8018efe:	89a3      	ldrh	r3, [r4, #12]
 8018f00:	f043 0320 	orr.w	r3, r3, #32
 8018f04:	81a3      	strh	r3, [r4, #12]
 8018f06:	f04f 30ff 	mov.w	r0, #4294967295
 8018f0a:	e7f3      	b.n	8018ef4 <__ssrefill_r+0x22>

08018f0c <__ssvfiscanf_r>:
 8018f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f10:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8018f14:	460c      	mov	r4, r1
 8018f16:	2100      	movs	r1, #0
 8018f18:	9144      	str	r1, [sp, #272]	; 0x110
 8018f1a:	9145      	str	r1, [sp, #276]	; 0x114
 8018f1c:	499f      	ldr	r1, [pc, #636]	; (801919c <__ssvfiscanf_r+0x290>)
 8018f1e:	91a0      	str	r1, [sp, #640]	; 0x280
 8018f20:	f10d 0804 	add.w	r8, sp, #4
 8018f24:	499e      	ldr	r1, [pc, #632]	; (80191a0 <__ssvfiscanf_r+0x294>)
 8018f26:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80191a4 <__ssvfiscanf_r+0x298>
 8018f2a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8018f2e:	4606      	mov	r6, r0
 8018f30:	4692      	mov	sl, r2
 8018f32:	91a1      	str	r1, [sp, #644]	; 0x284
 8018f34:	9300      	str	r3, [sp, #0]
 8018f36:	270a      	movs	r7, #10
 8018f38:	f89a 3000 	ldrb.w	r3, [sl]
 8018f3c:	2b00      	cmp	r3, #0
 8018f3e:	f000 812a 	beq.w	8019196 <__ssvfiscanf_r+0x28a>
 8018f42:	4655      	mov	r5, sl
 8018f44:	f7ff f93e 	bl	80181c4 <__locale_ctype_ptr>
 8018f48:	f815 bb01 	ldrb.w	fp, [r5], #1
 8018f4c:	4458      	add	r0, fp
 8018f4e:	7843      	ldrb	r3, [r0, #1]
 8018f50:	f013 0308 	ands.w	r3, r3, #8
 8018f54:	d01c      	beq.n	8018f90 <__ssvfiscanf_r+0x84>
 8018f56:	6863      	ldr	r3, [r4, #4]
 8018f58:	2b00      	cmp	r3, #0
 8018f5a:	dd12      	ble.n	8018f82 <__ssvfiscanf_r+0x76>
 8018f5c:	f7ff f932 	bl	80181c4 <__locale_ctype_ptr>
 8018f60:	6823      	ldr	r3, [r4, #0]
 8018f62:	781a      	ldrb	r2, [r3, #0]
 8018f64:	4410      	add	r0, r2
 8018f66:	7842      	ldrb	r2, [r0, #1]
 8018f68:	0712      	lsls	r2, r2, #28
 8018f6a:	d401      	bmi.n	8018f70 <__ssvfiscanf_r+0x64>
 8018f6c:	46aa      	mov	sl, r5
 8018f6e:	e7e3      	b.n	8018f38 <__ssvfiscanf_r+0x2c>
 8018f70:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8018f72:	3201      	adds	r2, #1
 8018f74:	9245      	str	r2, [sp, #276]	; 0x114
 8018f76:	6862      	ldr	r2, [r4, #4]
 8018f78:	3301      	adds	r3, #1
 8018f7a:	3a01      	subs	r2, #1
 8018f7c:	6062      	str	r2, [r4, #4]
 8018f7e:	6023      	str	r3, [r4, #0]
 8018f80:	e7e9      	b.n	8018f56 <__ssvfiscanf_r+0x4a>
 8018f82:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018f84:	4621      	mov	r1, r4
 8018f86:	4630      	mov	r0, r6
 8018f88:	4798      	blx	r3
 8018f8a:	2800      	cmp	r0, #0
 8018f8c:	d0e6      	beq.n	8018f5c <__ssvfiscanf_r+0x50>
 8018f8e:	e7ed      	b.n	8018f6c <__ssvfiscanf_r+0x60>
 8018f90:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8018f94:	f040 8082 	bne.w	801909c <__ssvfiscanf_r+0x190>
 8018f98:	9343      	str	r3, [sp, #268]	; 0x10c
 8018f9a:	9341      	str	r3, [sp, #260]	; 0x104
 8018f9c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8018fa0:	2b2a      	cmp	r3, #42	; 0x2a
 8018fa2:	d103      	bne.n	8018fac <__ssvfiscanf_r+0xa0>
 8018fa4:	2310      	movs	r3, #16
 8018fa6:	9341      	str	r3, [sp, #260]	; 0x104
 8018fa8:	f10a 0502 	add.w	r5, sl, #2
 8018fac:	46aa      	mov	sl, r5
 8018fae:	f815 1b01 	ldrb.w	r1, [r5], #1
 8018fb2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8018fb6:	2a09      	cmp	r2, #9
 8018fb8:	d922      	bls.n	8019000 <__ssvfiscanf_r+0xf4>
 8018fba:	2203      	movs	r2, #3
 8018fbc:	4879      	ldr	r0, [pc, #484]	; (80191a4 <__ssvfiscanf_r+0x298>)
 8018fbe:	f7e7 f927 	bl	8000210 <memchr>
 8018fc2:	b138      	cbz	r0, 8018fd4 <__ssvfiscanf_r+0xc8>
 8018fc4:	eba0 0309 	sub.w	r3, r0, r9
 8018fc8:	2001      	movs	r0, #1
 8018fca:	4098      	lsls	r0, r3
 8018fcc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018fce:	4318      	orrs	r0, r3
 8018fd0:	9041      	str	r0, [sp, #260]	; 0x104
 8018fd2:	46aa      	mov	sl, r5
 8018fd4:	f89a 3000 	ldrb.w	r3, [sl]
 8018fd8:	2b67      	cmp	r3, #103	; 0x67
 8018fda:	f10a 0501 	add.w	r5, sl, #1
 8018fde:	d82b      	bhi.n	8019038 <__ssvfiscanf_r+0x12c>
 8018fe0:	2b65      	cmp	r3, #101	; 0x65
 8018fe2:	f080 809f 	bcs.w	8019124 <__ssvfiscanf_r+0x218>
 8018fe6:	2b47      	cmp	r3, #71	; 0x47
 8018fe8:	d810      	bhi.n	801900c <__ssvfiscanf_r+0x100>
 8018fea:	2b45      	cmp	r3, #69	; 0x45
 8018fec:	f080 809a 	bcs.w	8019124 <__ssvfiscanf_r+0x218>
 8018ff0:	2b00      	cmp	r3, #0
 8018ff2:	d06c      	beq.n	80190ce <__ssvfiscanf_r+0x1c2>
 8018ff4:	2b25      	cmp	r3, #37	; 0x25
 8018ff6:	d051      	beq.n	801909c <__ssvfiscanf_r+0x190>
 8018ff8:	2303      	movs	r3, #3
 8018ffa:	9347      	str	r3, [sp, #284]	; 0x11c
 8018ffc:	9742      	str	r7, [sp, #264]	; 0x108
 8018ffe:	e027      	b.n	8019050 <__ssvfiscanf_r+0x144>
 8019000:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8019002:	fb07 1303 	mla	r3, r7, r3, r1
 8019006:	3b30      	subs	r3, #48	; 0x30
 8019008:	9343      	str	r3, [sp, #268]	; 0x10c
 801900a:	e7cf      	b.n	8018fac <__ssvfiscanf_r+0xa0>
 801900c:	2b5b      	cmp	r3, #91	; 0x5b
 801900e:	d06a      	beq.n	80190e6 <__ssvfiscanf_r+0x1da>
 8019010:	d80c      	bhi.n	801902c <__ssvfiscanf_r+0x120>
 8019012:	2b58      	cmp	r3, #88	; 0x58
 8019014:	d1f0      	bne.n	8018ff8 <__ssvfiscanf_r+0xec>
 8019016:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8019018:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801901c:	9241      	str	r2, [sp, #260]	; 0x104
 801901e:	2210      	movs	r2, #16
 8019020:	9242      	str	r2, [sp, #264]	; 0x108
 8019022:	2b6e      	cmp	r3, #110	; 0x6e
 8019024:	bf8c      	ite	hi
 8019026:	2304      	movhi	r3, #4
 8019028:	2303      	movls	r3, #3
 801902a:	e010      	b.n	801904e <__ssvfiscanf_r+0x142>
 801902c:	2b63      	cmp	r3, #99	; 0x63
 801902e:	d065      	beq.n	80190fc <__ssvfiscanf_r+0x1f0>
 8019030:	2b64      	cmp	r3, #100	; 0x64
 8019032:	d1e1      	bne.n	8018ff8 <__ssvfiscanf_r+0xec>
 8019034:	9742      	str	r7, [sp, #264]	; 0x108
 8019036:	e7f4      	b.n	8019022 <__ssvfiscanf_r+0x116>
 8019038:	2b70      	cmp	r3, #112	; 0x70
 801903a:	d04b      	beq.n	80190d4 <__ssvfiscanf_r+0x1c8>
 801903c:	d826      	bhi.n	801908c <__ssvfiscanf_r+0x180>
 801903e:	2b6e      	cmp	r3, #110	; 0x6e
 8019040:	d062      	beq.n	8019108 <__ssvfiscanf_r+0x1fc>
 8019042:	d84c      	bhi.n	80190de <__ssvfiscanf_r+0x1d2>
 8019044:	2b69      	cmp	r3, #105	; 0x69
 8019046:	d1d7      	bne.n	8018ff8 <__ssvfiscanf_r+0xec>
 8019048:	2300      	movs	r3, #0
 801904a:	9342      	str	r3, [sp, #264]	; 0x108
 801904c:	2303      	movs	r3, #3
 801904e:	9347      	str	r3, [sp, #284]	; 0x11c
 8019050:	6863      	ldr	r3, [r4, #4]
 8019052:	2b00      	cmp	r3, #0
 8019054:	dd68      	ble.n	8019128 <__ssvfiscanf_r+0x21c>
 8019056:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019058:	0659      	lsls	r1, r3, #25
 801905a:	d407      	bmi.n	801906c <__ssvfiscanf_r+0x160>
 801905c:	f7ff f8b2 	bl	80181c4 <__locale_ctype_ptr>
 8019060:	6823      	ldr	r3, [r4, #0]
 8019062:	781a      	ldrb	r2, [r3, #0]
 8019064:	4410      	add	r0, r2
 8019066:	7842      	ldrb	r2, [r0, #1]
 8019068:	0712      	lsls	r2, r2, #28
 801906a:	d464      	bmi.n	8019136 <__ssvfiscanf_r+0x22a>
 801906c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801906e:	2b02      	cmp	r3, #2
 8019070:	dc73      	bgt.n	801915a <__ssvfiscanf_r+0x24e>
 8019072:	466b      	mov	r3, sp
 8019074:	4622      	mov	r2, r4
 8019076:	a941      	add	r1, sp, #260	; 0x104
 8019078:	4630      	mov	r0, r6
 801907a:	f000 f897 	bl	80191ac <_scanf_chars>
 801907e:	2801      	cmp	r0, #1
 8019080:	f000 8089 	beq.w	8019196 <__ssvfiscanf_r+0x28a>
 8019084:	2802      	cmp	r0, #2
 8019086:	f47f af71 	bne.w	8018f6c <__ssvfiscanf_r+0x60>
 801908a:	e01d      	b.n	80190c8 <__ssvfiscanf_r+0x1bc>
 801908c:	2b75      	cmp	r3, #117	; 0x75
 801908e:	d0d1      	beq.n	8019034 <__ssvfiscanf_r+0x128>
 8019090:	2b78      	cmp	r3, #120	; 0x78
 8019092:	d0c0      	beq.n	8019016 <__ssvfiscanf_r+0x10a>
 8019094:	2b73      	cmp	r3, #115	; 0x73
 8019096:	d1af      	bne.n	8018ff8 <__ssvfiscanf_r+0xec>
 8019098:	2302      	movs	r3, #2
 801909a:	e7d8      	b.n	801904e <__ssvfiscanf_r+0x142>
 801909c:	6863      	ldr	r3, [r4, #4]
 801909e:	2b00      	cmp	r3, #0
 80190a0:	dd0c      	ble.n	80190bc <__ssvfiscanf_r+0x1b0>
 80190a2:	6823      	ldr	r3, [r4, #0]
 80190a4:	781a      	ldrb	r2, [r3, #0]
 80190a6:	455a      	cmp	r2, fp
 80190a8:	d175      	bne.n	8019196 <__ssvfiscanf_r+0x28a>
 80190aa:	3301      	adds	r3, #1
 80190ac:	6862      	ldr	r2, [r4, #4]
 80190ae:	6023      	str	r3, [r4, #0]
 80190b0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80190b2:	3a01      	subs	r2, #1
 80190b4:	3301      	adds	r3, #1
 80190b6:	6062      	str	r2, [r4, #4]
 80190b8:	9345      	str	r3, [sp, #276]	; 0x114
 80190ba:	e757      	b.n	8018f6c <__ssvfiscanf_r+0x60>
 80190bc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80190be:	4621      	mov	r1, r4
 80190c0:	4630      	mov	r0, r6
 80190c2:	4798      	blx	r3
 80190c4:	2800      	cmp	r0, #0
 80190c6:	d0ec      	beq.n	80190a2 <__ssvfiscanf_r+0x196>
 80190c8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80190ca:	2800      	cmp	r0, #0
 80190cc:	d159      	bne.n	8019182 <__ssvfiscanf_r+0x276>
 80190ce:	f04f 30ff 	mov.w	r0, #4294967295
 80190d2:	e05c      	b.n	801918e <__ssvfiscanf_r+0x282>
 80190d4:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80190d6:	f042 0220 	orr.w	r2, r2, #32
 80190da:	9241      	str	r2, [sp, #260]	; 0x104
 80190dc:	e79b      	b.n	8019016 <__ssvfiscanf_r+0x10a>
 80190de:	2308      	movs	r3, #8
 80190e0:	9342      	str	r3, [sp, #264]	; 0x108
 80190e2:	2304      	movs	r3, #4
 80190e4:	e7b3      	b.n	801904e <__ssvfiscanf_r+0x142>
 80190e6:	4629      	mov	r1, r5
 80190e8:	4640      	mov	r0, r8
 80190ea:	f000 f9c7 	bl	801947c <__sccl>
 80190ee:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80190f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80190f4:	9341      	str	r3, [sp, #260]	; 0x104
 80190f6:	4605      	mov	r5, r0
 80190f8:	2301      	movs	r3, #1
 80190fa:	e7a8      	b.n	801904e <__ssvfiscanf_r+0x142>
 80190fc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80190fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019102:	9341      	str	r3, [sp, #260]	; 0x104
 8019104:	2300      	movs	r3, #0
 8019106:	e7a2      	b.n	801904e <__ssvfiscanf_r+0x142>
 8019108:	9841      	ldr	r0, [sp, #260]	; 0x104
 801910a:	06c3      	lsls	r3, r0, #27
 801910c:	f53f af2e 	bmi.w	8018f6c <__ssvfiscanf_r+0x60>
 8019110:	9b00      	ldr	r3, [sp, #0]
 8019112:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019114:	1d19      	adds	r1, r3, #4
 8019116:	9100      	str	r1, [sp, #0]
 8019118:	681b      	ldr	r3, [r3, #0]
 801911a:	07c0      	lsls	r0, r0, #31
 801911c:	bf4c      	ite	mi
 801911e:	801a      	strhmi	r2, [r3, #0]
 8019120:	601a      	strpl	r2, [r3, #0]
 8019122:	e723      	b.n	8018f6c <__ssvfiscanf_r+0x60>
 8019124:	2305      	movs	r3, #5
 8019126:	e792      	b.n	801904e <__ssvfiscanf_r+0x142>
 8019128:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801912a:	4621      	mov	r1, r4
 801912c:	4630      	mov	r0, r6
 801912e:	4798      	blx	r3
 8019130:	2800      	cmp	r0, #0
 8019132:	d090      	beq.n	8019056 <__ssvfiscanf_r+0x14a>
 8019134:	e7c8      	b.n	80190c8 <__ssvfiscanf_r+0x1bc>
 8019136:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019138:	3201      	adds	r2, #1
 801913a:	9245      	str	r2, [sp, #276]	; 0x114
 801913c:	6862      	ldr	r2, [r4, #4]
 801913e:	3a01      	subs	r2, #1
 8019140:	2a00      	cmp	r2, #0
 8019142:	6062      	str	r2, [r4, #4]
 8019144:	dd02      	ble.n	801914c <__ssvfiscanf_r+0x240>
 8019146:	3301      	adds	r3, #1
 8019148:	6023      	str	r3, [r4, #0]
 801914a:	e787      	b.n	801905c <__ssvfiscanf_r+0x150>
 801914c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801914e:	4621      	mov	r1, r4
 8019150:	4630      	mov	r0, r6
 8019152:	4798      	blx	r3
 8019154:	2800      	cmp	r0, #0
 8019156:	d081      	beq.n	801905c <__ssvfiscanf_r+0x150>
 8019158:	e7b6      	b.n	80190c8 <__ssvfiscanf_r+0x1bc>
 801915a:	2b04      	cmp	r3, #4
 801915c:	dc06      	bgt.n	801916c <__ssvfiscanf_r+0x260>
 801915e:	466b      	mov	r3, sp
 8019160:	4622      	mov	r2, r4
 8019162:	a941      	add	r1, sp, #260	; 0x104
 8019164:	4630      	mov	r0, r6
 8019166:	f000 f885 	bl	8019274 <_scanf_i>
 801916a:	e788      	b.n	801907e <__ssvfiscanf_r+0x172>
 801916c:	4b0e      	ldr	r3, [pc, #56]	; (80191a8 <__ssvfiscanf_r+0x29c>)
 801916e:	2b00      	cmp	r3, #0
 8019170:	f43f aefc 	beq.w	8018f6c <__ssvfiscanf_r+0x60>
 8019174:	466b      	mov	r3, sp
 8019176:	4622      	mov	r2, r4
 8019178:	a941      	add	r1, sp, #260	; 0x104
 801917a:	4630      	mov	r0, r6
 801917c:	f7fc fd74 	bl	8015c68 <_scanf_float>
 8019180:	e77d      	b.n	801907e <__ssvfiscanf_r+0x172>
 8019182:	89a3      	ldrh	r3, [r4, #12]
 8019184:	f013 0f40 	tst.w	r3, #64	; 0x40
 8019188:	bf18      	it	ne
 801918a:	f04f 30ff 	movne.w	r0, #4294967295
 801918e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8019192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019196:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019198:	e7f9      	b.n	801918e <__ssvfiscanf_r+0x282>
 801919a:	bf00      	nop
 801919c:	08018e59 	.word	0x08018e59
 80191a0:	08018ed3 	.word	0x08018ed3
 80191a4:	08019fca 	.word	0x08019fca
 80191a8:	08015c69 	.word	0x08015c69

080191ac <_scanf_chars>:
 80191ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191b0:	4615      	mov	r5, r2
 80191b2:	688a      	ldr	r2, [r1, #8]
 80191b4:	4680      	mov	r8, r0
 80191b6:	460c      	mov	r4, r1
 80191b8:	b932      	cbnz	r2, 80191c8 <_scanf_chars+0x1c>
 80191ba:	698a      	ldr	r2, [r1, #24]
 80191bc:	2a00      	cmp	r2, #0
 80191be:	bf14      	ite	ne
 80191c0:	f04f 32ff 	movne.w	r2, #4294967295
 80191c4:	2201      	moveq	r2, #1
 80191c6:	608a      	str	r2, [r1, #8]
 80191c8:	6822      	ldr	r2, [r4, #0]
 80191ca:	06d1      	lsls	r1, r2, #27
 80191cc:	bf5f      	itttt	pl
 80191ce:	681a      	ldrpl	r2, [r3, #0]
 80191d0:	1d11      	addpl	r1, r2, #4
 80191d2:	6019      	strpl	r1, [r3, #0]
 80191d4:	6817      	ldrpl	r7, [r2, #0]
 80191d6:	2600      	movs	r6, #0
 80191d8:	69a3      	ldr	r3, [r4, #24]
 80191da:	b1db      	cbz	r3, 8019214 <_scanf_chars+0x68>
 80191dc:	2b01      	cmp	r3, #1
 80191de:	d107      	bne.n	80191f0 <_scanf_chars+0x44>
 80191e0:	682b      	ldr	r3, [r5, #0]
 80191e2:	6962      	ldr	r2, [r4, #20]
 80191e4:	781b      	ldrb	r3, [r3, #0]
 80191e6:	5cd3      	ldrb	r3, [r2, r3]
 80191e8:	b9a3      	cbnz	r3, 8019214 <_scanf_chars+0x68>
 80191ea:	2e00      	cmp	r6, #0
 80191ec:	d132      	bne.n	8019254 <_scanf_chars+0xa8>
 80191ee:	e006      	b.n	80191fe <_scanf_chars+0x52>
 80191f0:	2b02      	cmp	r3, #2
 80191f2:	d007      	beq.n	8019204 <_scanf_chars+0x58>
 80191f4:	2e00      	cmp	r6, #0
 80191f6:	d12d      	bne.n	8019254 <_scanf_chars+0xa8>
 80191f8:	69a3      	ldr	r3, [r4, #24]
 80191fa:	2b01      	cmp	r3, #1
 80191fc:	d12a      	bne.n	8019254 <_scanf_chars+0xa8>
 80191fe:	2001      	movs	r0, #1
 8019200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019204:	f7fe ffde 	bl	80181c4 <__locale_ctype_ptr>
 8019208:	682b      	ldr	r3, [r5, #0]
 801920a:	781b      	ldrb	r3, [r3, #0]
 801920c:	4418      	add	r0, r3
 801920e:	7843      	ldrb	r3, [r0, #1]
 8019210:	071b      	lsls	r3, r3, #28
 8019212:	d4ef      	bmi.n	80191f4 <_scanf_chars+0x48>
 8019214:	6823      	ldr	r3, [r4, #0]
 8019216:	06da      	lsls	r2, r3, #27
 8019218:	bf5e      	ittt	pl
 801921a:	682b      	ldrpl	r3, [r5, #0]
 801921c:	781b      	ldrbpl	r3, [r3, #0]
 801921e:	703b      	strbpl	r3, [r7, #0]
 8019220:	682a      	ldr	r2, [r5, #0]
 8019222:	686b      	ldr	r3, [r5, #4]
 8019224:	f102 0201 	add.w	r2, r2, #1
 8019228:	602a      	str	r2, [r5, #0]
 801922a:	68a2      	ldr	r2, [r4, #8]
 801922c:	f103 33ff 	add.w	r3, r3, #4294967295
 8019230:	f102 32ff 	add.w	r2, r2, #4294967295
 8019234:	606b      	str	r3, [r5, #4]
 8019236:	f106 0601 	add.w	r6, r6, #1
 801923a:	bf58      	it	pl
 801923c:	3701      	addpl	r7, #1
 801923e:	60a2      	str	r2, [r4, #8]
 8019240:	b142      	cbz	r2, 8019254 <_scanf_chars+0xa8>
 8019242:	2b00      	cmp	r3, #0
 8019244:	dcc8      	bgt.n	80191d8 <_scanf_chars+0x2c>
 8019246:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801924a:	4629      	mov	r1, r5
 801924c:	4640      	mov	r0, r8
 801924e:	4798      	blx	r3
 8019250:	2800      	cmp	r0, #0
 8019252:	d0c1      	beq.n	80191d8 <_scanf_chars+0x2c>
 8019254:	6823      	ldr	r3, [r4, #0]
 8019256:	f013 0310 	ands.w	r3, r3, #16
 801925a:	d105      	bne.n	8019268 <_scanf_chars+0xbc>
 801925c:	68e2      	ldr	r2, [r4, #12]
 801925e:	3201      	adds	r2, #1
 8019260:	60e2      	str	r2, [r4, #12]
 8019262:	69a2      	ldr	r2, [r4, #24]
 8019264:	b102      	cbz	r2, 8019268 <_scanf_chars+0xbc>
 8019266:	703b      	strb	r3, [r7, #0]
 8019268:	6923      	ldr	r3, [r4, #16]
 801926a:	441e      	add	r6, r3
 801926c:	6126      	str	r6, [r4, #16]
 801926e:	2000      	movs	r0, #0
 8019270:	e7c6      	b.n	8019200 <_scanf_chars+0x54>
	...

08019274 <_scanf_i>:
 8019274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019278:	469a      	mov	sl, r3
 801927a:	4b74      	ldr	r3, [pc, #464]	; (801944c <_scanf_i+0x1d8>)
 801927c:	460c      	mov	r4, r1
 801927e:	4683      	mov	fp, r0
 8019280:	4616      	mov	r6, r2
 8019282:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8019286:	b087      	sub	sp, #28
 8019288:	ab03      	add	r3, sp, #12
 801928a:	68a7      	ldr	r7, [r4, #8]
 801928c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019290:	4b6f      	ldr	r3, [pc, #444]	; (8019450 <_scanf_i+0x1dc>)
 8019292:	69a1      	ldr	r1, [r4, #24]
 8019294:	4a6f      	ldr	r2, [pc, #444]	; (8019454 <_scanf_i+0x1e0>)
 8019296:	2903      	cmp	r1, #3
 8019298:	bf08      	it	eq
 801929a:	461a      	moveq	r2, r3
 801929c:	1e7b      	subs	r3, r7, #1
 801929e:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80192a2:	bf84      	itt	hi
 80192a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80192a8:	60a3      	strhi	r3, [r4, #8]
 80192aa:	6823      	ldr	r3, [r4, #0]
 80192ac:	9200      	str	r2, [sp, #0]
 80192ae:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80192b2:	bf88      	it	hi
 80192b4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80192b8:	f104 091c 	add.w	r9, r4, #28
 80192bc:	6023      	str	r3, [r4, #0]
 80192be:	bf8c      	ite	hi
 80192c0:	197f      	addhi	r7, r7, r5
 80192c2:	2700      	movls	r7, #0
 80192c4:	464b      	mov	r3, r9
 80192c6:	f04f 0800 	mov.w	r8, #0
 80192ca:	9301      	str	r3, [sp, #4]
 80192cc:	6831      	ldr	r1, [r6, #0]
 80192ce:	ab03      	add	r3, sp, #12
 80192d0:	2202      	movs	r2, #2
 80192d2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80192d6:	7809      	ldrb	r1, [r1, #0]
 80192d8:	f7e6 ff9a 	bl	8000210 <memchr>
 80192dc:	9b01      	ldr	r3, [sp, #4]
 80192de:	b330      	cbz	r0, 801932e <_scanf_i+0xba>
 80192e0:	f1b8 0f01 	cmp.w	r8, #1
 80192e4:	d15a      	bne.n	801939c <_scanf_i+0x128>
 80192e6:	6862      	ldr	r2, [r4, #4]
 80192e8:	b92a      	cbnz	r2, 80192f6 <_scanf_i+0x82>
 80192ea:	6822      	ldr	r2, [r4, #0]
 80192ec:	2108      	movs	r1, #8
 80192ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80192f2:	6061      	str	r1, [r4, #4]
 80192f4:	6022      	str	r2, [r4, #0]
 80192f6:	6822      	ldr	r2, [r4, #0]
 80192f8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80192fc:	6022      	str	r2, [r4, #0]
 80192fe:	68a2      	ldr	r2, [r4, #8]
 8019300:	1e51      	subs	r1, r2, #1
 8019302:	60a1      	str	r1, [r4, #8]
 8019304:	b19a      	cbz	r2, 801932e <_scanf_i+0xba>
 8019306:	6832      	ldr	r2, [r6, #0]
 8019308:	1c51      	adds	r1, r2, #1
 801930a:	6031      	str	r1, [r6, #0]
 801930c:	7812      	ldrb	r2, [r2, #0]
 801930e:	701a      	strb	r2, [r3, #0]
 8019310:	1c5d      	adds	r5, r3, #1
 8019312:	6873      	ldr	r3, [r6, #4]
 8019314:	3b01      	subs	r3, #1
 8019316:	2b00      	cmp	r3, #0
 8019318:	6073      	str	r3, [r6, #4]
 801931a:	dc07      	bgt.n	801932c <_scanf_i+0xb8>
 801931c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019320:	4631      	mov	r1, r6
 8019322:	4658      	mov	r0, fp
 8019324:	4798      	blx	r3
 8019326:	2800      	cmp	r0, #0
 8019328:	f040 8086 	bne.w	8019438 <_scanf_i+0x1c4>
 801932c:	462b      	mov	r3, r5
 801932e:	f108 0801 	add.w	r8, r8, #1
 8019332:	f1b8 0f03 	cmp.w	r8, #3
 8019336:	d1c8      	bne.n	80192ca <_scanf_i+0x56>
 8019338:	6862      	ldr	r2, [r4, #4]
 801933a:	b90a      	cbnz	r2, 8019340 <_scanf_i+0xcc>
 801933c:	220a      	movs	r2, #10
 801933e:	6062      	str	r2, [r4, #4]
 8019340:	6862      	ldr	r2, [r4, #4]
 8019342:	4945      	ldr	r1, [pc, #276]	; (8019458 <_scanf_i+0x1e4>)
 8019344:	6960      	ldr	r0, [r4, #20]
 8019346:	9301      	str	r3, [sp, #4]
 8019348:	1a89      	subs	r1, r1, r2
 801934a:	f000 f897 	bl	801947c <__sccl>
 801934e:	9b01      	ldr	r3, [sp, #4]
 8019350:	f04f 0800 	mov.w	r8, #0
 8019354:	461d      	mov	r5, r3
 8019356:	68a3      	ldr	r3, [r4, #8]
 8019358:	6822      	ldr	r2, [r4, #0]
 801935a:	2b00      	cmp	r3, #0
 801935c:	d03a      	beq.n	80193d4 <_scanf_i+0x160>
 801935e:	6831      	ldr	r1, [r6, #0]
 8019360:	6960      	ldr	r0, [r4, #20]
 8019362:	f891 c000 	ldrb.w	ip, [r1]
 8019366:	f810 000c 	ldrb.w	r0, [r0, ip]
 801936a:	2800      	cmp	r0, #0
 801936c:	d032      	beq.n	80193d4 <_scanf_i+0x160>
 801936e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8019372:	d121      	bne.n	80193b8 <_scanf_i+0x144>
 8019374:	0510      	lsls	r0, r2, #20
 8019376:	d51f      	bpl.n	80193b8 <_scanf_i+0x144>
 8019378:	f108 0801 	add.w	r8, r8, #1
 801937c:	b117      	cbz	r7, 8019384 <_scanf_i+0x110>
 801937e:	3301      	adds	r3, #1
 8019380:	3f01      	subs	r7, #1
 8019382:	60a3      	str	r3, [r4, #8]
 8019384:	6873      	ldr	r3, [r6, #4]
 8019386:	3b01      	subs	r3, #1
 8019388:	2b00      	cmp	r3, #0
 801938a:	6073      	str	r3, [r6, #4]
 801938c:	dd1b      	ble.n	80193c6 <_scanf_i+0x152>
 801938e:	6833      	ldr	r3, [r6, #0]
 8019390:	3301      	adds	r3, #1
 8019392:	6033      	str	r3, [r6, #0]
 8019394:	68a3      	ldr	r3, [r4, #8]
 8019396:	3b01      	subs	r3, #1
 8019398:	60a3      	str	r3, [r4, #8]
 801939a:	e7dc      	b.n	8019356 <_scanf_i+0xe2>
 801939c:	f1b8 0f02 	cmp.w	r8, #2
 80193a0:	d1ad      	bne.n	80192fe <_scanf_i+0x8a>
 80193a2:	6822      	ldr	r2, [r4, #0]
 80193a4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80193a8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80193ac:	d1bf      	bne.n	801932e <_scanf_i+0xba>
 80193ae:	2110      	movs	r1, #16
 80193b0:	6061      	str	r1, [r4, #4]
 80193b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80193b6:	e7a1      	b.n	80192fc <_scanf_i+0x88>
 80193b8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80193bc:	6022      	str	r2, [r4, #0]
 80193be:	780b      	ldrb	r3, [r1, #0]
 80193c0:	702b      	strb	r3, [r5, #0]
 80193c2:	3501      	adds	r5, #1
 80193c4:	e7de      	b.n	8019384 <_scanf_i+0x110>
 80193c6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80193ca:	4631      	mov	r1, r6
 80193cc:	4658      	mov	r0, fp
 80193ce:	4798      	blx	r3
 80193d0:	2800      	cmp	r0, #0
 80193d2:	d0df      	beq.n	8019394 <_scanf_i+0x120>
 80193d4:	6823      	ldr	r3, [r4, #0]
 80193d6:	05d9      	lsls	r1, r3, #23
 80193d8:	d50c      	bpl.n	80193f4 <_scanf_i+0x180>
 80193da:	454d      	cmp	r5, r9
 80193dc:	d908      	bls.n	80193f0 <_scanf_i+0x17c>
 80193de:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80193e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80193e6:	4632      	mov	r2, r6
 80193e8:	4658      	mov	r0, fp
 80193ea:	4798      	blx	r3
 80193ec:	1e6f      	subs	r7, r5, #1
 80193ee:	463d      	mov	r5, r7
 80193f0:	454d      	cmp	r5, r9
 80193f2:	d029      	beq.n	8019448 <_scanf_i+0x1d4>
 80193f4:	6822      	ldr	r2, [r4, #0]
 80193f6:	f012 0210 	ands.w	r2, r2, #16
 80193fa:	d113      	bne.n	8019424 <_scanf_i+0x1b0>
 80193fc:	702a      	strb	r2, [r5, #0]
 80193fe:	6863      	ldr	r3, [r4, #4]
 8019400:	9e00      	ldr	r6, [sp, #0]
 8019402:	4649      	mov	r1, r9
 8019404:	4658      	mov	r0, fp
 8019406:	47b0      	blx	r6
 8019408:	f8da 3000 	ldr.w	r3, [sl]
 801940c:	6821      	ldr	r1, [r4, #0]
 801940e:	1d1a      	adds	r2, r3, #4
 8019410:	f8ca 2000 	str.w	r2, [sl]
 8019414:	f011 0f20 	tst.w	r1, #32
 8019418:	681b      	ldr	r3, [r3, #0]
 801941a:	d010      	beq.n	801943e <_scanf_i+0x1ca>
 801941c:	6018      	str	r0, [r3, #0]
 801941e:	68e3      	ldr	r3, [r4, #12]
 8019420:	3301      	adds	r3, #1
 8019422:	60e3      	str	r3, [r4, #12]
 8019424:	eba5 0509 	sub.w	r5, r5, r9
 8019428:	44a8      	add	r8, r5
 801942a:	6925      	ldr	r5, [r4, #16]
 801942c:	4445      	add	r5, r8
 801942e:	6125      	str	r5, [r4, #16]
 8019430:	2000      	movs	r0, #0
 8019432:	b007      	add	sp, #28
 8019434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019438:	f04f 0800 	mov.w	r8, #0
 801943c:	e7ca      	b.n	80193d4 <_scanf_i+0x160>
 801943e:	07ca      	lsls	r2, r1, #31
 8019440:	bf4c      	ite	mi
 8019442:	8018      	strhmi	r0, [r3, #0]
 8019444:	6018      	strpl	r0, [r3, #0]
 8019446:	e7ea      	b.n	801941e <_scanf_i+0x1aa>
 8019448:	2001      	movs	r0, #1
 801944a:	e7f2      	b.n	8019432 <_scanf_i+0x1be>
 801944c:	08019b8c 	.word	0x08019b8c
 8019450:	08016e81 	.word	0x08016e81
 8019454:	080195f9 	.word	0x080195f9
 8019458:	08019fe5 	.word	0x08019fe5

0801945c <_sbrk_r>:
 801945c:	b538      	push	{r3, r4, r5, lr}
 801945e:	4c06      	ldr	r4, [pc, #24]	; (8019478 <_sbrk_r+0x1c>)
 8019460:	2300      	movs	r3, #0
 8019462:	4605      	mov	r5, r0
 8019464:	4608      	mov	r0, r1
 8019466:	6023      	str	r3, [r4, #0]
 8019468:	f7ed ffc6 	bl	80073f8 <_sbrk>
 801946c:	1c43      	adds	r3, r0, #1
 801946e:	d102      	bne.n	8019476 <_sbrk_r+0x1a>
 8019470:	6823      	ldr	r3, [r4, #0]
 8019472:	b103      	cbz	r3, 8019476 <_sbrk_r+0x1a>
 8019474:	602b      	str	r3, [r5, #0]
 8019476:	bd38      	pop	{r3, r4, r5, pc}
 8019478:	20046cc4 	.word	0x20046cc4

0801947c <__sccl>:
 801947c:	b570      	push	{r4, r5, r6, lr}
 801947e:	780b      	ldrb	r3, [r1, #0]
 8019480:	2b5e      	cmp	r3, #94	; 0x5e
 8019482:	bf13      	iteet	ne
 8019484:	1c4a      	addne	r2, r1, #1
 8019486:	1c8a      	addeq	r2, r1, #2
 8019488:	784b      	ldrbeq	r3, [r1, #1]
 801948a:	2100      	movne	r1, #0
 801948c:	bf08      	it	eq
 801948e:	2101      	moveq	r1, #1
 8019490:	1e44      	subs	r4, r0, #1
 8019492:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8019496:	f804 1f01 	strb.w	r1, [r4, #1]!
 801949a:	42ac      	cmp	r4, r5
 801949c:	d1fb      	bne.n	8019496 <__sccl+0x1a>
 801949e:	b913      	cbnz	r3, 80194a6 <__sccl+0x2a>
 80194a0:	3a01      	subs	r2, #1
 80194a2:	4610      	mov	r0, r2
 80194a4:	bd70      	pop	{r4, r5, r6, pc}
 80194a6:	f081 0401 	eor.w	r4, r1, #1
 80194aa:	54c4      	strb	r4, [r0, r3]
 80194ac:	1c51      	adds	r1, r2, #1
 80194ae:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80194b2:	2d2d      	cmp	r5, #45	; 0x2d
 80194b4:	f101 36ff 	add.w	r6, r1, #4294967295
 80194b8:	460a      	mov	r2, r1
 80194ba:	d006      	beq.n	80194ca <__sccl+0x4e>
 80194bc:	2d5d      	cmp	r5, #93	; 0x5d
 80194be:	d0f0      	beq.n	80194a2 <__sccl+0x26>
 80194c0:	b90d      	cbnz	r5, 80194c6 <__sccl+0x4a>
 80194c2:	4632      	mov	r2, r6
 80194c4:	e7ed      	b.n	80194a2 <__sccl+0x26>
 80194c6:	462b      	mov	r3, r5
 80194c8:	e7ef      	b.n	80194aa <__sccl+0x2e>
 80194ca:	780e      	ldrb	r6, [r1, #0]
 80194cc:	2e5d      	cmp	r6, #93	; 0x5d
 80194ce:	d0fa      	beq.n	80194c6 <__sccl+0x4a>
 80194d0:	42b3      	cmp	r3, r6
 80194d2:	dcf8      	bgt.n	80194c6 <__sccl+0x4a>
 80194d4:	3301      	adds	r3, #1
 80194d6:	429e      	cmp	r6, r3
 80194d8:	54c4      	strb	r4, [r0, r3]
 80194da:	dcfb      	bgt.n	80194d4 <__sccl+0x58>
 80194dc:	3102      	adds	r1, #2
 80194de:	e7e6      	b.n	80194ae <__sccl+0x32>

080194e0 <strncmp>:
 80194e0:	b510      	push	{r4, lr}
 80194e2:	b16a      	cbz	r2, 8019500 <strncmp+0x20>
 80194e4:	3901      	subs	r1, #1
 80194e6:	1884      	adds	r4, r0, r2
 80194e8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80194ec:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80194f0:	4293      	cmp	r3, r2
 80194f2:	d103      	bne.n	80194fc <strncmp+0x1c>
 80194f4:	42a0      	cmp	r0, r4
 80194f6:	d001      	beq.n	80194fc <strncmp+0x1c>
 80194f8:	2b00      	cmp	r3, #0
 80194fa:	d1f5      	bne.n	80194e8 <strncmp+0x8>
 80194fc:	1a98      	subs	r0, r3, r2
 80194fe:	bd10      	pop	{r4, pc}
 8019500:	4610      	mov	r0, r2
 8019502:	e7fc      	b.n	80194fe <strncmp+0x1e>

08019504 <_strtoul_l.isra.0>:
 8019504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019508:	4680      	mov	r8, r0
 801950a:	4689      	mov	r9, r1
 801950c:	4692      	mov	sl, r2
 801950e:	461e      	mov	r6, r3
 8019510:	460f      	mov	r7, r1
 8019512:	463d      	mov	r5, r7
 8019514:	9808      	ldr	r0, [sp, #32]
 8019516:	f815 4b01 	ldrb.w	r4, [r5], #1
 801951a:	f7fe fe4f 	bl	80181bc <__locale_ctype_ptr_l>
 801951e:	4420      	add	r0, r4
 8019520:	7843      	ldrb	r3, [r0, #1]
 8019522:	f013 0308 	ands.w	r3, r3, #8
 8019526:	d130      	bne.n	801958a <_strtoul_l.isra.0+0x86>
 8019528:	2c2d      	cmp	r4, #45	; 0x2d
 801952a:	d130      	bne.n	801958e <_strtoul_l.isra.0+0x8a>
 801952c:	787c      	ldrb	r4, [r7, #1]
 801952e:	1cbd      	adds	r5, r7, #2
 8019530:	2101      	movs	r1, #1
 8019532:	2e00      	cmp	r6, #0
 8019534:	d05c      	beq.n	80195f0 <_strtoul_l.isra.0+0xec>
 8019536:	2e10      	cmp	r6, #16
 8019538:	d109      	bne.n	801954e <_strtoul_l.isra.0+0x4a>
 801953a:	2c30      	cmp	r4, #48	; 0x30
 801953c:	d107      	bne.n	801954e <_strtoul_l.isra.0+0x4a>
 801953e:	782b      	ldrb	r3, [r5, #0]
 8019540:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8019544:	2b58      	cmp	r3, #88	; 0x58
 8019546:	d14e      	bne.n	80195e6 <_strtoul_l.isra.0+0xe2>
 8019548:	786c      	ldrb	r4, [r5, #1]
 801954a:	2610      	movs	r6, #16
 801954c:	3502      	adds	r5, #2
 801954e:	f04f 32ff 	mov.w	r2, #4294967295
 8019552:	2300      	movs	r3, #0
 8019554:	fbb2 f2f6 	udiv	r2, r2, r6
 8019558:	fb06 fc02 	mul.w	ip, r6, r2
 801955c:	ea6f 0c0c 	mvn.w	ip, ip
 8019560:	4618      	mov	r0, r3
 8019562:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8019566:	2f09      	cmp	r7, #9
 8019568:	d817      	bhi.n	801959a <_strtoul_l.isra.0+0x96>
 801956a:	463c      	mov	r4, r7
 801956c:	42a6      	cmp	r6, r4
 801956e:	dd23      	ble.n	80195b8 <_strtoul_l.isra.0+0xb4>
 8019570:	2b00      	cmp	r3, #0
 8019572:	db1e      	blt.n	80195b2 <_strtoul_l.isra.0+0xae>
 8019574:	4282      	cmp	r2, r0
 8019576:	d31c      	bcc.n	80195b2 <_strtoul_l.isra.0+0xae>
 8019578:	d101      	bne.n	801957e <_strtoul_l.isra.0+0x7a>
 801957a:	45a4      	cmp	ip, r4
 801957c:	db19      	blt.n	80195b2 <_strtoul_l.isra.0+0xae>
 801957e:	fb00 4006 	mla	r0, r0, r6, r4
 8019582:	2301      	movs	r3, #1
 8019584:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019588:	e7eb      	b.n	8019562 <_strtoul_l.isra.0+0x5e>
 801958a:	462f      	mov	r7, r5
 801958c:	e7c1      	b.n	8019512 <_strtoul_l.isra.0+0xe>
 801958e:	2c2b      	cmp	r4, #43	; 0x2b
 8019590:	bf04      	itt	eq
 8019592:	1cbd      	addeq	r5, r7, #2
 8019594:	787c      	ldrbeq	r4, [r7, #1]
 8019596:	4619      	mov	r1, r3
 8019598:	e7cb      	b.n	8019532 <_strtoul_l.isra.0+0x2e>
 801959a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801959e:	2f19      	cmp	r7, #25
 80195a0:	d801      	bhi.n	80195a6 <_strtoul_l.isra.0+0xa2>
 80195a2:	3c37      	subs	r4, #55	; 0x37
 80195a4:	e7e2      	b.n	801956c <_strtoul_l.isra.0+0x68>
 80195a6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80195aa:	2f19      	cmp	r7, #25
 80195ac:	d804      	bhi.n	80195b8 <_strtoul_l.isra.0+0xb4>
 80195ae:	3c57      	subs	r4, #87	; 0x57
 80195b0:	e7dc      	b.n	801956c <_strtoul_l.isra.0+0x68>
 80195b2:	f04f 33ff 	mov.w	r3, #4294967295
 80195b6:	e7e5      	b.n	8019584 <_strtoul_l.isra.0+0x80>
 80195b8:	2b00      	cmp	r3, #0
 80195ba:	da09      	bge.n	80195d0 <_strtoul_l.isra.0+0xcc>
 80195bc:	2322      	movs	r3, #34	; 0x22
 80195be:	f8c8 3000 	str.w	r3, [r8]
 80195c2:	f04f 30ff 	mov.w	r0, #4294967295
 80195c6:	f1ba 0f00 	cmp.w	sl, #0
 80195ca:	d107      	bne.n	80195dc <_strtoul_l.isra.0+0xd8>
 80195cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80195d0:	b101      	cbz	r1, 80195d4 <_strtoul_l.isra.0+0xd0>
 80195d2:	4240      	negs	r0, r0
 80195d4:	f1ba 0f00 	cmp.w	sl, #0
 80195d8:	d0f8      	beq.n	80195cc <_strtoul_l.isra.0+0xc8>
 80195da:	b10b      	cbz	r3, 80195e0 <_strtoul_l.isra.0+0xdc>
 80195dc:	f105 39ff 	add.w	r9, r5, #4294967295
 80195e0:	f8ca 9000 	str.w	r9, [sl]
 80195e4:	e7f2      	b.n	80195cc <_strtoul_l.isra.0+0xc8>
 80195e6:	2430      	movs	r4, #48	; 0x30
 80195e8:	2e00      	cmp	r6, #0
 80195ea:	d1b0      	bne.n	801954e <_strtoul_l.isra.0+0x4a>
 80195ec:	2608      	movs	r6, #8
 80195ee:	e7ae      	b.n	801954e <_strtoul_l.isra.0+0x4a>
 80195f0:	2c30      	cmp	r4, #48	; 0x30
 80195f2:	d0a4      	beq.n	801953e <_strtoul_l.isra.0+0x3a>
 80195f4:	260a      	movs	r6, #10
 80195f6:	e7aa      	b.n	801954e <_strtoul_l.isra.0+0x4a>

080195f8 <_strtoul_r>:
 80195f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80195fa:	4c06      	ldr	r4, [pc, #24]	; (8019614 <_strtoul_r+0x1c>)
 80195fc:	4d06      	ldr	r5, [pc, #24]	; (8019618 <_strtoul_r+0x20>)
 80195fe:	6824      	ldr	r4, [r4, #0]
 8019600:	6a24      	ldr	r4, [r4, #32]
 8019602:	2c00      	cmp	r4, #0
 8019604:	bf08      	it	eq
 8019606:	462c      	moveq	r4, r5
 8019608:	9400      	str	r4, [sp, #0]
 801960a:	f7ff ff7b 	bl	8019504 <_strtoul_l.isra.0>
 801960e:	b003      	add	sp, #12
 8019610:	bd30      	pop	{r4, r5, pc}
 8019612:	bf00      	nop
 8019614:	2000000c 	.word	0x2000000c
 8019618:	20000070 	.word	0x20000070

0801961c <__submore>:
 801961c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019620:	460c      	mov	r4, r1
 8019622:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8019624:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019628:	4299      	cmp	r1, r3
 801962a:	d11d      	bne.n	8019668 <__submore+0x4c>
 801962c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8019630:	f7ff fa66 	bl	8018b00 <_malloc_r>
 8019634:	b918      	cbnz	r0, 801963e <__submore+0x22>
 8019636:	f04f 30ff 	mov.w	r0, #4294967295
 801963a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801963e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019642:	63a3      	str	r3, [r4, #56]	; 0x38
 8019644:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8019648:	6360      	str	r0, [r4, #52]	; 0x34
 801964a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801964e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8019652:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8019656:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801965a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801965e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8019662:	6020      	str	r0, [r4, #0]
 8019664:	2000      	movs	r0, #0
 8019666:	e7e8      	b.n	801963a <__submore+0x1e>
 8019668:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801966a:	0077      	lsls	r7, r6, #1
 801966c:	463a      	mov	r2, r7
 801966e:	f000 f837 	bl	80196e0 <_realloc_r>
 8019672:	4605      	mov	r5, r0
 8019674:	2800      	cmp	r0, #0
 8019676:	d0de      	beq.n	8019636 <__submore+0x1a>
 8019678:	eb00 0806 	add.w	r8, r0, r6
 801967c:	4601      	mov	r1, r0
 801967e:	4632      	mov	r2, r6
 8019680:	4640      	mov	r0, r8
 8019682:	f7fe fdd7 	bl	8018234 <memcpy>
 8019686:	f8c4 8000 	str.w	r8, [r4]
 801968a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801968e:	e7e9      	b.n	8019664 <__submore+0x48>

08019690 <__ascii_wctomb>:
 8019690:	b149      	cbz	r1, 80196a6 <__ascii_wctomb+0x16>
 8019692:	2aff      	cmp	r2, #255	; 0xff
 8019694:	bf85      	ittet	hi
 8019696:	238a      	movhi	r3, #138	; 0x8a
 8019698:	6003      	strhi	r3, [r0, #0]
 801969a:	700a      	strbls	r2, [r1, #0]
 801969c:	f04f 30ff 	movhi.w	r0, #4294967295
 80196a0:	bf98      	it	ls
 80196a2:	2001      	movls	r0, #1
 80196a4:	4770      	bx	lr
 80196a6:	4608      	mov	r0, r1
 80196a8:	4770      	bx	lr

080196aa <memmove>:
 80196aa:	4288      	cmp	r0, r1
 80196ac:	b510      	push	{r4, lr}
 80196ae:	eb01 0302 	add.w	r3, r1, r2
 80196b2:	d807      	bhi.n	80196c4 <memmove+0x1a>
 80196b4:	1e42      	subs	r2, r0, #1
 80196b6:	4299      	cmp	r1, r3
 80196b8:	d00a      	beq.n	80196d0 <memmove+0x26>
 80196ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80196be:	f802 4f01 	strb.w	r4, [r2, #1]!
 80196c2:	e7f8      	b.n	80196b6 <memmove+0xc>
 80196c4:	4283      	cmp	r3, r0
 80196c6:	d9f5      	bls.n	80196b4 <memmove+0xa>
 80196c8:	1881      	adds	r1, r0, r2
 80196ca:	1ad2      	subs	r2, r2, r3
 80196cc:	42d3      	cmn	r3, r2
 80196ce:	d100      	bne.n	80196d2 <memmove+0x28>
 80196d0:	bd10      	pop	{r4, pc}
 80196d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80196d6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80196da:	e7f7      	b.n	80196cc <memmove+0x22>

080196dc <__malloc_lock>:
 80196dc:	4770      	bx	lr

080196de <__malloc_unlock>:
 80196de:	4770      	bx	lr

080196e0 <_realloc_r>:
 80196e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80196e2:	4607      	mov	r7, r0
 80196e4:	4614      	mov	r4, r2
 80196e6:	460e      	mov	r6, r1
 80196e8:	b921      	cbnz	r1, 80196f4 <_realloc_r+0x14>
 80196ea:	4611      	mov	r1, r2
 80196ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80196f0:	f7ff ba06 	b.w	8018b00 <_malloc_r>
 80196f4:	b922      	cbnz	r2, 8019700 <_realloc_r+0x20>
 80196f6:	f7ff f9b5 	bl	8018a64 <_free_r>
 80196fa:	4625      	mov	r5, r4
 80196fc:	4628      	mov	r0, r5
 80196fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019700:	f000 f814 	bl	801972c <_malloc_usable_size_r>
 8019704:	42a0      	cmp	r0, r4
 8019706:	d20f      	bcs.n	8019728 <_realloc_r+0x48>
 8019708:	4621      	mov	r1, r4
 801970a:	4638      	mov	r0, r7
 801970c:	f7ff f9f8 	bl	8018b00 <_malloc_r>
 8019710:	4605      	mov	r5, r0
 8019712:	2800      	cmp	r0, #0
 8019714:	d0f2      	beq.n	80196fc <_realloc_r+0x1c>
 8019716:	4631      	mov	r1, r6
 8019718:	4622      	mov	r2, r4
 801971a:	f7fe fd8b 	bl	8018234 <memcpy>
 801971e:	4631      	mov	r1, r6
 8019720:	4638      	mov	r0, r7
 8019722:	f7ff f99f 	bl	8018a64 <_free_r>
 8019726:	e7e9      	b.n	80196fc <_realloc_r+0x1c>
 8019728:	4635      	mov	r5, r6
 801972a:	e7e7      	b.n	80196fc <_realloc_r+0x1c>

0801972c <_malloc_usable_size_r>:
 801972c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019730:	1f18      	subs	r0, r3, #4
 8019732:	2b00      	cmp	r3, #0
 8019734:	bfbc      	itt	lt
 8019736:	580b      	ldrlt	r3, [r1, r0]
 8019738:	18c0      	addlt	r0, r0, r3
 801973a:	4770      	bx	lr

0801973c <_init>:
 801973c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801973e:	bf00      	nop
 8019740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019742:	bc08      	pop	{r3}
 8019744:	469e      	mov	lr, r3
 8019746:	4770      	bx	lr

08019748 <_fini>:
 8019748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801974a:	bf00      	nop
 801974c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801974e:	bc08      	pop	{r3}
 8019750:	469e      	mov	lr, r3
 8019752:	4770      	bx	lr
