// Seed: 4281364917
module module_0 (
    input tri1 id_0,
    input supply0 id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5
);
  wire id_7;
  or (id_5, id_4, id_3, id_7);
  module_0(
      id_3, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
