Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
