#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14d815f40 .scope module, "alu_manual_test" "alu_manual_test" 2 3;
 .timescale -9 -12;
v0x14d829e10_0 .var "a", 7 0;
v0x14d829ee0_0 .var "alu_en", 0 0;
v0x14d829f70_0 .var "alu_func", 3 0;
v0x14d82a040_0 .var "b", 7 0;
v0x14d82a110_0 .var "clk", 0 0;
v0x14d82a220_0 .net "out", 7 0, L_0x14d82a380;  1 drivers
v0x14d82a2f0_0 .var "reset", 0 0;
S_0x14d815be0 .scope module, "inst_alu" "wrapper_alu" 2 35, 3 7 0, S_0x14d815f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 8 "a";
    .port_info 5 /INPUT 8 "b";
    .port_info 6 /OUTPUT 8 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
v0x14d829730_0 .net "a", 7 0, v0x14d829e10_0;  1 drivers
v0x14d8297c0_0 .net "alu_en", 0 0, v0x14d829ee0_0;  1 drivers
v0x14d829850_0 .net "alu_func", 3 0, v0x14d829f70_0;  1 drivers
v0x14d829900_0 .net "b", 7 0, v0x14d82a040_0;  1 drivers
v0x14d8299b0_0 .net "clk", 0 0, v0x14d82a110_0;  1 drivers
v0x14d829a80_0 .net "cmp_eq", 0 0, L_0x14d82a3f0;  1 drivers
v0x14d829b30_0 .net "cmp_lt", 0 0, L_0x14d82a4a0;  1 drivers
v0x14d829be0_0 .net "out", 7 0, L_0x14d82a380;  alias, 1 drivers
v0x14d829c90_0 .net "reset", 0 0, v0x14d82a2f0_0;  1 drivers
S_0x14d819eb0 .scope module, "inst_alu" "alu" 3 25, 4 13 0, S_0x14d815be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 8 "a";
    .port_info 5 /INPUT 8 "b";
    .port_info 6 /OUTPUT 8 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x14d80b990 .param/l "alu_add" 1 4 32, C4<0000>;
P_0x14d80b9d0 .param/l "alu_and" 1 4 36, C4<0100>;
P_0x14d80ba10 .param/l "alu_cmp" 1 4 40, C4<1000>;
P_0x14d80ba50 .param/l "alu_div" 1 4 35, C4<0011>;
P_0x14d80ba90 .param/l "alu_mul" 1 4 34, C4<0010>;
P_0x14d80bad0 .param/l "alu_or" 1 4 37, C4<0101>;
P_0x14d80bb10 .param/l "alu_sll" 1 4 39, C4<0111>;
P_0x14d80bb50 .param/l "alu_srl" 1 4 38, C4<0110>;
P_0x14d80bb90 .param/l "alu_sub" 1 4 33, C4<0001>;
L_0x14d82a380 .functor BUFZ 8, v0x14d828ea0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14d82a3f0 .functor BUFZ 1, v0x14d829330_0, C4<0>, C4<0>, C4<0>;
L_0x14d82a4a0 .functor BUFZ 1, v0x14d8293c0_0, C4<0>, C4<0>, C4<0>;
L_0x14d82a550 .functor BUFZ 1, v0x14d829460_0, C4<0>, C4<0>, C4<0>;
v0x14d815960_0 .net "a", 7 0, v0x14d829e10_0;  alias, 1 drivers
v0x14d828d40_0 .net "alu_en", 0 0, v0x14d829ee0_0;  alias, 1 drivers
v0x14d828de0_0 .net "alu_func", 3 0, v0x14d829f70_0;  alias, 1 drivers
v0x14d828ea0_0 .var "alu_reg_out", 7 0;
v0x14d828f50_0 .net "b", 7 0, v0x14d82a040_0;  alias, 1 drivers
v0x14d829040_0 .net "clk", 0 0, v0x14d82a110_0;  alias, 1 drivers
v0x14d8290e0_0 .net "cmp_eq", 0 0, L_0x14d82a3f0;  alias, 1 drivers
v0x14d829180_0 .net "cmp_lt", 0 0, L_0x14d82a4a0;  alias, 1 drivers
v0x14d829220_0 .net "cmp_lte", 0 0, L_0x14d82a550;  1 drivers
v0x14d829330_0 .var "cmp_reg_eq", 0 0;
v0x14d8293c0_0 .var "cmp_reg_lt", 0 0;
v0x14d829460_0 .var "cmp_reg_lte", 0 0;
v0x14d829500_0 .net "out", 7 0, L_0x14d82a380;  alias, 1 drivers
v0x14d8295b0_0 .net "reset", 0 0, v0x14d82a2f0_0;  alias, 1 drivers
E_0x14d80eb30 .event posedge, v0x14d829040_0;
    .scope S_0x14d819eb0;
T_0 ;
    %wait E_0x14d80eb30;
    %load/vec4 v0x14d8295b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14d828ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d8293c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d829460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d829330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14d828d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14d828de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.4 ;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %add;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.5 ;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %sub;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.6 ;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %mul;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.7 ;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %div;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.8 ;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %and;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.9 ;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %or;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.10 ;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %and;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.11 ;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.12 ;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x14d828ea0_0, 0;
    %jmp T_0.15;
T_0.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14d828ea0_0, 0;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x14d8293c0_0, 0;
    %load/vec4 v0x14d815960_0;
    %load/vec4 v0x14d828f50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x14d829330_0, 0;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14d815be0;
T_1 ;
    %vpi_call 3 39 "$dumpfile", "minigpu_alu.vcd" {0 0 0};
    %vpi_call 3 40 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x14d815be0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14d815f40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d82a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d82a2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d829ee0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14d829f70_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14d829e10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14d82a040_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x14d815f40;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0x14d82a110_0;
    %nor/r;
    %store/vec4 v0x14d82a110_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14d815f40;
T_4 ;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d82a2f0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d82a2f0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d829ee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14d829f70_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x14d829e10_0, 0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x14d82a040_0, 0;
    %delay 10000, 0;
    %delay 50000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu_manual_test.v";
    "./../../wrapper/alu/wrapper_alu.v";
    "./../../src/alu/alu.v";
