{"position": "Design Verification Engineer", "company": "Intel Corporation", "profiles": ["Experience Design Verification Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Israel Pre-Si Verification Engineer at Intel\u2019s Camera and Imaging Group. Responsibilities include IPs RTL and Verification integration, IP ownership and releases, execution with tight schedule, writing and implementing validation plans while keeping external and internal Verification methodologies such as OVM (SystemVerilog).  Student Intel Corporation September 2012  \u2013  February 2014  (1 year 6 months) Israel Pre-Si verification student. Responsible for Power Management verification. Design Verification Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Israel Pre-Si Verification Engineer at Intel\u2019s Camera and Imaging Group. Responsibilities include IPs RTL and Verification integration, IP ownership and releases, execution with tight schedule, writing and implementing validation plans while keeping external and internal Verification methodologies such as OVM (SystemVerilog).  Design Verification Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Israel Pre-Si Verification Engineer at Intel\u2019s Camera and Imaging Group. Responsibilities include IPs RTL and Verification integration, IP ownership and releases, execution with tight schedule, writing and implementing validation plans while keeping external and internal Verification methodologies such as OVM (SystemVerilog).  Student Intel Corporation September 2012  \u2013  February 2014  (1 year 6 months) Israel Pre-Si verification student. Responsible for Power Management verification. Student Intel Corporation September 2012  \u2013  February 2014  (1 year 6 months) Israel Pre-Si verification student. Responsible for Power Management verification. Languages English Native or bilingual proficiency Hebrew Full professional proficiency English Native or bilingual proficiency Hebrew Full professional proficiency English Native or bilingual proficiency Hebrew Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills C Verilog Formal Verification Open Verification... SystemVerilog MIPI CSI Perl OOP Debugging Linux Matlab VHDL Synopsys tools Microsoft Office Unix TCL Electrical Engineering Hebrew Specman Processors CCNA Programming See 8+ \u00a0 \u00a0 See less Skills  C Verilog Formal Verification Open Verification... SystemVerilog MIPI CSI Perl OOP Debugging Linux Matlab VHDL Synopsys tools Microsoft Office Unix TCL Electrical Engineering Hebrew Specman Processors CCNA Programming See 8+ \u00a0 \u00a0 See less C Verilog Formal Verification Open Verification... SystemVerilog MIPI CSI Perl OOP Debugging Linux Matlab VHDL Synopsys tools Microsoft Office Unix TCL Electrical Engineering Hebrew Specman Processors CCNA Programming See 8+ \u00a0 \u00a0 See less C Verilog Formal Verification Open Verification... SystemVerilog MIPI CSI Perl OOP Debugging Linux Matlab VHDL Synopsys tools Microsoft Office Unix TCL Electrical Engineering Hebrew Specman Processors CCNA Programming See 8+ \u00a0 \u00a0 See less Education Tel Aviv University Bachelor\u2019s Degree,  Electrical and Electronics Engineering 2010  \u2013 2015 Activities and Societies:\u00a0 Represented TAU at EUREL \"Management Cup 2014\" Finals at Berlin ,  Germany.\nFinal Project: Formal Verification of Image processing algorithm (JasperGold). Ha'emek Ha'maravi 2001  \u2013 2004 CCNA at CISCO. Activities and Societies:\u00a0 Complete bagrut at Computer Science. Tel Aviv University Bachelor\u2019s Degree,  Electrical and Electronics Engineering 2010  \u2013 2015 Activities and Societies:\u00a0 Represented TAU at EUREL \"Management Cup 2014\" Finals at Berlin ,  Germany.\nFinal Project: Formal Verification of Image processing algorithm (JasperGold). Tel Aviv University Bachelor\u2019s Degree,  Electrical and Electronics Engineering 2010  \u2013 2015 Activities and Societies:\u00a0 Represented TAU at EUREL \"Management Cup 2014\" Finals at Berlin ,  Germany.\nFinal Project: Formal Verification of Image processing algorithm (JasperGold). Tel Aviv University Bachelor\u2019s Degree,  Electrical and Electronics Engineering 2010  \u2013 2015 Activities and Societies:\u00a0 Represented TAU at EUREL \"Management Cup 2014\" Finals at Berlin ,  Germany.\nFinal Project: Formal Verification of Image processing algorithm (JasperGold). Ha'emek Ha'maravi 2001  \u2013 2004 CCNA at CISCO. Activities and Societies:\u00a0 Complete bagrut at Computer Science. Ha'emek Ha'maravi 2001  \u2013 2004 CCNA at CISCO. Activities and Societies:\u00a0 Complete bagrut at Computer Science. Ha'emek Ha'maravi 2001  \u2013 2004 CCNA at CISCO. Activities and Societies:\u00a0 Complete bagrut at Computer Science. ", "Experience Sr. Design Verification Engineer Intel Corporation September 2010  \u2013 Present (5 years) Santa Clara, California * Verification of Reset and Power Management features for Xeon Phi\u2122 - Intel\u00ae Many Integrated Core (Intel\u00ae MIC) products Design Verification Engineer Intel Corporation August 2008  \u2013  September 2010  (2 years 2 months) Santa Clara, California * Responsible for verification of graphics funtional units. \n* Developed testplans, post processing scripts and Specman verification environment. Component Design Engineer Intel Corporation January 2006  \u2013  July 2008  (2 years 7 months) Folsom, California * Responsible for 2D Graphics Block integration and verification of 2D Display units. \n* Involved in developing test plans, verification environment and post processing scripts for debug of display units. Sr. Design Verification Engineer Intel Corporation September 2010  \u2013 Present (5 years) Santa Clara, California * Verification of Reset and Power Management features for Xeon Phi\u2122 - Intel\u00ae Many Integrated Core (Intel\u00ae MIC) products Sr. Design Verification Engineer Intel Corporation September 2010  \u2013 Present (5 years) Santa Clara, California * Verification of Reset and Power Management features for Xeon Phi\u2122 - Intel\u00ae Many Integrated Core (Intel\u00ae MIC) products Design Verification Engineer Intel Corporation August 2008  \u2013  September 2010  (2 years 2 months) Santa Clara, California * Responsible for verification of graphics funtional units. \n* Developed testplans, post processing scripts and Specman verification environment. Design Verification Engineer Intel Corporation August 2008  \u2013  September 2010  (2 years 2 months) Santa Clara, California * Responsible for verification of graphics funtional units. \n* Developed testplans, post processing scripts and Specman verification environment. Component Design Engineer Intel Corporation January 2006  \u2013  July 2008  (2 years 7 months) Folsom, California * Responsible for 2D Graphics Block integration and verification of 2D Display units. \n* Involved in developing test plans, verification environment and post processing scripts for debug of display units. Component Design Engineer Intel Corporation January 2006  \u2013  July 2008  (2 years 7 months) Folsom, California * Responsible for 2D Graphics Block integration and verification of 2D Display units. \n* Involved in developing test plans, verification environment and post processing scripts for debug of display units. Skills Verilog ASIC IC VLSI Semiconductors SystemVerilog RTL design Debugging CMOS EDA Skills  Verilog ASIC IC VLSI Semiconductors SystemVerilog RTL design Debugging CMOS EDA Verilog ASIC IC VLSI Semiconductors SystemVerilog RTL design Debugging CMOS EDA Verilog ASIC IC VLSI Semiconductors SystemVerilog RTL design Debugging CMOS EDA Education Arizona State University MS,  Electronics 2003  \u2013 2005 Arizona State University MS,  Electronics 2003  \u2013 2005 Arizona State University MS,  Electronics 2003  \u2013 2005 Arizona State University MS,  Electronics 2003  \u2013 2005 ", "Summary 3 + Yrs of Experience in SOC Pre- Si Validation. \nKnowledge of eMMC 5.0/SDIO 3.0 controller architecture and design. \neMMC5.0 Jedec Protocol, SD/SDIO 3.0 protocol.  \nExperience in OVM/Saola Test Bench Environment. \nExperience in Writing Test Plan and providing review. \nExperience in Unit Level Validation of IP which includes writing tests, assertions and coverage based on System Verilog. \nDebugging Skills in VCS and ACE tools. \nExperience in GLS for PHY blocks.  \nExperience in SOC GLS and Timing Simulations. Summary 3 + Yrs of Experience in SOC Pre- Si Validation. \nKnowledge of eMMC 5.0/SDIO 3.0 controller architecture and design. \neMMC5.0 Jedec Protocol, SD/SDIO 3.0 protocol.  \nExperience in OVM/Saola Test Bench Environment. \nExperience in Writing Test Plan and providing review. \nExperience in Unit Level Validation of IP which includes writing tests, assertions and coverage based on System Verilog. \nDebugging Skills in VCS and ACE tools. \nExperience in GLS for PHY blocks.  \nExperience in SOC GLS and Timing Simulations. 3 + Yrs of Experience in SOC Pre- Si Validation. \nKnowledge of eMMC 5.0/SDIO 3.0 controller architecture and design. \neMMC5.0 Jedec Protocol, SD/SDIO 3.0 protocol.  \nExperience in OVM/Saola Test Bench Environment. \nExperience in Writing Test Plan and providing review. \nExperience in Unit Level Validation of IP which includes writing tests, assertions and coverage based on System Verilog. \nDebugging Skills in VCS and ACE tools. \nExperience in GLS for PHY blocks.  \nExperience in SOC GLS and Timing Simulations. 3 + Yrs of Experience in SOC Pre- Si Validation. \nKnowledge of eMMC 5.0/SDIO 3.0 controller architecture and design. \neMMC5.0 Jedec Protocol, SD/SDIO 3.0 protocol.  \nExperience in OVM/Saola Test Bench Environment. \nExperience in Writing Test Plan and providing review. \nExperience in Unit Level Validation of IP which includes writing tests, assertions and coverage based on System Verilog. \nDebugging Skills in VCS and ACE tools. \nExperience in GLS for PHY blocks.  \nExperience in SOC GLS and Timing Simulations. Experience Design Verification Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) hillsboro, oregon Pre Silicon Validation Engineer Intel Corporation September 2010  \u2013  August 2014  (4 years) folsom, ca Completely owned validation owner for eMMC/SDIO cluster in SOC environment. \nCompiled & provided test plan reviews for eMMC/SDIO which is part of South Complex environment.  \nDeveloped cluster level test bench for eMMC validation based on OVM and Saola environment. Developed and debugged tests for the same block based on System Verilog.  \nDeveloped expertise in writing scoreboard, monitors and test islands for eMMC/SDIO. \nDeveloped expertise in writing and debugging black box assertions/ IP assertions. \nDeveloped and debugged Power Management test sequences and auto clock gating sequences. \nDeveloped and debugged coverage for the same cluster using CORAL tool. \nFamiliar with/Debugged eMMC Real Firmware code in Pre-Si environment. \nDeveloped expertise debugging test cases in Soc environment with ACE Verdi/Debussy tool. \nDeveloped expertise in Perl/Python Script for automation. Software Intern Intel Corporation May 2010  \u2013  September 2010  (5 months) Chandler, Arizona Developed/Debugged key modules of the client & server interaction for a prototype model, establishing APIs and writing unit tests to ensure high quality. Software Engineer Infosys July 2007  \u2013  July 2008  (1 year 1 month) Design Verification Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) hillsboro, oregon Design Verification Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) hillsboro, oregon Pre Silicon Validation Engineer Intel Corporation September 2010  \u2013  August 2014  (4 years) folsom, ca Completely owned validation owner for eMMC/SDIO cluster in SOC environment. \nCompiled & provided test plan reviews for eMMC/SDIO which is part of South Complex environment.  \nDeveloped cluster level test bench for eMMC validation based on OVM and Saola environment. Developed and debugged tests for the same block based on System Verilog.  \nDeveloped expertise in writing scoreboard, monitors and test islands for eMMC/SDIO. \nDeveloped expertise in writing and debugging black box assertions/ IP assertions. \nDeveloped and debugged Power Management test sequences and auto clock gating sequences. \nDeveloped and debugged coverage for the same cluster using CORAL tool. \nFamiliar with/Debugged eMMC Real Firmware code in Pre-Si environment. \nDeveloped expertise debugging test cases in Soc environment with ACE Verdi/Debussy tool. \nDeveloped expertise in Perl/Python Script for automation. Pre Silicon Validation Engineer Intel Corporation September 2010  \u2013  August 2014  (4 years) folsom, ca Completely owned validation owner for eMMC/SDIO cluster in SOC environment. \nCompiled & provided test plan reviews for eMMC/SDIO which is part of South Complex environment.  \nDeveloped cluster level test bench for eMMC validation based on OVM and Saola environment. Developed and debugged tests for the same block based on System Verilog.  \nDeveloped expertise in writing scoreboard, monitors and test islands for eMMC/SDIO. \nDeveloped expertise in writing and debugging black box assertions/ IP assertions. \nDeveloped and debugged Power Management test sequences and auto clock gating sequences. \nDeveloped and debugged coverage for the same cluster using CORAL tool. \nFamiliar with/Debugged eMMC Real Firmware code in Pre-Si environment. \nDeveloped expertise debugging test cases in Soc environment with ACE Verdi/Debussy tool. \nDeveloped expertise in Perl/Python Script for automation. Software Intern Intel Corporation May 2010  \u2013  September 2010  (5 months) Chandler, Arizona Developed/Debugged key modules of the client & server interaction for a prototype model, establishing APIs and writing unit tests to ensure high quality. Software Intern Intel Corporation May 2010  \u2013  September 2010  (5 months) Chandler, Arizona Developed/Debugged key modules of the client & server interaction for a prototype model, establishing APIs and writing unit tests to ensure high quality. Software Engineer Infosys July 2007  \u2013  July 2008  (1 year 1 month) Software Engineer Infosys July 2007  \u2013  July 2008  (1 year 1 month) Skills Validation Verilog Functional Verification System Verification RTL verification Unix Linux ACE Debugging Firmware Power Management Clocking Coral C++ Language Device Drivers SoC SystemVerilog Open Verification... See 3+ \u00a0 \u00a0 See less Skills  Validation Verilog Functional Verification System Verification RTL verification Unix Linux ACE Debugging Firmware Power Management Clocking Coral C++ Language Device Drivers SoC SystemVerilog Open Verification... See 3+ \u00a0 \u00a0 See less Validation Verilog Functional Verification System Verification RTL verification Unix Linux ACE Debugging Firmware Power Management Clocking Coral C++ Language Device Drivers SoC SystemVerilog Open Verification... See 3+ \u00a0 \u00a0 See less Validation Verilog Functional Verification System Verification RTL verification Unix Linux ACE Debugging Firmware Power Management Clocking Coral C++ Language Device Drivers SoC SystemVerilog Open Verification... See 3+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Master of Science (M.S.),  Electrical and Electronics Engineering 2008  \u2013 2010 Anna University Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2003  \u2013 2007 The University of Texas at Arlington Master of Science (M.S.),  Electrical and Electronics Engineering 2008  \u2013 2010 The University of Texas at Arlington Master of Science (M.S.),  Electrical and Electronics Engineering 2008  \u2013 2010 The University of Texas at Arlington Master of Science (M.S.),  Electrical and Electronics Engineering 2008  \u2013 2010 Anna University Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2003  \u2013 2007 Anna University Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2003  \u2013 2007 Anna University Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2003  \u2013 2007 Honors & Awards Department Recognition Award Intel February 2013 For completing Initial Android Boot in platform Spontaneous Recognition Award Intel February 2014 Completing Mixed Signal Validation Task for EMMC5.0 in SOC environment Department Recognition Award Intel August 2011 Completing SOC GLS Timing Simulation with SDF annotation. Department Recognition Award Intel February 2013 For completing Initial Android Boot in platform Department Recognition Award Intel February 2013 For completing Initial Android Boot in platform Department Recognition Award Intel February 2013 For completing Initial Android Boot in platform Spontaneous Recognition Award Intel February 2014 Completing Mixed Signal Validation Task for EMMC5.0 in SOC environment Spontaneous Recognition Award Intel February 2014 Completing Mixed Signal Validation Task for EMMC5.0 in SOC environment Spontaneous Recognition Award Intel February 2014 Completing Mixed Signal Validation Task for EMMC5.0 in SOC environment Department Recognition Award Intel August 2011 Completing SOC GLS Timing Simulation with SDF annotation. Department Recognition Award Intel August 2011 Completing SOC GLS Timing Simulation with SDF annotation. Department Recognition Award Intel August 2011 Completing SOC GLS Timing Simulation with SDF annotation. ", "Summary Seeking a good opportunity that will utilize my experience in verification and development of protocol verification components in a good company that enables me to maximize my skills, increase my practical experience, fulfil my personal ambitions and expand my knowledge. Summary Seeking a good opportunity that will utilize my experience in verification and development of protocol verification components in a good company that enables me to maximize my skills, increase my practical experience, fulfil my personal ambitions and expand my knowledge. Seeking a good opportunity that will utilize my experience in verification and development of protocol verification components in a good company that enables me to maximize my skills, increase my practical experience, fulfil my personal ambitions and expand my knowledge. Seeking a good opportunity that will utilize my experience in verification and development of protocol verification components in a good company that enables me to maximize my skills, increase my practical experience, fulfil my personal ambitions and expand my knowledge. Experience Design Verification Engineer Intel Corporation November 2014  \u2013 Present (10 months) Bengaluru Area, India working on SOC verification Design Verification Engineer Ericsson India Limited October 2013  \u2013  November 2014  (1 year 2 months) Bangalore Currently handling DDR controller subsystem verification as well as Clock Gen verification Design Verification Engineer Sasken September 2011  \u2013  October 2013  (2 years 2 months) Bangalore Verification using System Verilog/UVM, Specman/eRM Design Verification Engineer Intel Corporation November 2014  \u2013 Present (10 months) Bengaluru Area, India working on SOC verification Design Verification Engineer Intel Corporation November 2014  \u2013 Present (10 months) Bengaluru Area, India working on SOC verification Design Verification Engineer Ericsson India Limited October 2013  \u2013  November 2014  (1 year 2 months) Bangalore Currently handling DDR controller subsystem verification as well as Clock Gen verification Design Verification Engineer Ericsson India Limited October 2013  \u2013  November 2014  (1 year 2 months) Bangalore Currently handling DDR controller subsystem verification as well as Clock Gen verification Design Verification Engineer Sasken September 2011  \u2013  October 2013  (2 years 2 months) Bangalore Verification using System Verilog/UVM, Specman/eRM Design Verification Engineer Sasken September 2011  \u2013  October 2013  (2 years 2 months) Bangalore Verification using System Verilog/UVM, Specman/eRM Languages Kannada Native or bilingual proficiency English Professional working proficiency Hindi Elementary proficiency Kannada Native or bilingual proficiency English Professional working proficiency Hindi Elementary proficiency Kannada Native or bilingual proficiency English Professional working proficiency Hindi Elementary proficiency Native or bilingual proficiency Professional working proficiency Elementary proficiency Skills C Debugging SystemVerilog System Verilog Specman Verilog UVM OVM eRM OOPs Perl Scripting ARM Architecture LPDDR2 controller Skills  C Debugging SystemVerilog System Verilog Specman Verilog UVM OVM eRM OOPs Perl Scripting ARM Architecture LPDDR2 controller C Debugging SystemVerilog System Verilog Specman Verilog UVM OVM eRM OOPs Perl Scripting ARM Architecture LPDDR2 controller C Debugging SystemVerilog System Verilog Specman Verilog UVM OVM eRM OOPs Perl Scripting ARM Architecture LPDDR2 controller Education Visvesvaraya Technological University Bachelor of Engineering (BE),  Electronics and Communications Engineering , 76.40% 2007  \u2013 2011 Visvesvaraya Technological University Bachelor of Engineering (BE),  Electronics and Communications Engineering , 76.40% 2007  \u2013 2011 Visvesvaraya Technological University Bachelor of Engineering (BE),  Electronics and Communications Engineering , 76.40% 2007  \u2013 2011 Visvesvaraya Technological University Bachelor of Engineering (BE),  Electronics and Communications Engineering , 76.40% 2007  \u2013 2011 ", "Experience Design Verification Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Digital Design Engineer Finisar June 2010  \u2013  July 2013  (3 years 2 months) \u2022\tResponsible for the verification of FCC (Finisar Controller Chip). \n\u2022\tDeveloped testcases for FCC instruction set, Inter Chip Communication, memory test. \n\u2022\tCreate and debug testvectors for FCC using modelsim. \n\u2022\tDeveloped algorithms for FCC firmware library using assembly language. \n\u2022\tEmulation of FCC design using FPGA board. ASIC verification engineer e-Infochips October 2006  \u2013  October 2008  (2 years 1 month) \u2022 Development, verification and maintenance of Ethernet, HDMI, SPI4.2, I2C and SPI eVCs \n\u2022 Acted as the team lead for the customer support of the eVCs \n\u2022 Development, verification and maintenance of Ethernet eVCs with various interfaces like MII, GMII, XGMII, XAUI and XSBI \n\u2022 SPI4.2 Link DUT Verification \n\u2022 Verification of GEM (Gigabit Ethernet MAC) RTL using FIFO interface with Ethernet eVCs \n\u2022 Develop Verification Environments , Prepare the Test Plan, Verification Plan, Write testcases, failure analysis, running regressions, obtaining 100% functional, code coverage Test engineer Physical Research Laboratory July 2006  \u2013  September 2006  (3 months) \u2022 Responsible for design and test of board level circuits for telescope maintenance at R&D Dept. \u2013 Astronomy & Astrophysics Division at Mt. Abu, Gurushikhar observatory \n\u2022 Designed and tested IR remote control for telescope dome control and switching relay control circuit. Test engineer Maharshi Electronics Systems June 2005  \u2013  June 2006  (1 year 1 month) \u2022 Responsible Design and testing of board level circuits. \n\u2022 Developed and tested Interface of bolometer with PC, capacitance measurement system and 100x1 Mux circuit \nfor \u201cDefense research and development organization\u201d (DRDO) \n\u2022 Designed and tested IR Pre-amplifier for \u201cIndian Space Research Organization\u201d(ISRO) \n\u2022 Responsible for IT maintenance and bring-up/maintenance of PC hardware. Design Verification Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Design Verification Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Digital Design Engineer Finisar June 2010  \u2013  July 2013  (3 years 2 months) \u2022\tResponsible for the verification of FCC (Finisar Controller Chip). \n\u2022\tDeveloped testcases for FCC instruction set, Inter Chip Communication, memory test. \n\u2022\tCreate and debug testvectors for FCC using modelsim. \n\u2022\tDeveloped algorithms for FCC firmware library using assembly language. \n\u2022\tEmulation of FCC design using FPGA board. Digital Design Engineer Finisar June 2010  \u2013  July 2013  (3 years 2 months) \u2022\tResponsible for the verification of FCC (Finisar Controller Chip). \n\u2022\tDeveloped testcases for FCC instruction set, Inter Chip Communication, memory test. \n\u2022\tCreate and debug testvectors for FCC using modelsim. \n\u2022\tDeveloped algorithms for FCC firmware library using assembly language. \n\u2022\tEmulation of FCC design using FPGA board. ASIC verification engineer e-Infochips October 2006  \u2013  October 2008  (2 years 1 month) \u2022 Development, verification and maintenance of Ethernet, HDMI, SPI4.2, I2C and SPI eVCs \n\u2022 Acted as the team lead for the customer support of the eVCs \n\u2022 Development, verification and maintenance of Ethernet eVCs with various interfaces like MII, GMII, XGMII, XAUI and XSBI \n\u2022 SPI4.2 Link DUT Verification \n\u2022 Verification of GEM (Gigabit Ethernet MAC) RTL using FIFO interface with Ethernet eVCs \n\u2022 Develop Verification Environments , Prepare the Test Plan, Verification Plan, Write testcases, failure analysis, running regressions, obtaining 100% functional, code coverage ASIC verification engineer e-Infochips October 2006  \u2013  October 2008  (2 years 1 month) \u2022 Development, verification and maintenance of Ethernet, HDMI, SPI4.2, I2C and SPI eVCs \n\u2022 Acted as the team lead for the customer support of the eVCs \n\u2022 Development, verification and maintenance of Ethernet eVCs with various interfaces like MII, GMII, XGMII, XAUI and XSBI \n\u2022 SPI4.2 Link DUT Verification \n\u2022 Verification of GEM (Gigabit Ethernet MAC) RTL using FIFO interface with Ethernet eVCs \n\u2022 Develop Verification Environments , Prepare the Test Plan, Verification Plan, Write testcases, failure analysis, running regressions, obtaining 100% functional, code coverage Test engineer Physical Research Laboratory July 2006  \u2013  September 2006  (3 months) \u2022 Responsible for design and test of board level circuits for telescope maintenance at R&D Dept. \u2013 Astronomy & Astrophysics Division at Mt. Abu, Gurushikhar observatory \n\u2022 Designed and tested IR remote control for telescope dome control and switching relay control circuit. Test engineer Physical Research Laboratory July 2006  \u2013  September 2006  (3 months) \u2022 Responsible for design and test of board level circuits for telescope maintenance at R&D Dept. \u2013 Astronomy & Astrophysics Division at Mt. Abu, Gurushikhar observatory \n\u2022 Designed and tested IR remote control for telescope dome control and switching relay control circuit. Test engineer Maharshi Electronics Systems June 2005  \u2013  June 2006  (1 year 1 month) \u2022 Responsible Design and testing of board level circuits. \n\u2022 Developed and tested Interface of bolometer with PC, capacitance measurement system and 100x1 Mux circuit \nfor \u201cDefense research and development organization\u201d (DRDO) \n\u2022 Designed and tested IR Pre-amplifier for \u201cIndian Space Research Organization\u201d(ISRO) \n\u2022 Responsible for IT maintenance and bring-up/maintenance of PC hardware. Test engineer Maharshi Electronics Systems June 2005  \u2013  June 2006  (1 year 1 month) \u2022 Responsible Design and testing of board level circuits. \n\u2022 Developed and tested Interface of bolometer with PC, capacitance measurement system and 100x1 Mux circuit \nfor \u201cDefense research and development organization\u201d (DRDO) \n\u2022 Designed and tested IR Pre-amplifier for \u201cIndian Space Research Organization\u201d(ISRO) \n\u2022 Responsible for IT maintenance and bring-up/maintenance of PC hardware. Skills FPGA Debugging Perl ASIC Verilog Functional Verification System Verilog Integrated Circuit... Firmware SystemVerilog SoC ModelSim I2C Testing RTL Design Skills  FPGA Debugging Perl ASIC Verilog Functional Verification System Verilog Integrated Circuit... Firmware SystemVerilog SoC ModelSim I2C Testing RTL Design FPGA Debugging Perl ASIC Verilog Functional Verification System Verilog Integrated Circuit... Firmware SystemVerilog SoC ModelSim I2C Testing RTL Design FPGA Debugging Perl ASIC Verilog Functional Verification System Verilog Integrated Circuit... Firmware SystemVerilog SoC ModelSim I2C Testing RTL Design Education Santa Clara University MS,  Electrical Engineering 2009  \u2013 2010 L.D College of Engineering - Ahmedabad B.E.,  Electronics & Communication 2001  \u2013 2005 Santa Clara University MS,  Electrical Engineering 2009  \u2013 2010 Santa Clara University MS,  Electrical Engineering 2009  \u2013 2010 Santa Clara University MS,  Electrical Engineering 2009  \u2013 2010 L.D College of Engineering - Ahmedabad B.E.,  Electronics & Communication 2001  \u2013 2005 L.D College of Engineering - Ahmedabad B.E.,  Electronics & Communication 2001  \u2013 2005 L.D College of Engineering - Ahmedabad B.E.,  Electronics & Communication 2001  \u2013 2005 ", "Experience Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Verification Engineer AMD July 2013  \u2013  June 2015  (2 years) Verification Engineer PMC-Sierra March 2011  \u2013  June 2013  (2 years 4 months) Verification Engineer Marvell November 2006  \u2013  March 2011  (4 years 5 months) Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Verification Engineer AMD July 2013  \u2013  June 2015  (2 years) Verification Engineer AMD July 2013  \u2013  June 2015  (2 years) Verification Engineer PMC-Sierra March 2011  \u2013  June 2013  (2 years 4 months) Verification Engineer PMC-Sierra March 2011  \u2013  June 2013  (2 years 4 months) Verification Engineer Marvell November 2006  \u2013  March 2011  (4 years 5 months) Verification Engineer Marvell November 2006  \u2013  March 2011  (4 years 5 months) Skills Verilog ASIC VHDL Perl SystemVerilog C ModelSim Functional Verification C++ RTL design VLSI Specman NCSim AMBA Logic Design RTL coding SoC RTL Design RTL Coding See 4+ \u00a0 \u00a0 See less Skills  Verilog ASIC VHDL Perl SystemVerilog C ModelSim Functional Verification C++ RTL design VLSI Specman NCSim AMBA Logic Design RTL coding SoC RTL Design RTL Coding See 4+ \u00a0 \u00a0 See less Verilog ASIC VHDL Perl SystemVerilog C ModelSim Functional Verification C++ RTL design VLSI Specman NCSim AMBA Logic Design RTL coding SoC RTL Design RTL Coding See 4+ \u00a0 \u00a0 See less Verilog ASIC VHDL Perl SystemVerilog C ModelSim Functional Verification C++ RTL design VLSI Specman NCSim AMBA Logic Design RTL coding SoC RTL Design RTL Coding See 4+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology B.Sc.,  Electrical Engineering 2003  \u2013 2007 Technion - Israel Institute of Technology B.Sc.,  Electrical Engineering 2003  \u2013 2007 Technion - Israel Institute of Technology B.Sc.,  Electrical Engineering 2003  \u2013 2007 Technion - Israel Institute of Technology B.Sc.,  Electrical Engineering 2003  \u2013 2007 ", "Experience Design-Verification Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Folsom Product Development Engineer Intel Corporation January 2005  \u2013  January 2011  (6 years 1 month) Folsom Design-Verification Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Folsom Design-Verification Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Folsom Product Development Engineer Intel Corporation January 2005  \u2013  January 2011  (6 years 1 month) Folsom Product Development Engineer Intel Corporation January 2005  \u2013  January 2011  (6 years 1 month) Folsom Languages   Skills Semiconductors SoC ASIC Static Timing Analysis Simulations Debugging RTL Verification AMS Verilog System Verilog SystemVerilog Functional Verification VLSI Computer Architecture Perl C RTL Design GLS Validation RTL Coding EDA CMOS Testing IC ModelSim VHDL MSV Mixed Signal Verilog-AMS Hardware Architecture DFT Electronics Characterization Integrated Circuit... Logic Design Intel Analog Product Development FPGA Unix Embedded Systems Processors See 27+ \u00a0 \u00a0 See less Skills  Semiconductors SoC ASIC Static Timing Analysis Simulations Debugging RTL Verification AMS Verilog System Verilog SystemVerilog Functional Verification VLSI Computer Architecture Perl C RTL Design GLS Validation RTL Coding EDA CMOS Testing IC ModelSim VHDL MSV Mixed Signal Verilog-AMS Hardware Architecture DFT Electronics Characterization Integrated Circuit... Logic Design Intel Analog Product Development FPGA Unix Embedded Systems Processors See 27+ \u00a0 \u00a0 See less Semiconductors SoC ASIC Static Timing Analysis Simulations Debugging RTL Verification AMS Verilog System Verilog SystemVerilog Functional Verification VLSI Computer Architecture Perl C RTL Design GLS Validation RTL Coding EDA CMOS Testing IC ModelSim VHDL MSV Mixed Signal Verilog-AMS Hardware Architecture DFT Electronics Characterization Integrated Circuit... Logic Design Intel Analog Product Development FPGA Unix Embedded Systems Processors See 27+ \u00a0 \u00a0 See less Semiconductors SoC ASIC Static Timing Analysis Simulations Debugging RTL Verification AMS Verilog System Verilog SystemVerilog Functional Verification VLSI Computer Architecture Perl C RTL Design GLS Validation RTL Coding EDA CMOS Testing IC ModelSim VHDL MSV Mixed Signal Verilog-AMS Hardware Architecture DFT Electronics Characterization Integrated Circuit... Logic Design Intel Analog Product Development FPGA Unix Embedded Systems Processors See 27+ \u00a0 \u00a0 See less Education California State University-Sacramento Masters,  Electrical and Electronics Engineering 2002  \u2013 2004 L.D College of Engineering - Ahmedabad EC,  Bachelors of Engineering 1997  \u2013 2001 California State University-Sacramento Masters,  Electrical and Electronics Engineering 2002  \u2013 2004 California State University-Sacramento Masters,  Electrical and Electronics Engineering 2002  \u2013 2004 California State University-Sacramento Masters,  Electrical and Electronics Engineering 2002  \u2013 2004 L.D College of Engineering - Ahmedabad EC,  Bachelors of Engineering 1997  \u2013 2001 L.D College of Engineering - Ahmedabad EC,  Bachelors of Engineering 1997  \u2013 2001 L.D College of Engineering - Ahmedabad EC,  Bachelors of Engineering 1997  \u2013 2001 Honors & Awards ", "Summary \u2022 10 years of experience in semiconductor industry with proven track record. Was part of design cycle for several successful products. Worked on some of the complex IPs with verification environment built from scratch. Worked on SOCs on Verification, DFT & post silicon bring-up/debug/characterization.  \n* Highly ambitious and enthusiastic VLSI professional with proven expertise. Hands on experience in DFT, verification, post silicon activities & hardware modeling. I keep myself up-to-date with happenings/news from the industry. \n\u2022\tGood background in programming; Strong in Object Oriented Concepts and proficient in several HVLs and verification methodologies. Proficient in constraint random, coverage driven verification.  \n\u2022\tGood knowledge of Computer Architecture. \n\u2022\tProficient in Hardware Modeling for Performance evaluations. Worked on developing Transaction models of some IPs for ARM based SOCs.  \n\u2022\tMotivated Team player with good communication skills. \n \nSpecialties: HVLs: System Verilog, Vera, Specman, SystemC. \nAdditional Programming: C,C++, X86 assembly. \nVerification Methodologies: TLM 2.0, VMM, OVM. \nHDLs : Verilog, System Verilog. \nDFx:\tMemory/ LOGIC BIST, JTAG, SCAN, BSCAN, DFT for high speed IO, DFM etc. \nSkills:\tVerification, Design for Test, Post Si Debug, Hardware modeling. Summary \u2022 10 years of experience in semiconductor industry with proven track record. Was part of design cycle for several successful products. Worked on some of the complex IPs with verification environment built from scratch. Worked on SOCs on Verification, DFT & post silicon bring-up/debug/characterization.  \n* Highly ambitious and enthusiastic VLSI professional with proven expertise. Hands on experience in DFT, verification, post silicon activities & hardware modeling. I keep myself up-to-date with happenings/news from the industry. \n\u2022\tGood background in programming; Strong in Object Oriented Concepts and proficient in several HVLs and verification methodologies. Proficient in constraint random, coverage driven verification.  \n\u2022\tGood knowledge of Computer Architecture. \n\u2022\tProficient in Hardware Modeling for Performance evaluations. Worked on developing Transaction models of some IPs for ARM based SOCs.  \n\u2022\tMotivated Team player with good communication skills. \n \nSpecialties: HVLs: System Verilog, Vera, Specman, SystemC. \nAdditional Programming: C,C++, X86 assembly. \nVerification Methodologies: TLM 2.0, VMM, OVM. \nHDLs : Verilog, System Verilog. \nDFx:\tMemory/ LOGIC BIST, JTAG, SCAN, BSCAN, DFT for high speed IO, DFM etc. \nSkills:\tVerification, Design for Test, Post Si Debug, Hardware modeling. \u2022 10 years of experience in semiconductor industry with proven track record. Was part of design cycle for several successful products. Worked on some of the complex IPs with verification environment built from scratch. Worked on SOCs on Verification, DFT & post silicon bring-up/debug/characterization.  \n* Highly ambitious and enthusiastic VLSI professional with proven expertise. Hands on experience in DFT, verification, post silicon activities & hardware modeling. I keep myself up-to-date with happenings/news from the industry. \n\u2022\tGood background in programming; Strong in Object Oriented Concepts and proficient in several HVLs and verification methodologies. Proficient in constraint random, coverage driven verification.  \n\u2022\tGood knowledge of Computer Architecture. \n\u2022\tProficient in Hardware Modeling for Performance evaluations. Worked on developing Transaction models of some IPs for ARM based SOCs.  \n\u2022\tMotivated Team player with good communication skills. \n \nSpecialties: HVLs: System Verilog, Vera, Specman, SystemC. \nAdditional Programming: C,C++, X86 assembly. \nVerification Methodologies: TLM 2.0, VMM, OVM. \nHDLs : Verilog, System Verilog. \nDFx:\tMemory/ LOGIC BIST, JTAG, SCAN, BSCAN, DFT for high speed IO, DFM etc. \nSkills:\tVerification, Design for Test, Post Si Debug, Hardware modeling. \u2022 10 years of experience in semiconductor industry with proven track record. Was part of design cycle for several successful products. Worked on some of the complex IPs with verification environment built from scratch. Worked on SOCs on Verification, DFT & post silicon bring-up/debug/characterization.  \n* Highly ambitious and enthusiastic VLSI professional with proven expertise. Hands on experience in DFT, verification, post silicon activities & hardware modeling. I keep myself up-to-date with happenings/news from the industry. \n\u2022\tGood background in programming; Strong in Object Oriented Concepts and proficient in several HVLs and verification methodologies. Proficient in constraint random, coverage driven verification.  \n\u2022\tGood knowledge of Computer Architecture. \n\u2022\tProficient in Hardware Modeling for Performance evaluations. Worked on developing Transaction models of some IPs for ARM based SOCs.  \n\u2022\tMotivated Team player with good communication skills. \n \nSpecialties: HVLs: System Verilog, Vera, Specman, SystemC. \nAdditional Programming: C,C++, X86 assembly. \nVerification Methodologies: TLM 2.0, VMM, OVM. \nHDLs : Verilog, System Verilog. \nDFx:\tMemory/ LOGIC BIST, JTAG, SCAN, BSCAN, DFT for high speed IO, DFM etc. \nSkills:\tVerification, Design for Test, Post Si Debug, Hardware modeling. Experience Design Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Bangalore Responsible for verification of IPs for next generation chipsets. Component Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Working on Design Verification of Xeon server processors. \n \nContributed on building verification environment (OVM based) from scratch of one of the projects. Integrated BFMs leveraged from several IP teams. Worked on establishing early Proof Of Concept for flawless execution of verification of one of the complex chips. \n \nAchievements: Established a methodology for effortless test writing for meeting verification goals with reduced time, for multiple teams (verification, Product engineers, test and quality teams).  \nValidated freshly written RTL with ton of bugs filed, worked with several cross site stake holders to get the design to high quality. \n \nSpecialties: Building verification environments from scratch, architectural explorations, cross team interactions. Senior Design Engineer Advanced Micro Devices (AMD) March 2007  \u2013  July 2011  (4 years 5 months) \u2022 I started off with verification of Server product codenamed Ridgeback.  \n\u2022\tWorked on verification of DFT features of L2 cache for low power bobcat core. I pretty much worked on Memory BIST, LBIST, JTAG, SCAN etc. Built environment from scratch for freshly written RTL code and was involved in all aspects of verification for those features. \n\u2022 Carried out verification of AMDs first APU family processor code named Llano with significant contribution. I worked on Thermal logic and IO DFT verification. I owned Tester determinism verification methodology, functional test content delivery, silicon bring-up, debug & characterization (speed paths, power profiling) for the entire chip. In-depth understanding of all DFT /DFD features needed for test, debug and characterization. Had good architectural overview of X86 and client north bride and fundamentals of graphics core for functional test content delivery. I worked on verifying determinism aspect of clocking blocks with random skew & jitter injection. Had a good hold on different clock domain crossing concepts and the implications on determinism. Developed assembly tests and generated tests vectors for power characterization (max power and leakage in different power states) of silicon. Staff Engineer Hardware Purple Vision Technologies July 2005  \u2013  March 2007  (1 year 9 months) Transaction Modelling of Peripheral IO IPs (LCD controller, DMA controller, On Screen Display, Vectored Interrupt Controller, PCI subsystem) of ARM based SOCs for perfomance evaluations. \nWorked on Golden verification model creation in C for a JPEG codec RTL verification. \nRTL verification of a network chip. Intern Larsen & Toubro Emsys January 2005  \u2013  June 2005  (6 months) Mysuru Area, India Project was to develop application software for Speckle noise reduction of Images for Ultrasound Scanner.  \n \nDeveloped a set of algorithms using MATLAB to reduce the speckle noise and improve the quality of image. Implemented those algorithms and developed a software application in Microsoft Visual C++. Design Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Bangalore Responsible for verification of IPs for next generation chipsets. Design Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Bangalore Responsible for verification of IPs for next generation chipsets. Component Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Working on Design Verification of Xeon server processors. \n \nContributed on building verification environment (OVM based) from scratch of one of the projects. Integrated BFMs leveraged from several IP teams. Worked on establishing early Proof Of Concept for flawless execution of verification of one of the complex chips. \n \nAchievements: Established a methodology for effortless test writing for meeting verification goals with reduced time, for multiple teams (verification, Product engineers, test and quality teams).  \nValidated freshly written RTL with ton of bugs filed, worked with several cross site stake holders to get the design to high quality. \n \nSpecialties: Building verification environments from scratch, architectural explorations, cross team interactions. Component Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Working on Design Verification of Xeon server processors. \n \nContributed on building verification environment (OVM based) from scratch of one of the projects. Integrated BFMs leveraged from several IP teams. Worked on establishing early Proof Of Concept for flawless execution of verification of one of the complex chips. \n \nAchievements: Established a methodology for effortless test writing for meeting verification goals with reduced time, for multiple teams (verification, Product engineers, test and quality teams).  \nValidated freshly written RTL with ton of bugs filed, worked with several cross site stake holders to get the design to high quality. \n \nSpecialties: Building verification environments from scratch, architectural explorations, cross team interactions. Senior Design Engineer Advanced Micro Devices (AMD) March 2007  \u2013  July 2011  (4 years 5 months) \u2022 I started off with verification of Server product codenamed Ridgeback.  \n\u2022\tWorked on verification of DFT features of L2 cache for low power bobcat core. I pretty much worked on Memory BIST, LBIST, JTAG, SCAN etc. Built environment from scratch for freshly written RTL code and was involved in all aspects of verification for those features. \n\u2022 Carried out verification of AMDs first APU family processor code named Llano with significant contribution. I worked on Thermal logic and IO DFT verification. I owned Tester determinism verification methodology, functional test content delivery, silicon bring-up, debug & characterization (speed paths, power profiling) for the entire chip. In-depth understanding of all DFT /DFD features needed for test, debug and characterization. Had good architectural overview of X86 and client north bride and fundamentals of graphics core for functional test content delivery. I worked on verifying determinism aspect of clocking blocks with random skew & jitter injection. Had a good hold on different clock domain crossing concepts and the implications on determinism. Developed assembly tests and generated tests vectors for power characterization (max power and leakage in different power states) of silicon. Senior Design Engineer Advanced Micro Devices (AMD) March 2007  \u2013  July 2011  (4 years 5 months) \u2022 I started off with verification of Server product codenamed Ridgeback.  \n\u2022\tWorked on verification of DFT features of L2 cache for low power bobcat core. I pretty much worked on Memory BIST, LBIST, JTAG, SCAN etc. Built environment from scratch for freshly written RTL code and was involved in all aspects of verification for those features. \n\u2022 Carried out verification of AMDs first APU family processor code named Llano with significant contribution. I worked on Thermal logic and IO DFT verification. I owned Tester determinism verification methodology, functional test content delivery, silicon bring-up, debug & characterization (speed paths, power profiling) for the entire chip. In-depth understanding of all DFT /DFD features needed for test, debug and characterization. Had good architectural overview of X86 and client north bride and fundamentals of graphics core for functional test content delivery. I worked on verifying determinism aspect of clocking blocks with random skew & jitter injection. Had a good hold on different clock domain crossing concepts and the implications on determinism. Developed assembly tests and generated tests vectors for power characterization (max power and leakage in different power states) of silicon. Staff Engineer Hardware Purple Vision Technologies July 2005  \u2013  March 2007  (1 year 9 months) Transaction Modelling of Peripheral IO IPs (LCD controller, DMA controller, On Screen Display, Vectored Interrupt Controller, PCI subsystem) of ARM based SOCs for perfomance evaluations. \nWorked on Golden verification model creation in C for a JPEG codec RTL verification. \nRTL verification of a network chip. Staff Engineer Hardware Purple Vision Technologies July 2005  \u2013  March 2007  (1 year 9 months) Transaction Modelling of Peripheral IO IPs (LCD controller, DMA controller, On Screen Display, Vectored Interrupt Controller, PCI subsystem) of ARM based SOCs for perfomance evaluations. \nWorked on Golden verification model creation in C for a JPEG codec RTL verification. \nRTL verification of a network chip. Intern Larsen & Toubro Emsys January 2005  \u2013  June 2005  (6 months) Mysuru Area, India Project was to develop application software for Speckle noise reduction of Images for Ultrasound Scanner.  \n \nDeveloped a set of algorithms using MATLAB to reduce the speckle noise and improve the quality of image. Implemented those algorithms and developed a software application in Microsoft Visual C++. Intern Larsen & Toubro Emsys January 2005  \u2013  June 2005  (6 months) Mysuru Area, India Project was to develop application software for Speckle noise reduction of Images for Ultrasound Scanner.  \n \nDeveloped a set of algorithms using MATLAB to reduce the speckle noise and improve the quality of image. Implemented those algorithms and developed a software application in Microsoft Visual C++. Skills Verilog SoC Debugging SystemVerilog DFT Power Management Processors Functional Verification Computer Architecture IC Low-power Design Formal Verification VLSI JTAG ARM ASIC See 1+ \u00a0 \u00a0 See less Skills  Verilog SoC Debugging SystemVerilog DFT Power Management Processors Functional Verification Computer Architecture IC Low-power Design Formal Verification VLSI JTAG ARM ASIC See 1+ \u00a0 \u00a0 See less Verilog SoC Debugging SystemVerilog DFT Power Management Processors Functional Verification Computer Architecture IC Low-power Design Formal Verification VLSI JTAG ARM ASIC See 1+ \u00a0 \u00a0 See less Verilog SoC Debugging SystemVerilog DFT Power Management Processors Functional Verification Computer Architecture IC Low-power Design Formal Verification VLSI JTAG ARM ASIC See 1+ \u00a0 \u00a0 See less Education Mangalore University Masters - Electronics 2003  \u2013 2005 Activities and Societies:\u00a0 Developed PIC 16F84 based Fully Automated Car Parking system which was up for diplay in the conference held in Department of Electronics ,  MU - 2004. NIE MYSORE Bachelor's degree,  Electronics ,  Computer Science 2000  \u2013 2003 Vivekanand College PUC - PCMB St Joseph's High School High School Mangalore University Masters - Electronics 2003  \u2013 2005 Activities and Societies:\u00a0 Developed PIC 16F84 based Fully Automated Car Parking system which was up for diplay in the conference held in Department of Electronics ,  MU - 2004. Mangalore University Masters - Electronics 2003  \u2013 2005 Activities and Societies:\u00a0 Developed PIC 16F84 based Fully Automated Car Parking system which was up for diplay in the conference held in Department of Electronics ,  MU - 2004. Mangalore University Masters - Electronics 2003  \u2013 2005 Activities and Societies:\u00a0 Developed PIC 16F84 based Fully Automated Car Parking system which was up for diplay in the conference held in Department of Electronics ,  MU - 2004. NIE MYSORE Bachelor's degree,  Electronics ,  Computer Science 2000  \u2013 2003 NIE MYSORE Bachelor's degree,  Electronics ,  Computer Science 2000  \u2013 2003 NIE MYSORE Bachelor's degree,  Electronics ,  Computer Science 2000  \u2013 2003 Vivekanand College PUC - PCMB Vivekanand College PUC - PCMB Vivekanand College PUC - PCMB St Joseph's High School High School St Joseph's High School High School St Joseph's High School High School Honors & Awards Departmental Award Program Manager June 2013 Building the verification environment for micro architecture validation of Xeon Micro server with significantly less amount of time.  Departmental Award Program Manager March 2012 For contributions towards creation of Early Bring-up Model for carrying out early validation and achieving technical readiness for the project execution.  Department Award Program Manager December 2013 Jointly enabled power management test suit for Xeon server validation. Additional Honors & Awards 1) 2007 - AMD Hoysala: Award for developing verification infrastructure in a very short period of time(1 day !!) for verifying a last minute RTL fix. \n2) 2008 - AMD Lonestar award for pitching in into SOC integration work beyond the given responsibilities to pull in the project schedule. \n3) 2011 - Spot Recognition award - Finding critical silicon bug and coming up with work around for silicon testing without impacting the test time. Departmental Award Program Manager June 2013 Building the verification environment for micro architecture validation of Xeon Micro server with significantly less amount of time.  Departmental Award Program Manager June 2013 Building the verification environment for micro architecture validation of Xeon Micro server with significantly less amount of time.  Departmental Award Program Manager June 2013 Building the verification environment for micro architecture validation of Xeon Micro server with significantly less amount of time.  Departmental Award Program Manager March 2012 For contributions towards creation of Early Bring-up Model for carrying out early validation and achieving technical readiness for the project execution.  Departmental Award Program Manager March 2012 For contributions towards creation of Early Bring-up Model for carrying out early validation and achieving technical readiness for the project execution.  Departmental Award Program Manager March 2012 For contributions towards creation of Early Bring-up Model for carrying out early validation and achieving technical readiness for the project execution.  Department Award Program Manager December 2013 Jointly enabled power management test suit for Xeon server validation. Department Award Program Manager December 2013 Jointly enabled power management test suit for Xeon server validation. Department Award Program Manager December 2013 Jointly enabled power management test suit for Xeon server validation. Additional Honors & Awards 1) 2007 - AMD Hoysala: Award for developing verification infrastructure in a very short period of time(1 day !!) for verifying a last minute RTL fix. \n2) 2008 - AMD Lonestar award for pitching in into SOC integration work beyond the given responsibilities to pull in the project schedule. \n3) 2011 - Spot Recognition award - Finding critical silicon bug and coming up with work around for silicon testing without impacting the test time. Additional Honors & Awards 1) 2007 - AMD Hoysala: Award for developing verification infrastructure in a very short period of time(1 day !!) for verifying a last minute RTL fix. \n2) 2008 - AMD Lonestar award for pitching in into SOC integration work beyond the given responsibilities to pull in the project schedule. \n3) 2011 - Spot Recognition award - Finding critical silicon bug and coming up with work around for silicon testing without impacting the test time. Additional Honors & Awards 1) 2007 - AMD Hoysala: Award for developing verification infrastructure in a very short period of time(1 day !!) for verifying a last minute RTL fix. \n2) 2008 - AMD Lonestar award for pitching in into SOC integration work beyond the given responsibilities to pull in the project schedule. \n3) 2011 - Spot Recognition award - Finding critical silicon bug and coming up with work around for silicon testing without impacting the test time. ", "Summary 7 years of verification experience with ARM-SoC and DDR/DDR2(Controller/PHY) IP. \nSoC-Subsystem-level, Chip-level Verification, ARM-Debugging and FPGA Implementation. \nExperienced with Verification environment development using System-Verilog & UVM, C & ARM-Assembly, Verilog and VHDL.  \nExperienced in developent of Testplan, testcases with execution towards functional and code coverage closure.  \nInvolved in Chip verification stages from \u2018Functional verification\u2019 to \u2018Gate-level-Timing verification\u2019 to \u2018Production Test vectors\u2019. Summary 7 years of verification experience with ARM-SoC and DDR/DDR2(Controller/PHY) IP. \nSoC-Subsystem-level, Chip-level Verification, ARM-Debugging and FPGA Implementation. \nExperienced with Verification environment development using System-Verilog & UVM, C & ARM-Assembly, Verilog and VHDL.  \nExperienced in developent of Testplan, testcases with execution towards functional and code coverage closure.  \nInvolved in Chip verification stages from \u2018Functional verification\u2019 to \u2018Gate-level-Timing verification\u2019 to \u2018Production Test vectors\u2019. 7 years of verification experience with ARM-SoC and DDR/DDR2(Controller/PHY) IP. \nSoC-Subsystem-level, Chip-level Verification, ARM-Debugging and FPGA Implementation. \nExperienced with Verification environment development using System-Verilog & UVM, C & ARM-Assembly, Verilog and VHDL.  \nExperienced in developent of Testplan, testcases with execution towards functional and code coverage closure.  \nInvolved in Chip verification stages from \u2018Functional verification\u2019 to \u2018Gate-level-Timing verification\u2019 to \u2018Production Test vectors\u2019. 7 years of verification experience with ARM-SoC and DDR/DDR2(Controller/PHY) IP. \nSoC-Subsystem-level, Chip-level Verification, ARM-Debugging and FPGA Implementation. \nExperienced with Verification environment development using System-Verilog & UVM, C & ARM-Assembly, Verilog and VHDL.  \nExperienced in developent of Testplan, testcases with execution towards functional and code coverage closure.  \nInvolved in Chip verification stages from \u2018Functional verification\u2019 to \u2018Gate-level-Timing verification\u2019 to \u2018Production Test vectors\u2019. Experience Design Verification Engineer Intel Corporation September 2013  \u2013 Present (2 years) Design Verification Contractor - IC Verification Engineer Broadcom December 2012  \u2013  September 2013  (10 months) Irvine, CA ARM based SoC Verification \nTestplan development and Coverage \nSV-UVM based testbench development for processor subsystems \nSW bench environment and testcase development for low power mgmt processor subsystem using 'C', 'ARM Assembly' and Makefiles Lead Engineer - Advanced Chip Design Sasken Communication Technologies Ltd December 2010  \u2013  September 2013  (2 years 10 months) ASIC Verification development - System Verilog and UVM \nARM based SoC - Verilfication  \nSW bench environment development in C/ARM assembly \nCode and Functional coverage closure \nScripting for automation Consultant Engineer-II Qualcomm Technologies March 2011  \u2013  November 2012  (1 year 9 months) Bangalore ARM based SoC Verification \nSW bench environment updates and test-case development for low power mgmt processor subsystem using 'C' , 'ARM Assembly' and Makefiles \nTestplan development, Code and Functional Coverage Closure \nSV-OVM to UVM testbench migration updates \nHPTAB generation and delivery Engineer ACTEL SEMICONDUCTOR February 2010  \u2013  December 2010  (11 months) System Verilog Test-bench development for verification of LSRAM, URAM IP Blocks \nCode and Functional Coverage Closure \nScripting for automation Member Technical Staff Taray Technologies (Now with Cadence) July 2006  \u2013  January 2010  (3 years 7 months) Verification of DDR2/DDR/DDRII/QDRII IP PHY-interfaces \nVerification of DDR2/DDR/DDRII/QDRII Controller IP's \nCode and Functional Coverage Closure \nScripting for automation Design Verification Engineer Intel Corporation September 2013  \u2013 Present (2 years) Design Verification Design Verification Engineer Intel Corporation September 2013  \u2013 Present (2 years) Design Verification Contractor - IC Verification Engineer Broadcom December 2012  \u2013  September 2013  (10 months) Irvine, CA ARM based SoC Verification \nTestplan development and Coverage \nSV-UVM based testbench development for processor subsystems \nSW bench environment and testcase development for low power mgmt processor subsystem using 'C', 'ARM Assembly' and Makefiles Contractor - IC Verification Engineer Broadcom December 2012  \u2013  September 2013  (10 months) Irvine, CA ARM based SoC Verification \nTestplan development and Coverage \nSV-UVM based testbench development for processor subsystems \nSW bench environment and testcase development for low power mgmt processor subsystem using 'C', 'ARM Assembly' and Makefiles Lead Engineer - Advanced Chip Design Sasken Communication Technologies Ltd December 2010  \u2013  September 2013  (2 years 10 months) ASIC Verification development - System Verilog and UVM \nARM based SoC - Verilfication  \nSW bench environment development in C/ARM assembly \nCode and Functional coverage closure \nScripting for automation Lead Engineer - Advanced Chip Design Sasken Communication Technologies Ltd December 2010  \u2013  September 2013  (2 years 10 months) ASIC Verification development - System Verilog and UVM \nARM based SoC - Verilfication  \nSW bench environment development in C/ARM assembly \nCode and Functional coverage closure \nScripting for automation Consultant Engineer-II Qualcomm Technologies March 2011  \u2013  November 2012  (1 year 9 months) Bangalore ARM based SoC Verification \nSW bench environment updates and test-case development for low power mgmt processor subsystem using 'C' , 'ARM Assembly' and Makefiles \nTestplan development, Code and Functional Coverage Closure \nSV-OVM to UVM testbench migration updates \nHPTAB generation and delivery Consultant Engineer-II Qualcomm Technologies March 2011  \u2013  November 2012  (1 year 9 months) Bangalore ARM based SoC Verification \nSW bench environment updates and test-case development for low power mgmt processor subsystem using 'C' , 'ARM Assembly' and Makefiles \nTestplan development, Code and Functional Coverage Closure \nSV-OVM to UVM testbench migration updates \nHPTAB generation and delivery Engineer ACTEL SEMICONDUCTOR February 2010  \u2013  December 2010  (11 months) System Verilog Test-bench development for verification of LSRAM, URAM IP Blocks \nCode and Functional Coverage Closure \nScripting for automation Engineer ACTEL SEMICONDUCTOR February 2010  \u2013  December 2010  (11 months) System Verilog Test-bench development for verification of LSRAM, URAM IP Blocks \nCode and Functional Coverage Closure \nScripting for automation Member Technical Staff Taray Technologies (Now with Cadence) July 2006  \u2013  January 2010  (3 years 7 months) Verification of DDR2/DDR/DDRII/QDRII IP PHY-interfaces \nVerification of DDR2/DDR/DDRII/QDRII Controller IP's \nCode and Functional Coverage Closure \nScripting for automation Member Technical Staff Taray Technologies (Now with Cadence) July 2006  \u2013  January 2010  (3 years 7 months) Verification of DDR2/DDR/DDRII/QDRII IP PHY-interfaces \nVerification of DDR2/DDR/DDRII/QDRII Controller IP's \nCode and Functional Coverage Closure \nScripting for automation Skills SystemVerilog SoC FPGA Verilog ASIC Functional Verification AHB VHDL ModelSim Perl TCL VCS ARM Processors GNU Make Debugging C Coverage Analysis AMBA AHB Low-power Design UVM Open Verification... Digital Signal... See 8+ \u00a0 \u00a0 See less Skills  SystemVerilog SoC FPGA Verilog ASIC Functional Verification AHB VHDL ModelSim Perl TCL VCS ARM Processors GNU Make Debugging C Coverage Analysis AMBA AHB Low-power Design UVM Open Verification... Digital Signal... See 8+ \u00a0 \u00a0 See less SystemVerilog SoC FPGA Verilog ASIC Functional Verification AHB VHDL ModelSim Perl TCL VCS ARM Processors GNU Make Debugging C Coverage Analysis AMBA AHB Low-power Design UVM Open Verification... Digital Signal... See 8+ \u00a0 \u00a0 See less SystemVerilog SoC FPGA Verilog ASIC Functional Verification AHB VHDL ModelSim Perl TCL VCS ARM Processors GNU Make Debugging C Coverage Analysis AMBA AHB Low-power Design UVM Open Verification... Digital Signal... See 8+ \u00a0 \u00a0 See less Education Manipal Academy of Higher Education Master of Science (MS),  Digital Design and Embedded Systems 2015 Semiconductor Complex Ltd(Ministry of Telecom), Mohali, Chandigarh Advanced Post Graduate Diploma,  ASIC - FPGA - VLSI - Design and Verification - complete IC Lifecycle 2006 Jawaharlal Nehru Technological University Bachelor of Technology,  Electronics and Communication Engineering 2005 Manipal Academy of Higher Education Master of Science (MS),  Digital Design and Embedded Systems 2015 Manipal Academy of Higher Education Master of Science (MS),  Digital Design and Embedded Systems 2015 Manipal Academy of Higher Education Master of Science (MS),  Digital Design and Embedded Systems 2015 Semiconductor Complex Ltd(Ministry of Telecom), Mohali, Chandigarh Advanced Post Graduate Diploma,  ASIC - FPGA - VLSI - Design and Verification - complete IC Lifecycle 2006 Semiconductor Complex Ltd(Ministry of Telecom), Mohali, Chandigarh Advanced Post Graduate Diploma,  ASIC - FPGA - VLSI - Design and Verification - complete IC Lifecycle 2006 Semiconductor Complex Ltd(Ministry of Telecom), Mohali, Chandigarh Advanced Post Graduate Diploma,  ASIC - FPGA - VLSI - Design and Verification - complete IC Lifecycle 2006 Jawaharlal Nehru Technological University Bachelor of Technology,  Electronics and Communication Engineering 2005 Jawaharlal Nehru Technological University Bachelor of Technology,  Electronics and Communication Engineering 2005 Jawaharlal Nehru Technological University Bachelor of Technology,  Electronics and Communication Engineering 2005 ", "Summary I am a graduate student at Texas A & M University in Computer Engineering. My interests are in RTL Design, Physical Design, Micro architecture and Verification. I am actively seeking full-time opportunities in Digital VLSI /ASIC/RTL design/Verification/Design Automation and Validation starting from May 2015. \n \nSkillset: Micro architecture, Digital Design, Physical Design, Verification, Functional verification, Automation Algorithms \nTools: ICC(Synopsys), Virtuoso(Cadence), Vista(Mentor Graphics), XILINX ISE Design suite, Waveview,  \nProgramming skills: C, C++, Data Structures, Verilog, System C, MATLAB, Perl, Tcl Summary I am a graduate student at Texas A & M University in Computer Engineering. My interests are in RTL Design, Physical Design, Micro architecture and Verification. I am actively seeking full-time opportunities in Digital VLSI /ASIC/RTL design/Verification/Design Automation and Validation starting from May 2015. \n \nSkillset: Micro architecture, Digital Design, Physical Design, Verification, Functional verification, Automation Algorithms \nTools: ICC(Synopsys), Virtuoso(Cadence), Vista(Mentor Graphics), XILINX ISE Design suite, Waveview,  \nProgramming skills: C, C++, Data Structures, Verilog, System C, MATLAB, Perl, Tcl I am a graduate student at Texas A & M University in Computer Engineering. My interests are in RTL Design, Physical Design, Micro architecture and Verification. I am actively seeking full-time opportunities in Digital VLSI /ASIC/RTL design/Verification/Design Automation and Validation starting from May 2015. \n \nSkillset: Micro architecture, Digital Design, Physical Design, Verification, Functional verification, Automation Algorithms \nTools: ICC(Synopsys), Virtuoso(Cadence), Vista(Mentor Graphics), XILINX ISE Design suite, Waveview,  \nProgramming skills: C, C++, Data Structures, Verilog, System C, MATLAB, Perl, Tcl I am a graduate student at Texas A & M University in Computer Engineering. My interests are in RTL Design, Physical Design, Micro architecture and Verification. I am actively seeking full-time opportunities in Digital VLSI /ASIC/RTL design/Verification/Design Automation and Validation starting from May 2015. \n \nSkillset: Micro architecture, Digital Design, Physical Design, Verification, Functional verification, Automation Algorithms \nTools: ICC(Synopsys), Virtuoso(Cadence), Vista(Mentor Graphics), XILINX ISE Design suite, Waveview,  \nProgramming skills: C, C++, Data Structures, Verilog, System C, MATLAB, Perl, Tcl Experience Tutor Texas A&M University Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Austin, Texas Area VLSI Physical Design intern NVIDIA August 2014  \u2013  December 2014  (5 months) Santa Clara, California Development of new flow methodologies for Place and Route, integration of in house tools with ICC. \nTroubleshooting problems in Place and Route runs, Identifying the flow breaks and tool misbehaviour and suggesting remedial changes. I have also developed parsers for the reports generated by ICC and uploading them to an API for the users to view. Tutor and Grader Texas A&M University August 2013  \u2013  August 2014  (1 year 1 month) Tutoring undergraduate students in Electrical and Electronics Engineering with all their subjects. I was a grader for Linear Control Systems course where in I grade the home works of the students and record solutions to enable students access them. ENGINEER Engineers India Limited July 2011  \u2013  July 2013  (2 years 1 month) \uf0b7 Responsible for execution of the \u201cADITYA ALUMINIUM LIMITED\u201d & \u201cMAHAN ALUMINIUM  \n \nLIMITED\u201d of \u201cHINDALCO INDUSTRIES LIMITED\u201d projects by coordinating/managing design,  \n \nengineering and procurement, activities.  \n \n\uf0b7 Responsible for the engineering, procurement and coordination of \u201cINTEGRATED REFINERY  \n \nEXPANSION PROJECT\u201d of \u201cBPCL- Kochi Refinery\u201d. Tutor Texas A&M University Tutor Texas A&M University Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Austin, Texas Area Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Austin, Texas Area VLSI Physical Design intern NVIDIA August 2014  \u2013  December 2014  (5 months) Santa Clara, California Development of new flow methodologies for Place and Route, integration of in house tools with ICC. \nTroubleshooting problems in Place and Route runs, Identifying the flow breaks and tool misbehaviour and suggesting remedial changes. I have also developed parsers for the reports generated by ICC and uploading them to an API for the users to view. VLSI Physical Design intern NVIDIA August 2014  \u2013  December 2014  (5 months) Santa Clara, California Development of new flow methodologies for Place and Route, integration of in house tools with ICC. \nTroubleshooting problems in Place and Route runs, Identifying the flow breaks and tool misbehaviour and suggesting remedial changes. I have also developed parsers for the reports generated by ICC and uploading them to an API for the users to view. Tutor and Grader Texas A&M University August 2013  \u2013  August 2014  (1 year 1 month) Tutoring undergraduate students in Electrical and Electronics Engineering with all their subjects. I was a grader for Linear Control Systems course where in I grade the home works of the students and record solutions to enable students access them. Tutor and Grader Texas A&M University August 2013  \u2013  August 2014  (1 year 1 month) Tutoring undergraduate students in Electrical and Electronics Engineering with all their subjects. I was a grader for Linear Control Systems course where in I grade the home works of the students and record solutions to enable students access them. ENGINEER Engineers India Limited July 2011  \u2013  July 2013  (2 years 1 month) \uf0b7 Responsible for execution of the \u201cADITYA ALUMINIUM LIMITED\u201d & \u201cMAHAN ALUMINIUM  \n \nLIMITED\u201d of \u201cHINDALCO INDUSTRIES LIMITED\u201d projects by coordinating/managing design,  \n \nengineering and procurement, activities.  \n \n\uf0b7 Responsible for the engineering, procurement and coordination of \u201cINTEGRATED REFINERY  \n \nEXPANSION PROJECT\u201d of \u201cBPCL- Kochi Refinery\u201d. ENGINEER Engineers India Limited July 2011  \u2013  July 2013  (2 years 1 month) \uf0b7 Responsible for execution of the \u201cADITYA ALUMINIUM LIMITED\u201d & \u201cMAHAN ALUMINIUM  \n \nLIMITED\u201d of \u201cHINDALCO INDUSTRIES LIMITED\u201d projects by coordinating/managing design,  \n \nengineering and procurement, activities.  \n \n\uf0b7 Responsible for the engineering, procurement and coordination of \u201cINTEGRATED REFINERY  \n \nEXPANSION PROJECT\u201d of \u201cBPCL- Kochi Refinery\u201d. Languages English Full professional proficiency Hindi Full professional proficiency Telugu Native or bilingual proficiency English Full professional proficiency Hindi Full professional proficiency Telugu Native or bilingual proficiency English Full professional proficiency Hindi Full professional proficiency Telugu Native or bilingual proficiency Full professional proficiency Full professional proficiency Native or bilingual proficiency Skills Electrical Engineering Signal Processing Control Systems Design Matlab Pspice Project Engineering PLC Power Systems Engineering Design Transformer C AutoCAD C  Commissioning Simulink Engineering Analysis Automation Labview Simulations LabVIEW PSpice C++ Verilog Perl Algorithms VLSI Programming See 13+ \u00a0 \u00a0 See less Skills  Electrical Engineering Signal Processing Control Systems Design Matlab Pspice Project Engineering PLC Power Systems Engineering Design Transformer C AutoCAD C  Commissioning Simulink Engineering Analysis Automation Labview Simulations LabVIEW PSpice C++ Verilog Perl Algorithms VLSI Programming See 13+ \u00a0 \u00a0 See less Electrical Engineering Signal Processing Control Systems Design Matlab Pspice Project Engineering PLC Power Systems Engineering Design Transformer C AutoCAD C  Commissioning Simulink Engineering Analysis Automation Labview Simulations LabVIEW PSpice C++ Verilog Perl Algorithms VLSI Programming See 13+ \u00a0 \u00a0 See less Electrical Engineering Signal Processing Control Systems Design Matlab Pspice Project Engineering PLC Power Systems Engineering Design Transformer C AutoCAD C  Commissioning Simulink Engineering Analysis Automation Labview Simulations LabVIEW PSpice C++ Verilog Perl Algorithms VLSI Programming See 13+ \u00a0 \u00a0 See less Education Texas A&M University Master's degree,  Computer Engineering 2013  \u2013 2015 National Institute of Technology Warangal Bachelor's degree,  Electrical and Electronics Engineering , 9.34 2007  \u2013 2011 Activities and Societies:\u00a0 IEEE ,  IEI Texas A&M University Master's degree,  Computer Engineering 2013  \u2013 2015 Texas A&M University Master's degree,  Computer Engineering 2013  \u2013 2015 Texas A&M University Master's degree,  Computer Engineering 2013  \u2013 2015 National Institute of Technology Warangal Bachelor's degree,  Electrical and Electronics Engineering , 9.34 2007  \u2013 2011 Activities and Societies:\u00a0 IEEE ,  IEI National Institute of Technology Warangal Bachelor's degree,  Electrical and Electronics Engineering , 9.34 2007  \u2013 2011 Activities and Societies:\u00a0 IEEE ,  IEI National Institute of Technology Warangal Bachelor's degree,  Electrical and Electronics Engineering , 9.34 2007  \u2013 2011 Activities and Societies:\u00a0 IEEE ,  IEI Honors & Awards DAAD-WISE SCHOLAR DAAD May 2010 I was selected for the \u201cWISE\u201d - Working Internship in Science and Engineering by the German Academic Exchange Service (Deutscher Akademischer Austausch Dienst e.V.- DAAD) for the year 2010 among the thousands of the applicants and I am now recognized as a DAAD scholar. DAAD-WISE SCHOLAR DAAD May 2010 I was selected for the \u201cWISE\u201d - Working Internship in Science and Engineering by the German Academic Exchange Service (Deutscher Akademischer Austausch Dienst e.V.- DAAD) for the year 2010 among the thousands of the applicants and I am now recognized as a DAAD scholar. DAAD-WISE SCHOLAR DAAD May 2010 I was selected for the \u201cWISE\u201d - Working Internship in Science and Engineering by the German Academic Exchange Service (Deutscher Akademischer Austausch Dienst e.V.- DAAD) for the year 2010 among the thousands of the applicants and I am now recognized as a DAAD scholar. DAAD-WISE SCHOLAR DAAD May 2010 I was selected for the \u201cWISE\u201d - Working Internship in Science and Engineering by the German Academic Exchange Service (Deutscher Akademischer Austausch Dienst e.V.- DAAD) for the year 2010 among the thousands of the applicants and I am now recognized as a DAAD scholar. ", "Summary 7.9 Years of experience in: \n\u2022\tVerification IP Development using HVLs such as System Verilog ( UVM Methodology) \n\u2022\tProtocols for bus architecture AMBA AHB/APB, UART, GPIO, SPI and USB core functional verification. \n\u2022\tDevelopment of Assertions, BFMs and Functional Coverage. \n\u2022\tVerification of 3d pipeline blocks in Graphics processor. \n\u2022\tHave good experience in verifying debug feature at SoC level, reliability verification of I/O ring interfaces of processors. \n\u2022\tDesigned CMOS voltage regulators - LDO, BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave been part of verification team for many successful tape outs Summary 7.9 Years of experience in: \n\u2022\tVerification IP Development using HVLs such as System Verilog ( UVM Methodology) \n\u2022\tProtocols for bus architecture AMBA AHB/APB, UART, GPIO, SPI and USB core functional verification. \n\u2022\tDevelopment of Assertions, BFMs and Functional Coverage. \n\u2022\tVerification of 3d pipeline blocks in Graphics processor. \n\u2022\tHave good experience in verifying debug feature at SoC level, reliability verification of I/O ring interfaces of processors. \n\u2022\tDesigned CMOS voltage regulators - LDO, BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave been part of verification team for many successful tape outs 7.9 Years of experience in: \n\u2022\tVerification IP Development using HVLs such as System Verilog ( UVM Methodology) \n\u2022\tProtocols for bus architecture AMBA AHB/APB, UART, GPIO, SPI and USB core functional verification. \n\u2022\tDevelopment of Assertions, BFMs and Functional Coverage. \n\u2022\tVerification of 3d pipeline blocks in Graphics processor. \n\u2022\tHave good experience in verifying debug feature at SoC level, reliability verification of I/O ring interfaces of processors. \n\u2022\tDesigned CMOS voltage regulators - LDO, BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave been part of verification team for many successful tape outs 7.9 Years of experience in: \n\u2022\tVerification IP Development using HVLs such as System Verilog ( UVM Methodology) \n\u2022\tProtocols for bus architecture AMBA AHB/APB, UART, GPIO, SPI and USB core functional verification. \n\u2022\tDevelopment of Assertions, BFMs and Functional Coverage. \n\u2022\tVerification of 3d pipeline blocks in Graphics processor. \n\u2022\tHave good experience in verifying debug feature at SoC level, reliability verification of I/O ring interfaces of processors. \n\u2022\tDesigned CMOS voltage regulators - LDO, BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave been part of verification team for many successful tape outs Experience Design Verification Engineer Intel Corporation April 2015  \u2013 Present (5 months) Bengaluru Area, India Member of Technical Staff (MTS) eInfochips April 2011  \u2013  April 2015  (4 years 1 month) Bengaluru Area, India \u2022\tVerification IP Development using HVLs such as System Verilog ( UVM Methodology) \n\u2022\tProtocols for bus architecture AMBA AHB/APB, UART, GPIO, SPI and USB core functional verification. \n\u2022\tDevelopment of Assertions, BFMs and Functional Coverage. \n\u2022\tVerification of 3d pipeline blocks in Graphics processor. \n\u2022\tHave good experience in verifying debug feature at SoC level, reliability verification of I/O ring interfaces of processors. \n\u2022\tDesigned CMOS voltage regulators - LDO, BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave been part of verification team for many successful tape outs Senior Project Engineer Wipro Technologies August 2006  \u2013  April 2011  (4 years 9 months) \u2022\tExperience in functional, analog mixed signal and reliability verification. \n\u2022\tHad good experience in functional, reliability verification of I/O ring interfaces of processors. \n\u2022\tHad 2 years of experience in leading the verification team at client location. \n\u2022\tGood knowledge in Analog circuit design, have designed CMOS voltage regulators - LDO, capacitorless LDO and BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave experience in Analog behavioral modeling with Verilog-A language. \n\u2022\tExposed to 90nm, 65nm, 45nm, 32nm process technologies. \n\u2022\tHave been part of verification team for 4 successful tape-outs for top semiconductor firm Design Verification Engineer Intel Corporation April 2015  \u2013 Present (5 months) Bengaluru Area, India Design Verification Engineer Intel Corporation April 2015  \u2013 Present (5 months) Bengaluru Area, India Member of Technical Staff (MTS) eInfochips April 2011  \u2013  April 2015  (4 years 1 month) Bengaluru Area, India \u2022\tVerification IP Development using HVLs such as System Verilog ( UVM Methodology) \n\u2022\tProtocols for bus architecture AMBA AHB/APB, UART, GPIO, SPI and USB core functional verification. \n\u2022\tDevelopment of Assertions, BFMs and Functional Coverage. \n\u2022\tVerification of 3d pipeline blocks in Graphics processor. \n\u2022\tHave good experience in verifying debug feature at SoC level, reliability verification of I/O ring interfaces of processors. \n\u2022\tDesigned CMOS voltage regulators - LDO, BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave been part of verification team for many successful tape outs Member of Technical Staff (MTS) eInfochips April 2011  \u2013  April 2015  (4 years 1 month) Bengaluru Area, India \u2022\tVerification IP Development using HVLs such as System Verilog ( UVM Methodology) \n\u2022\tProtocols for bus architecture AMBA AHB/APB, UART, GPIO, SPI and USB core functional verification. \n\u2022\tDevelopment of Assertions, BFMs and Functional Coverage. \n\u2022\tVerification of 3d pipeline blocks in Graphics processor. \n\u2022\tHave good experience in verifying debug feature at SoC level, reliability verification of I/O ring interfaces of processors. \n\u2022\tDesigned CMOS voltage regulators - LDO, BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave been part of verification team for many successful tape outs Senior Project Engineer Wipro Technologies August 2006  \u2013  April 2011  (4 years 9 months) \u2022\tExperience in functional, analog mixed signal and reliability verification. \n\u2022\tHad good experience in functional, reliability verification of I/O ring interfaces of processors. \n\u2022\tHad 2 years of experience in leading the verification team at client location. \n\u2022\tGood knowledge in Analog circuit design, have designed CMOS voltage regulators - LDO, capacitorless LDO and BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave experience in Analog behavioral modeling with Verilog-A language. \n\u2022\tExposed to 90nm, 65nm, 45nm, 32nm process technologies. \n\u2022\tHave been part of verification team for 4 successful tape-outs for top semiconductor firm Senior Project Engineer Wipro Technologies August 2006  \u2013  April 2011  (4 years 9 months) \u2022\tExperience in functional, analog mixed signal and reliability verification. \n\u2022\tHad good experience in functional, reliability verification of I/O ring interfaces of processors. \n\u2022\tHad 2 years of experience in leading the verification team at client location. \n\u2022\tGood knowledge in Analog circuit design, have designed CMOS voltage regulators - LDO, capacitorless LDO and BGR circuit. \n\u2022\tGood knowledge in Perl scripting languages, have automated flows for client.  \n\u2022\tHave experience in Analog behavioral modeling with Verilog-A language. \n\u2022\tExposed to 90nm, 65nm, 45nm, 32nm process technologies. \n\u2022\tHave been part of verification team for 4 successful tape-outs for top semiconductor firm Languages   Skills SV ASIC UVM Assertions Coverages Analog Circuits Mixed Signal Verilog Analog Circuit Design Semiconductors Analog Physical Design Perl CMOS Processors Automation Verilog-A See 2+ \u00a0 \u00a0 See less Skills  SV ASIC UVM Assertions Coverages Analog Circuits Mixed Signal Verilog Analog Circuit Design Semiconductors Analog Physical Design Perl CMOS Processors Automation Verilog-A See 2+ \u00a0 \u00a0 See less SV ASIC UVM Assertions Coverages Analog Circuits Mixed Signal Verilog Analog Circuit Design Semiconductors Analog Physical Design Perl CMOS Processors Automation Verilog-A See 2+ \u00a0 \u00a0 See less SV ASIC UVM Assertions Coverages Analog Circuits Mixed Signal Verilog Analog Circuit Design Semiconductors Analog Physical Design Perl CMOS Processors Automation Verilog-A See 2+ \u00a0 \u00a0 See less Education Birla Institute of Technology and Science, Pilani MS,  Microelectronics 2008  \u2013 2010 Anna University B.E.,  Electronics & Instrumentation 2002  \u2013 2006 D.A.V Senior Secondary School School,  Computer Science 1991  \u2013 2002 Birla Institute of Technology and Science, Pilani MS,  Microelectronics 2008  \u2013 2010 Birla Institute of Technology and Science, Pilani MS,  Microelectronics 2008  \u2013 2010 Birla Institute of Technology and Science, Pilani MS,  Microelectronics 2008  \u2013 2010 Anna University B.E.,  Electronics & Instrumentation 2002  \u2013 2006 Anna University B.E.,  Electronics & Instrumentation 2002  \u2013 2006 Anna University B.E.,  Electronics & Instrumentation 2002  \u2013 2006 D.A.V Senior Secondary School School,  Computer Science 1991  \u2013 2002 D.A.V Senior Secondary School School,  Computer Science 1991  \u2013 2002 D.A.V Senior Secondary School School,  Computer Science 1991  \u2013 2002 Honors & Awards Anna University Rank holder Anna Univeristy May 2006 Secured 29th University Rank in B.E. Electronics & Instrumentation from Anna University, Chennai Anna University Rank holder Anna Univeristy May 2006 Secured 29th University Rank in B.E. Electronics & Instrumentation from Anna University, Chennai Anna University Rank holder Anna Univeristy May 2006 Secured 29th University Rank in B.E. Electronics & Instrumentation from Anna University, Chennai Anna University Rank holder Anna Univeristy May 2006 Secured 29th University Rank in B.E. Electronics & Instrumentation from Anna University, Chennai ", "Experience Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Design Engineer - DFx AMD October 2013  \u2013  June 2015  (1 year 9 months) Validation engineer Intel January 2011  \u2013  September 2013  (2 years 9 months) VLSI Engineer Freescale Semiconductor 2006  \u2013  2010  (4 years) Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Design Engineer - DFx AMD October 2013  \u2013  June 2015  (1 year 9 months) Design Engineer - DFx AMD October 2013  \u2013  June 2015  (1 year 9 months) Validation engineer Intel January 2011  \u2013  September 2013  (2 years 9 months) Validation engineer Intel January 2011  \u2013  September 2013  (2 years 9 months) VLSI Engineer Freescale Semiconductor 2006  \u2013  2010  (4 years) VLSI Engineer Freescale Semiconductor 2006  \u2013  2010  (4 years) Skills SystemVerilog Functional Verification SoC Verilog TCL C Skills  SystemVerilog Functional Verification SoC Verilog TCL C SystemVerilog Functional Verification SoC Verilog TCL C SystemVerilog Functional Verification SoC Verilog TCL C Education Technion - Israel Institute of Technology BSc,  Electronic Engineer 2002  \u2013 2006 Technion - Israel Institute of Technology BSc,  Electronic Engineer 2002  \u2013 2006 Technion - Israel Institute of Technology BSc,  Electronic Engineer 2002  \u2013 2006 Technion - Israel Institute of Technology BSc,  Electronic Engineer 2002  \u2013 2006 ", "Experience Design Verification Engineer Intel Corporation May 2015  \u2013 Present (4 months) Folsom, CA Pre-Silicon Verification Intern Intel Corporation July 2014  \u2013  May 2015  (11 months) Folsom, CA Senior Software Engineer Infosys October 2009  \u2013  April 2012  (2 years 7 months) Mangalore Area, India - Worked as a Senior Software Engineer for a project that was responsible for smooth running of an Insurance application and also handled major and minor requests to enhance the application. \n- Demonstrated in-depth knowledge of VB6, VB.NET and PL/SQL. \n- Demonstrated strong analytical and team management skills while working with Software Development team. Design Verification Engineer Intel Corporation May 2015  \u2013 Present (4 months) Folsom, CA Design Verification Engineer Intel Corporation May 2015  \u2013 Present (4 months) Folsom, CA Pre-Silicon Verification Intern Intel Corporation July 2014  \u2013  May 2015  (11 months) Folsom, CA Pre-Silicon Verification Intern Intel Corporation July 2014  \u2013  May 2015  (11 months) Folsom, CA Senior Software Engineer Infosys October 2009  \u2013  April 2012  (2 years 7 months) Mangalore Area, India - Worked as a Senior Software Engineer for a project that was responsible for smooth running of an Insurance application and also handled major and minor requests to enhance the application. \n- Demonstrated in-depth knowledge of VB6, VB.NET and PL/SQL. \n- Demonstrated strong analytical and team management skills while working with Software Development team. Senior Software Engineer Infosys October 2009  \u2013  April 2012  (2 years 7 months) Mangalore Area, India - Worked as a Senior Software Engineer for a project that was responsible for smooth running of an Insurance application and also handled major and minor requests to enhance the application. \n- Demonstrated in-depth knowledge of VB6, VB.NET and PL/SQL. \n- Demonstrated strong analytical and team management skills while working with Software Development team. Skills C++ MySQL Verilog C Shell Scripting Synopsys tools Python HTML PL/SQL JavaScript PostgreSQL Perl JSP Synopsys Primetime Cadence ICFB Cadence Virtuoso SPICE Cadence Spectre RISC Chisel HDL Scala JSF VLSI SystemVerilog ASIC Static Timing Analysis Pspice Design Verification... UVM Verification SoC RTL design EDA Linux Computer Architecture Chipset Embedded Systems SQL Unix Programming See 25+ \u00a0 \u00a0 See less Skills  C++ MySQL Verilog C Shell Scripting Synopsys tools Python HTML PL/SQL JavaScript PostgreSQL Perl JSP Synopsys Primetime Cadence ICFB Cadence Virtuoso SPICE Cadence Spectre RISC Chisel HDL Scala JSF VLSI SystemVerilog ASIC Static Timing Analysis Pspice Design Verification... UVM Verification SoC RTL design EDA Linux Computer Architecture Chipset Embedded Systems SQL Unix Programming See 25+ \u00a0 \u00a0 See less C++ MySQL Verilog C Shell Scripting Synopsys tools Python HTML PL/SQL JavaScript PostgreSQL Perl JSP Synopsys Primetime Cadence ICFB Cadence Virtuoso SPICE Cadence Spectre RISC Chisel HDL Scala JSF VLSI SystemVerilog ASIC Static Timing Analysis Pspice Design Verification... UVM Verification SoC RTL design EDA Linux Computer Architecture Chipset Embedded Systems SQL Unix Programming See 25+ \u00a0 \u00a0 See less C++ MySQL Verilog C Shell Scripting Synopsys tools Python HTML PL/SQL JavaScript PostgreSQL Perl JSP Synopsys Primetime Cadence ICFB Cadence Virtuoso SPICE Cadence Spectre RISC Chisel HDL Scala JSF VLSI SystemVerilog ASIC Static Timing Analysis Pspice Design Verification... UVM Verification SoC RTL design EDA Linux Computer Architecture Chipset Embedded Systems SQL Unix Programming See 25+ \u00a0 \u00a0 See less Education San Francisco State University Master of Science (MS),  Embedded Electrical and Computer Systems 2012  \u2013 2015 University of California, Berkeley VLSI Systems Design 2013  \u2013 2013 Unified top-down and bottom-up design of integrated circuits and systems concentrating on architectural and topological issues, VLSI architectures, systolic arrays, self-timed systems, trends in VLSI development, physical limits, tradeoffs in custom-design, standard cells, gate arrays, VLSI design tools. University of Calicut Bachelor's Degree,  Electrical , Electronics and Communications Engineering 2005  \u2013 2009 Indian School, Bahrain High School 1999  \u2013 2005 San Francisco State University Master of Science (MS),  Embedded Electrical and Computer Systems 2012  \u2013 2015 San Francisco State University Master of Science (MS),  Embedded Electrical and Computer Systems 2012  \u2013 2015 San Francisco State University Master of Science (MS),  Embedded Electrical and Computer Systems 2012  \u2013 2015 University of California, Berkeley VLSI Systems Design 2013  \u2013 2013 Unified top-down and bottom-up design of integrated circuits and systems concentrating on architectural and topological issues, VLSI architectures, systolic arrays, self-timed systems, trends in VLSI development, physical limits, tradeoffs in custom-design, standard cells, gate arrays, VLSI design tools. University of California, Berkeley VLSI Systems Design 2013  \u2013 2013 Unified top-down and bottom-up design of integrated circuits and systems concentrating on architectural and topological issues, VLSI architectures, systolic arrays, self-timed systems, trends in VLSI development, physical limits, tradeoffs in custom-design, standard cells, gate arrays, VLSI design tools. University of California, Berkeley VLSI Systems Design 2013  \u2013 2013 Unified top-down and bottom-up design of integrated circuits and systems concentrating on architectural and topological issues, VLSI architectures, systolic arrays, self-timed systems, trends in VLSI development, physical limits, tradeoffs in custom-design, standard cells, gate arrays, VLSI design tools. University of Calicut Bachelor's Degree,  Electrical , Electronics and Communications Engineering 2005  \u2013 2009 University of Calicut Bachelor's Degree,  Electrical , Electronics and Communications Engineering 2005  \u2013 2009 University of Calicut Bachelor's Degree,  Electrical , Electronics and Communications Engineering 2005  \u2013 2009 Indian School, Bahrain High School 1999  \u2013 2005 Indian School, Bahrain High School 1999  \u2013 2005 Indian School, Bahrain High School 1999  \u2013 2005 Honors & Awards Synopsys Microelectronics Olympiad Synopsys October 2013 - Winner of \u2018Best Result from USA\u2019, at the 8th Annual International Microelectronics Olympiad of Armenia conducted by Synopsys.  \n- The Olympiad addressed topics likes Digital IC Design, Analog and Mixed Signal IC Design, Semiconductor Devices and Technology, and Mathematical and Algorithmic Issues of EDA. \n Synopsys Microelectronics Olympiad Synopsys October 2013 - Winner of \u2018Best Result from USA\u2019, at the 8th Annual International Microelectronics Olympiad of Armenia conducted by Synopsys.  \n- The Olympiad addressed topics likes Digital IC Design, Analog and Mixed Signal IC Design, Semiconductor Devices and Technology, and Mathematical and Algorithmic Issues of EDA. \n Synopsys Microelectronics Olympiad Synopsys October 2013 - Winner of \u2018Best Result from USA\u2019, at the 8th Annual International Microelectronics Olympiad of Armenia conducted by Synopsys.  \n- The Olympiad addressed topics likes Digital IC Design, Analog and Mixed Signal IC Design, Semiconductor Devices and Technology, and Mathematical and Algorithmic Issues of EDA. \n Synopsys Microelectronics Olympiad Synopsys October 2013 - Winner of \u2018Best Result from USA\u2019, at the 8th Annual International Microelectronics Olympiad of Armenia conducted by Synopsys.  \n- The Olympiad addressed topics likes Digital IC Design, Analog and Mixed Signal IC Design, Semiconductor Devices and Technology, and Mathematical and Algorithmic Issues of EDA. \n ", "Experience Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Bengaluru Area, India Internship Intel Corporation July 2014  \u2013  June 2015  (1 year) Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Bengaluru Area, India Design Verification Engineer Intel Corporation July 2015  \u2013 Present (2 months) Bengaluru Area, India Internship Intel Corporation July 2014  \u2013  June 2015  (1 year) Internship Intel Corporation July 2014  \u2013  June 2015  (1 year) Skills Analog Circuit Design Digital Electronics VHDL Matlab Keil Mentor Graphics Ngspice Image Processing C Microsoft Word PowerPoint Programming Robotics Windows Embedded Systems Embedded C TCAD Turbo C LyX C++ Microsoft Excel Java Microsoft Office Linux Verilog VLSI Microcontrollers See 12+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Digital Electronics VHDL Matlab Keil Mentor Graphics Ngspice Image Processing C Microsoft Word PowerPoint Programming Robotics Windows Embedded Systems Embedded C TCAD Turbo C LyX C++ Microsoft Excel Java Microsoft Office Linux Verilog VLSI Microcontrollers See 12+ \u00a0 \u00a0 See less Analog Circuit Design Digital Electronics VHDL Matlab Keil Mentor Graphics Ngspice Image Processing C Microsoft Word PowerPoint Programming Robotics Windows Embedded Systems Embedded C TCAD Turbo C LyX C++ Microsoft Excel Java Microsoft Office Linux Verilog VLSI Microcontrollers See 12+ \u00a0 \u00a0 See less Analog Circuit Design Digital Electronics VHDL Matlab Keil Mentor Graphics Ngspice Image Processing C Microsoft Word PowerPoint Programming Robotics Windows Embedded Systems Embedded C TCAD Turbo C LyX C++ Microsoft Excel Java Microsoft Office Linux Verilog VLSI Microcontrollers See 12+ \u00a0 \u00a0 See less Education SVNIT, SURAT Master of Technology (MTech),  VLSI and Embedded Systems , 9.19 2013  \u2013 2015 SGGS IE&T,Nanded Bachelor of Technology (B.Tech.),  Electronics and Tele-Communication Engineering , 8.89 2009  \u2013 2013 Maharashtra Board H.S.C , 86.50% 2009 Maharashtra Board S.S.C , 89.84% 2007 SVNIT, SURAT Master of Technology (MTech),  VLSI and Embedded Systems , 9.19 2013  \u2013 2015 SVNIT, SURAT Master of Technology (MTech),  VLSI and Embedded Systems , 9.19 2013  \u2013 2015 SVNIT, SURAT Master of Technology (MTech),  VLSI and Embedded Systems , 9.19 2013  \u2013 2015 SGGS IE&T,Nanded Bachelor of Technology (B.Tech.),  Electronics and Tele-Communication Engineering , 8.89 2009  \u2013 2013 SGGS IE&T,Nanded Bachelor of Technology (B.Tech.),  Electronics and Tele-Communication Engineering , 8.89 2009  \u2013 2013 SGGS IE&T,Nanded Bachelor of Technology (B.Tech.),  Electronics and Tele-Communication Engineering , 8.89 2009  \u2013 2013 Maharashtra Board H.S.C , 86.50% 2009 Maharashtra Board H.S.C , 86.50% 2009 Maharashtra Board H.S.C , 86.50% 2009 Maharashtra Board S.S.C , 89.84% 2007 Maharashtra Board S.S.C , 89.84% 2007 Maharashtra Board S.S.C , 89.84% 2007 ", "Skills C VHDL Verilog Matlab Pspice VLSI ModelSim Electrical Engineering Microsoft Office Xilinx ISE Computer Architecture Perl Windows Engineering Simulations FPGA HTML SystemVerilog Linux Static timing analysis IC compiler Design Compiler Prime time Primetime Static Timing Analysis Synopsys tools Timing Closure ASIC RTL Design TCL PCIe UVM C++ Debugging SoC Functional Verification See 21+ \u00a0 \u00a0 See less Skills  C VHDL Verilog Matlab Pspice VLSI ModelSim Electrical Engineering Microsoft Office Xilinx ISE Computer Architecture Perl Windows Engineering Simulations FPGA HTML SystemVerilog Linux Static timing analysis IC compiler Design Compiler Prime time Primetime Static Timing Analysis Synopsys tools Timing Closure ASIC RTL Design TCL PCIe UVM C++ Debugging SoC Functional Verification See 21+ \u00a0 \u00a0 See less C VHDL Verilog Matlab Pspice VLSI ModelSim Electrical Engineering Microsoft Office Xilinx ISE Computer Architecture Perl Windows Engineering Simulations FPGA HTML SystemVerilog Linux Static timing analysis IC compiler Design Compiler Prime time Primetime Static Timing Analysis Synopsys tools Timing Closure ASIC RTL Design TCL PCIe UVM C++ Debugging SoC Functional Verification See 21+ \u00a0 \u00a0 See less C VHDL Verilog Matlab Pspice VLSI ModelSim Electrical Engineering Microsoft Office Xilinx ISE Computer Architecture Perl Windows Engineering Simulations FPGA HTML SystemVerilog Linux Static timing analysis IC compiler Design Compiler Prime time Primetime Static Timing Analysis Synopsys tools Timing Closure ASIC RTL Design TCL PCIe UVM C++ Debugging SoC Functional Verification See 21+ \u00a0 \u00a0 See less Education sacramento state university Master's degree,  Electrical and Electronics Engineering 2010  \u2013 2012 B.V.M engineering college, Vallabh Vidyanagar, Anand, India Bachelor's degree,  Electrical and Electronics Engineering sacramento state university Master's degree,  Electrical and Electronics Engineering 2010  \u2013 2012 sacramento state university Master's degree,  Electrical and Electronics Engineering 2010  \u2013 2012 sacramento state university Master's degree,  Electrical and Electronics Engineering 2010  \u2013 2012 B.V.M engineering college, Vallabh Vidyanagar, Anand, India Bachelor's degree,  Electrical and Electronics Engineering B.V.M engineering college, Vallabh Vidyanagar, Anand, India Bachelor's degree,  Electrical and Electronics Engineering B.V.M engineering college, Vallabh Vidyanagar, Anand, India Bachelor's degree,  Electrical and Electronics Engineering ", "Summary Specialties: Technical Skills: \nLanguages: C, C++, Verilog, System Verilog MATLAB, Assembly Languages( X86 and PIC), PERL  \nSimulation and verification: OVM, RAL, X86 Assembly test development, OVL / SVA assertion checkers, DVE, Debussy / Verdi, PSPICE, Protel  \nMicroprocessors and Microcontrollers: X86 Family, 8051 Family, PIC 18F4520/18F4620 \nCompilers for Microcontrollers: C Compilers (CCS, Keil) \nOperating Systems: UNIX / LINUX, Windows Summary Specialties: Technical Skills: \nLanguages: C, C++, Verilog, System Verilog MATLAB, Assembly Languages( X86 and PIC), PERL  \nSimulation and verification: OVM, RAL, X86 Assembly test development, OVL / SVA assertion checkers, DVE, Debussy / Verdi, PSPICE, Protel  \nMicroprocessors and Microcontrollers: X86 Family, 8051 Family, PIC 18F4520/18F4620 \nCompilers for Microcontrollers: C Compilers (CCS, Keil) \nOperating Systems: UNIX / LINUX, Windows Specialties: Technical Skills: \nLanguages: C, C++, Verilog, System Verilog MATLAB, Assembly Languages( X86 and PIC), PERL  \nSimulation and verification: OVM, RAL, X86 Assembly test development, OVL / SVA assertion checkers, DVE, Debussy / Verdi, PSPICE, Protel  \nMicroprocessors and Microcontrollers: X86 Family, 8051 Family, PIC 18F4520/18F4620 \nCompilers for Microcontrollers: C Compilers (CCS, Keil) \nOperating Systems: UNIX / LINUX, Windows Specialties: Technical Skills: \nLanguages: C, C++, Verilog, System Verilog MATLAB, Assembly Languages( X86 and PIC), PERL  \nSimulation and verification: OVM, RAL, X86 Assembly test development, OVL / SVA assertion checkers, DVE, Debussy / Verdi, PSPICE, Protel  \nMicroprocessors and Microcontrollers: X86 Family, 8051 Family, PIC 18F4520/18F4620 \nCompilers for Microcontrollers: C Compilers (CCS, Keil) \nOperating Systems: UNIX / LINUX, Windows Experience Design Verification Engineer Intel Corporation March 2010  \u2013 Present (5 years 6 months) SOC / IP Verification \nIP integration \nOVM, Register Access Layer,  \nTestplan, Coverage ananlysis Co-Op Engineer AMD January 2009  \u2013  August 2009  (8 months) Fort Collins, Colorado Area Co-Op engineer in Silicon Design team at Mile High design Center, Fort Collins, Colorado for functional, DFT verification of AMD's next generation chips. \n \nResponsibilities included x86 and C++ tests development for HDT (Hardware Debug Tool) environment. Also, perform RTL/digital debugging of tests. Meet covergae goals using OVL/SV Assertion checkers. IEEE Mentor and GTA University of Texas at Arlington August 2007  \u2013  December 2008  (1 year 5 months) Arlington, Texas IEEE Mentor for Digital Systems and Microprocessor Systems August 2007 - July 2008  \nGraduate Teaching assistant for Microprocessor Systems - Fall 2008 Embedded System Engineer (R&D Dept) Alan Electronic Systems Pvt.Ltd June 2006  \u2013  June 2007  (1 year 1 month) Mumbai Area, India Developing, debugging and testing of Microcontroller based Embedded systems. \nSuccessfuly implemented a GSM based fault detector(in C using Keil compiler) on AT 89c52/89s52. Design Verification Engineer Intel Corporation March 2010  \u2013 Present (5 years 6 months) SOC / IP Verification \nIP integration \nOVM, Register Access Layer,  \nTestplan, Coverage ananlysis Design Verification Engineer Intel Corporation March 2010  \u2013 Present (5 years 6 months) SOC / IP Verification \nIP integration \nOVM, Register Access Layer,  \nTestplan, Coverage ananlysis Co-Op Engineer AMD January 2009  \u2013  August 2009  (8 months) Fort Collins, Colorado Area Co-Op engineer in Silicon Design team at Mile High design Center, Fort Collins, Colorado for functional, DFT verification of AMD's next generation chips. \n \nResponsibilities included x86 and C++ tests development for HDT (Hardware Debug Tool) environment. Also, perform RTL/digital debugging of tests. Meet covergae goals using OVL/SV Assertion checkers. Co-Op Engineer AMD January 2009  \u2013  August 2009  (8 months) Fort Collins, Colorado Area Co-Op engineer in Silicon Design team at Mile High design Center, Fort Collins, Colorado for functional, DFT verification of AMD's next generation chips. \n \nResponsibilities included x86 and C++ tests development for HDT (Hardware Debug Tool) environment. Also, perform RTL/digital debugging of tests. Meet covergae goals using OVL/SV Assertion checkers. IEEE Mentor and GTA University of Texas at Arlington August 2007  \u2013  December 2008  (1 year 5 months) Arlington, Texas IEEE Mentor for Digital Systems and Microprocessor Systems August 2007 - July 2008  \nGraduate Teaching assistant for Microprocessor Systems - Fall 2008 IEEE Mentor and GTA University of Texas at Arlington August 2007  \u2013  December 2008  (1 year 5 months) Arlington, Texas IEEE Mentor for Digital Systems and Microprocessor Systems August 2007 - July 2008  \nGraduate Teaching assistant for Microprocessor Systems - Fall 2008 Embedded System Engineer (R&D Dept) Alan Electronic Systems Pvt.Ltd June 2006  \u2013  June 2007  (1 year 1 month) Mumbai Area, India Developing, debugging and testing of Microcontroller based Embedded systems. \nSuccessfuly implemented a GSM based fault detector(in C using Keil compiler) on AT 89c52/89s52. Embedded System Engineer (R&D Dept) Alan Electronic Systems Pvt.Ltd June 2006  \u2013  June 2007  (1 year 1 month) Mumbai Area, India Developing, debugging and testing of Microcontroller based Embedded systems. \nSuccessfuly implemented a GSM based fault detector(in C using Keil compiler) on AT 89c52/89s52. Skills Verilog Perl Pspice System Verilog OVM Assertion Based... Object Oriented Software SystemVerilog Open Verification... Debugging SoC Functional Verification Microprocessors IC Microcontrollers RTL design ASIC Computer Architecture VLSI Semiconductors See 5+ \u00a0 \u00a0 See less Skills  Verilog Perl Pspice System Verilog OVM Assertion Based... Object Oriented Software SystemVerilog Open Verification... Debugging SoC Functional Verification Microprocessors IC Microcontrollers RTL design ASIC Computer Architecture VLSI Semiconductors See 5+ \u00a0 \u00a0 See less Verilog Perl Pspice System Verilog OVM Assertion Based... Object Oriented Software SystemVerilog Open Verification... Debugging SoC Functional Verification Microprocessors IC Microcontrollers RTL design ASIC Computer Architecture VLSI Semiconductors See 5+ \u00a0 \u00a0 See less Verilog Perl Pspice System Verilog OVM Assertion Based... Object Oriented Software SystemVerilog Open Verification... Debugging SoC Functional Verification Microprocessors IC Microcontrollers RTL design ASIC Computer Architecture VLSI Semiconductors See 5+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Masters,  Electrical Engineering 2007  \u2013 2009 University of Mumbai Bachelors,  Electronics Engineerig 2002  \u2013 2006 The University of Texas at Arlington Masters,  Electrical Engineering 2007  \u2013 2009 The University of Texas at Arlington Masters,  Electrical Engineering 2007  \u2013 2009 The University of Texas at Arlington Masters,  Electrical Engineering 2007  \u2013 2009 University of Mumbai Bachelors,  Electronics Engineerig 2002  \u2013 2006 University of Mumbai Bachelors,  Electronics Engineerig 2002  \u2013 2006 University of Mumbai Bachelors,  Electronics Engineerig 2002  \u2013 2006 ", "Summary Design Verification Engineer with extensive experience in hardware verification and solid background in computer architecture. Known for verification infrastructure development, methodology specification, test-plan development and execution. Excellent problem solving skills with expertise in block-level and system-level functional debug, design integration, and verification tools development. Particularly effective at integrating technical solutions with cross-cultural teams.  \n \nHardware design verification \u2022 Gate netlist verification \u2022 Hardware emulation\t \nTestplan / Testbench development \u2022 Computer Architecture \u2022 Design integration \n \nLanguages: OVM, UVM, SystemVerilog, Verilog, C, C++, STL, MIPS and x86 Assembly \nArchitecture: PowerPC, MIPS, Intel x86, AMDx86-64, MIPS, IEEE1500, JTAG, SoC \nTools:\tVCS, Verdi, Debussy, Signalscan, Cadence Emulator, CVS, Perforce, LSF, emacs \n \nEmail: munir_razzaque@yahoo.com \nTelephone: 512-507-3318 Summary Design Verification Engineer with extensive experience in hardware verification and solid background in computer architecture. Known for verification infrastructure development, methodology specification, test-plan development and execution. Excellent problem solving skills with expertise in block-level and system-level functional debug, design integration, and verification tools development. Particularly effective at integrating technical solutions with cross-cultural teams.  \n \nHardware design verification \u2022 Gate netlist verification \u2022 Hardware emulation\t \nTestplan / Testbench development \u2022 Computer Architecture \u2022 Design integration \n \nLanguages: OVM, UVM, SystemVerilog, Verilog, C, C++, STL, MIPS and x86 Assembly \nArchitecture: PowerPC, MIPS, Intel x86, AMDx86-64, MIPS, IEEE1500, JTAG, SoC \nTools:\tVCS, Verdi, Debussy, Signalscan, Cadence Emulator, CVS, Perforce, LSF, emacs \n \nEmail: munir_razzaque@yahoo.com \nTelephone: 512-507-3318 Design Verification Engineer with extensive experience in hardware verification and solid background in computer architecture. Known for verification infrastructure development, methodology specification, test-plan development and execution. Excellent problem solving skills with expertise in block-level and system-level functional debug, design integration, and verification tools development. Particularly effective at integrating technical solutions with cross-cultural teams.  \n \nHardware design verification \u2022 Gate netlist verification \u2022 Hardware emulation\t \nTestplan / Testbench development \u2022 Computer Architecture \u2022 Design integration \n \nLanguages: OVM, UVM, SystemVerilog, Verilog, C, C++, STL, MIPS and x86 Assembly \nArchitecture: PowerPC, MIPS, Intel x86, AMDx86-64, MIPS, IEEE1500, JTAG, SoC \nTools:\tVCS, Verdi, Debussy, Signalscan, Cadence Emulator, CVS, Perforce, LSF, emacs \n \nEmail: munir_razzaque@yahoo.com \nTelephone: 512-507-3318 Design Verification Engineer with extensive experience in hardware verification and solid background in computer architecture. Known for verification infrastructure development, methodology specification, test-plan development and execution. Excellent problem solving skills with expertise in block-level and system-level functional debug, design integration, and verification tools development. Particularly effective at integrating technical solutions with cross-cultural teams.  \n \nHardware design verification \u2022 Gate netlist verification \u2022 Hardware emulation\t \nTestplan / Testbench development \u2022 Computer Architecture \u2022 Design integration \n \nLanguages: OVM, UVM, SystemVerilog, Verilog, C, C++, STL, MIPS and x86 Assembly \nArchitecture: PowerPC, MIPS, Intel x86, AMDx86-64, MIPS, IEEE1500, JTAG, SoC \nTools:\tVCS, Verdi, Debussy, Signalscan, Cadence Emulator, CVS, Perforce, LSF, emacs \n \nEmail: munir_razzaque@yahoo.com \nTelephone: 512-507-3318 Experience Design and Verification Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) \u2022 Create testbenches for block level designs and develop tests for regression testing.  \n\u2022 Create specifications for block level designs from high level requirements.  \n\u2022 Create tests to run at the top level to verify correct integration and top level use cases.  \n\u2022 Debug mixed signal simulations that contain real number modeling of analog blocks. \n\u2022 Develop RTL designs in Verilog/VHDL from specifications. Advisory Engineer, PowerPC Chip Development | Unit Verification | Testbench Development IBM April 2013  \u2013  May 2014  (1 year 2 months) IBM Systems & Technology Group, Austin, Texas Verified Power Fabric Interface (PFI) hardware through developed unit level testbenches using IBM proprietary C++ FUSION development framework. PFI incorporates underlying hardware facilitating thread level communication in a scalable cache-coherent multiprocessor system.  \n \n\u2022 Wrote packet generators / drivers to verify transfer methods between PFI unit and Power Bus. \n\u2022 Coded unit-level transaction manager to correct /detect foreign link failures to restore hardware / link. \n\u2022 Captured transaction events for protocol checking of command and data packets by writing interface monitors for PFI to Power Switch Router (PSR) interface. \n\u2022 Ran regressions and debugged failures in Accelerator Switchboard (AS) unit. Member of Technical Staff (MTS) AMD January 2001  \u2013  March 2013  (12 years 3 months) Austin, Texas Area DFT Hardware Debug Tool (HDT) Verification.  \n\u2022 Developed C++ / SystemVerilog testbenches to verify HDT unit in AMDx86-64 CPU core. \n\u2022 Wrote directed tests, C++ tests, coverage points, debugged failures, and ran coverage analysis. \n\u2022 Ran random exercisers and regressions with varying randomization constraints \n\u2022 Authored OVM driver, sequencer, and sequence events for IEEEI500 compliant interface for JTAG. Enhanced OVM components to include DPI interface to integrate C++ based generators.  \n \nCadence Palladium III Emulation \nImplemented procedures after developing to undertake comprehensive verification of new CPU design via hardware emulation.  \n\u2022 Evaluated / restructured all non-synthesizable Verilog constructs in design and in macros. \n\u2022 Solved emulation environment for SoC gate-level netlist verification and defined / developed / corrected / implemented downloadable emulation database for design (RTL and gate-level netlist). \n\u2022 Wrote / edited qel scripts to facilitate test automation. \n\u2022 Assisted with SoC bring up and in verifying scan stitching in SAPR netlist. \n \nGate Netlist Verification and Infrastructure Development \nLed a team of 10+ engineers to undertake comprehensive verification of gate-level netlist \n\u2022 Defined and developed gate verification infrastructure and Verilog testbench for gate level netlist.  \n\u2022 Built gate models, managed regressions, debugged failures, tracked schedules and generated reports.  \n \nAMDx86-64 Load-Store/DCache Unit (LSDC) Verification  \n\u2022 Created custom-written C++ testbenches (behavioral models for scheduler, dispatch and execution unit modeling cache / memory accesses). \n\u2022 Wrote address generator, transaction sequences, and drivers. \n \nMIPS32 Random Test-case Generator and Reference Model Support \n\u2022 Supported random test-case generator targeting pipelined MIPS32 core and peripheral devices (UART, MAC, LCD), and memory models.  \n\u2022 Maintained the C reference model for the MIPS32 core and ran MIPS compliance AVP tests on post silicon parts. Senior Design Verification Engineer Motorola Semiconductor 1999  \u2013  2001  (2 years) \u2022 Wrote and implemented test plan for PowerPC L2 cache unit verification.  \n\u2022 Wrote directed tests, random tests, coverage equations and ran regression suites and debugged functional failures.  \n\u2022 Supported L2 cache behavioral model. PowerPC Tools Development and Support IBM March 1997  \u2013  1999  (2 years) \u2022 Developed, maintained and documented multi-processor random test case generator tool in C/C++. \n\u2022 Developed, maintained multi-processor checker tool for real time monitoring and coherency checking. Design and Verification Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) \u2022 Create testbenches for block level designs and develop tests for regression testing.  \n\u2022 Create specifications for block level designs from high level requirements.  \n\u2022 Create tests to run at the top level to verify correct integration and top level use cases.  \n\u2022 Debug mixed signal simulations that contain real number modeling of analog blocks. \n\u2022 Develop RTL designs in Verilog/VHDL from specifications. Design and Verification Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) \u2022 Create testbenches for block level designs and develop tests for regression testing.  \n\u2022 Create specifications for block level designs from high level requirements.  \n\u2022 Create tests to run at the top level to verify correct integration and top level use cases.  \n\u2022 Debug mixed signal simulations that contain real number modeling of analog blocks. \n\u2022 Develop RTL designs in Verilog/VHDL from specifications. Advisory Engineer, PowerPC Chip Development | Unit Verification | Testbench Development IBM April 2013  \u2013  May 2014  (1 year 2 months) IBM Systems & Technology Group, Austin, Texas Verified Power Fabric Interface (PFI) hardware through developed unit level testbenches using IBM proprietary C++ FUSION development framework. PFI incorporates underlying hardware facilitating thread level communication in a scalable cache-coherent multiprocessor system.  \n \n\u2022 Wrote packet generators / drivers to verify transfer methods between PFI unit and Power Bus. \n\u2022 Coded unit-level transaction manager to correct /detect foreign link failures to restore hardware / link. \n\u2022 Captured transaction events for protocol checking of command and data packets by writing interface monitors for PFI to Power Switch Router (PSR) interface. \n\u2022 Ran regressions and debugged failures in Accelerator Switchboard (AS) unit. Advisory Engineer, PowerPC Chip Development | Unit Verification | Testbench Development IBM April 2013  \u2013  May 2014  (1 year 2 months) IBM Systems & Technology Group, Austin, Texas Verified Power Fabric Interface (PFI) hardware through developed unit level testbenches using IBM proprietary C++ FUSION development framework. PFI incorporates underlying hardware facilitating thread level communication in a scalable cache-coherent multiprocessor system.  \n \n\u2022 Wrote packet generators / drivers to verify transfer methods between PFI unit and Power Bus. \n\u2022 Coded unit-level transaction manager to correct /detect foreign link failures to restore hardware / link. \n\u2022 Captured transaction events for protocol checking of command and data packets by writing interface monitors for PFI to Power Switch Router (PSR) interface. \n\u2022 Ran regressions and debugged failures in Accelerator Switchboard (AS) unit. Member of Technical Staff (MTS) AMD January 2001  \u2013  March 2013  (12 years 3 months) Austin, Texas Area DFT Hardware Debug Tool (HDT) Verification.  \n\u2022 Developed C++ / SystemVerilog testbenches to verify HDT unit in AMDx86-64 CPU core. \n\u2022 Wrote directed tests, C++ tests, coverage points, debugged failures, and ran coverage analysis. \n\u2022 Ran random exercisers and regressions with varying randomization constraints \n\u2022 Authored OVM driver, sequencer, and sequence events for IEEEI500 compliant interface for JTAG. Enhanced OVM components to include DPI interface to integrate C++ based generators.  \n \nCadence Palladium III Emulation \nImplemented procedures after developing to undertake comprehensive verification of new CPU design via hardware emulation.  \n\u2022 Evaluated / restructured all non-synthesizable Verilog constructs in design and in macros. \n\u2022 Solved emulation environment for SoC gate-level netlist verification and defined / developed / corrected / implemented downloadable emulation database for design (RTL and gate-level netlist). \n\u2022 Wrote / edited qel scripts to facilitate test automation. \n\u2022 Assisted with SoC bring up and in verifying scan stitching in SAPR netlist. \n \nGate Netlist Verification and Infrastructure Development \nLed a team of 10+ engineers to undertake comprehensive verification of gate-level netlist \n\u2022 Defined and developed gate verification infrastructure and Verilog testbench for gate level netlist.  \n\u2022 Built gate models, managed regressions, debugged failures, tracked schedules and generated reports.  \n \nAMDx86-64 Load-Store/DCache Unit (LSDC) Verification  \n\u2022 Created custom-written C++ testbenches (behavioral models for scheduler, dispatch and execution unit modeling cache / memory accesses). \n\u2022 Wrote address generator, transaction sequences, and drivers. \n \nMIPS32 Random Test-case Generator and Reference Model Support \n\u2022 Supported random test-case generator targeting pipelined MIPS32 core and peripheral devices (UART, MAC, LCD), and memory models.  \n\u2022 Maintained the C reference model for the MIPS32 core and ran MIPS compliance AVP tests on post silicon parts. Member of Technical Staff (MTS) AMD January 2001  \u2013  March 2013  (12 years 3 months) Austin, Texas Area DFT Hardware Debug Tool (HDT) Verification.  \n\u2022 Developed C++ / SystemVerilog testbenches to verify HDT unit in AMDx86-64 CPU core. \n\u2022 Wrote directed tests, C++ tests, coverage points, debugged failures, and ran coverage analysis. \n\u2022 Ran random exercisers and regressions with varying randomization constraints \n\u2022 Authored OVM driver, sequencer, and sequence events for IEEEI500 compliant interface for JTAG. Enhanced OVM components to include DPI interface to integrate C++ based generators.  \n \nCadence Palladium III Emulation \nImplemented procedures after developing to undertake comprehensive verification of new CPU design via hardware emulation.  \n\u2022 Evaluated / restructured all non-synthesizable Verilog constructs in design and in macros. \n\u2022 Solved emulation environment for SoC gate-level netlist verification and defined / developed / corrected / implemented downloadable emulation database for design (RTL and gate-level netlist). \n\u2022 Wrote / edited qel scripts to facilitate test automation. \n\u2022 Assisted with SoC bring up and in verifying scan stitching in SAPR netlist. \n \nGate Netlist Verification and Infrastructure Development \nLed a team of 10+ engineers to undertake comprehensive verification of gate-level netlist \n\u2022 Defined and developed gate verification infrastructure and Verilog testbench for gate level netlist.  \n\u2022 Built gate models, managed regressions, debugged failures, tracked schedules and generated reports.  \n \nAMDx86-64 Load-Store/DCache Unit (LSDC) Verification  \n\u2022 Created custom-written C++ testbenches (behavioral models for scheduler, dispatch and execution unit modeling cache / memory accesses). \n\u2022 Wrote address generator, transaction sequences, and drivers. \n \nMIPS32 Random Test-case Generator and Reference Model Support \n\u2022 Supported random test-case generator targeting pipelined MIPS32 core and peripheral devices (UART, MAC, LCD), and memory models.  \n\u2022 Maintained the C reference model for the MIPS32 core and ran MIPS compliance AVP tests on post silicon parts. Senior Design Verification Engineer Motorola Semiconductor 1999  \u2013  2001  (2 years) \u2022 Wrote and implemented test plan for PowerPC L2 cache unit verification.  \n\u2022 Wrote directed tests, random tests, coverage equations and ran regression suites and debugged functional failures.  \n\u2022 Supported L2 cache behavioral model. Senior Design Verification Engineer Motorola Semiconductor 1999  \u2013  2001  (2 years) \u2022 Wrote and implemented test plan for PowerPC L2 cache unit verification.  \n\u2022 Wrote directed tests, random tests, coverage equations and ran regression suites and debugged functional failures.  \n\u2022 Supported L2 cache behavioral model. PowerPC Tools Development and Support IBM March 1997  \u2013  1999  (2 years) \u2022 Developed, maintained and documented multi-processor random test case generator tool in C/C++. \n\u2022 Developed, maintained multi-processor checker tool for real time monitoring and coherency checking. PowerPC Tools Development and Support IBM March 1997  \u2013  1999  (2 years) \u2022 Developed, maintained and documented multi-processor random test case generator tool in C/C++. \n\u2022 Developed, maintained multi-processor checker tool for real time monitoring and coherency checking. Skills Verilog Functional Verification SoC Debugging Processors SystemVerilog Microprocessors Computer Architecture ASIC RTL design IC Semiconductors C Simulations VHDL Analog TCL C++ Hardware UVM VLSI FPGA Engineering Perl Integration OVM VCS Hardware Design Emulation Cache Coherency Gate Netlist Power Management IP Verdi Debussy Operating Systems x86 Assembly Test Case Generation Multiprocessing Functional Coverage CPU design Architecture Low Power Systems Linux Assembly Testbench Silicon Functional Testing Coverage Algorithms See 35+ \u00a0 \u00a0 See less Skills  Verilog Functional Verification SoC Debugging Processors SystemVerilog Microprocessors Computer Architecture ASIC RTL design IC Semiconductors C Simulations VHDL Analog TCL C++ Hardware UVM VLSI FPGA Engineering Perl Integration OVM VCS Hardware Design Emulation Cache Coherency Gate Netlist Power Management IP Verdi Debussy Operating Systems x86 Assembly Test Case Generation Multiprocessing Functional Coverage CPU design Architecture Low Power Systems Linux Assembly Testbench Silicon Functional Testing Coverage Algorithms See 35+ \u00a0 \u00a0 See less Verilog Functional Verification SoC Debugging Processors SystemVerilog Microprocessors Computer Architecture ASIC RTL design IC Semiconductors C Simulations VHDL Analog TCL C++ Hardware UVM VLSI FPGA Engineering Perl Integration OVM VCS Hardware Design Emulation Cache Coherency Gate Netlist Power Management IP Verdi Debussy Operating Systems x86 Assembly Test Case Generation Multiprocessing Functional Coverage CPU design Architecture Low Power Systems Linux Assembly Testbench Silicon Functional Testing Coverage Algorithms See 35+ \u00a0 \u00a0 See less Verilog Functional Verification SoC Debugging Processors SystemVerilog Microprocessors Computer Architecture ASIC RTL design IC Semiconductors C Simulations VHDL Analog TCL C++ Hardware UVM VLSI FPGA Engineering Perl Integration OVM VCS Hardware Design Emulation Cache Coherency Gate Netlist Power Management IP Verdi Debussy Operating Systems x86 Assembly Test Case Generation Multiprocessing Functional Coverage CPU design Architecture Low Power Systems Linux Assembly Testbench Silicon Functional Testing Coverage Algorithms See 35+ \u00a0 \u00a0 See less Education The University of Texas at Austin MSEE,  Computer Engineering Activities and Societies:\u00a0 IEEE The University of Texas at Austin BSEE,  Electical & Computer engineering Activities and Societies:\u00a0 IEEE ,  Biomedical Engineering Society The University of Texas at Austin MSEE,  Computer Engineering Activities and Societies:\u00a0 IEEE The University of Texas at Austin MSEE,  Computer Engineering Activities and Societies:\u00a0 IEEE The University of Texas at Austin MSEE,  Computer Engineering Activities and Societies:\u00a0 IEEE The University of Texas at Austin BSEE,  Electical & Computer engineering Activities and Societies:\u00a0 IEEE ,  Biomedical Engineering Society The University of Texas at Austin BSEE,  Electical & Computer engineering Activities and Societies:\u00a0 IEEE ,  Biomedical Engineering Society The University of Texas at Austin BSEE,  Electical & Computer engineering Activities and Societies:\u00a0 IEEE ,  Biomedical Engineering Society Honors & Awards Additional Honors & Awards Spirit of Success Award, AMD Inc. \nSpotlight Award, AMD Inc. Additional Honors & Awards Spirit of Success Award, AMD Inc. \nSpotlight Award, AMD Inc. Additional Honors & Awards Spirit of Success Award, AMD Inc. \nSpotlight Award, AMD Inc. Additional Honors & Awards Spirit of Success Award, AMD Inc. \nSpotlight Award, AMD Inc. ", "Summary # Actively seeking for challenging career opportunities in Design verification Engineering. \n \n\u2022 Solid understanding of Digital logic and Computer/Processor architecture. \n\u2022 Experienced in ASIC and RTL design, simulation and verification, synthesis. \n\u2022 Pre-silicon SOC simulation performance debug and testing using synopsis, springsoft, OVM methodology. \n\u2022 Verilog/System Verilog and VHDL in Unix & Windows environment. \n\u2022 Scripting languages Perl, C, C++ and TCL. \n\u2022 Database programming in SQL/PLSQL, Oracle ERP/BI. \n\u2022 Grid Computing (100,000 cores) using Platform LSF. \n\u2022 Protocol implementation like PCIe , USB, Rocket IO, UDP, TCP/IP, USART, I2C, CAN, GSM. \n \nSpecialties: VHDL, Verilog, System verilog, OVM, Perl, Ruby, C, C++, Unix, MS Windows, Linux(RH), Matlab, Simulink, Xilinx ISE, Altera Quartus, Synopsys, Verdi, nWave, Oracle ERP, Platform LSF, Grid computing, Presilicon SOC verification, Testing, Emulation, Design Summary # Actively seeking for challenging career opportunities in Design verification Engineering. \n \n\u2022 Solid understanding of Digital logic and Computer/Processor architecture. \n\u2022 Experienced in ASIC and RTL design, simulation and verification, synthesis. \n\u2022 Pre-silicon SOC simulation performance debug and testing using synopsis, springsoft, OVM methodology. \n\u2022 Verilog/System Verilog and VHDL in Unix & Windows environment. \n\u2022 Scripting languages Perl, C, C++ and TCL. \n\u2022 Database programming in SQL/PLSQL, Oracle ERP/BI. \n\u2022 Grid Computing (100,000 cores) using Platform LSF. \n\u2022 Protocol implementation like PCIe , USB, Rocket IO, UDP, TCP/IP, USART, I2C, CAN, GSM. \n \nSpecialties: VHDL, Verilog, System verilog, OVM, Perl, Ruby, C, C++, Unix, MS Windows, Linux(RH), Matlab, Simulink, Xilinx ISE, Altera Quartus, Synopsys, Verdi, nWave, Oracle ERP, Platform LSF, Grid computing, Presilicon SOC verification, Testing, Emulation, Design # Actively seeking for challenging career opportunities in Design verification Engineering. \n \n\u2022 Solid understanding of Digital logic and Computer/Processor architecture. \n\u2022 Experienced in ASIC and RTL design, simulation and verification, synthesis. \n\u2022 Pre-silicon SOC simulation performance debug and testing using synopsis, springsoft, OVM methodology. \n\u2022 Verilog/System Verilog and VHDL in Unix & Windows environment. \n\u2022 Scripting languages Perl, C, C++ and TCL. \n\u2022 Database programming in SQL/PLSQL, Oracle ERP/BI. \n\u2022 Grid Computing (100,000 cores) using Platform LSF. \n\u2022 Protocol implementation like PCIe , USB, Rocket IO, UDP, TCP/IP, USART, I2C, CAN, GSM. \n \nSpecialties: VHDL, Verilog, System verilog, OVM, Perl, Ruby, C, C++, Unix, MS Windows, Linux(RH), Matlab, Simulink, Xilinx ISE, Altera Quartus, Synopsys, Verdi, nWave, Oracle ERP, Platform LSF, Grid computing, Presilicon SOC verification, Testing, Emulation, Design # Actively seeking for challenging career opportunities in Design verification Engineering. \n \n\u2022 Solid understanding of Digital logic and Computer/Processor architecture. \n\u2022 Experienced in ASIC and RTL design, simulation and verification, synthesis. \n\u2022 Pre-silicon SOC simulation performance debug and testing using synopsis, springsoft, OVM methodology. \n\u2022 Verilog/System Verilog and VHDL in Unix & Windows environment. \n\u2022 Scripting languages Perl, C, C++ and TCL. \n\u2022 Database programming in SQL/PLSQL, Oracle ERP/BI. \n\u2022 Grid Computing (100,000 cores) using Platform LSF. \n\u2022 Protocol implementation like PCIe , USB, Rocket IO, UDP, TCP/IP, USART, I2C, CAN, GSM. \n \nSpecialties: VHDL, Verilog, System verilog, OVM, Perl, Ruby, C, C++, Unix, MS Windows, Linux(RH), Matlab, Simulink, Xilinx ISE, Altera Quartus, Synopsys, Verdi, nWave, Oracle ERP, Platform LSF, Grid computing, Presilicon SOC verification, Testing, Emulation, Design Experience Design Verification Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) San Francisco Bay Area Understanding USB2.0 and USB3.0 architecture and validating the interfaces/features at Full chip \n. \n* Creating Verification Test scenario for USB 2.0 and USB 3.0 IP at FC using OVM and System Verilog. \n* Implementing checkers, coverage and assertions to enable self-checking tests in FC regression. \n* FC Integration of USB2, USB3, MPHY, MMP, FIA Ip\u2019s. Resolved Dangles with architects. Design Engineer II (SOC Verification and Performance) AMD January 2011  \u2013  December 2012  (2 years) Austin, Texas Area \u2022 Verification, Debug and Testing of various AMD processor design using OVM, Synopsys and Springsoft tools.  \n\u2022 Implementation of test scripts and regression batches for Directed and Random stimulus. \n\u2022 Design and Implementation of Sanity flow to monitor runtime performance and memory footprint. \n\u2022 Testing various Fuse configs working with Synopsys and IP teams for performance design metrics. \n\u2022 Efficiently increased the SOC runtime performance of 20% - 30% optimizing checkers, PLI, monitors. \n\u2022 Debugging signatures and increasing the CPS rate on regression tests. \n\u2022 Programming in Verilog/System verilog, C, Unix shell scripting and PERL for automation. \n\u2022 Understanding LSF architecture and planning the resource allocation, scheduling of jobs on grid cluster.  \n \n*Details shall be only discussed if required. Teaching Associate California State University, Chico July 2009  \u2013  December 2010  (1 year 6 months) \u2022 Helped students with Linear circuits and Logic design projects. \n\u2022 Taught students how to use PSpice, Matlab, Quartus II and program C/C++, VHDL. \n\u2022 Successfully promoted their interests by explaining the principles and details of each project thoroughly and vividly. \n\u2022 Introduced the basics principles of troubleshooting. \n\u2022 Graded assignments and reports. Research Engineer Naval Surface Warfare Center - Office of US Naval Research (ONR) January 2009  \u2013  December 2010  (2 years) \u2022 High Speed Real Time Simulations, Distributed, Multirate and Hardware-In-Loop (HIL) Simulations using various Hardware and Software platforms. \n\u2022 Interfaced FPGA-DSP based controller board with DC & AC drives for Hardware-In-Loop (HIL) simulation \n\u2022 Implemented system simulation models using C/C++ & VHDL for Virtex-5 FPGA board (ML506) with Xilinx EDK tools. \n\u2022Implemented system models for ADI simulation platform (AdvantageDE & RTX) and Visual C++ IDE. \n\u2022Implemented FPGA models with PCIe, PCI, RocketIO, UDP protocols. Techno Functional Software Engineer Keane April 2007  \u2013  December 2008  (1 year 9 months) Client : Honeywell Technologies, Phoenix, AZ, USA \nProject : Honeywell Automation Control System. \nAwards : Keane best performer in project. \n \n\u2022 C/C++ programming, Unix Shell Script, SQL/PLSQL, Datawarehousing and Oracle Discoverer BI, Oracle ERP lifecycle \n \n\u2022 Details about project shall be discussed in mail. Design Verification Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) San Francisco Bay Area Understanding USB2.0 and USB3.0 architecture and validating the interfaces/features at Full chip \n. \n* Creating Verification Test scenario for USB 2.0 and USB 3.0 IP at FC using OVM and System Verilog. \n* Implementing checkers, coverage and assertions to enable self-checking tests in FC regression. \n* FC Integration of USB2, USB3, MPHY, MMP, FIA Ip\u2019s. Resolved Dangles with architects. Design Verification Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) San Francisco Bay Area Understanding USB2.0 and USB3.0 architecture and validating the interfaces/features at Full chip \n. \n* Creating Verification Test scenario for USB 2.0 and USB 3.0 IP at FC using OVM and System Verilog. \n* Implementing checkers, coverage and assertions to enable self-checking tests in FC regression. \n* FC Integration of USB2, USB3, MPHY, MMP, FIA Ip\u2019s. Resolved Dangles with architects. Design Engineer II (SOC Verification and Performance) AMD January 2011  \u2013  December 2012  (2 years) Austin, Texas Area \u2022 Verification, Debug and Testing of various AMD processor design using OVM, Synopsys and Springsoft tools.  \n\u2022 Implementation of test scripts and regression batches for Directed and Random stimulus. \n\u2022 Design and Implementation of Sanity flow to monitor runtime performance and memory footprint. \n\u2022 Testing various Fuse configs working with Synopsys and IP teams for performance design metrics. \n\u2022 Efficiently increased the SOC runtime performance of 20% - 30% optimizing checkers, PLI, monitors. \n\u2022 Debugging signatures and increasing the CPS rate on regression tests. \n\u2022 Programming in Verilog/System verilog, C, Unix shell scripting and PERL for automation. \n\u2022 Understanding LSF architecture and planning the resource allocation, scheduling of jobs on grid cluster.  \n \n*Details shall be only discussed if required. Design Engineer II (SOC Verification and Performance) AMD January 2011  \u2013  December 2012  (2 years) Austin, Texas Area \u2022 Verification, Debug and Testing of various AMD processor design using OVM, Synopsys and Springsoft tools.  \n\u2022 Implementation of test scripts and regression batches for Directed and Random stimulus. \n\u2022 Design and Implementation of Sanity flow to monitor runtime performance and memory footprint. \n\u2022 Testing various Fuse configs working with Synopsys and IP teams for performance design metrics. \n\u2022 Efficiently increased the SOC runtime performance of 20% - 30% optimizing checkers, PLI, monitors. \n\u2022 Debugging signatures and increasing the CPS rate on regression tests. \n\u2022 Programming in Verilog/System verilog, C, Unix shell scripting and PERL for automation. \n\u2022 Understanding LSF architecture and planning the resource allocation, scheduling of jobs on grid cluster.  \n \n*Details shall be only discussed if required. Teaching Associate California State University, Chico July 2009  \u2013  December 2010  (1 year 6 months) \u2022 Helped students with Linear circuits and Logic design projects. \n\u2022 Taught students how to use PSpice, Matlab, Quartus II and program C/C++, VHDL. \n\u2022 Successfully promoted their interests by explaining the principles and details of each project thoroughly and vividly. \n\u2022 Introduced the basics principles of troubleshooting. \n\u2022 Graded assignments and reports. Teaching Associate California State University, Chico July 2009  \u2013  December 2010  (1 year 6 months) \u2022 Helped students with Linear circuits and Logic design projects. \n\u2022 Taught students how to use PSpice, Matlab, Quartus II and program C/C++, VHDL. \n\u2022 Successfully promoted their interests by explaining the principles and details of each project thoroughly and vividly. \n\u2022 Introduced the basics principles of troubleshooting. \n\u2022 Graded assignments and reports. Research Engineer Naval Surface Warfare Center - Office of US Naval Research (ONR) January 2009  \u2013  December 2010  (2 years) \u2022 High Speed Real Time Simulations, Distributed, Multirate and Hardware-In-Loop (HIL) Simulations using various Hardware and Software platforms. \n\u2022 Interfaced FPGA-DSP based controller board with DC & AC drives for Hardware-In-Loop (HIL) simulation \n\u2022 Implemented system simulation models using C/C++ & VHDL for Virtex-5 FPGA board (ML506) with Xilinx EDK tools. \n\u2022Implemented system models for ADI simulation platform (AdvantageDE & RTX) and Visual C++ IDE. \n\u2022Implemented FPGA models with PCIe, PCI, RocketIO, UDP protocols. Research Engineer Naval Surface Warfare Center - Office of US Naval Research (ONR) January 2009  \u2013  December 2010  (2 years) \u2022 High Speed Real Time Simulations, Distributed, Multirate and Hardware-In-Loop (HIL) Simulations using various Hardware and Software platforms. \n\u2022 Interfaced FPGA-DSP based controller board with DC & AC drives for Hardware-In-Loop (HIL) simulation \n\u2022 Implemented system simulation models using C/C++ & VHDL for Virtex-5 FPGA board (ML506) with Xilinx EDK tools. \n\u2022Implemented system models for ADI simulation platform (AdvantageDE & RTX) and Visual C++ IDE. \n\u2022Implemented FPGA models with PCIe, PCI, RocketIO, UDP protocols. Techno Functional Software Engineer Keane April 2007  \u2013  December 2008  (1 year 9 months) Client : Honeywell Technologies, Phoenix, AZ, USA \nProject : Honeywell Automation Control System. \nAwards : Keane best performer in project. \n \n\u2022 C/C++ programming, Unix Shell Script, SQL/PLSQL, Datawarehousing and Oracle Discoverer BI, Oracle ERP lifecycle \n \n\u2022 Details about project shall be discussed in mail. Techno Functional Software Engineer Keane April 2007  \u2013  December 2008  (1 year 9 months) Client : Honeywell Technologies, Phoenix, AZ, USA \nProject : Honeywell Automation Control System. \nAwards : Keane best performer in project. \n \n\u2022 C/C++ programming, Unix Shell Script, SQL/PLSQL, Datawarehousing and Oracle Discoverer BI, Oracle ERP lifecycle \n \n\u2022 Details about project shall be discussed in mail. Skills C C++ VHDL Software Quality... Programming Perl Matlab x86 Assembly PIC Simulation Process Automation Oracle SQL Business Intelligence Data Warehousing Hardware Design Verilog Unix Linux LSF Oracle OVM System Verilog Simulations SystemVerilog Embedded Systems TCP/IP Open Verification... RTL design TCL Simulink See 15+ \u00a0 \u00a0 See less Skills  C C++ VHDL Software Quality... Programming Perl Matlab x86 Assembly PIC Simulation Process Automation Oracle SQL Business Intelligence Data Warehousing Hardware Design Verilog Unix Linux LSF Oracle OVM System Verilog Simulations SystemVerilog Embedded Systems TCP/IP Open Verification... RTL design TCL Simulink See 15+ \u00a0 \u00a0 See less C C++ VHDL Software Quality... Programming Perl Matlab x86 Assembly PIC Simulation Process Automation Oracle SQL Business Intelligence Data Warehousing Hardware Design Verilog Unix Linux LSF Oracle OVM System Verilog Simulations SystemVerilog Embedded Systems TCP/IP Open Verification... RTL design TCL Simulink See 15+ \u00a0 \u00a0 See less C C++ VHDL Software Quality... Programming Perl Matlab x86 Assembly PIC Simulation Process Automation Oracle SQL Business Intelligence Data Warehousing Hardware Design Verilog Unix Linux LSF Oracle OVM System Verilog Simulations SystemVerilog Embedded Systems TCP/IP Open Verification... RTL design TCL Simulink See 15+ \u00a0 \u00a0 See less Education California State University-Chico Master of Science (M.S),  Electrical and Computer Engineering 2009  \u2013 2011 PROJECTS : \n\u2022 One media player per person - Third world media project \n\u2022 Robotic arm controller for SCORBOT ER III Industrial robot \n\u2022 FPGA based microprocessor using Altera UP1 board and Quartus II and Integrated with PIC controller and VGA display. \n \nCOURSES :  \nC,C++,VHDL, Networking, Computer Architecture, Controls, \nReal time Embedded system modeling. \n \n\u2022 GRADUATION DATE : DEC 2011 \n\u2022 GPA : 3.75 \n \nRecognition & Awards : \n\u2022 Electrical and Computer Engineering Department Chair's award for the year 2009-10. \n \n. \n\u2022 Details about project shall be discussed in mail. Activities and Societies:\u00a0 .\n\u2022 IEEE Student Member.\n\u2022 Indian Student Association Member.\n\u2022 International Neighbors - student organization CSU Chico.\n\u2022 Academic Chair in UNITE student organization in CSU Chico. Visvesvaraya Technological University Bachelor of Engineering (B.E),  Electronics and Communication Engineering 2003  \u2013 2007 PROJECTS: \n\u2022 GSM Based Real Time Temperature Monitoring System. \n\u2022 FPGA Implementation of FIFO. \n\u2022 Map Detection Based on GPS. \n\u2022 CAN Controllers. \n\u2022 FPGA Implementation of DES Algorithm. \n\u2022 Embedded based Industrial Fault analyzer. \n\u2022 Controlling machines using GSM Mobile. \n \n\u2022 Details about project shall be discussed in mail. \n \nTECHNOLOGIES: \nFPGA, Cryptographic encryption algorithm, Embedded controllers, GPS, I2C and CAN protocols. \n \nGRADE : Graduated in First Class with Distinction \n \nRecognition & Awards: \n\u2022 Electronics and Communication Department topper merit award for year - 2004,2005,2006 and 2007. \n\u2022 Second place in Inter college Technical seminar  \n\u2022 Third place in Technical Stress Interview in state level inter college event at Dr.AIT college. \n \n. Activities and Societies:\u00a0 .\n\u2022 Presented a Technical paper on National Conference in recent trends in Electronics 2007.\n\u2022 Participated in ISSS workshop on MEMS technology in IISc ,  Bangalore. California State University-Chico Master of Science (M.S),  Electrical and Computer Engineering 2009  \u2013 2011 PROJECTS : \n\u2022 One media player per person - Third world media project \n\u2022 Robotic arm controller for SCORBOT ER III Industrial robot \n\u2022 FPGA based microprocessor using Altera UP1 board and Quartus II and Integrated with PIC controller and VGA display. \n \nCOURSES :  \nC,C++,VHDL, Networking, Computer Architecture, Controls, \nReal time Embedded system modeling. \n \n\u2022 GRADUATION DATE : DEC 2011 \n\u2022 GPA : 3.75 \n \nRecognition & Awards : \n\u2022 Electrical and Computer Engineering Department Chair's award for the year 2009-10. \n \n. \n\u2022 Details about project shall be discussed in mail. Activities and Societies:\u00a0 .\n\u2022 IEEE Student Member.\n\u2022 Indian Student Association Member.\n\u2022 International Neighbors - student organization CSU Chico.\n\u2022 Academic Chair in UNITE student organization in CSU Chico. California State University-Chico Master of Science (M.S),  Electrical and Computer Engineering 2009  \u2013 2011 PROJECTS : \n\u2022 One media player per person - Third world media project \n\u2022 Robotic arm controller for SCORBOT ER III Industrial robot \n\u2022 FPGA based microprocessor using Altera UP1 board and Quartus II and Integrated with PIC controller and VGA display. \n \nCOURSES :  \nC,C++,VHDL, Networking, Computer Architecture, Controls, \nReal time Embedded system modeling. \n \n\u2022 GRADUATION DATE : DEC 2011 \n\u2022 GPA : 3.75 \n \nRecognition & Awards : \n\u2022 Electrical and Computer Engineering Department Chair's award for the year 2009-10. \n \n. \n\u2022 Details about project shall be discussed in mail. Activities and Societies:\u00a0 .\n\u2022 IEEE Student Member.\n\u2022 Indian Student Association Member.\n\u2022 International Neighbors - student organization CSU Chico.\n\u2022 Academic Chair in UNITE student organization in CSU Chico. California State University-Chico Master of Science (M.S),  Electrical and Computer Engineering 2009  \u2013 2011 PROJECTS : \n\u2022 One media player per person - Third world media project \n\u2022 Robotic arm controller for SCORBOT ER III Industrial robot \n\u2022 FPGA based microprocessor using Altera UP1 board and Quartus II and Integrated with PIC controller and VGA display. \n \nCOURSES :  \nC,C++,VHDL, Networking, Computer Architecture, Controls, \nReal time Embedded system modeling. \n \n\u2022 GRADUATION DATE : DEC 2011 \n\u2022 GPA : 3.75 \n \nRecognition & Awards : \n\u2022 Electrical and Computer Engineering Department Chair's award for the year 2009-10. \n \n. \n\u2022 Details about project shall be discussed in mail. Activities and Societies:\u00a0 .\n\u2022 IEEE Student Member.\n\u2022 Indian Student Association Member.\n\u2022 International Neighbors - student organization CSU Chico.\n\u2022 Academic Chair in UNITE student organization in CSU Chico. Visvesvaraya Technological University Bachelor of Engineering (B.E),  Electronics and Communication Engineering 2003  \u2013 2007 PROJECTS: \n\u2022 GSM Based Real Time Temperature Monitoring System. \n\u2022 FPGA Implementation of FIFO. \n\u2022 Map Detection Based on GPS. \n\u2022 CAN Controllers. \n\u2022 FPGA Implementation of DES Algorithm. \n\u2022 Embedded based Industrial Fault analyzer. \n\u2022 Controlling machines using GSM Mobile. \n \n\u2022 Details about project shall be discussed in mail. \n \nTECHNOLOGIES: \nFPGA, Cryptographic encryption algorithm, Embedded controllers, GPS, I2C and CAN protocols. \n \nGRADE : Graduated in First Class with Distinction \n \nRecognition & Awards: \n\u2022 Electronics and Communication Department topper merit award for year - 2004,2005,2006 and 2007. \n\u2022 Second place in Inter college Technical seminar  \n\u2022 Third place in Technical Stress Interview in state level inter college event at Dr.AIT college. \n \n. Activities and Societies:\u00a0 .\n\u2022 Presented a Technical paper on National Conference in recent trends in Electronics 2007.\n\u2022 Participated in ISSS workshop on MEMS technology in IISc ,  Bangalore. Visvesvaraya Technological University Bachelor of Engineering (B.E),  Electronics and Communication Engineering 2003  \u2013 2007 PROJECTS: \n\u2022 GSM Based Real Time Temperature Monitoring System. \n\u2022 FPGA Implementation of FIFO. \n\u2022 Map Detection Based on GPS. \n\u2022 CAN Controllers. \n\u2022 FPGA Implementation of DES Algorithm. \n\u2022 Embedded based Industrial Fault analyzer. \n\u2022 Controlling machines using GSM Mobile. \n \n\u2022 Details about project shall be discussed in mail. \n \nTECHNOLOGIES: \nFPGA, Cryptographic encryption algorithm, Embedded controllers, GPS, I2C and CAN protocols. \n \nGRADE : Graduated in First Class with Distinction \n \nRecognition & Awards: \n\u2022 Electronics and Communication Department topper merit award for year - 2004,2005,2006 and 2007. \n\u2022 Second place in Inter college Technical seminar  \n\u2022 Third place in Technical Stress Interview in state level inter college event at Dr.AIT college. \n \n. Activities and Societies:\u00a0 .\n\u2022 Presented a Technical paper on National Conference in recent trends in Electronics 2007.\n\u2022 Participated in ISSS workshop on MEMS technology in IISc ,  Bangalore. Visvesvaraya Technological University Bachelor of Engineering (B.E),  Electronics and Communication Engineering 2003  \u2013 2007 PROJECTS: \n\u2022 GSM Based Real Time Temperature Monitoring System. \n\u2022 FPGA Implementation of FIFO. \n\u2022 Map Detection Based on GPS. \n\u2022 CAN Controllers. \n\u2022 FPGA Implementation of DES Algorithm. \n\u2022 Embedded based Industrial Fault analyzer. \n\u2022 Controlling machines using GSM Mobile. \n \n\u2022 Details about project shall be discussed in mail. \n \nTECHNOLOGIES: \nFPGA, Cryptographic encryption algorithm, Embedded controllers, GPS, I2C and CAN protocols. \n \nGRADE : Graduated in First Class with Distinction \n \nRecognition & Awards: \n\u2022 Electronics and Communication Department topper merit award for year - 2004,2005,2006 and 2007. \n\u2022 Second place in Inter college Technical seminar  \n\u2022 Third place in Technical Stress Interview in state level inter college event at Dr.AIT college. \n \n. Activities and Societies:\u00a0 .\n\u2022 Presented a Technical paper on National Conference in recent trends in Electronics 2007.\n\u2022 Participated in ISSS workshop on MEMS technology in IISc ,  Bangalore. Honors & Awards Additional Honors & Awards . \nProfessional Award:- \n\u2022 Keane Oracle apps best performance. \n \nCalifornia State University Chico - Graduate department: \n\u2022 Electrical and Computer Engineering Department Chair's award for 2009-2010  \n \nVisvesvaraya Technological University- B.E: \n\u2022 Electronics and Communication Department topper award for years - 2004,2005,2006 and 2007. \n \nOther Awards: \n\u2022 Second prize in Inter college Technical seminar. \n\u2022 Third prize in Technical Stress Interview in state level inter college event at Dr.AIT college. Additional Honors & Awards . \nProfessional Award:- \n\u2022 Keane Oracle apps best performance. \n \nCalifornia State University Chico - Graduate department: \n\u2022 Electrical and Computer Engineering Department Chair's award for 2009-2010  \n \nVisvesvaraya Technological University- B.E: \n\u2022 Electronics and Communication Department topper award for years - 2004,2005,2006 and 2007. \n \nOther Awards: \n\u2022 Second prize in Inter college Technical seminar. \n\u2022 Third prize in Technical Stress Interview in state level inter college event at Dr.AIT college. Additional Honors & Awards . \nProfessional Award:- \n\u2022 Keane Oracle apps best performance. \n \nCalifornia State University Chico - Graduate department: \n\u2022 Electrical and Computer Engineering Department Chair's award for 2009-2010  \n \nVisvesvaraya Technological University- B.E: \n\u2022 Electronics and Communication Department topper award for years - 2004,2005,2006 and 2007. \n \nOther Awards: \n\u2022 Second prize in Inter college Technical seminar. \n\u2022 Third prize in Technical Stress Interview in state level inter college event at Dr.AIT college. Additional Honors & Awards . \nProfessional Award:- \n\u2022 Keane Oracle apps best performance. \n \nCalifornia State University Chico - Graduate department: \n\u2022 Electrical and Computer Engineering Department Chair's award for 2009-2010  \n \nVisvesvaraya Technological University- B.E: \n\u2022 Electronics and Communication Department topper award for years - 2004,2005,2006 and 2007. \n \nOther Awards: \n\u2022 Second prize in Inter college Technical seminar. \n\u2022 Third prize in Technical Stress Interview in state level inter college event at Dr.AIT college. ", "Experience Design Verification Engineer Intel Corporation Product develop Engineer Intel Corporation October 2004  \u2013  October 2009  (5 years 1 month) Shanghai, China Design Verification Engineer Intel Corporation Design Verification Engineer Intel Corporation Product develop Engineer Intel Corporation October 2004  \u2013  October 2009  (5 years 1 month) Shanghai, China Product develop Engineer Intel Corporation October 2004  \u2013  October 2009  (5 years 1 month) Shanghai, China Education Fudan University Bachelor,  Electronic Engineering 2000  \u2013 2004 Fudan University Bachelor,  Electronic Engineering 2000  \u2013 2004 Fudan University Bachelor,  Electronic Engineering 2000  \u2013 2004 Fudan University Bachelor,  Electronic Engineering 2000  \u2013 2004 ", "Summary VLSI Chip Design Verification Engineer, B.S.c (E. Engineering, Technion, 1998), More than 10 years experience in a variety of VLSI Verification projects. Learn quickly new environments. Great human relationship and team work, looks after participating in VLSI Verification projects. Specialties:SPECMAN & eRM coverage driven verification environments. e Models. Verilog & VHDL AHB & AXI architecture. Buses, caches, JTAG, DMA, profilers, queues, bridges, SOC emulators. DSP and DSP peripherals verification. Assembler and direct tests, System level verification. System Verilog ,Unix, Perl. Writing and reviewing plans, Documents and presentations. Runing and Debuging tests. Eplanner & Vmanager coverage tools. \nvr_AXI and vr_AD cadene g eVC's, NCSIM and Modelsim tools. Summary VLSI Chip Design Verification Engineer, B.S.c (E. Engineering, Technion, 1998), More than 10 years experience in a variety of VLSI Verification projects. Learn quickly new environments. Great human relationship and team work, looks after participating in VLSI Verification projects. Specialties:SPECMAN & eRM coverage driven verification environments. e Models. Verilog & VHDL AHB & AXI architecture. Buses, caches, JTAG, DMA, profilers, queues, bridges, SOC emulators. DSP and DSP peripherals verification. Assembler and direct tests, System level verification. System Verilog ,Unix, Perl. Writing and reviewing plans, Documents and presentations. Runing and Debuging tests. Eplanner & Vmanager coverage tools. \nvr_AXI and vr_AD cadene g eVC's, NCSIM and Modelsim tools. VLSI Chip Design Verification Engineer, B.S.c (E. Engineering, Technion, 1998), More than 10 years experience in a variety of VLSI Verification projects. Learn quickly new environments. Great human relationship and team work, looks after participating in VLSI Verification projects. Specialties:SPECMAN & eRM coverage driven verification environments. e Models. Verilog & VHDL AHB & AXI architecture. Buses, caches, JTAG, DMA, profilers, queues, bridges, SOC emulators. DSP and DSP peripherals verification. Assembler and direct tests, System level verification. System Verilog ,Unix, Perl. Writing and reviewing plans, Documents and presentations. Runing and Debuging tests. Eplanner & Vmanager coverage tools. \nvr_AXI and vr_AD cadene g eVC's, NCSIM and Modelsim tools. VLSI Chip Design Verification Engineer, B.S.c (E. Engineering, Technion, 1998), More than 10 years experience in a variety of VLSI Verification projects. Learn quickly new environments. Great human relationship and team work, looks after participating in VLSI Verification projects. Specialties:SPECMAN & eRM coverage driven verification environments. e Models. Verilog & VHDL AHB & AXI architecture. Buses, caches, JTAG, DMA, profilers, queues, bridges, SOC emulators. DSP and DSP peripherals verification. Assembler and direct tests, System level verification. System Verilog ,Unix, Perl. Writing and reviewing plans, Documents and presentations. Runing and Debuging tests. Eplanner & Vmanager coverage tools. \nvr_AXI and vr_AD cadene g eVC's, NCSIM and Modelsim tools. Experience Design Verification Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Yakum - Haifa Verification contractor Block Level January 2010  \u2013  November 2013  (3 years 11 months) Modiin israel Founded in 2010 By Hanan Ganze \u2013B.S.c (E.Engineering) & MBA (Business), Block Level LTD Support and Consult VLSI Verification design projects. System verilog contractor Inomize February 2013  \u2013  October 2013  (9 months) UVM system verilog SOC verification project at for INUITIVE startup. \nCreate AXI interconnect block level UVM system verilog environment. \nVerify correct integration of synopsys DW modules. Verification contractor Texas Instruments September 2010  \u2013  December 2012  (2 years 4 months) Block level and system level specman verification tasks, Jtag interface testing, Connectivity testing, Memory interface testing, ROM sw and chip level testing, AXI interconnect and ARM-AXI IC subsystem verification. AHB,OCP,AXI bus eVC implementation. gate level simulation, power simulation, chip level testing Verification contractor PMC-Sierra December 2009  \u2013  June 2010  (7 months) Short contract of specman block level envaironment Verification Engineer Freescale Semiconductor October 2006  \u2013  March 2009  (2 years 6 months) My main project at freescale was the successful 8056 DSP chip. \nI have been participated in 2 Type outs of this chip. I was responsible on upgrading 2 major blocks level specman environment, which contains sophisticated buses, registers, interfaces and queues. I was also part of a team responsible on the DSP CORE test environment. In parallel to those tasks I developed and supported a unique DSP CORE + peripherals test environment \u2013 ISV (Integrated System Verification). \nAll my blocks and tasks were finished before schedule due to my experience in block level tasks, and good planning. VLSI Engineer StarCore August 2000  \u2013  September 2006  (6 years 2 months) I started working at Star Core LLC (Infineon till 2002) as a VLSI design engineer, I was responsible of the DSP system bus, I pushed the AHB bus as a DSP system bus, and I developed VHDL and Verilog AHB bus components \u2013 Masters, slaves, memories, bus architecture, AHB Lite and AHB Multilayer. I was also looking for a new and effective verification method for these components. I started to use SPECMAN block level coverage driven verification for the first time on Star Core DSP subsystem. I continued with this approach and develop more E block level test environments like - bridges, caches, timers, Jtag, emulators, and I became the main expert of the StarCore DSP peripherals verification. I developed and supported those environments for 3 generation of DSP systems and test chips. \nI also participated in assembler tests tasks and write and run assembler tests for the DSP system peripherals. \nI was known by my colleagues as a professional person who focused on tasks, missions and ZERO bugs, but always with a friendly perspective. Board design engineer ECI Telecom July 1998  \u2013  July 2000  (2 years 1 month) I have started my engineering career developing new interface of subscriber line board, then after an organizational change, I joined the DSL team developing SDSL line card for ECI DSLAM cabin. Comunication systems technition Israel Defense Forces April 1991  \u2013  April 1994  (3 years 1 month) In my military service I developed, maintained, and checked transmition equipment. \nI also supported GALAZH transmitters and sites. \nI participated in the team behind GALGALZH technical ramp-up. \nI was responsible on finding lost spare parts of transmition equipment on IDF warehouses, and in this role I saved a lot of wasted money. Design Verification Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Yakum - Haifa Design Verification Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Yakum - Haifa Verification contractor Block Level January 2010  \u2013  November 2013  (3 years 11 months) Modiin israel Founded in 2010 By Hanan Ganze \u2013B.S.c (E.Engineering) & MBA (Business), Block Level LTD Support and Consult VLSI Verification design projects. Verification contractor Block Level January 2010  \u2013  November 2013  (3 years 11 months) Modiin israel Founded in 2010 By Hanan Ganze \u2013B.S.c (E.Engineering) & MBA (Business), Block Level LTD Support and Consult VLSI Verification design projects. System verilog contractor Inomize February 2013  \u2013  October 2013  (9 months) UVM system verilog SOC verification project at for INUITIVE startup. \nCreate AXI interconnect block level UVM system verilog environment. \nVerify correct integration of synopsys DW modules. System verilog contractor Inomize February 2013  \u2013  October 2013  (9 months) UVM system verilog SOC verification project at for INUITIVE startup. \nCreate AXI interconnect block level UVM system verilog environment. \nVerify correct integration of synopsys DW modules. Verification contractor Texas Instruments September 2010  \u2013  December 2012  (2 years 4 months) Block level and system level specman verification tasks, Jtag interface testing, Connectivity testing, Memory interface testing, ROM sw and chip level testing, AXI interconnect and ARM-AXI IC subsystem verification. AHB,OCP,AXI bus eVC implementation. gate level simulation, power simulation, chip level testing Verification contractor Texas Instruments September 2010  \u2013  December 2012  (2 years 4 months) Block level and system level specman verification tasks, Jtag interface testing, Connectivity testing, Memory interface testing, ROM sw and chip level testing, AXI interconnect and ARM-AXI IC subsystem verification. AHB,OCP,AXI bus eVC implementation. gate level simulation, power simulation, chip level testing Verification contractor PMC-Sierra December 2009  \u2013  June 2010  (7 months) Short contract of specman block level envaironment Verification contractor PMC-Sierra December 2009  \u2013  June 2010  (7 months) Short contract of specman block level envaironment Verification Engineer Freescale Semiconductor October 2006  \u2013  March 2009  (2 years 6 months) My main project at freescale was the successful 8056 DSP chip. \nI have been participated in 2 Type outs of this chip. I was responsible on upgrading 2 major blocks level specman environment, which contains sophisticated buses, registers, interfaces and queues. I was also part of a team responsible on the DSP CORE test environment. In parallel to those tasks I developed and supported a unique DSP CORE + peripherals test environment \u2013 ISV (Integrated System Verification). \nAll my blocks and tasks were finished before schedule due to my experience in block level tasks, and good planning. Verification Engineer Freescale Semiconductor October 2006  \u2013  March 2009  (2 years 6 months) My main project at freescale was the successful 8056 DSP chip. \nI have been participated in 2 Type outs of this chip. I was responsible on upgrading 2 major blocks level specman environment, which contains sophisticated buses, registers, interfaces and queues. I was also part of a team responsible on the DSP CORE test environment. In parallel to those tasks I developed and supported a unique DSP CORE + peripherals test environment \u2013 ISV (Integrated System Verification). \nAll my blocks and tasks were finished before schedule due to my experience in block level tasks, and good planning. VLSI Engineer StarCore August 2000  \u2013  September 2006  (6 years 2 months) I started working at Star Core LLC (Infineon till 2002) as a VLSI design engineer, I was responsible of the DSP system bus, I pushed the AHB bus as a DSP system bus, and I developed VHDL and Verilog AHB bus components \u2013 Masters, slaves, memories, bus architecture, AHB Lite and AHB Multilayer. I was also looking for a new and effective verification method for these components. I started to use SPECMAN block level coverage driven verification for the first time on Star Core DSP subsystem. I continued with this approach and develop more E block level test environments like - bridges, caches, timers, Jtag, emulators, and I became the main expert of the StarCore DSP peripherals verification. I developed and supported those environments for 3 generation of DSP systems and test chips. \nI also participated in assembler tests tasks and write and run assembler tests for the DSP system peripherals. \nI was known by my colleagues as a professional person who focused on tasks, missions and ZERO bugs, but always with a friendly perspective. VLSI Engineer StarCore August 2000  \u2013  September 2006  (6 years 2 months) I started working at Star Core LLC (Infineon till 2002) as a VLSI design engineer, I was responsible of the DSP system bus, I pushed the AHB bus as a DSP system bus, and I developed VHDL and Verilog AHB bus components \u2013 Masters, slaves, memories, bus architecture, AHB Lite and AHB Multilayer. I was also looking for a new and effective verification method for these components. I started to use SPECMAN block level coverage driven verification for the first time on Star Core DSP subsystem. I continued with this approach and develop more E block level test environments like - bridges, caches, timers, Jtag, emulators, and I became the main expert of the StarCore DSP peripherals verification. I developed and supported those environments for 3 generation of DSP systems and test chips. \nI also participated in assembler tests tasks and write and run assembler tests for the DSP system peripherals. \nI was known by my colleagues as a professional person who focused on tasks, missions and ZERO bugs, but always with a friendly perspective. Board design engineer ECI Telecom July 1998  \u2013  July 2000  (2 years 1 month) I have started my engineering career developing new interface of subscriber line board, then after an organizational change, I joined the DSL team developing SDSL line card for ECI DSLAM cabin. Board design engineer ECI Telecom July 1998  \u2013  July 2000  (2 years 1 month) I have started my engineering career developing new interface of subscriber line board, then after an organizational change, I joined the DSL team developing SDSL line card for ECI DSLAM cabin. Comunication systems technition Israel Defense Forces April 1991  \u2013  April 1994  (3 years 1 month) In my military service I developed, maintained, and checked transmition equipment. \nI also supported GALAZH transmitters and sites. \nI participated in the team behind GALGALZH technical ramp-up. \nI was responsible on finding lost spare parts of transmition equipment on IDF warehouses, and in this role I saved a lot of wasted money. Comunication systems technition Israel Defense Forces April 1991  \u2013  April 1994  (3 years 1 month) In my military service I developed, maintained, and checked transmition equipment. \nI also supported GALAZH transmitters and sites. \nI participated in the team behind GALGALZH technical ramp-up. \nI was responsible on finding lost spare parts of transmition equipment on IDF warehouses, and in this role I saved a lot of wasted money. Skills AHB Specman JTAG DSP SoC ARM Unix Processors Functional Verification AMBA AHB Digital Signal... VLSI Verilog Skills  AHB Specman JTAG DSP SoC ARM Unix Processors Functional Verification AMBA AHB Digital Signal... VLSI Verilog AHB Specman JTAG DSP SoC ARM Unix Processors Functional Verification AMBA AHB Digital Signal... VLSI Verilog AHB Specman JTAG DSP SoC ARM Unix Processors Functional Verification AMBA AHB Digital Signal... VLSI Verilog Education Technion - Israel Institute of Technology B.S.c,  Electrical Engineering 1994  \u2013 1998 Bar-Ilan University M.B.A,  M.B.A - Marketing 1999  \u2013 2004 Technion - Israel Institute of Technology B.S.c,  Electrical Engineering 1994  \u2013 1998 Technion - Israel Institute of Technology B.S.c,  Electrical Engineering 1994  \u2013 1998 Technion - Israel Institute of Technology B.S.c,  Electrical Engineering 1994  \u2013 1998 Bar-Ilan University M.B.A,  M.B.A - Marketing 1999  \u2013 2004 Bar-Ilan University M.B.A,  M.B.A - Marketing 1999  \u2013 2004 Bar-Ilan University M.B.A,  M.B.A - Marketing 1999  \u2013 2004 ", "Experience Design Verification Engineer Intel Corporation December 2014  \u2013 Present (9 months) Bengaluru Area, India Project Engineer, VLSI Wipro Technologies August 2011  \u2013  November 2014  (3 years 4 months) Design Verification Engineer Design Verification Engineer Intel Corporation December 2014  \u2013 Present (9 months) Bengaluru Area, India Design Verification Engineer Intel Corporation December 2014  \u2013 Present (9 months) Bengaluru Area, India Project Engineer, VLSI Wipro Technologies August 2011  \u2013  November 2014  (3 years 4 months) Design Verification Engineer Project Engineer, VLSI Wipro Technologies August 2011  \u2013  November 2014  (3 years 4 months) Design Verification Engineer Languages English Malayalam Hindi English Malayalam Hindi English Malayalam Hindi Skills VLSI Verilog C C++ VHDL SystemVerilog ModelSim Perl ASIC Unix Functional Verification Embedded Systems Static Timing Analysis Embedded C TCL Skills  VLSI Verilog C C++ VHDL SystemVerilog ModelSim Perl ASIC Unix Functional Verification Embedded Systems Static Timing Analysis Embedded C TCL VLSI Verilog C C++ VHDL SystemVerilog ModelSim Perl ASIC Unix Functional Verification Embedded Systems Static Timing Analysis Embedded C TCL VLSI Verilog C C++ VHDL SystemVerilog ModelSim Perl ASIC Unix Functional Verification Embedded Systems Static Timing Analysis Embedded C TCL Education Birla Institute of Technology and Science, Pilani Master of Technology (MTech),  Microelectronics , 9.2/10 CGPA 2013  \u2013 2015 Rajagiri School of Engineering and Technology, Kakkanad, Cochin Btech,  ECE , 76 % 2007  \u2013 2011 Cherupushpa Bethany School, Chunakkara +2,  Maths Computer , 92.4 % 1993  \u2013 2007 School Topper Birla Institute of Technology and Science, Pilani Master of Technology (MTech),  Microelectronics , 9.2/10 CGPA 2013  \u2013 2015 Birla Institute of Technology and Science, Pilani Master of Technology (MTech),  Microelectronics , 9.2/10 CGPA 2013  \u2013 2015 Birla Institute of Technology and Science, Pilani Master of Technology (MTech),  Microelectronics , 9.2/10 CGPA 2013  \u2013 2015 Rajagiri School of Engineering and Technology, Kakkanad, Cochin Btech,  ECE , 76 % 2007  \u2013 2011 Rajagiri School of Engineering and Technology, Kakkanad, Cochin Btech,  ECE , 76 % 2007  \u2013 2011 Rajagiri School of Engineering and Technology, Kakkanad, Cochin Btech,  ECE , 76 % 2007  \u2013 2011 Cherupushpa Bethany School, Chunakkara +2,  Maths Computer , 92.4 % 1993  \u2013 2007 School Topper Cherupushpa Bethany School, Chunakkara +2,  Maths Computer , 92.4 % 1993  \u2013 2007 School Topper Cherupushpa Bethany School, Chunakkara +2,  Maths Computer , 92.4 % 1993  \u2013 2007 School Topper ", "Experience Asic design engineer Advasense 2006  \u2013  2010  (4 years) QA ZORAN 2005  \u2013  2006  (1 year) Validation Zoran - Mobile devision 2005  \u2013  2006  (1 year) Asic design engineer Advasense 2006  \u2013  2010  (4 years) Asic design engineer Advasense 2006  \u2013  2010  (4 years) QA ZORAN 2005  \u2013  2006  (1 year) QA ZORAN 2005  \u2013  2006  (1 year) Validation Zoran - Mobile devision 2005  \u2013  2006  (1 year) Validation Zoran - Mobile devision 2005  \u2013  2006  (1 year) Skills ASIC Debugging Electronics Semiconductors SoC Verilog VLSI Embedded Systems Matlab FPGA SystemVerilog Functional Verification Open Verification... C RTL Design IC Digital Signal... System Architecture C++ Hardware Architecture OVM See 6+ \u00a0 \u00a0 See less Skills  ASIC Debugging Electronics Semiconductors SoC Verilog VLSI Embedded Systems Matlab FPGA SystemVerilog Functional Verification Open Verification... C RTL Design IC Digital Signal... System Architecture C++ Hardware Architecture OVM See 6+ \u00a0 \u00a0 See less ASIC Debugging Electronics Semiconductors SoC Verilog VLSI Embedded Systems Matlab FPGA SystemVerilog Functional Verification Open Verification... C RTL Design IC Digital Signal... System Architecture C++ Hardware Architecture OVM See 6+ \u00a0 \u00a0 See less ASIC Debugging Electronics Semiconductors SoC Verilog VLSI Embedded Systems Matlab FPGA SystemVerilog Functional Verification Open Verification... C RTL Design IC Digital Signal... System Architecture C++ Hardware Architecture OVM See 6+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology 1999  \u2013 2005 Technion - Israel Institute of Technology Technion - Israel Institute of Technology 1999  \u2013 2005 Technion - Israel Institute of Technology 1999  \u2013 2005 Technion - Israel Institute of Technology 1999  \u2013 2005 Technion - Israel Institute of Technology Technion - Israel Institute of Technology Technion - Israel Institute of Technology "]}