dpm_thermal	,	V_183
thermal_auto_throttling	,	V_157
CURRENT_STATE_SHIFT	,	V_370
DS_DIV	,	F_38
sclk_frequency	,	V_222
STATE_VALID	,	F_57
radeon_ps	,	V_2
radeon_atom_get_clock_dividers	,	F_6
vid	,	V_80
DpmXNbPsHi_MASK	,	V_194
trinity_override_mgpg_sequences	,	V_53
trinity_convert_voltage_index_to_value	,	F_128
thermal	,	V_171
trinity_sysls_disable	,	V_55
usNBP3Voltage	,	V_353
trinity_dpm_force_performance_level	,	F_119
GNB_SLOW	,	F_46
WINDOW_SIZE_MASK	,	V_261
DS_DIV_MASK	,	V_78
nonClockInfoIndex	,	V_318
CLK_DIVIDER_MASK	,	V_73
SMU_UVD_DPM_STATES	,	V_136
trinity_disable_clock_power_gating	,	F_33
trinity_get_min_sclk_divider	,	F_113
radeon_mode_info	,	V_284
CURRENT_STATE_MASK	,	V_119
trinity_apply_state_adjust_rules	,	F_122
trinity_gfx_dynamic_mgpg_config	,	F_30
trinity_set_divider_value	,	F_34
at	,	V_94
AT	,	F_54
"Unsupported IGP table: %d %d\n"	,	L_4
trinity_dpm_fini	,	F_171
CG_THERMAL_INT_CTRL	,	V_168
usEngineClockLow	,	V_281
bios	,	V_307
trinity_add_dccac_value	,	F_143
trinity_gfx_powergating_initialize	,	F_3
WINDOW_SIZE_SHIFT	,	V_262
RREG32	,	F_5
CG_CGTT_LOCAL_1	,	V_38
AT_MASK	,	V_96
CG_CGTT_LOCAL_0	,	V_37
gnb_slow	,	V_86
_ATOM_PPLIB_NONCLOCK_INFO	,	V_265
clock_array_index	,	V_291
RESET_BUSY_CNT	,	V_122
seq	,	V_45
trinity_stop_dpm	,	F_66
CLK_DIVIDER	,	F_35
trinity_setup_uvd_dpm_interval	,	F_78
requested_state	,	V_372
DYN_PWR_DOWN_EN	,	V_59
nbp_nclk	,	V_347
i	,	V_51
irq	,	V_178
j	,	V_288
r600_dpm_print_cap_info	,	F_164
vddc_index	,	V_100
uvdstates	,	V_131
k	,	V_289
m	,	V_369
p	,	V_13
ucDPMState1DclkFid	,	V_361
trinity_parse_pplib_clock_info	,	F_149
DISPLAY_WM_MASK	,	V_92
CC_SMU_MISC_FUSES	,	V_185
u	,	V_14
ucUMAChannelNumber	,	V_354
v	,	V_240
enable_dpm	,	V_200
new_ps	,	V_125
GENERAL_PWRMGT	,	V_111
SCLK_DPM_EN	,	F_59
trinity_override_dynamic_mg_powergating	,	F_17
did	,	V_328
TRINITY_POWERSTATE_FLAGS_BAPM_DISABLE	,	V_254
sumo_take_smu_control	,	F_127
trinity_dpm_init	,	F_159
sssd	,	V_19
trinity_sysls_enable	,	V_54
trinity_dpm_pre_set_power_state	,	F_121
usStateArrayOffset	,	V_309
vclk_low_divider	,	V_132
clockInfoIndex	,	V_320
ATOM_PPLIB_CLASSIFICATION_THERMAL	,	V_246
old_ps	,	V_126
SCLK_DPM	,	F_95
DYNAMIC_PM_EN	,	V_116
SMU_SCLK_DPM_TTT	,	V_154
trinity_update_current_ps	,	F_100
RADEON_MAX_VCE_LEVELS	,	V_325
radeon_get_xclk	,	F_4
SSSD	,	F_8
trinity_parse_power_table	,	F_150
ret	,	V_20
count	,	V_44
sAvail_SCLK	,	V_355
SMU_SCLK_DPM_CNTL	,	V_107
EN	,	V_114
vce_states	,	V_248
local1	,	V_36
SCLK_TT_EN	,	F_93
local0	,	V_35
DRM_ERROR	,	F_97
trinity_set_vid	,	F_41
SMU_SCLK_DPM_STATE_0_PG_CNTL	,	V_74
trinity_dpm_get_mclk	,	F_174
trinity_set_at	,	F_53
CGTS_SM_CTRL_REG_ENABLE	,	V_42
ATOM_PPLIB_NONCLOCKINFO_VER1	,	V_272
CG_GIPOTS	,	V_31
n_current_state_levels	,	V_127
states	,	V_315
requested_rps	,	V_173
trinity_dpm_disable	,	F_111
divider	,	V_76
high_index	,	V_229
vid_7bit	,	V_81
new_rps	,	V_123
le32_to_cpu	,	F_147
WREG32_CG	,	F_20
vclk	,	V_142
sclk_voltage_mapping_table	,	V_219
class	,	V_231
TRINITY_SIZEOF_DPM_STATE_TABLE	,	V_71
PD_SCLK_DIVIDER_MASK	,	V_75
trinity_program_power_levels_0_to_n	,	F_75
radeon_vce_clock_voltage_dependency_table	,	V_236
ATI_REV_ID_MASK	,	V_23
trinity_dpm_n_levels_disabled	,	F_120
length	,	V_52
rps2	,	V_145
rps1	,	V_144
usBootUpNBVoltage	,	V_338
non_clock_array_index	,	V_290
ulDCLK	,	V_274
DS_SH_DIV_MASK	,	V_79
TRINITY_MINIMUM_ENGINE_CLOCK	,	V_215
ucDPMState2VclkFid	,	V_358
trinity_set_vce_clock	,	F_86
atom_context	,	V_306
dentist_vco_freq	,	V_329
dyn_state	,	V_238
trinity_uvd_clocks_zero	,	F_79
ucHtcHystLmt	,	V_341
r600_is_uvd_state	,	F_139
_ClockInfoArray	,	V_294
ENOMEM	,	V_314
dc_cac_value	,	V_259
SMU_SCLK_DPM_STATE_0_CNTL_0	,	V_72
vce_active	,	V_247
DIG_THERM_INTL_MASK	,	V_170
ATI_REV_ID_SHIFT	,	V_24
HT	,	F_90
ps_priv	,	V_5
DS_PG_CNTL	,	F_28
SMU_SCLK_DPM_STATE_0_CNTL_3	,	V_87
SMU_SCLK_DPM_STATE_0_CNTL_1	,	V_77
SUMO_MAX_HARDWARE_POWERLEVELS	,	V_99
trinity_ls_clockgating_enable	,	F_25
trinity_get_uvd_clock_index	,	F_137
trinity_start_am	,	F_67
tmp	,	V_149
ulDentistVCOFreq	,	V_337
usNBP2Voltage	,	V_352
TRINITY_MAX_DEEPSLEEP_DIVIDER_ID	,	V_217
CG_GIPOT_MASK	,	V_32
SMU_UVD_DPM_CNTL	,	V_141
index	,	V_68
GPU_CAC_AVRG_CNTL	,	V_260
SCLK_DPM_BOOT_STATE_MASK	,	V_109
trinity_get_valid_engine_clock	,	F_134
ix	,	V_70
nonClockInfo	,	V_319
igp_info	,	V_331
trinity_gfx_clockgating_enable	,	F_23
interval	,	V_137
current_vddc	,	V_225
nb_dpm_enable	,	V_189
RADEON_DPM_FORCED_LEVEL_LOW	,	V_198
trinity_calculate_display_wm	,	F_136
hw_rev	,	V_21
MinSClkDid_MASK	,	V_186
clk_idx	,	V_326
trinity_gfx_dynamic_mgpg_enable	,	F_27
uvd_dpm	,	V_148
TARGET_STATE_MASK	,	V_118
crev	,	V_303
ucDPMState0DclkFid	,	V_360
post_div	,	V_29
SVI_Mode	,	V_205
trinity_acquire_mutex	,	F_103
current_sclk	,	V_226
min_voltage	,	V_241
sumo_construct_sclk_voltage_mapping_table	,	F_157
DS_PG_EN	,	F_29
u16	,	T_2
table	,	V_237
dpm	,	V_11
nbps_flags	,	V_208
DS_PG_EN_MASK	,	V_63
htc_tmp_lmt	,	V_340
GFX_POWER_GATING_CNTL	,	V_26
trinity_release_mutex	,	F_105
trinity_set_thermal_temperature_range	,	F_96
GFX_CLK_FORCE_ON	,	V_49
trinity_set_ss_dividers	,	F_39
LVRT	,	F_44
vce_level	,	V_249
enable_bapm	,	V_175
num_levels	,	V_128
trinity_setup_uvd_clocks	,	F_81
SSSD_MASK	,	V_27
bapm_flags	,	V_209
LT	,	F_91
dclk_high_divider	,	V_135
sclk_dpm_cntl	,	V_120
sclk_in_sr	,	V_223
info_7	,	V_332
requested_ps	,	V_174
pdev	,	V_366
xclk	,	V_18
trinity_dpm_debugfs_print_current_performance_level	,	F_167
u32	,	T_1
LVRT_MASK	,	V_85
ulCapsAndSettings	,	V_269
max_temp	,	V_164
trinity_dpm_late_enable	,	F_108
trinity_set_force_nbp_state	,	F_47
"The htcTmpLmt should be larger than htcHystLmt.\n"	,	L_5
current_ps	,	V_151
dclk_did	,	V_234
level	,	V_196
mclk	,	V_327
PDS_DIV	,	F_9
radeon_irq_set	,	F_110
WREG32_P	,	F_15
trinity_program_clk_gating_hw_sequence	,	F_22
vclk_high_divider	,	V_133
trinity_calculate_vce_wm	,	F_130
PM_I_CNTL_1	,	V_60
min_sclk_did	,	V_184
ATOM_PPLIB_CLASSIFICATION_SDSTATE	,	V_251
boot_ps	,	V_177
CGCG_CGTT_LOCAL1_MASK	,	V_40
entries	,	V_221
ucDPMState1VclkFid	,	V_357
boot_pl	,	V_130
trinity_update_requested_ps	,	F_101
SMU_SCRATCH_A	,	V_58
ni	,	V_161
SMU_SCLK_DPM_TT_CNTL	,	V_159
RESET_SCLK_CNT	,	V_121
ulVCLK	,	V_273
trinity_dce_enable_voltage_adjustment	,	F_145
trinity_cleanup_asic	,	F_142
nbp_mclk	,	V_345
dividers	,	V_17
table_rev	,	V_267
trinity_dpm_display_configuration_changed	,	F_144
sumo_gfx_clockgating_initialize	,	F_32
sumo_ps	,	V_305
uvd_clock_table_entries	,	V_228
r600_dpm_print_ps_status	,	F_166
int_thermal_type	,	V_180
subsystem_vendor	,	V_367
clockInfo	,	V_322
power_info	,	V_298
num_max_dpm_entries	,	V_220
trinity_dpm_get_current_sclk	,	F_169
u64	,	T_4
rps	,	V_3
DISPLAY_WM	,	F_50
current_rps	,	V_172
pi	,	V_9
trinity_reset_am	,	F_68
pl	,	V_98
pm	,	V_10
disp_clk	,	V_257
GNB_SLOW_MASK	,	V_88
voltage_drop_in_dce	,	V_264
trinity_dpm_print_power_state	,	F_162
ps	,	V_4
power_state_offset	,	V_304
SCLK_DPM_BOOT_STATE	,	F_61
delta	,	V_207
sumo_get_sleep_divider_from_id	,	F_133
display_wm	,	V_104
old_rps	,	V_124
dclk	,	V_143
trinity_patch_boot_state	,	F_129
VOLTAGE_CHG_EN_MASK	,	V_110
CGTS_SM_CTRL_REG	,	V_41
num_active_displays	,	V_244
trinity_get_pi	,	F_2
"engine clock out of range!"	,	L_2
FORCE_NBPS1_MASK	,	V_90
usNBP1Voltage	,	V_351
trinity_enable_att	,	F_92
ulNbpStateNClkFreq	,	V_348
trinity_set_uvd_clock_after_set_eng_clock	,	F_85
trinity_get_ps	,	F_1
WREG32_SMC	,	F_10
NB_PSTATE_CONFIG	,	V_190
nbp_voltage_index	,	V_349
radeon_dpm_forced_level	,	V_195
"\tuvd    vclk: %d dclk: %d\n"	,	L_6
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_117
SMU_S_PG_CNTL	,	V_62
TRINITY_AT_DFLT	,	V_364
trinity_enable_power_level_0	,	F_70
trinity_program_ttt	,	F_89
MinSClkDid_SHIFT	,	V_187
dclk_low_divider	,	V_134
ulBootUpEngineClock	,	V_333
GFP_KERNEL	,	V_313
trinity_dpm_set_power_state	,	F_123
trinity_dpm_post_set_power_state	,	F_124
RB_BACKEND_DISABLE_MASK	,	V_57
VOLTAGE_CHG_EN	,	F_62
ucEngineClockHigh	,	V_282
sys_info	,	V_82
lower_limit	,	V_218
FORCE_NBPS1	,	F_48
trinity_wait_for_level_0	,	F_69
nbpsconfig	,	V_188
atom_parse_data_header	,	F_152
LT_MASK	,	V_156
frev	,	V_302
seq_printf	,	F_168
DS_SH_DIV	,	F_40
DpmXNbPsHi	,	F_118
min	,	V_214
PDS_DIV_MASK	,	V_28
ucNBDPMEnable	,	V_343
rdev	,	V_8
RREG32_SMC	,	F_7
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_252
SP	,	F_13
le16_to_cpu	,	F_148
htc_hyst_lmt	,	V_158
force_nbp_state	,	V_89
trinity_adjust_uvd_state	,	F_138
SU	,	F_14
u8	,	T_3
pplib_power_state	,	V_286
seq_file	,	V_368
usClassification	,	V_270
SCLK_DPM_EN_MASK	,	V_108
"\t\tpower level %d    sclk: %u vddc: %u\n"	,	L_7
trinity_dpm_bapm_enable	,	F_104
ucDPMState0VclkFid	,	V_356
power_state	,	V_287
r600_get_platform_caps	,	F_160
min_sclk_in_sr	,	V_212
R600_TEMP_RANGE_MIN	,	V_181
force_high	,	V_243
vce_clock_voltage_dependency_table	,	V_239
_NonClockInfoArray	,	V_296
trinity_program_override_mgpg_sequences	,	F_24
ecclk	,	V_153
enable_auto_thermal_throttling	,	V_176
tp	,	V_138
v2	,	V_317
SCLK_PWRMGT_CNTL	,	V_47
_StateArray	,	V_292
HW_REV	,	V_22
sumo_program_sstp	,	F_126
radeon_device	,	V_7
new_active_crtc_count	,	V_245
RREG32_CG	,	F_19
low_temp	,	V_165
PowerPlayInfo	,	V_300
ps2	,	V_147
ps1	,	V_146
enable_gfx_dynamic_mgpg	,	V_67
trinity_start_dpm	,	F_60
DIG_THERM_INTL	,	F_99
priv	,	V_12
CGCG_CGTT_LOCAL0_MASK	,	V_39
DIG_THERM_INTH	,	F_98
usClockInfoArrayOffset	,	V_310
DIG_THERM_INTH_MASK	,	V_169
ulNbpStateMemclkFreq	,	V_346
override_dynamic_mgpg	,	V_33
enable_nbps_policy	,	V_342
COMPUTE_ENGINE_PLL_PARAM	,	V_25
trinity_wait_for_dpm_enabled	,	F_64
bootup_nb_voltage_index	,	V_211
mode_info	,	V_285
non_clock_info	,	V_266
class2	,	V_232
GB_ADDR_CONFIG	,	V_50
trinity_dpm_enable	,	F_106
low_index	,	V_230
idx	,	V_316
allow_gnb_slow	,	V_103
enable_mg_clock_gating	,	V_65
VCE_WM_MASK	,	V_93
trinity_pl	,	V_97
installed	,	V_179
trinity_dpm_config	,	F_63
radeon_bapm	,	V_365
WREG32	,	F_12
trinity_ps	,	V_1
pplib_clock_info	,	V_278
printk	,	F_165
clock_info	,	V_279
DpmXNbPsLo	,	F_117
ucNumDPMLevels	,	V_321
VID_MASK	,	V_84
caps	,	V_268
SCLK_DPM_MASK	,	V_162
trinity_set_vce_wm	,	F_51
kzalloc	,	F_153
wm	,	V_91
r600_dpm_print_class_info	,	F_163
pplib	,	V_308
ucNumEntries	,	V_312
Dpm0PgNbPsLo_MASK	,	V_191
trinity_dpm_force_state	,	F_72
high_temp	,	V_166
r600_free_extended_power_table	,	F_172
trinity_dpm_get_sclk	,	F_173
sumo_convert_vid2_to_vid7	,	F_42
trinity_unforce_levels	,	F_73
ucDPMState3DclkFid	,	V_363
voltage	,	V_235
clock_info_array	,	V_295
TRINITY_NUM_NBPSTATES	,	V_344
ATOM_PPLIB_CLASSIFICATION_UI_BATTERY	,	V_253
ulMinEngineClock	,	V_334
trinity_power_info	,	V_6
step	,	V_206
sumo_clear_vc	,	F_112
r600_parse_extended_power_table	,	F_161
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_275
num_ps	,	V_324
trinity_mg_clockgating_initialize	,	F_21
"UVD clock index not found!\n"	,	L_3
trinity_power_level_enable_disable	,	F_56
sumo_get_sleep_divider_id_from_clock	,	F_141
atom_clock_dividers	,	V_16
"power level %d    sclk: %u vddc: %u\n"	,	L_10
enable	,	V_34
evclk	,	V_152
trinity_mg_clockgating_enable	,	F_18
trinity_program_power_level	,	F_55
usNBP0Voltage	,	V_350
current_index	,	V_227
val	,	V_140
bootup_sclk	,	V_210
trinity_set_display_wm	,	F_49
trinity_setup_nbp_sim	,	F_114
enable_gfx_clock_gating	,	V_64
trinity_parse_pplib_non_clock_info	,	F_146
ucDPMState2DclkFid	,	V_362
default_dispclk	,	V_258
trinity_program_sclk_dpm	,	F_94
DpmXNbPsLo_MASK	,	V_193
CG_CG_VOLTAGE_CNTL	,	V_113
vid_2bit	,	V_202
trinity_patch_thermal_state	,	F_135
Dpm0PgNbPsLo	,	F_115
svi_mode	,	V_203
trinity_gfx_powergating_enable	,	F_26
trinity_enable_clock_power_gating	,	F_31
usec_timeout	,	V_115
kfree	,	F_154
non_clock_info_array	,	V_297
trinity_program_bootup_state	,	F_76
HT_MASK	,	V_155
trinity_get_sleep_divider_id_from_clock	,	F_132
GetIndexIntoMasterTable	,	F_151
trinity_set_allos_gnb_slow	,	F_45
state_array	,	V_293
low	,	V_371
bootup_uma_clk	,	V_335
trinity_construct_boot_state	,	F_131
trinity_uvd_clocks_equal	,	F_80
CG_MISC_REG	,	V_150
R600_TEMP_RANGE_MAX	,	V_182
usNonClockInfoArrayOffset	,	V_311
"invalid dpm profile %d\n"	,	L_8
DYN_GFX_CLK_OFF_EN	,	V_48
sumo_program_vc	,	F_107
ucEntrySize	,	V_323
EINVAL	,	V_167
GLOBAL_PWRMGT_EN	,	V_112
PM_TP	,	V_139
gpu_cac_avrg_cntl_window_size	,	V_256
udelay	,	F_65
PD_SCLK_DIVIDER	,	F_36
ac_power	,	V_201
levels	,	V_129
trinity_uvd_dpm_config	,	F_83
vce_v1_0_enable_mgcg	,	F_87
vclk_did	,	V_233
IntegratedSystemInfo	,	V_330
SMU_SCLK_DPM_STATE_0_AT	,	V_95
CG_GIPOT	,	F_16
trinity_dpm_get_current_mclk	,	F_170
uvd_ps	,	V_277
ulBootUpUMAClock	,	V_336
"invalid thermal range: %d - %d\n"	,	L_1
ucHtcTmpLmt	,	V_339
trinity_get_vce_clock_voltage	,	F_140
PM_CONFIG	,	V_204
uma_channel_number	,	V_255
enable_gfx_power_gating	,	V_66
min_vce_voltage	,	V_242
trinity_force_level_0	,	F_71
ss_divider_index	,	V_101
VCE_WM	,	F_52
trinity_parse_sys_info_table	,	F_156
trinity_dpm_enable_bapm	,	F_102
STATE_VALID_MASK	,	V_106
Dpm0PgNbPsHi_MASK	,	V_192
sumo	,	V_280
vddcIndex	,	V_283
ucDPMState3VclkFid	,	V_359
DATA	,	V_299
usClassification2	,	V_271
trinity_dpm_setup_asic	,	F_125
trinity_set_ds_dividers	,	F_37
trinity_dpm_no_forced_level	,	F_74
trinity_setup_uvd_clock_table	,	F_77
forced_level	,	V_199
trinity_mgcg_shls_default	,	V_46
"uvd    vclk: %d dclk: %d\n"	,	L_9
Dpm0PgNbPsHi	,	F_116
r600_is_internal_thermal_sensor	,	F_109
DS_PG_CNTL_MASK	,	V_61
SCLK_TT_EN_MASK	,	V_160
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_276
min_temp	,	V_163
r600_calculate_u_and_p	,	F_11
trinity_dpm_enabled	,	F_58
value	,	V_15
CG_PG_CTRL	,	V_30
vid_mapping_table	,	V_83
ds_divider_index	,	V_102
temp	,	V_213
vce_wm	,	V_105
trinity_set_uvd_clock_before_set_eng_clock	,	F_84
RADEON_DPM_FORCED_LEVEL_HIGH	,	V_197
data_offset	,	V_301
DC_CAC_VALUE	,	V_263
min_sclk	,	V_224
VID	,	F_43
CGTS_SM_CTRL_REG_DISABLE	,	V_43
sumo_construct_vid_mapping_table	,	F_158
trinity_convert_did_to_freq	,	F_155
radeon_set_vce_clocks	,	F_88
enable_sclk_ds	,	V_216
sclk	,	V_69
radeon_set_uvd_clocks	,	F_82
ATOM_PPLIB_CLASSIFICATION_HDSTATE	,	V_250
CC_SMU_TST_EFUSE1_MISC	,	V_56
