// Seed: 2826332125
module module_0 (
    input wire id_0,
    input wand id_1
);
  wire id_3;
  wire id_4, id_5;
  wire id_6, id_7;
  id_8(
      .id_0(1)
  );
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input wor id_0
);
  assign id_2 = 1'b0;
  module_0(
      id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8  = id_15;
  assign id_10 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_16 = 1'h0 && id_11;
  module_2(
      id_20,
      id_4,
      id_14,
      id_14,
      id_13,
      id_8,
      id_20,
      id_14,
      id_8,
      id_9,
      id_23,
      id_9,
      id_22,
      id_8,
      id_10
  );
endmodule
