/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.43
Hash     : e77bd98
Date     : Oct 19 2023
Type     : Engineering
Log Time   : Thu Oct 19 09:50:15 2023 GMT

INFO: Created design: me_top_02_24. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.184
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/config.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/forward_engine.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/concatenate64.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/current_macroblock_memory64.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/distance_engine64.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/dual_port_component.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/range_checker.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/me_control_unit.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/me_engine.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/phy_address.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/point_memory.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/program_memory.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/sad_selector.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/reg_memory_dp.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/register_file.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/reference_memory64_remap.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/reference_macroblock_memory64.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/reference_memory64_dp_large.vhd 
INFO: Adding VHDL_2008 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/me_top.vhd 
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: me_top_02_24
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_19_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/me_top_02_24/run_1/synth_1_1/analysis/me_top_02_24_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_19_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/me_top_02_24/run_1/synth_1_1/analysis/me_top_02_24_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b3f40b448, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/me_top_02_24/run_1/synth_1_1/analysis/me_top_02_24_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_19_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_19_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\IO_BUF'.
Generating RTLIL representation for module `\IO_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_GPIO'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\soc_fpga_intf'.
Generating RTLIL representation for module `\FIFO18K'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing GHDL.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/current_macroblock_memory64.vhd:36:19:warning: incomplete pragma directive ignored [-Wpragma]
-- synthesis tools. Ensure they are correct for your synthesis tool(s).
                  ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/dual_port_component.vhd:36:19:warning: incomplete pragma directive ignored [-Wpragma]
-- synthesis tools. Ensure they are correct for your synthesis tool(s).
                  ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/point_memory.vhd:36:19:warning: incomplete pragma directive ignored [-Wpragma]
-- synthesis tools. Ensure they are correct for your synthesis tool(s).
                  ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/program_memory.vhd:36:19:warning: incomplete pragma directive ignored [-Wpragma]
-- synthesis tools. Ensure they are correct for your synthesis tool(s).
                  ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/reg_memory_dp.vhd:36:19:warning: incomplete pragma directive ignored [-Wpragma]
-- synthesis tools. Ensure they are correct for your synthesis tool(s).
                  ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/reference_macroblock_memory64.vhd:36:19:warning: incomplete pragma directive ignored [-Wpragma]
-- synthesis tools. Ensure they are correct for your synthesis tool(s).
                  ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/motion_estimator/jira/./rtl/phy_address.vhd:39:7:warning: declaration of "phy_address" hides entity "phy_address" [-Whide]
      phy_address : out std_logic_vector (13 downto 0)
      ^
error: no top unit found
ERROR: vhdl import failed.
ERROR: ANL: Design me_top_02_24 analysis failed
Design me_top_02_24 analysis failed
    while executing
"analyze"
    (file "raptor.tcl" line 25)
