============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sun Mar  5 20:13:31 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(40)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(51)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(68)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(85)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(100)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(105)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(106)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 7 trigger nets, 7 data nets.
KIT-1004 : Chipwatcher code = 1110010011001000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=7,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb011},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=56) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=56) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=7,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb011},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=7,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb011},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=7,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb011},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=56)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=56)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=7,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb011},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=7,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb011},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1699/19 useful/useless nets, 985/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1524/8 useful/useless nets, 1249/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1508/16 useful/useless nets, 1237/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 247 better
SYN-1014 : Optimize round 2
SYN-1032 : 1364/15 useful/useless nets, 1093/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1669/2 useful/useless nets, 1404/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 147 (4.05), #lev = 4 (2.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 145 (4.10), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 365 instances into 145 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 216 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 79 adder to BLE ...
SYN-4008 : Packed 79 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net tx/uart_data[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net tx/uart_data[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net tx/uart_data[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net tx/uart_data[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 WARNING: The kept net tx/uart_data[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (129 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 933 instances
RUN-0007 : 375 luts, 394 seqs, 79 mslices, 50 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1222 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 739 nets have 2 pins
RUN-1001 : 349 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     210     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     176     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 931 instances, 375 luts, 394 seqs, 129 slices, 20 macros(129 instances: 79 mslices 50 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 298428
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 931.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 194424, overlap = 33.75
PHY-3002 : Step(2): len = 131579, overlap = 33.75
PHY-3002 : Step(3): len = 87299.8, overlap = 33.75
PHY-3002 : Step(4): len = 79438.5, overlap = 33.75
PHY-3002 : Step(5): len = 60623.7, overlap = 33.75
PHY-3002 : Step(6): len = 57080.5, overlap = 33.75
PHY-3002 : Step(7): len = 51181.9, overlap = 33.75
PHY-3002 : Step(8): len = 46572.5, overlap = 29.25
PHY-3002 : Step(9): len = 41906.7, overlap = 33.75
PHY-3002 : Step(10): len = 41041.4, overlap = 33.75
PHY-3002 : Step(11): len = 37111.2, overlap = 33.75
PHY-3002 : Step(12): len = 35927.1, overlap = 29.25
PHY-3002 : Step(13): len = 34608, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.74302e-06
PHY-3002 : Step(14): len = 36012.7, overlap = 24.75
PHY-3002 : Step(15): len = 36317.2, overlap = 24.75
PHY-3002 : Step(16): len = 35345.6, overlap = 27
PHY-3002 : Step(17): len = 33654.2, overlap = 24.75
PHY-3002 : Step(18): len = 34202, overlap = 24.75
PHY-3002 : Step(19): len = 34562.3, overlap = 24.75
PHY-3002 : Step(20): len = 34406.1, overlap = 24.75
PHY-3002 : Step(21): len = 32839.3, overlap = 27
PHY-3002 : Step(22): len = 33153.2, overlap = 27
PHY-3002 : Step(23): len = 32654.6, overlap = 24.75
PHY-3002 : Step(24): len = 31285, overlap = 20.25
PHY-3002 : Step(25): len = 31521.3, overlap = 20.25
PHY-3002 : Step(26): len = 31790.4, overlap = 24.75
PHY-3002 : Step(27): len = 31747.3, overlap = 27
PHY-3002 : Step(28): len = 30055.7, overlap = 27
PHY-3002 : Step(29): len = 29156.9, overlap = 27
PHY-3002 : Step(30): len = 28663.9, overlap = 27
PHY-3002 : Step(31): len = 28784.3, overlap = 22.5
PHY-3002 : Step(32): len = 27755.8, overlap = 24.75
PHY-3002 : Step(33): len = 27261.7, overlap = 22.5
PHY-3002 : Step(34): len = 27203.9, overlap = 22.5
PHY-3002 : Step(35): len = 26860.2, overlap = 18
PHY-3002 : Step(36): len = 26642.7, overlap = 18
PHY-3002 : Step(37): len = 25434.5, overlap = 21.25
PHY-3002 : Step(38): len = 24047.9, overlap = 21.875
PHY-3002 : Step(39): len = 24184.3, overlap = 22.3438
PHY-3002 : Step(40): len = 23777.7, overlap = 29.3125
PHY-3002 : Step(41): len = 23620.3, overlap = 26.7812
PHY-3002 : Step(42): len = 23347.7, overlap = 31.7812
PHY-3002 : Step(43): len = 22576.1, overlap = 32.0312
PHY-3002 : Step(44): len = 22033.8, overlap = 27.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.1486e-05
PHY-3002 : Step(45): len = 23010, overlap = 27.2188
PHY-3002 : Step(46): len = 23153.5, overlap = 27.2188
PHY-3002 : Step(47): len = 23231, overlap = 27.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.29721e-05
PHY-3002 : Step(48): len = 23493.8, overlap = 27.2188
PHY-3002 : Step(49): len = 23575.5, overlap = 24.9688
PHY-3002 : Step(50): len = 23675.5, overlap = 22.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018133s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.727e-05
PHY-3002 : Step(51): len = 26482.9, overlap = 19.2188
PHY-3002 : Step(52): len = 26545.1, overlap = 18.5938
PHY-3002 : Step(53): len = 26350.8, overlap = 17.7812
PHY-3002 : Step(54): len = 26483.9, overlap = 17.6562
PHY-3002 : Step(55): len = 26368.8, overlap = 16.9688
PHY-3002 : Step(56): len = 26622.7, overlap = 17.6562
PHY-3002 : Step(57): len = 26294.4, overlap = 16.9375
PHY-3002 : Step(58): len = 26289.1, overlap = 15.5
PHY-3002 : Step(59): len = 26022.1, overlap = 12.1562
PHY-3002 : Step(60): len = 26151.1, overlap = 10.9062
PHY-3002 : Step(61): len = 25487.7, overlap = 9.21875
PHY-3002 : Step(62): len = 25592.8, overlap = 9
PHY-3002 : Step(63): len = 25674.2, overlap = 8.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.454e-05
PHY-3002 : Step(64): len = 25166, overlap = 8.34375
PHY-3002 : Step(65): len = 25231.4, overlap = 8.25
PHY-3002 : Step(66): len = 25103.9, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00018908
PHY-3002 : Step(67): len = 24679.7, overlap = 10.5312
PHY-3002 : Step(68): len = 24679.7, overlap = 10.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03038e-05
PHY-3002 : Step(69): len = 25642.2, overlap = 49.7188
PHY-3002 : Step(70): len = 25897.3, overlap = 50.2188
PHY-3002 : Step(71): len = 26699.7, overlap = 52.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06075e-05
PHY-3002 : Step(72): len = 25807.2, overlap = 52.5
PHY-3002 : Step(73): len = 25916.4, overlap = 53.5312
PHY-3002 : Step(74): len = 26341.9, overlap = 48.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12151e-05
PHY-3002 : Step(75): len = 26753.8, overlap = 40.8438
PHY-3002 : Step(76): len = 26921.1, overlap = 40.8125
PHY-3002 : Step(77): len = 27857, overlap = 34.7188
PHY-3002 : Step(78): len = 28045.5, overlap = 34.0938
PHY-3002 : Step(79): len = 27377.8, overlap = 30.5
PHY-3002 : Step(80): len = 27428.9, overlap = 33.3125
PHY-3002 : Step(81): len = 27463.8, overlap = 32
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.24302e-05
PHY-3002 : Step(82): len = 27250.4, overlap = 30.7188
PHY-3002 : Step(83): len = 27260.5, overlap = 31.5938
PHY-3002 : Step(84): len = 27392.7, overlap = 28.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016486
PHY-3002 : Step(85): len = 27311, overlap = 26
PHY-3002 : Step(86): len = 27353.6, overlap = 25.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000329721
PHY-3002 : Step(87): len = 27647, overlap = 22.9062
PHY-3002 : Step(88): len = 27799, overlap = 21.6562
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 55.69 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1222.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 30656, over cnt = 108(0%), over = 476, worst = 20
PHY-1001 : End global iterations;  0.065594s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (47.6%)

PHY-1001 : Congestion index: top1 = 33.77, top5 = 15.26, top10 = 8.97, top15 = 6.37.
PHY-1001 : End incremental global routing;  0.131046s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4804, tnet num: 1220, tinst num: 931, tnode num: 6335, tedge num: 8049.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.165310s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (85.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.315332s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (69.4%)

OPT-1001 : Current memory(MB): used = 197, reserve = 160, peak = 197.
OPT-1001 : End physical optimization;  0.330887s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (70.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 375 LUT to BLE ...
SYN-4008 : Packed 375 LUT and 178 SEQ to BLE.
SYN-4003 : Packing 216 remaining SEQ's ...
SYN-4005 : Packed 119 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 97 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 472/764 primitive instances ...
PHY-3001 : End packing;  0.037956s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 432 instances
RUN-1001 : 199 mslices, 198 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1049 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 557 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 430 instances, 397 slices, 20 macros(129 instances: 79 mslices 50 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 28110.2, Over = 29.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.03404e-05
PHY-3002 : Step(89): len = 27282.1, overlap = 31.5
PHY-3002 : Step(90): len = 27296.8, overlap = 32.75
PHY-3002 : Step(91): len = 27021.3, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.06808e-05
PHY-3002 : Step(92): len = 27441.3, overlap = 30.5
PHY-3002 : Step(93): len = 27660.7, overlap = 29.25
PHY-3002 : Step(94): len = 27950, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.13617e-05
PHY-3002 : Step(95): len = 28230.1, overlap = 28.25
PHY-3002 : Step(96): len = 28308.3, overlap = 27.75
PHY-3002 : Step(97): len = 28497.7, overlap = 26.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.152875s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (40.9%)

PHY-3001 : Trial Legalized: Len = 37752.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00187365
PHY-3002 : Step(98): len = 34699.1, overlap = 2.5
PHY-3002 : Step(99): len = 32864.8, overlap = 6.75
PHY-3002 : Step(100): len = 31855.8, overlap = 8.5
PHY-3002 : Step(101): len = 31250.7, overlap = 11.5
PHY-3002 : Step(102): len = 30841.9, overlap = 11.25
PHY-3002 : Step(103): len = 30636.2, overlap = 11.5
PHY-3002 : Step(104): len = 30588.6, overlap = 12.75
PHY-3002 : Step(105): len = 30173.1, overlap = 12.25
PHY-3002 : Step(106): len = 30019.3, overlap = 13.25
PHY-3002 : Step(107): len = 29848.3, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00374729
PHY-3002 : Step(108): len = 29856.4, overlap = 13
PHY-3002 : Step(109): len = 29767.2, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00749459
PHY-3002 : Step(110): len = 29783.8, overlap = 13.5
PHY-3002 : Step(111): len = 29783.8, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004852s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 34449.1, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005060s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 3, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 34619.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/1049.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40128, over cnt = 123(0%), over = 186, worst = 4
PHY-1002 : len = 41160, over cnt = 40(0%), over = 53, worst = 3
PHY-1002 : len = 41672, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 41744, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 41760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.176021s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (26.6%)

PHY-1001 : Congestion index: top1 = 26.53, top5 = 17.82, top10 = 12.05, top15 = 8.61.
PHY-1001 : End incremental global routing;  0.238818s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (39.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4153, tnet num: 1047, tinst num: 430, tnode num: 5296, tedge num: 7267.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.193014s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.450727s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (69.3%)

OPT-1001 : Current memory(MB): used = 200, reserve = 164, peak = 200.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001408s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 882/1049.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007604s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.5%)

PHY-1001 : Congestion index: top1 = 26.53, top5 = 17.82, top10 = 12.05, top15 = 8.61.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001923s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.531448s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (73.5%)

RUN-1003 : finish command "place" in  4.991719s wall, 1.281250s user + 0.718750s system = 2.000000s CPU (40.1%)

RUN-1004 : used memory is 183 MB, reserved memory is 148 MB, peak memory is 202 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 432 instances
RUN-1001 : 199 mslices, 198 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1049 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 557 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4153, tnet num: 1047, tinst num: 430, tnode num: 5296, tedge num: 7267.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 199 mslices, 198 lslices, 19 pads, 11 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1047 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 562 clock pins, and constraint 1143 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39800, over cnt = 119(0%), over = 186, worst = 5
PHY-1002 : len = 40904, over cnt = 36(0%), over = 46, worst = 3
PHY-1002 : len = 41272, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 41392, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 41424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164474s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (38.0%)

PHY-1001 : Congestion index: top1 = 26.90, top5 = 17.81, top10 = 11.99, top15 = 8.53.
PHY-1001 : End global routing;  0.226682s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (48.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 229, reserve = 193, peak = 241.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 493, reserve = 462, peak = 493.
PHY-1001 : End build detailed router design. 4.135172s wall, 3.078125s user + 0.046875s system = 3.125000s CPU (75.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.297427s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (84.3%)

PHY-1001 : Current memory(MB): used = 525, reserve = 495, peak = 525.
PHY-1001 : End phase 1; 1.309536s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (84.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 136760, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 525, reserve = 495, peak = 525.
PHY-1001 : End initial routed; 2.447960s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (67.7%)

PHY-1001 : Current memory(MB): used = 525, reserve = 495, peak = 525.
PHY-1001 : End phase 2; 2.448029s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (67.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 136680, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.029778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 136680, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.030377s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (102.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.134966s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.2%)

PHY-1001 : Current memory(MB): used = 537, reserve = 507, peak = 537.
PHY-1001 : End phase 3; 0.325850s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (81.5%)

PHY-1003 : Routed, final wirelength = 136680
PHY-1001 : Current memory(MB): used = 537, reserve = 507, peak = 537.
PHY-1001 : End export database. 0.014248s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (109.7%)

PHY-1001 : End detail routing;  8.489603s wall, 6.265625s user + 0.109375s system = 6.375000s CPU (75.1%)

RUN-1003 : finish command "route" in  9.020891s wall, 6.578125s user + 0.109375s system = 6.687500s CPU (74.1%)

RUN-1004 : used memory is 467 MB, reserved memory is 439 MB, peak memory is 537 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      655   out of  19600    3.34%
#reg                      415   out of  19600    2.12%
#le                       752
  #lut only               337   out of    752   44.81%
  #reg only                97   out of    752   12.90%
  #lut&reg                318   out of    752   42.29%
#dsp                        0   out of     29    0.00%
#bram                       7   out of     64   10.94%
  #bram9k                   7
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                194
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            79
#3        adc/clk_adc          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |752    |526     |129     |430     |11      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |118    |77      |36      |52      |4       |0       |
|    fifo_list                       |fifo           |111    |70      |36      |47      |4       |0       |
|      ram_inst                      |ram_infer_fifo |9      |9       |0       |3       |4       |0       |
|  rx                                |uart_rx        |54     |48      |6       |37      |0       |0       |
|  tx                                |uart_tx        |65     |46      |8       |37      |0       |0       |
|  type                              |type_choice    |118    |110     |8       |62      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |385    |233     |71      |216     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |385    |233     |71      |216     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |135    |68      |0       |121     |0       |0       |
|        reg_inst                    |register       |133    |66      |0       |119     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |250    |165     |71      |95      |0       |0       |
|        bus_inst                    |bus_top        |19     |12      |6       |10      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |12     |6       |6       |3       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |145    |112     |33      |58      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       538   
    #2          2       240   
    #3          3        74   
    #4          4        44   
    #5        5-10       79   
    #6        11-50      36   
    #7       51-100      1    
    #8       101-500     1    
  Average     2.74            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 326f5c3ec717a8d242c8b3b25c8f8dadc2c75d868810e78886433cbd89b6d691 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 430
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1049, pip num: 9781
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1286 valid insts, and 26906 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000110101110010011001000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.313176s wall, 12.437500s user + 0.031250s system = 12.468750s CPU (539.0%)

RUN-1004 : used memory is 471 MB, reserved memory is 443 MB, peak memory is 668 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_201331.log"
