TimeQuest Timing Analyzer report for vga_gen
Fri Jan 24 08:37:23 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'clk_pll'
 14. Slow Model Hold: 'clk_pll'
 15. Slow Model Hold: 'clk'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk_pll'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Slow Model Datasheet Report
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk'
 26. Fast Model Setup: 'clk_pll'
 27. Fast Model Hold: 'clk_pll'
 28. Fast Model Hold: 'clk'
 29. Fast Model Minimum Pulse Width: 'clk'
 30. Fast Model Minimum Pulse Width: 'clk_pll'
 31. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Fast Model Datasheet Report
 33. Multicorner Timing Analysis Summary
 34. Setup Transfers
 35. Hold Transfers
 36. Report TCCS
 37. Report RSKM
 38. Unconstrained Paths
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vga_gen                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Fri Jan 24 08:37:22 2020 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                       ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck }       ;
; clk                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                       ;
; clk_pll             ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; clk    ; { T_async:T_async1|output_Q } ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                    ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 142.03 MHz  ; 142.03 MHz      ; clk_pll    ;                                                               ;
; 1319.26 MHz ; 420.17 MHz      ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; 19.242 ; 0.000         ;
; clk_pll ; 32.959 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_pll ; 0.515 ; 0.000         ;
; clk     ; 0.524 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 9.000  ; 0.000         ;
; clk_pll             ; 16.933 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 19.242 ; T_async:T_async1|signal_Q_non ; T_async:T_async1|output_Q     ; clk          ; clk         ; 20.000       ; 0.000      ; 0.794      ;
; 19.243 ; T_async:T_async1|signal_Q_non ; T_async:T_async1|signal_Q     ; clk          ; clk         ; 20.000       ; 0.000      ; 0.793      ;
; 19.246 ; T_async:T_async1|signal_Q     ; T_async:T_async1|signal_Q_non ; clk          ; clk         ; 20.000       ; 0.000      ; 0.790      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_pll'                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.959 ; picture_generator:picture_generator1|signal_adress[3]  ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a47~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.074      ; 7.080      ;
; 32.972 ; picture_generator:picture_generator1|signal_adress[3]  ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a27~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.068      ; 7.061      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.019 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 7.003      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.045 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.982      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.046 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.979      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.090 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.932      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.116 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.911      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.117 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.908      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.157 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.057      ; 6.865      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[4]  ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a45~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.053      ; 6.835      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.183 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.062      ; 6.844      ;
; 33.184 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.060      ; 6.841      ;
+--------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_pll'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.515 ; D_async:dhs1|output_Q[0]                                                                                                                                              ; D_async:dhs2|output_Q[0]                                                                                                                                                           ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[4]     ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4]              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; D_async:dvs2|output_Q[0]                                                                                                                                              ; D_async:dvs3|output_Q[0]                                                                                                                                                           ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; picture_generator:picture_generator1|D_async:dx1|output_Q[6]                                                                                                          ; picture_generator:picture_generator1|D_async:dx2|output_Q[6]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; picture_generator:picture_generator1|D_async:dx1|output_Q[5]                                                                                                          ; picture_generator:picture_generator1|D_async:dx2|output_Q[5]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; D_async:dvs1|output_Q[0]                                                                                                                                              ; D_async:dvs2|output_Q[0]                                                                                                                                                           ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; D_async:dhs2|output_Q[0]                                                                                                                                              ; D_async:dhs3|output_Q[0]                                                                                                                                                           ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.786      ;
; 0.524 ; picture_generator:picture_generator1|D_async:dx1|output_Q[7]                                                                                                          ; picture_generator:picture_generator1|D_async:dx2|output_Q[7]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.790      ;
; 0.528 ; picture_generator:picture_generator1|D_async:dx1|output_Q[4]                                                                                                          ; picture_generator:picture_generator1|D_async:dx2|output_Q[4]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.794      ;
; 0.538 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4] ; picture_generator:picture_generator1|output_COLOR[3]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.804      ;
; 0.540 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4] ; picture_generator:picture_generator1|output_COLOR[2]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4] ; picture_generator:picture_generator1|output_COLOR[0]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.807      ;
; 0.544 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4] ; picture_generator:picture_generator1|output_COLOR[1]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.810      ;
; 0.663 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[2]     ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[2]              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; picture_generator:picture_generator1|D_async:dx2|output_Q[5]                                                                                                          ; picture_generator:picture_generator1|output_COLOR[1]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.930      ;
; 0.666 ; picture_generator:picture_generator1|D_async:dx2|output_Q[6]                                                                                                          ; picture_generator:picture_generator1|output_COLOR[2]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.932      ;
; 0.666 ; picture_generator:picture_generator1|D_async:dx2|output_Q[4]                                                                                                          ; picture_generator:picture_generator1|output_COLOR[0]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.932      ;
; 0.725 ; signal_generator:signal_generator1|pomocna_x[7]                                                                                                                       ; signal_generator:signal_generator1|output_HORIZONTAL_SYNC                                                                                                                          ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.991      ;
; 0.757 ; signal_generator:signal_generator1|pomocna_y[2]                                                                                                                       ; signal_generator:signal_generator1|output_Y[2]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.023      ;
; 0.795 ; picture_generator:picture_generator1|signal_adress[8]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[8]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; picture_generator:picture_generator1|signal_adress[9]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[9]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.061      ;
; 0.811 ; signal_generator:signal_generator1|pomocna_x[6]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[6]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; picture_generator:picture_generator1|signal_adress[5]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[5]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; picture_generator:picture_generator1|signal_adress[7]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[7]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; signal_generator:signal_generator1|pomocna_y[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[1]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.080      ;
; 0.816 ; signal_generator:signal_generator1|pomocna_y[6]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[6]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; signal_generator:signal_generator1|pomocna_y[8]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[8]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; picture_generator:picture_generator1|signal_adress[1]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[1]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.085      ;
; 0.820 ; picture_generator:picture_generator1|signal_adress[3]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[3]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; signal_generator:signal_generator1|pomocna_x[4]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[4]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.087      ;
; 0.825 ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                       ; signal_generator:signal_generator1|output_HORIZONTAL_SYNC                                                                                                                          ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.091      ;
; 0.831 ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.097      ;
; 0.834 ; signal_generator:signal_generator1|pomocna_x[4]                                                                                                                       ; signal_generator:signal_generator1|output_X[4]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.100      ;
; 0.838 ; picture_generator:picture_generator1|signal_adress[15]                                                                                                                ; picture_generator:picture_generator1|signal_adress[15]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                       ; signal_generator:signal_generator1|output_Y[4]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; signal_generator:signal_generator1|pomocna_x[7]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[7]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.110      ;
; 0.844 ; picture_generator:picture_generator1|signal_adress[16]                                                                                                                ; picture_generator:picture_generator1|signal_adress[16]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; signal_generator:signal_generator1|pomocna_x[0]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[0]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; signal_generator:signal_generator1|pomocna_x[3]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[3]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.111      ;
; 0.847 ; picture_generator:picture_generator1|signal_adress[12]                                                                                                                ; picture_generator:picture_generator1|signal_adress[12]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.113      ;
; 0.848 ; signal_generator:signal_generator1|pomocna_y[5]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[5]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.114      ;
; 0.848 ; signal_generator:signal_generator1|pomocna_x[0]                                                                                                                       ; signal_generator:signal_generator1|output_X[0]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.115      ;
; 0.851 ; picture_generator:picture_generator1|signal_adress[0]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[0]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; picture_generator:picture_generator1|signal_adress[2]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[2]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; picture_generator:picture_generator1|signal_adress[4]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[4]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.119      ;
; 0.860 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|output_X[1]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.126      ;
; 0.863 ; picture_generator:picture_generator1|signal_adress[11]                                                                                                                ; picture_generator:picture_generator1|signal_adress[11]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.129      ;
; 0.864 ; signal_generator:signal_generator1|pomocna_x[2]                                                                                                                       ; signal_generator:signal_generator1|output_X[2]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.130      ;
; 0.866 ; signal_generator:signal_generator1|pomocna_x[3]                                                                                                                       ; signal_generator:signal_generator1|output_X[3]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                       ; signal_generator:signal_generator1|output_X[9]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.133      ;
; 0.867 ; signal_generator:signal_generator1|pomocna_x[8]                                                                                                                       ; signal_generator:signal_generator1|output_X[8]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.133      ;
; 0.871 ; picture_generator:picture_generator1|signal_adress[14]                                                                                                                ; picture_generator:picture_generator1|signal_adress[14]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.137      ;
; 0.878 ; picture_generator:picture_generator1|signal_adress[13]                                                                                                                ; picture_generator:picture_generator1|signal_adress[13]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.144      ;
; 0.885 ; signal_generator:signal_generator1|pomocna_y[1]                                                                                                                       ; signal_generator:signal_generator1|output_Y[1]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.151      ;
; 0.886 ; signal_generator:signal_generator1|pomocna_y[5]                                                                                                                       ; signal_generator:signal_generator1|output_Y[5]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.152      ;
; 0.889 ; signal_generator:signal_generator1|pomocna_y[9]                                                                                                                       ; signal_generator:signal_generator1|output_Y[9]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.155      ;
; 0.891 ; signal_generator:signal_generator1|pomocna_y[3]                                                                                                                       ; signal_generator:signal_generator1|output_Y[3]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.157      ;
; 0.895 ; signal_generator:signal_generator1|pomocna_y[0]                                                                                                                       ; signal_generator:signal_generator1|output_Y[0]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; -0.028     ; 1.133      ;
; 0.958 ; picture_generator:picture_generator1|signal_adress[4]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg4  ; clk_pll      ; clk_pll     ; 0.000        ; 0.055      ; 1.247      ;
; 0.972 ; picture_generator:picture_generator1|signal_adress[5]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg5  ; clk_pll      ; clk_pll     ; 0.000        ; 0.055      ; 1.261      ;
; 0.985 ; signal_generator:signal_generator1|pomocna_x[2]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[2]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.251      ;
; 0.987 ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg10 ; clk_pll      ; clk_pll     ; 0.000        ; 0.055      ; 1.276      ;
; 0.989 ; signal_generator:signal_generator1|output_X[6]                                                                                                                        ; picture_generator:picture_generator1|D_async:dx1|output_Q[6]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; -0.004     ; 1.251      ;
; 1.016 ; picture_generator:picture_generator1|signal_adress[6]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg6  ; clk_pll      ; clk_pll     ; 0.000        ; 0.055      ; 1.305      ;
; 1.018 ; picture_generator:picture_generator1|signal_adress[7]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg7  ; clk_pll      ; clk_pll     ; 0.000        ; 0.055      ; 1.307      ;
; 1.024 ; picture_generator:picture_generator1|signal_adress[1]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg1  ; clk_pll      ; clk_pll     ; 0.000        ; 0.055      ; 1.313      ;
; 1.027 ; signal_generator:signal_generator1|output_X[4]                                                                                                                        ; picture_generator:picture_generator1|D_async:dx1|output_Q[4]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; -0.004     ; 1.289      ;
; 1.031 ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                       ; signal_generator:signal_generator1|output_VERTICAL_SYNC                                                                                                                            ; clk_pll      ; clk_pll     ; 0.000        ; -0.028     ; 1.269      ;
; 1.038 ; signal_generator:signal_generator1|pomocna_x[8]                                                                                                                       ; signal_generator:signal_generator1|output_HORIZONTAL_SYNC                                                                                                                          ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.304      ;
; 1.041 ; picture_generator:picture_generator1|signal_adress[6]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[6]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.307      ;
; 1.057 ; signal_generator:signal_generator1|output_X[7]                                                                                                                        ; picture_generator:picture_generator1|D_async:dx1|output_Q[7]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; -0.001     ; 1.322      ;
; 1.070 ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.336      ;
; 1.077 ; signal_generator:signal_generator1|pomocna_y[9]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[9]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.343      ;
; 1.079 ; signal_generator:signal_generator1|output_X[5]                                                                                                                        ; picture_generator:picture_generator1|D_async:dx1|output_Q[5]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; -0.004     ; 1.341      ;
; 1.088 ; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                       ; signal_generator:signal_generator1|output_Y[7]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.354      ;
; 1.095 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[8]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.361      ;
; 1.096 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[5]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.362      ;
; 1.097 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.363      ;
; 1.099 ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[9]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.365      ;
; 1.101 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[0]     ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[0]              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.367      ;
; 1.107 ; picture_generator:picture_generator1|D_async:dx2|output_Q[7]                                                                                                          ; picture_generator:picture_generator1|output_COLOR[3]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; -0.003     ; 1.370      ;
; 1.109 ; signal_generator:signal_generator1|pomocna_y[6]                                                                                                                       ; signal_generator:signal_generator1|output_Y[6]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.375      ;
; 1.118 ; signal_generator:signal_generator1|pomocna_y[8]                                                                                                                       ; signal_generator:signal_generator1|output_Y[8]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.384      ;
; 1.118 ; signal_generator:signal_generator1|pomocna_x[5]                                                                                                                       ; signal_generator:signal_generator1|output_X[5]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.384      ;
; 1.160 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[3]     ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[3]              ; clk_pll      ; clk_pll     ; 0.000        ; 0.008      ; 1.434      ;
; 1.174 ; signal_generator:signal_generator1|pomocna_y[2]                                                                                                                       ; signal_generator:signal_generator1|output_VERTICAL_SYNC                                                                                                                            ; clk_pll      ; clk_pll     ; 0.000        ; -0.028     ; 1.412      ;
; 1.178 ; picture_generator:picture_generator1|signal_adress[8]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[9]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; picture_generator:picture_generator1|signal_adress[9]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.444      ;
; 1.194 ; signal_generator:signal_generator1|pomocna_x[6]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[7]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.460      ;
; 1.196 ; picture_generator:picture_generator1|signal_adress[5]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[6]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.462      ;
; 1.199 ; signal_generator:signal_generator1|pomocna_y[6]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.465      ;
; 1.202 ; picture_generator:picture_generator1|signal_adress[1]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[2]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.468      ;
; 1.203 ; picture_generator:picture_generator1|signal_adress[3]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[4]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.469      ;
; 1.204 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[2]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.470      ;
; 1.208 ; signal_generator:signal_generator1|pomocna_x[5]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[6]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.474      ;
; 1.211 ; signal_generator:signal_generator1|pomocna_y[3]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.477      ;
; 1.214 ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                ; picture_generator:picture_generator1|signal_adress[11]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 1.480      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.524 ; T_async:T_async1|signal_Q     ; T_async:T_async1|signal_Q_non ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.527 ; T_async:T_async1|signal_Q_non ; T_async:T_async1|signal_Q     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; T_async:T_async1|signal_Q_non ; T_async:T_async1|output_Q     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.794      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; T_async:T_async1|output_Q     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async:T_async1|output_Q     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; T_async:T_async1|signal_Q     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async:T_async1|signal_Q     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; T_async:T_async1|signal_Q_non ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async:T_async1|signal_Q_non ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; T_async1|output_Q|clk         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async1|output_Q|clk         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; T_async1|signal_Q_non|clk     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async1|signal_Q_non|clk     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; T_async1|signal_Q|clk         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async1|signal_Q|clk         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk            ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_pll'                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0                      ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0                      ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a1                      ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a1                      ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10                     ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10                     ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11                     ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11                     ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12                     ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12                     ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


-------------------------------
; Slow Model Datasheet Report ;
-------------------------------
Nothing to report.


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; 19.616 ; 0.000         ;
; clk_pll ; 36.535 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_pll ; 0.237 ; 0.000         ;
; clk     ; 0.262 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 9.000  ; 0.000         ;
; clk_pll             ; 16.933 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 19.616 ; T_async:T_async1|signal_Q_non ; T_async:T_async1|output_Q     ; clk          ; clk         ; 20.000       ; 0.000      ; 0.416      ;
; 19.617 ; T_async:T_async1|signal_Q_non ; T_async:T_async1|signal_Q     ; clk          ; clk         ; 20.000       ; 0.000      ; 0.415      ;
; 19.618 ; T_async:T_async1|signal_Q     ; T_async:T_async1|signal_Q_non ; clk          ; clk         ; 20.000       ; 0.000      ; 0.414      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_pll'                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.535 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.528      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.544 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.546 ; picture_generator:picture_generator1|signal_adress[15] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.522      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.567 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.496      ;
; 36.575 ; picture_generator:picture_generator1|signal_adress[3]  ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a47~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.079      ; 3.503      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.576 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.578 ; picture_generator:picture_generator1|signal_adress[16] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.490      ;
; 36.585 ; picture_generator:picture_generator1|signal_adress[3]  ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a27~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.074      ; 3.488      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.587 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.064      ; 3.476      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg9  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg8  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg7  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg6  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg5  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg4  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg3  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg2  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg1  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.596 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~porta_address_reg0  ; clk_pll      ; clk_pll     ; 40.000       ; 0.067      ; 3.470      ;
; 36.598 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg11 ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.470      ;
; 36.598 ; picture_generator:picture_generator1|signal_adress[14] ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~porta_address_reg10 ; clk_pll      ; clk_pll     ; 40.000       ; 0.069      ; 3.470      ;
+--------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_pll'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.237 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[4]     ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4]              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; D_async:dvs2|output_Q[0]                                                                                                                                              ; D_async:dvs3|output_Q[0]                                                                                                                                                           ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; D_async:dhs1|output_Q[0]                                                                                                                                              ; D_async:dhs2|output_Q[0]                                                                                                                                                           ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; picture_generator:picture_generator1|D_async:dx1|output_Q[6]                                                                                                          ; picture_generator:picture_generator1|D_async:dx2|output_Q[6]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; picture_generator:picture_generator1|D_async:dx1|output_Q[5]                                                                                                          ; picture_generator:picture_generator1|D_async:dx2|output_Q[5]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; D_async:dhs2|output_Q[0]                                                                                                                                              ; D_async:dhs3|output_Q[0]                                                                                                                                                           ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; D_async:dvs1|output_Q[0]                                                                                                                                              ; D_async:dvs2|output_Q[0]                                                                                                                                                           ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; picture_generator:picture_generator1|D_async:dx1|output_Q[7]                                                                                                          ; picture_generator:picture_generator1|D_async:dx2|output_Q[7]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; picture_generator:picture_generator1|D_async:dx1|output_Q[4]                                                                                                          ; picture_generator:picture_generator1|D_async:dx2|output_Q[4]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.396      ;
; 0.249 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4] ; picture_generator:picture_generator1|output_COLOR[3]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4] ; picture_generator:picture_generator1|output_COLOR[2]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4] ; picture_generator:picture_generator1|output_COLOR[0]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.405      ;
; 0.256 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4] ; picture_generator:picture_generator1|output_COLOR[1]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.408      ;
; 0.327 ; picture_generator:picture_generator1|D_async:dx2|output_Q[5]                                                                                                          ; picture_generator:picture_generator1|output_COLOR[1]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[2]     ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[2]              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; picture_generator:picture_generator1|D_async:dx2|output_Q[6]                                                                                                          ; picture_generator:picture_generator1|output_COLOR[2]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; picture_generator:picture_generator1|D_async:dx2|output_Q[4]                                                                                                          ; picture_generator:picture_generator1|output_COLOR[0]                                                                                                                               ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; signal_generator:signal_generator1|pomocna_x[7]                                                                                                                       ; signal_generator:signal_generator1|output_HORIZONTAL_SYNC                                                                                                                          ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.485      ;
; 0.348 ; signal_generator:signal_generator1|pomocna_y[2]                                                                                                                       ; signal_generator:signal_generator1|output_Y[2]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.500      ;
; 0.355 ; picture_generator:picture_generator1|signal_adress[8]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[8]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; picture_generator:picture_generator1|signal_adress[9]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[9]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.507      ;
; 0.364 ; signal_generator:signal_generator1|pomocna_x[6]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[6]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; signal_generator:signal_generator1|pomocna_y[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[1]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; picture_generator:picture_generator1|signal_adress[5]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[5]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; picture_generator:picture_generator1|signal_adress[7]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[7]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; signal_generator:signal_generator1|pomocna_y[6]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[6]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; signal_generator:signal_generator1|pomocna_y[8]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[8]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; picture_generator:picture_generator1|signal_adress[1]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[1]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; picture_generator:picture_generator1|signal_adress[3]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[3]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; signal_generator:signal_generator1|pomocna_x[4]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[4]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; picture_generator:picture_generator1|signal_adress[16]                                                                                                                ; picture_generator:picture_generator1|signal_adress[16]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; signal_generator:signal_generator1|pomocna_x[0]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[0]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; signal_generator:signal_generator1|pomocna_x[7]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[7]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; signal_generator:signal_generator1|pomocna_x[3]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[3]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; signal_generator:signal_generator1|pomocna_y[5]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[5]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; picture_generator:picture_generator1|signal_adress[0]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[0]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; picture_generator:picture_generator1|signal_adress[2]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[2]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; picture_generator:picture_generator1|signal_adress[4]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[4]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; picture_generator:picture_generator1|signal_adress[15]                                                                                                                ; picture_generator:picture_generator1|signal_adress[15]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                       ; signal_generator:signal_generator1|output_HORIZONTAL_SYNC                                                                                                                          ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.534      ;
; 0.385 ; picture_generator:picture_generator1|signal_adress[11]                                                                                                                ; picture_generator:picture_generator1|signal_adress[11]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; picture_generator:picture_generator1|signal_adress[12]                                                                                                                ; picture_generator:picture_generator1|signal_adress[12]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.538      ;
; 0.390 ; picture_generator:picture_generator1|signal_adress[14]                                                                                                                ; picture_generator:picture_generator1|signal_adress[14]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.542      ;
; 0.394 ; picture_generator:picture_generator1|signal_adress[13]                                                                                                                ; picture_generator:picture_generator1|signal_adress[13]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.546      ;
; 0.409 ; signal_generator:signal_generator1|pomocna_x[0]                                                                                                                       ; signal_generator:signal_generator1|output_X[0]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.561      ;
; 0.413 ; signal_generator:signal_generator1|pomocna_x[4]                                                                                                                       ; signal_generator:signal_generator1|output_X[4]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.565      ;
; 0.416 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|output_X[1]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                       ; signal_generator:signal_generator1|output_Y[4]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; picture_generator:picture_generator1|signal_adress[4]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg4  ; clk_pll      ; clk_pll     ; 0.000        ; 0.062      ; 0.617      ;
; 0.419 ; signal_generator:signal_generator1|pomocna_x[3]                                                                                                                       ; signal_generator:signal_generator1|output_X[3]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.571      ;
; 0.420 ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                       ; signal_generator:signal_generator1|output_X[9]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.572      ;
; 0.420 ; signal_generator:signal_generator1|pomocna_x[8]                                                                                                                       ; signal_generator:signal_generator1|output_X[8]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.572      ;
; 0.420 ; signal_generator:signal_generator1|pomocna_x[2]                                                                                                                       ; signal_generator:signal_generator1|output_X[2]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.572      ;
; 0.426 ; picture_generator:picture_generator1|signal_adress[5]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg5  ; clk_pll      ; clk_pll     ; 0.000        ; 0.062      ; 0.626      ;
; 0.427 ; signal_generator:signal_generator1|pomocna_y[1]                                                                                                                       ; signal_generator:signal_generator1|output_Y[1]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.579      ;
; 0.432 ; signal_generator:signal_generator1|pomocna_y[3]                                                                                                                       ; signal_generator:signal_generator1|output_Y[3]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.584      ;
; 0.432 ; signal_generator:signal_generator1|pomocna_y[5]                                                                                                                       ; signal_generator:signal_generator1|output_Y[5]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.584      ;
; 0.432 ; signal_generator:signal_generator1|pomocna_y[9]                                                                                                                       ; signal_generator:signal_generator1|output_Y[9]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.584      ;
; 0.436 ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg10 ; clk_pll      ; clk_pll     ; 0.000        ; 0.061      ; 0.635      ;
; 0.444 ; signal_generator:signal_generator1|pomocna_x[2]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[2]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.596      ;
; 0.446 ; signal_generator:signal_generator1|pomocna_y[0]                                                                                                                       ; signal_generator:signal_generator1|output_Y[0]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; -0.024     ; 0.574      ;
; 0.452 ; picture_generator:picture_generator1|signal_adress[7]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg7  ; clk_pll      ; clk_pll     ; 0.000        ; 0.062      ; 0.652      ;
; 0.452 ; picture_generator:picture_generator1|signal_adress[6]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg6  ; clk_pll      ; clk_pll     ; 0.000        ; 0.062      ; 0.652      ;
; 0.459 ; picture_generator:picture_generator1|signal_adress[1]                                                                                                                 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~porta_address_reg1  ; clk_pll      ; clk_pll     ; 0.000        ; 0.062      ; 0.659      ;
; 0.465 ; signal_generator:signal_generator1|pomocna_x[8]                                                                                                                       ; signal_generator:signal_generator1|output_HORIZONTAL_SYNC                                                                                                                          ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.617      ;
; 0.466 ; picture_generator:picture_generator1|signal_adress[6]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[6]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.618      ;
; 0.477 ; signal_generator:signal_generator1|output_X[6]                                                                                                                        ; picture_generator:picture_generator1|D_async:dx1|output_Q[6]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; -0.005     ; 0.624      ;
; 0.478 ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                       ; signal_generator:signal_generator1|output_VERTICAL_SYNC                                                                                                                            ; clk_pll      ; clk_pll     ; 0.000        ; -0.024     ; 0.606      ;
; 0.479 ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[9]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.631      ;
; 0.488 ; signal_generator:signal_generator1|output_X[4]                                                                                                                        ; picture_generator:picture_generator1|D_async:dx1|output_Q[4]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; -0.005     ; 0.635      ;
; 0.493 ; picture_generator:picture_generator1|signal_adress[8]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[9]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; picture_generator:picture_generator1|signal_adress[9]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.647      ;
; 0.498 ; signal_generator:signal_generator1|pomocna_y[9]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[9]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.650      ;
; 0.502 ; signal_generator:signal_generator1|pomocna_x[6]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[7]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[8]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; picture_generator:picture_generator1|signal_adress[5]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[6]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[5]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; signal_generator:signal_generator1|pomocna_y[6]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; picture_generator:picture_generator1|signal_adress[1]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[2]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; picture_generator:picture_generator1|signal_adress[3]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[4]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.658      ;
; 0.508 ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[2]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.660      ;
; 0.511 ; signal_generator:signal_generator1|output_X[7]                                                                                                                        ; picture_generator:picture_generator1|D_async:dx1|output_Q[7]                                                                                                                       ; clk_pll      ; clk_pll     ; 0.000        ; -0.001     ; 0.662      ;
; 0.511 ; signal_generator:signal_generator1|pomocna_y[3]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; signal_generator:signal_generator1|pomocna_x[5]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[6]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.665      ;
; 0.513 ; picture_generator:picture_generator1|signal_adress[10]                                                                                                                ; picture_generator:picture_generator1|signal_adress[11]                                                                                                                             ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.665      ;
; 0.515 ; signal_generator:signal_generator1|pomocna_x[0]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                       ; signal_generator:signal_generator1|output_Y[7]                                                                                                                                     ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; signal_generator:signal_generator1|pomocna_x[3]                                                                                                                       ; signal_generator:signal_generator1|pomocna_x[4]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; signal_generator:signal_generator1|pomocna_y[5]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[6]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                       ; signal_generator:signal_generator1|pomocna_y[8]                                                                                                                                    ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; picture_generator:picture_generator1|signal_adress[0]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[1]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; picture_generator:picture_generator1|signal_adress[2]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[3]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; picture_generator:picture_generator1|signal_adress[4]                                                                                                                 ; picture_generator:picture_generator1|signal_adress[5]                                                                                                                              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.672      ;
; 0.524 ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[0]     ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[0]              ; clk_pll      ; clk_pll     ; 0.000        ; 0.000      ; 0.676      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.262 ; T_async:T_async1|signal_Q     ; T_async:T_async1|signal_Q_non ; clk          ; clk         ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; T_async:T_async1|signal_Q_non ; T_async:T_async1|signal_Q     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; T_async:T_async1|signal_Q_non ; T_async:T_async1|output_Q     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.416      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; T_async:T_async1|output_Q     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async:T_async1|output_Q     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; T_async:T_async1|signal_Q     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async:T_async1|signal_Q     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; T_async:T_async1|signal_Q_non ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async:T_async1|signal_Q_non ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; T_async1|output_Q|clk         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async1|output_Q|clk         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; T_async1|signal_Q_non|clk     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async1|signal_Q_non|clk     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; T_async1|signal_Q|clk         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; T_async1|signal_Q|clk         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk            ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_pll'                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0                      ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0                      ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg1   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg10  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg11  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg2   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg3   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg4   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg5   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg6   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg7   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg8   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~porta_address_reg9   ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a1                      ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a1                      ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10                     ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10                     ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11                     ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11                     ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg7  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg8  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~porta_address_reg9  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12                     ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12                     ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg0  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg1  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg10 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg11 ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg2  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg3  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg4  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg5  ;
; 16.933 ; 20.000       ; 3.067          ; High Pulse Width ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg6  ;
; 16.933 ; 20.000       ; 3.067          ; Low Pulse Width  ; clk_pll ; Rise       ; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


-------------------------------
; Fast Model Datasheet Report ;
-------------------------------
Nothing to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 19.242 ; 0.237 ; N/A      ; N/A     ; 9.000               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clk                 ; 19.242 ; 0.262 ; N/A      ; N/A     ; 9.000               ;
;  clk_pll             ; 32.959 ; 0.237 ; N/A      ; N/A     ; 16.933              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_pll             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3        ; 0        ; 0        ; 0        ;
; clk_pll    ; clk_pll  ; 9978     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3        ; 0        ; 0        ; 0        ;
; clk_pll    ; clk_pll  ; 9978     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 24 08:37:21 2020
Info: Command: quartus_sta vga_gen -c vga_gen
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 19.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.242         0.000 clk 
    Info (332119):    32.959         0.000 clk_pll 
Info (332146): Worst-case hold slack is 0.515
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.515         0.000 clk_pll 
    Info (332119):     0.524         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 clk 
    Info (332119):    16.933         0.000 clk_pll 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 19.616
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.616         0.000 clk 
    Info (332119):    36.535         0.000 clk_pll 
Info (332146): Worst-case hold slack is 0.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.237         0.000 clk_pll 
    Info (332119):     0.262         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 clk 
    Info (332119):    16.933         0.000 clk_pll 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4540 megabytes
    Info: Processing ended: Fri Jan 24 08:37:23 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


