+ define_corners nom_typ_1p20V_25C
Reading timing models for corner nom_typ_1p20V_25C…
Reading cell library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-20-01/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_typ_1p20V_25C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-20-01/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309708 v fanout54/A (sg13g2_buf_8)
     8    0.036821    0.029120    0.086845    0.396553 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029516    0.002929    0.399482 v _213_/A (sg13g2_nand3_1)
     2    0.010356    0.054667    0.056355    0.455837 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.054681    0.000685    0.456522 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003161    0.034480    0.063294    0.519816 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034480    0.000172    0.519988 v _300_/D (sg13g2_dfrbpq_1)
                                              0.519988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024817    0.000751    0.126468 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276468   clock uncertainty
                                  0.000000    0.276468   clock reconvergence pessimism
                                 -0.037969    0.238499   library hold time
                                              0.238499   data required time
---------------------------------------------------------------------------------------------
                                              0.238499   data required time
                                             -0.519988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281489   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309708 v fanout54/A (sg13g2_buf_8)
     8    0.036821    0.029120    0.086845    0.396553 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029335    0.002089    0.398642 v _195_/B (sg13g2_xor2_1)
     2    0.009376    0.044651    0.079083    0.477725 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044656    0.000519    0.478245 v _196_/B (sg13g2_xor2_1)
     1    0.001874    0.024860    0.052720    0.530965 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024860    0.000070    0.531035 v _295_/D (sg13g2_dfrbpq_2)
                                              0.531035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024820    0.000913    0.126631 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.276631   clock uncertainty
                                  0.000000    0.276631   clock reconvergence pessimism
                                 -0.034950    0.241681   library hold time
                                              0.241681   data required time
---------------------------------------------------------------------------------------------
                                              0.241681   data required time
                                             -0.531035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289354   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024817    0.000751    0.126468 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008935    0.036224    0.176560    0.303028 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036226    0.000275    0.303302 v output2/A (sg13g2_buf_2)
     1    0.050810    0.086526    0.134033    0.437335 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086642    0.002241    0.439577 v sign (out)
                                              0.439577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.439577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289577   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309708 v fanout54/A (sg13g2_buf_8)
     8    0.036821    0.029120    0.086845    0.396553 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029518    0.002937    0.399490 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005539    0.052609    0.102601    0.502092 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.052610    0.000365    0.502456 ^ _219_/A (sg13g2_inv_1)
     1    0.002759    0.021375    0.033471    0.535928 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.021376    0.000165    0.536092 v _301_/D (sg13g2_dfrbpq_1)
                                              0.536092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276692   clock uncertainty
                                  0.000000    0.276692   clock reconvergence pessimism
                                 -0.033814    0.242878   library hold time
                                              0.242878   data required time
---------------------------------------------------------------------------------------------
                                              0.242878   data required time
                                             -0.536092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293214   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032704    0.001176    0.411145 v _210_/B (sg13g2_xnor2_1)
     1    0.005871    0.047134    0.067422    0.478567 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.047134    0.000240    0.478807 v _211_/B (sg13g2_xnor2_1)
     1    0.002508    0.030399    0.057807    0.536614 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.030399    0.000155    0.536769 v _299_/D (sg13g2_dfrbpq_2)
                                              0.536769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275521   clock uncertainty
                                  0.000000    0.275521   clock reconvergence pessimism
                                 -0.036873    0.238648   library hold time
                                              0.238648   data required time
---------------------------------------------------------------------------------------------
                                              0.238648   data required time
                                             -0.536769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298121   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176269    0.302614 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.302981 v fanout75/A (sg13g2_buf_8)
     6    0.041423    0.030458    0.084776    0.387756 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030911    0.002925    0.390682 v _191_/A (sg13g2_xnor2_1)
     2    0.009878    0.068773    0.090935    0.481616 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.068782    0.000615    0.482231 v _192_/B (sg13g2_xnor2_1)
     1    0.001647    0.026699    0.061268    0.543499 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026699    0.000063    0.543562 v _294_/D (sg13g2_dfrbpq_1)
                                              0.543562   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276346   clock uncertainty
                                  0.000000    0.276346   clock reconvergence pessimism
                                 -0.035503    0.240843   library hold time
                                              0.240843   data required time
---------------------------------------------------------------------------------------------
                                              0.240843   data required time
                                             -0.543562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302720   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309708 v fanout54/A (sg13g2_buf_8)
     8    0.036821    0.029120    0.086845    0.396553 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029190    0.001137    0.397690 v _202_/B (sg13g2_xor2_1)
     2    0.011134    0.049795    0.086380    0.484070 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.049808    0.000793    0.484863 v _204_/A (sg13g2_xor2_1)
     1    0.001682    0.024129    0.058851    0.543714 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024129    0.000065    0.543779 v _297_/D (sg13g2_dfrbpq_2)
                                              0.543779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275506   clock uncertainty
                                  0.000000    0.275506   clock reconvergence pessimism
                                 -0.034855    0.240652   library hold time
                                              0.240652   data required time
---------------------------------------------------------------------------------------------
                                              0.240652   data required time
                                             -0.543779   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303128   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026480    0.000868    0.384255 v _199_/A (sg13g2_xnor2_1)
     2    0.011153    0.076283    0.094520    0.478776 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.076289    0.000731    0.479506 v _200_/B (sg13g2_xor2_1)
     1    0.003199    0.028091    0.070976    0.550483 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.028091    0.000209    0.550691 v _296_/D (sg13g2_dfrbpq_1)
                                              0.550691   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275916   clock uncertainty
                                  0.000000    0.275916   clock reconvergence pessimism
                                 -0.036082    0.239835   library hold time
                                              0.239835   data required time
---------------------------------------------------------------------------------------------
                                              0.239835   data required time
                                             -0.550691   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310857   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024817    0.000751    0.126468 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009089    0.046610    0.182743    0.309212 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.046611    0.000281    0.309493 ^ _127_/A (sg13g2_inv_1)
     1    0.006229    0.029724    0.041178    0.350671 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029738    0.000515    0.351186 v output3/A (sg13g2_buf_2)
     1    0.050632    0.086214    0.130739    0.481925 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086327    0.002194    0.484119 v signB (out)
                                              0.484119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.484119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334119   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043604    0.000296    0.309591 v fanout55/A (sg13g2_buf_2)
     5    0.027755    0.055366    0.107039    0.416629 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.055560    0.002533    0.419163 v _206_/B (sg13g2_xnor2_1)
     2    0.010588    0.073858    0.096677    0.515840 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.073859    0.000343    0.516183 v _208_/A (sg13g2_xor2_1)
     1    0.001979    0.025234    0.069219    0.585402 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025234    0.000074    0.585476 v _298_/D (sg13g2_dfrbpq_1)
                                              0.585476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125508 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275508   clock uncertainty
                                  0.000000    0.275508   clock reconvergence pessimism
                                 -0.035177    0.240331   library hold time
                                              0.240331   data required time
---------------------------------------------------------------------------------------------
                                              0.240331   data required time
                                             -0.585476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345145   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037093    0.002158    0.417474 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004487    0.024352    0.035757    0.453231 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.024360    0.000280    0.453511 v output11/A (sg13g2_buf_2)
     1    0.051807    0.087901    0.129973    0.583484 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.087968    0.001527    0.585011 v sine_out[16] (out)
                                              0.585011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.585011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435011   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.036967    0.001284    0.416600 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.006891    0.033954    0.045241    0.461841 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.033983    0.000529    0.462370 v output12/A (sg13g2_buf_2)
     1    0.051809    0.087972    0.134614    0.596984 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088001    0.001527    0.598511 v sine_out[17] (out)
                                              0.598511   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.598511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448511   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037076    0.002057    0.417373 ^ _160_/A (sg13g2_nor2_1)
     1    0.011013    0.045192    0.056012    0.473386 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.045246    0.001287    0.474673 v output14/A (sg13g2_buf_2)
     1    0.051948    0.088258    0.140161    0.614834 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088290    0.001583    0.616417 v sine_out[19] (out)
                                              0.616417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.616417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466417   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.036899    0.000529    0.415845 ^ _281_/A (sg13g2_nor2_1)
     1    0.011280    0.046085    0.056349    0.472194 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.046162    0.001542    0.473736 v output35/A (sg13g2_buf_2)
     1    0.052309    0.089376    0.139556    0.613292 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.089634    0.003643    0.616935 v sine_out[8] (out)
                                              0.616935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.616935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466935   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034945    0.006229    0.416875 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005042    0.045527    0.056826    0.473701 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.045530    0.000355    0.474056 v output15/A (sg13g2_buf_2)
     1    0.053151    0.090057    0.141510    0.615566 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.090098    0.001791    0.617357 v sine_out[1] (out)
                                              0.617357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.617357   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467357   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024820    0.000913    0.126631 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.017929    0.048931    0.196702    0.323333 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048937    0.000546    0.323879 ^ fanout72/A (sg13g2_buf_8)
     7    0.042808    0.034377    0.085760    0.409638 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.034740    0.002465    0.412104 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006153    0.055088    0.074037    0.486141 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055091    0.000385    0.486526 v output28/A (sg13g2_buf_2)
     1    0.056373    0.095613    0.147960    0.634486 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.095905    0.004329    0.638815 v sine_out[31] (out)
                                              0.638815   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638815   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488815   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074607    0.001038    0.343512 ^ fanout66/A (sg13g2_buf_8)
     8    0.042610    0.035134    0.097160    0.440673 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.037211    0.006424    0.447096 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003624    0.037201    0.057838    0.504934 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.037201    0.000262    0.505196 v output5/A (sg13g2_buf_2)
     1    0.051870    0.088078    0.136377    0.641573 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088100    0.001326    0.642898 v sine_out[10] (out)
                                              0.642898   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.642898   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492898   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074607    0.001038    0.343512 ^ fanout66/A (sg13g2_buf_8)
     8    0.042610    0.035134    0.097160    0.440673 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.036327    0.004551    0.445223 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005200    0.041245    0.064333    0.509557 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.041250    0.000329    0.509885 v output6/A (sg13g2_buf_2)
     1    0.052518    0.089082    0.138795    0.648681 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.089119    0.001704    0.650384 v sine_out[11] (out)
                                              0.650384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.650384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500384   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074607    0.001038    0.343512 ^ fanout66/A (sg13g2_buf_8)
     8    0.042610    0.035134    0.097160    0.440673 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.037281    0.006555    0.447228 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006070    0.043664    0.068464    0.515692 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.043668    0.000449    0.516140 v output8/A (sg13g2_buf_2)
     1    0.052009    0.088338    0.139469    0.655609 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088369    0.001584    0.657193 v sine_out[13] (out)
                                              0.657193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.657193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507193   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074607    0.001038    0.343512 ^ fanout66/A (sg13g2_buf_8)
     8    0.042610    0.035134    0.097160    0.440673 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.035605    0.002436    0.443108 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007289    0.047362    0.073058    0.516167 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.047367    0.000507    0.516673 v output36/A (sg13g2_buf_2)
     1    0.052156    0.088583    0.141415    0.658089 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088615    0.001588    0.659676 v sine_out[9] (out)
                                              0.659676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509676   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030255    0.002728    0.496671 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003971    0.021708    0.032301    0.528972 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.021708    0.000154    0.529126 v output16/A (sg13g2_buf_2)
     1    0.052105    0.088327    0.128992    0.658118 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088398    0.001582    0.659700 v sine_out[20] (out)
                                              0.659700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509700   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030119    0.002104    0.496046 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005517    0.025928    0.035977    0.532023 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025951    0.000426    0.532449 v output13/A (sg13g2_buf_2)
     1    0.051840    0.087961    0.130764    0.663213 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088030    0.001545    0.664759 v sine_out[18] (out)
                                              0.664759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514759   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030018    0.001539    0.495482 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005962    0.027175    0.037095    0.532577 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027195    0.000361    0.532938 v output18/A (sg13g2_buf_2)
     1    0.052044    0.088276    0.131549    0.664487 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088348    0.001609    0.666096 v sine_out[22] (out)
                                              0.666096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666096   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516096   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030122    0.002116    0.496059 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.006577    0.028978    0.038533    0.534592 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028999    0.000617    0.535208 v output17/A (sg13g2_buf_2)
     1    0.052113    0.088390    0.132505    0.667713 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088462    0.001598    0.669311 v sine_out[21] (out)
                                              0.669311   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519311   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036505    0.000460    0.463321 v _284_/A (sg13g2_and2_1)
     1    0.005865    0.028324    0.076138    0.539459 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.028331    0.000417    0.539876 v output7/A (sg13g2_buf_2)
     1    0.052432    0.089475    0.131066    0.670942 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.089698    0.003666    0.674607 v sine_out[12] (out)
                                              0.674607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.674607   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524607   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030282    0.002837    0.496780 ^ _167_/A (sg13g2_nor2_1)
     1    0.006960    0.033013    0.043436    0.540215 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.033036    0.000450    0.540665 v output19/A (sg13g2_buf_2)
     1    0.052152    0.089085    0.133038    0.673703 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089309    0.003666    0.677369 v sine_out[23] (out)
                                              0.677369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677369   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527369   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036511    0.000607    0.463469 v _136_/B (sg13g2_nand2b_2)
     4    0.016034    0.043653    0.047668    0.511137 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043659    0.000396    0.511532 ^ _278_/A (sg13g2_nor2_1)
     1    0.002826    0.024470    0.038298    0.549830 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024470    0.000112    0.549942 v output33/A (sg13g2_buf_2)
     1    0.052596    0.089075    0.130969    0.680911 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.089139    0.001459    0.682371 v sine_out[6] (out)
                                              0.682371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.682371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532371   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034863    0.006076    0.416722 ^ _143_/A (sg13g2_nor2_1)
     2    0.006921    0.033742    0.045128    0.461850 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033774    0.000603    0.462453 v _147_/A (sg13g2_nand2_1)
     2    0.007152    0.040160    0.045465    0.507918 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.040175    0.000228    0.508145 ^ _275_/B (sg13g2_nor2_1)
     1    0.006618    0.030752    0.042299    0.550444 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.030771    0.000597    0.551041 v output30/A (sg13g2_buf_2)
     1    0.052383    0.088806    0.133666    0.684707 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088877    0.001592    0.686298 v sine_out[3] (out)
                                              0.686298   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686298   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536298   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036511    0.000607    0.463469 v _136_/B (sg13g2_nand2b_2)
     4    0.016034    0.043653    0.047668    0.511137 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043673    0.000744    0.511880 ^ _279_/A (sg13g2_nor2_1)
     1    0.004167    0.028019    0.041739    0.553619 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028020    0.000267    0.553886 v output34/A (sg13g2_buf_2)
     1    0.052207    0.089115    0.130869    0.684755 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089306    0.003386    0.688141 v sine_out[7] (out)
                                              0.688141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.688141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538141   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032802    0.001838    0.411807 v fanout56/A (sg13g2_buf_8)
     8    0.033127    0.027566    0.080240    0.492047 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027886    0.002725    0.494772 v _175_/A (sg13g2_nand2_1)
     1    0.008006    0.042373    0.045861    0.540633 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.042383    0.000529    0.541162 ^ output22/A (sg13g2_buf_2)
     1    0.053218    0.115292    0.144356    0.685518 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.115485    0.003860    0.689378 ^ sine_out[26] (out)
                                              0.689378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689378   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539378   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036511    0.000607    0.463469 v _136_/B (sg13g2_nand2b_2)
     4    0.016034    0.043653    0.047668    0.511137 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043677    0.000812    0.511948 ^ _277_/A (sg13g2_nor2_1)
     1    0.004708    0.029446    0.043129    0.555077 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.029446    0.000294    0.555371 v output32/A (sg13g2_buf_2)
     1    0.051918    0.088103    0.132520    0.687891 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088173    0.001570    0.689461 v sine_out[5] (out)
                                              0.689461   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689461   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539461   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036511    0.000607    0.463469 v _136_/B (sg13g2_nand2b_2)
     4    0.016034    0.043653    0.047668    0.511137 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043678    0.000826    0.511962 ^ _276_/A (sg13g2_nor2_1)
     1    0.005357    0.031157    0.044788    0.556750 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.031158    0.000349    0.557099 v output31/A (sg13g2_buf_2)
     1    0.051961    0.088179    0.133388    0.690487 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088211    0.001578    0.692065 v sine_out[4] (out)
                                              0.692065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542065   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032802    0.001838    0.411807 v fanout56/A (sg13g2_buf_8)
     8    0.033127    0.027566    0.080240    0.492047 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027923    0.002875    0.494922 v _170_/A (sg13g2_nand2_1)
     1    0.009222    0.047106    0.049341    0.544263 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.047129    0.000831    0.545094 ^ output20/A (sg13g2_buf_2)
     1    0.052969    0.114805    0.146367    0.691461 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.114996    0.003828    0.695289 ^ sine_out[24] (out)
                                              0.695289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545289   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032802    0.001838    0.411807 v fanout56/A (sg13g2_buf_8)
     8    0.033127    0.027566    0.080240    0.492047 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027969    0.003054    0.495101 v _172_/A (sg13g2_nand2_1)
     1    0.009112    0.046685    0.049063    0.544164 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.046702    0.000696    0.544860 ^ output21/A (sg13g2_buf_2)
     1    0.053404    0.115655    0.146890    0.691749 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115829    0.003673    0.695422 ^ sine_out[25] (out)
                                              0.695422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545422   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034863    0.006076    0.416722 ^ _143_/A (sg13g2_nor2_1)
     2    0.006921    0.033742    0.045128    0.461850 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033767    0.000473    0.462323 v _144_/B (sg13g2_nand2_1)
     2    0.006792    0.041908    0.048764    0.511088 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041909    0.000205    0.511293 ^ _212_/B (sg13g2_nor2_1)
     2    0.010818    0.043670    0.053807    0.565099 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.043682    0.000591    0.565690 v output26/A (sg13g2_buf_2)
     1    0.053125    0.089998    0.140773    0.706463 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090027    0.001531    0.707994 v sine_out[2] (out)
                                              0.707994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.707994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.557994   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.033900    0.004009    0.414655 ^ _255_/A (sg13g2_nor4_1)
     1    0.003834    0.033839    0.043463    0.458118 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.033839    0.000152    0.458270 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007486    0.085033    0.083400    0.541671 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.085080    0.000893    0.542563 ^ output4/A (sg13g2_buf_2)
     1    0.052931    0.114722    0.165048    0.707612 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114921    0.003907    0.711518 ^ sine_out[0] (out)
                                              0.711518   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.711518   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561518   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034863    0.006076    0.416722 ^ _143_/A (sg13g2_nor2_1)
     2    0.006921    0.033742    0.045128    0.461850 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033774    0.000603    0.462453 v _147_/A (sg13g2_nand2_1)
     2    0.007152    0.040160    0.045465    0.507918 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.040175    0.000215    0.508133 ^ _149_/B (sg13g2_nand2_1)
     1    0.006725    0.050002    0.066131    0.574264 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.050027    0.000890    0.575154 v output10/A (sg13g2_buf_2)
     1    0.051863    0.088165    0.142396    0.717550 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088195    0.001546    0.719096 v sine_out[15] (out)
                                              0.719096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.719096   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569096   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074609    0.001074    0.343548 ^ fanout68/A (sg13g2_buf_8)
     6    0.037367    0.033160    0.096848    0.440396 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033220    0.001577    0.441973 ^ fanout67/A (sg13g2_buf_8)
     8    0.035565    0.030514    0.075761    0.517734 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030874    0.002689    0.520423 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002709    0.037068    0.057897    0.578319 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.037068    0.000108    0.578427 v output29/A (sg13g2_buf_2)
     1    0.055612    0.094355    0.138288    0.716715 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.094671    0.004473    0.721188 v sine_out[32] (out)
                                              0.721188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.721188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571188   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032637    0.000464    0.410433 v fanout57/A (sg13g2_buf_1)
     4    0.018695    0.066233    0.100928    0.511361 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.066380    0.002399    0.513760 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005042    0.043592    0.056832    0.570592 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.043593    0.000365    0.570957 ^ output23/A (sg13g2_buf_2)
     1    0.054548    0.117965    0.146790    0.717747 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.118167    0.003992    0.721739 ^ sine_out[27] (out)
                                              0.721739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.721739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571739   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032637    0.000464    0.410433 v fanout57/A (sg13g2_buf_1)
     4    0.018695    0.066233    0.100928    0.511361 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.066323    0.001784    0.513145 v _180_/A (sg13g2_nand2_1)
     1    0.007008    0.045703    0.056094    0.569238 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.045718    0.000640    0.569879 ^ output24/A (sg13g2_buf_2)
     1    0.054822    0.118521    0.148222    0.718101 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.118723    0.004009    0.722109 ^ sine_out[28] (out)
                                              0.722109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572109   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034863    0.006076    0.416722 ^ _143_/A (sg13g2_nor2_1)
     2    0.006921    0.033742    0.045128    0.461850 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033767    0.000473    0.462323 v _144_/B (sg13g2_nand2_1)
     2    0.006792    0.041908    0.048764    0.511088 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041909    0.000208    0.511296 ^ _145_/B (sg13g2_nand2_1)
     1    0.008846    0.061667    0.076022    0.587318 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.061676    0.000604    0.587922 v output9/A (sg13g2_buf_2)
     1    0.051886    0.088273    0.148187    0.736109 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088294    0.001334    0.737443 v sine_out[14] (out)
                                              0.737443   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737443   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587443   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044225    0.000582    0.833106 v _293_/D (sg13g2_dfrbpq_1)
                                              0.833106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276407   clock uncertainty
                                  0.000000    0.276407   clock reconvergence pessimism
                                 -0.041058    0.235349   library hold time
                                              0.235349   data required time
---------------------------------------------------------------------------------------------
                                              0.235349   data required time
                                             -0.833106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597756   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074609    0.001074    0.343548 ^ fanout68/A (sg13g2_buf_8)
     6    0.037367    0.033160    0.096848    0.440396 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033220    0.001577    0.441973 ^ fanout67/A (sg13g2_buf_8)
     8    0.035565    0.030514    0.075761    0.517734 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030627    0.001259    0.518993 ^ _183_/A (sg13g2_and2_1)
     2    0.007603    0.042953    0.091367    0.610360 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042957    0.000443    0.610803 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004276    0.031114    0.066857    0.677660 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.031115    0.000278    0.677938 v output25/A (sg13g2_buf_2)
     1    0.055440    0.094039    0.135461    0.813400 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.094310    0.004142    0.817542 v sine_out[29] (out)
                                              0.817542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.817542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.667542   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074609    0.001074    0.343548 ^ fanout68/A (sg13g2_buf_8)
     6    0.037367    0.033160    0.096848    0.440396 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033220    0.001577    0.441973 ^ fanout67/A (sg13g2_buf_8)
     8    0.035565    0.030514    0.075761    0.517734 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030627    0.001259    0.518993 ^ _183_/A (sg13g2_and2_1)
     2    0.007603    0.042953    0.091367    0.610360 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042957    0.000454    0.610814 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.007229    0.039273    0.075876    0.686690 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.039301    0.000520    0.687209 v output27/A (sg13g2_buf_2)
     1    0.054459    0.092672    0.136854    0.824063 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.093314    0.006276    0.830339 v sine_out[30] (out)
                                              0.830339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.830339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.680339   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006592    0.029447    0.170850    0.297257 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029447    0.000181    0.297439 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009256    0.054878    0.393508    0.690946 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054878    0.000389    0.691335 v fanout76/A (sg13g2_buf_8)
     8    0.043546    0.031693    0.094006    0.785341 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032301    0.003168    0.788509 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011138    0.076397    0.111449    0.899958 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.076404    0.000593    0.900551 v _250_/B (sg13g2_nand2_1)
     2    0.010692    0.063845    0.078412    0.978964 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.063854    0.000581    0.979544 ^ _252_/A (sg13g2_nand2_1)
     2    0.010834    0.077540    0.088925    1.068469 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.077556    0.000902    1.069371 v _253_/A (sg13g2_nor2b_1)
     2    0.010761    0.111122    0.113785    1.183156 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.111147    0.001349    1.184505 ^ _254_/C (sg13g2_nor3_1)
     1    0.005257    0.049921    0.064123    1.248628 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.049922    0.000337    1.248965 v _255_/D (sg13g2_nor4_1)
     1    0.003961    0.128442    0.116721    1.365686 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.128442    0.000158    1.365844 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007399    0.084271    0.099615    1.465459 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.084279    0.000877    1.466336 v output4/A (sg13g2_buf_2)
     1    0.052931    0.090591    0.158463    1.624798 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090881    0.003901    1.628699 v sine_out[0] (out)
                                              1.628699   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.628699   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221301   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006592    0.029447    0.170850    0.297257 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029447    0.000181    0.297439 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009256    0.054878    0.393508    0.690946 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054878    0.000389    0.691335 v fanout76/A (sg13g2_buf_8)
     8    0.043546    0.031693    0.094006    0.785341 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032301    0.003168    0.788509 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011138    0.076397    0.111449    0.899958 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.076404    0.000593    0.900551 v _250_/B (sg13g2_nand2_1)
     2    0.010692    0.063845    0.078412    0.978964 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.063854    0.000581    0.979544 ^ _252_/A (sg13g2_nand2_1)
     2    0.010834    0.077540    0.088925    1.068469 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.077556    0.000902    1.069371 v _253_/A (sg13g2_nor2b_1)
     2    0.010761    0.111122    0.113785    1.183156 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.111147    0.001357    1.184513 ^ _257_/B1 (sg13g2_a22oi_1)
     1    0.004103    0.058822    0.082887    1.267400 v _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.058822    0.000251    1.267652 v _258_/A_N (sg13g2_nand2b_1)
     1    0.005533    0.050190    0.098610    1.366262 v _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.050193    0.000374    1.366636 v _274_/A1 (sg13g2_a22oi_1)
     1    0.005129    0.082522    0.089914    1.456550 ^ _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.082523    0.000363    1.456913 ^ output15/A (sg13g2_buf_2)
     1    0.053151    0.114634    0.165532    1.622445 ^ output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.114715    0.001792    1.624237 ^ sine_out[1] (out)
                                              1.624237   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.624237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.225763   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044299    0.001611    0.834135 v _163_/A1 (sg13g2_o21ai_1)
     4    0.022959    0.252602    0.230431    1.064566 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.252612    0.001315    1.065881 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006577    0.083193    0.136975    1.202856 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.083195    0.000617    1.203473 v output17/A (sg13g2_buf_2)
     1    0.052113    0.088769    0.158631    1.362105 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088802    0.001598    1.363703 v sine_out[21] (out)
                                              1.363703   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.363703   data arrival time
---------------------------------------------------------------------------------------------
                                              2.486297   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044299    0.001611    0.834135 v _163_/A1 (sg13g2_o21ai_1)
     4    0.022959    0.252602    0.230431    1.064566 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.252611    0.001247    1.065812 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004276    0.082720    0.120526    1.186338 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.082720    0.000278    1.186616 v output25/A (sg13g2_buf_2)
     1    0.055440    0.094354    0.160351    1.346967 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.094664    0.004142    1.351110 v sine_out[29] (out)
                                              1.351110   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.351110   data arrival time
---------------------------------------------------------------------------------------------
                                              2.498890   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044299    0.001611    0.834135 v _163_/A1 (sg13g2_o21ai_1)
     4    0.022959    0.252602    0.230431    1.064566 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.252609    0.001113    1.065679 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003624    0.069148    0.119965    1.185644 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.069148    0.000262    1.185906 v output5/A (sg13g2_buf_2)
     1    0.051870    0.088302    0.151777    1.337682 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088323    0.001325    1.339008 v sine_out[10] (out)
                                              1.339008   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.339008   data arrival time
---------------------------------------------------------------------------------------------
                                              2.510992   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044299    0.001611    0.834135 v _163_/A1 (sg13g2_o21ai_1)
     4    0.022959    0.252602    0.230431    1.064566 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.252609    0.001140    1.065706 ^ _276_/B (sg13g2_nor2_1)
     1    0.005357    0.061337    0.084711    1.150417 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.061338    0.000349    1.150766 v output31/A (sg13g2_buf_2)
     1    0.051961    0.088390    0.147937    1.298703 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088422    0.001578    1.300281 v sine_out[4] (out)
                                              1.300281   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.300281   data arrival time
---------------------------------------------------------------------------------------------
                                              2.549719   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044303    0.001648    0.834171 v _138_/A (sg13g2_nor2_1)
     2    0.012072    0.135371    0.115294    0.949465 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.135376    0.000684    0.950150 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006070    0.065466    0.106710    1.056859 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.065467    0.000449    1.057308 v output8/A (sg13g2_buf_2)
     1    0.052009    0.088490    0.149978    1.207285 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088522    0.001584    1.208869 v sine_out[13] (out)
                                              1.208869   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.208869   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641131   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044303    0.001648    0.834171 v _138_/A (sg13g2_nor2_1)
     2    0.012072    0.135371    0.115294    0.949465 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.135377    0.000763    0.950229 ^ _279_/B (sg13g2_nor2_1)
     1    0.004167    0.040830    0.061272    1.011501 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.040830    0.000267    1.011768 v output34/A (sg13g2_buf_2)
     1    0.052207    0.089169    0.137047    1.148814 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089397    0.003386    1.152201 v sine_out[7] (out)
                                              1.152201   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.152201   data arrival time
---------------------------------------------------------------------------------------------
                                              2.697799   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031823    0.004792    0.469471 v _125_/A (sg13g2_inv_2)
     3    0.019926    0.048573    0.048807    0.518277 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048679    0.001836    0.520114 ^ fanout53/A (sg13g2_buf_8)
     8    0.036737    0.031745    0.083894    0.604008 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.031941    0.001978    0.605986 ^ _161_/A (sg13g2_nand2_1)
     3    0.011775    0.081297    0.080551    0.686537 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081298    0.000330    0.686867 v _177_/B (sg13g2_nand2_1)
     3    0.010776    0.064990    0.080910    0.767777 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065020    0.000494    0.768271 ^ _179_/A (sg13g2_nand2_1)
     2    0.007567    0.060210    0.074292    0.842563 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.060214    0.000432    0.842996 v _281_/B (sg13g2_nor2_1)
     1    0.011367    0.113265    0.111180    0.954176 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.113298    0.001563    0.955738 ^ output35/A (sg13g2_buf_2)
     1    0.052309    0.113657    0.175587    1.131325 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113881    0.003648    1.134974 ^ sine_out[8] (out)
                                              1.134974   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.134974   data arrival time
---------------------------------------------------------------------------------------------
                                              2.715027   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120153    0.001594    0.652312 v _143_/B (sg13g2_nor2_1)
     2    0.007240    0.090610    0.103939    0.756251 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090645    0.000499    0.756750 ^ _144_/B (sg13g2_nand2_1)
     2    0.006408    0.064780    0.082928    0.839678 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064780    0.000194    0.839871 v _212_/B (sg13g2_nor2_1)
     2    0.011148    0.112015    0.111904    0.951775 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.112020    0.000609    0.952384 ^ output26/A (sg13g2_buf_2)
     1    0.053125    0.114820    0.177746    1.130130 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.114840    0.001532    1.131662 ^ sine_out[2] (out)
                                              1.131662   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.131662   data arrival time
---------------------------------------------------------------------------------------------
                                              2.718338   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176269    0.302614 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.302981 v fanout75/A (sg13g2_buf_8)
     6    0.041423    0.030458    0.084776    0.387756 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030657    0.001737    0.389493 v fanout74/A (sg13g2_buf_1)
     4    0.018485    0.065800    0.099967    0.489461 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.065802    0.000459    0.489919 v _141_/A (sg13g2_or2_1)
     3    0.015422    0.064131    0.151923    0.641842 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.064133    0.000411    0.642254 v _173_/A2 (sg13g2_o21ai_1)
     2    0.012743    0.158100    0.160001    0.802254 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.158105    0.000709    0.802963 ^ _174_/B (sg13g2_nand2_1)
     1    0.007804    0.069411    0.106773    0.909736 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.069422    0.000886    0.910622 v _175_/B (sg13g2_nand2_1)
     1    0.008006    0.052774    0.066576    0.977198 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.052780    0.000529    0.977727 ^ output22/A (sg13g2_buf_2)
     1    0.053218    0.115325    0.149491    1.127218 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.115518    0.003860    1.131078 ^ sine_out[26] (out)
                                              1.131078   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.131078   data arrival time
---------------------------------------------------------------------------------------------
                                              2.718922   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176269    0.302614 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.302981 v fanout75/A (sg13g2_buf_8)
     6    0.041423    0.030458    0.084776    0.387756 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030612    0.001473    0.389229 v fanout73/A (sg13g2_buf_8)
     8    0.041380    0.030223    0.081911    0.471140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030940    0.003612    0.474752 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022201    0.246148    0.219421    0.694173 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246165    0.001727    0.695900 ^ _185_/B (sg13g2_nor2_2)
     5    0.025956    0.092966    0.134885    0.830784 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.093060    0.001776    0.832561 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007316    0.088997    0.120090    0.952651 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.088999    0.000528    0.953179 ^ output27/A (sg13g2_buf_2)
     1    0.054459    0.117707    0.167564    1.120743 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.118216    0.006293    1.127036 ^ sine_out[30] (out)
                                              1.127036   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.127036   data arrival time
---------------------------------------------------------------------------------------------
                                              2.722964   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176269    0.302614 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.302981 v fanout75/A (sg13g2_buf_8)
     6    0.041423    0.030458    0.084776    0.387756 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030612    0.001473    0.389229 v fanout73/A (sg13g2_buf_8)
     8    0.041380    0.030223    0.081911    0.471140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030940    0.003612    0.474752 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022201    0.246148    0.219421    0.694173 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246165    0.001727    0.695900 ^ _185_/B (sg13g2_nor2_2)
     5    0.025956    0.092966    0.134885    0.830784 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.093046    0.001520    0.832304 v _189_/A2 (sg13g2_o21ai_1)
     1    0.002797    0.074190    0.099674    0.931978 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.074190    0.000111    0.932089 ^ output29/A (sg13g2_buf_2)
     1    0.055612    0.120066    0.163025    1.095114 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.120316    0.004481    1.099595 ^ sine_out[32] (out)
                                              1.099595   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.099595   data arrival time
---------------------------------------------------------------------------------------------
                                              2.750405   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120153    0.001594    0.652312 v _143_/B (sg13g2_nor2_1)
     2    0.007240    0.090610    0.103939    0.756251 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090648    0.000629    0.756880 ^ _147_/A (sg13g2_nand2_1)
     2    0.006768    0.074905    0.079732    0.836612 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.074905    0.000216    0.836828 v _275_/B (sg13g2_nor2_1)
     1    0.006706    0.079701    0.087753    0.924582 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.079708    0.000609    0.925191 ^ output30/A (sg13g2_buf_2)
     1    0.052383    0.113104    0.163195    1.088385 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113176    0.001592    1.089978 ^ sine_out[3] (out)
                                              1.089978   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.089978   data arrival time
---------------------------------------------------------------------------------------------
                                              2.760022   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120375    0.004528    0.655246 v _168_/B (sg13g2_nor2_1)
     2    0.010034    0.111415    0.122780    0.778026 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.111419    0.000582    0.778608 ^ _171_/B (sg13g2_nand2_1)
     1    0.004351    0.072323    0.078613    0.857222 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.072323    0.000174    0.857396 v _172_/B (sg13g2_nand2_1)
     1    0.009112    0.057292    0.071366    0.928762 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.057328    0.000696    0.929458 ^ output21/A (sg13g2_buf_2)
     1    0.053404    0.115584    0.152173    1.081632 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115758    0.003673    1.085304 ^ sine_out[25] (out)
                                              1.085304   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.085304   data arrival time
---------------------------------------------------------------------------------------------
                                              2.764695   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120375    0.004528    0.655246 v _168_/B (sg13g2_nor2_1)
     2    0.010034    0.111415    0.122780    0.778026 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.111420    0.000627    0.778653 ^ _169_/B (sg13g2_nand2_1)
     1    0.005281    0.059277    0.083056    0.861709 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.059279    0.000355    0.862064 v _170_/B (sg13g2_nand2_1)
     1    0.009222    0.055564    0.066321    0.928385 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.055584    0.000832    0.929216 ^ output20/A (sg13g2_buf_2)
     1    0.052969    0.114703    0.150581    1.079797 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.114894    0.003828    1.083625 ^ sine_out[24] (out)
                                              1.083625   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.083625   data arrival time
---------------------------------------------------------------------------------------------
                                              2.766375   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120153    0.001594    0.652312 v _143_/B (sg13g2_nor2_1)
     2    0.007240    0.090610    0.103939    0.756251 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090645    0.000499    0.756750 ^ _144_/B (sg13g2_nand2_1)
     2    0.006408    0.064780    0.082928    0.839678 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064780    0.000195    0.839873 v _145_/B (sg13g2_nand2_1)
     1    0.008934    0.058499    0.067741    0.907614 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.058509    0.000613    0.908226 ^ output9/A (sg13g2_buf_2)
     1    0.051886    0.112401    0.152157    1.060384 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112462    0.001334    1.061718 ^ sine_out[14] (out)
                                              1.061718   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.061718   data arrival time
---------------------------------------------------------------------------------------------
                                              2.788282   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031823    0.004792    0.469471 v _125_/A (sg13g2_inv_2)
     3    0.019926    0.048573    0.048807    0.518277 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048679    0.001836    0.520114 ^ fanout53/A (sg13g2_buf_8)
     8    0.036737    0.031745    0.083894    0.604008 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.031941    0.001978    0.605986 ^ _161_/A (sg13g2_nand2_1)
     3    0.011775    0.081297    0.080551    0.686537 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081298    0.000330    0.686867 v _177_/B (sg13g2_nand2_1)
     3    0.010776    0.064990    0.080910    0.767777 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065020    0.000494    0.768271 ^ _179_/A (sg13g2_nand2_1)
     2    0.007567    0.060210    0.074292    0.842563 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.060215    0.000445    0.843009 v _180_/B (sg13g2_nand2_1)
     1    0.007008    0.047579    0.059623    0.902632 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.047602    0.000641    0.903272 ^ output24/A (sg13g2_buf_2)
     1    0.054822    0.118527    0.149152    1.052424 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.118729    0.004008    1.056433 ^ sine_out[28] (out)
                                              1.056433   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.056433   data arrival time
---------------------------------------------------------------------------------------------
                                              2.793567   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176269    0.302614 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.302981 v fanout75/A (sg13g2_buf_8)
     6    0.041423    0.030458    0.084776    0.387756 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030612    0.001473    0.389229 v fanout73/A (sg13g2_buf_8)
     8    0.041380    0.030223    0.081911    0.471140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030940    0.003612    0.474752 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022201    0.246148    0.219421    0.694173 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246165    0.001727    0.695900 ^ _185_/B (sg13g2_nor2_2)
     5    0.025956    0.092966    0.134885    0.830784 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.093034    0.001286    0.832071 v _278_/B (sg13g2_nor2_1)
     1    0.002913    0.056451    0.069569    0.901639 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.056451    0.000115    0.901754 ^ output33/A (sg13g2_buf_2)
     1    0.052596    0.113462    0.152104    1.053859 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113528    0.001460    1.055319 ^ sine_out[6] (out)
                                              1.055319   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.055319   data arrival time
---------------------------------------------------------------------------------------------
                                              2.794681   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176269    0.302614 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.302981 v fanout75/A (sg13g2_buf_8)
     6    0.041423    0.030458    0.084776    0.387756 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030612    0.001473    0.389229 v fanout73/A (sg13g2_buf_8)
     8    0.041380    0.030223    0.081911    0.471140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031057    0.003957    0.475097 v _140_/A (sg13g2_nor2_2)
     5    0.028056    0.129460    0.123380    0.598477 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.129569    0.003056    0.601533 ^ _152_/B (sg13g2_nor2_2)
     4    0.022039    0.068416    0.093508    0.695041 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.068448    0.001316    0.696357 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006978    0.152382    0.166412    0.862769 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.152382    0.000538    0.863307 ^ output12/A (sg13g2_buf_2)
     1    0.051809    0.112660    0.189316    1.052622 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112681    0.001528    1.054150 ^ sine_out[17] (out)
                                              1.054150   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.054150   data arrival time
---------------------------------------------------------------------------------------------
                                              2.795850   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120153    0.001594    0.652312 v _143_/B (sg13g2_nor2_1)
     2    0.007240    0.090610    0.103939    0.756251 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090648    0.000629    0.756880 ^ _147_/A (sg13g2_nand2_1)
     2    0.006768    0.074905    0.079732    0.836612 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.074905    0.000202    0.836814 v _149_/B (sg13g2_nand2_1)
     1    0.006812    0.050838    0.064577    0.901391 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.050886    0.000906    0.902298 ^ output10/A (sg13g2_buf_2)
     1    0.051863    0.111971    0.148264    1.050562 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112040    0.001546    1.052108 ^ sine_out[15] (out)
                                              1.052108   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.052108   data arrival time
---------------------------------------------------------------------------------------------
                                              2.797892   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009129    0.046702    0.182802    0.309148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046704    0.000378    0.309526 ^ fanout75/A (sg13g2_buf_8)
     6    0.042291    0.034022    0.084876    0.394402 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.034349    0.001773    0.396175 ^ fanout74/A (sg13g2_buf_1)
     4    0.018981    0.084723    0.108236    0.504412 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.084772    0.001676    0.506087 ^ _137_/B (sg13g2_nand3_1)
     5    0.018332    0.171995    0.185092    0.691179 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.171998    0.000578    0.691757 v _156_/B (sg13g2_nand2b_1)
     2    0.012406    0.089743    0.117180    0.808937 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.089784    0.000721    0.809659 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005517    0.057190    0.090497    0.900156 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.057191    0.000426    0.900582 v output13/A (sg13g2_buf_2)
     1    0.051840    0.088180    0.145824    1.046406 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088211    0.001545    1.047951 v sine_out[18] (out)
                                              1.047951   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.047951   data arrival time
---------------------------------------------------------------------------------------------
                                              2.802049   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009129    0.046702    0.182802    0.309148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046704    0.000378    0.309526 ^ fanout75/A (sg13g2_buf_8)
     6    0.042291    0.034022    0.084876    0.394402 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.034349    0.001773    0.396175 ^ fanout74/A (sg13g2_buf_1)
     4    0.018981    0.084723    0.108236    0.504412 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.084772    0.001676    0.506087 ^ _137_/B (sg13g2_nand3_1)
     5    0.018332    0.171995    0.185092    0.691179 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.171998    0.000578    0.691757 v _156_/B (sg13g2_nand2b_1)
     2    0.012406    0.089743    0.117180    0.808937 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.089789    0.000921    0.809859 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004955    0.050794    0.078961    0.888820 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.050796    0.000357    0.889177 v output23/A (sg13g2_buf_2)
     1    0.054548    0.092816    0.144137    1.033314 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.093070    0.003986    1.037301 v sine_out[27] (out)
                                              1.037301   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.037301   data arrival time
---------------------------------------------------------------------------------------------
                                              2.812699   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125508 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006704    0.029761    0.170811    0.296320 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029761    0.000206    0.296526 v fanout61/A (sg13g2_buf_1)
     4    0.029506    0.097619    0.124203    0.420729 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.097896    0.004268    0.424996 v fanout60/A (sg13g2_buf_8)
     8    0.031963    0.029368    0.111150    0.536146 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029442    0.002202    0.538348 v _131_/A (sg13g2_or2_1)
     6    0.027661    0.097237    0.170265    0.708613 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097294    0.002158    0.710771 v _280_/B1 (sg13g2_a21oi_1)
     1    0.007377    0.094597    0.111810    0.822581 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.094599    0.000516    0.823096 ^ output36/A (sg13g2_buf_2)
     1    0.052156    0.112700    0.170234    0.993330 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112723    0.001588    0.994919 ^ sine_out[9] (out)
                                              0.994919   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.994919   data arrival time
---------------------------------------------------------------------------------------------
                                              2.855082   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031803    0.004749    0.469427 v _158_/A (sg13g2_nor2_1)
     3    0.015807    0.144811    0.132793    0.602221 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.144818    0.000843    0.603064 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003535    0.062328    0.096894    0.699958 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.062328    0.000138    0.700096 v _160_/B (sg13g2_nor2_1)
     1    0.011101    0.111388    0.110548    0.810643 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.111411    0.001306    0.811949 ^ output14/A (sg13g2_buf_2)
     1    0.051948    0.112461    0.175856    0.987805 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112484    0.001583    0.989389 ^ sine_out[19] (out)
                                              0.989389   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.989389   data arrival time
---------------------------------------------------------------------------------------------
                                              2.860611   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009129    0.046702    0.182802    0.309148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046704    0.000378    0.309526 ^ fanout75/A (sg13g2_buf_8)
     6    0.042291    0.034022    0.084876    0.394402 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.034349    0.001773    0.396175 ^ fanout74/A (sg13g2_buf_1)
     4    0.018981    0.084723    0.108236    0.504412 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.084772    0.001676    0.506087 ^ _137_/B (sg13g2_nand3_1)
     5    0.018332    0.171995    0.185092    0.691179 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.172001    0.000838    0.692017 v _166_/A (sg13g2_nor2_1)
     1    0.003541    0.063846    0.095375    0.787392 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.063846    0.000140    0.787532 ^ _167_/B (sg13g2_nor2_1)
     1    0.006960    0.036020    0.051692    0.839224 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.036044    0.000450    0.839673 v output19/A (sg13g2_buf_2)
     1    0.052152    0.089107    0.134489    0.974162 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089331    0.003666    0.977828 v sine_out[23] (out)
                                              0.977828   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.977828   data arrival time
---------------------------------------------------------------------------------------------
                                              2.872172   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125508 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006704    0.029761    0.170811    0.296320 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029761    0.000206    0.296526 v fanout61/A (sg13g2_buf_1)
     4    0.029506    0.097619    0.124203    0.420729 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.097896    0.004268    0.424996 v fanout60/A (sg13g2_buf_8)
     8    0.031963    0.029368    0.111150    0.536146 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029442    0.002202    0.538348 v _131_/A (sg13g2_or2_1)
     6    0.027661    0.097237    0.170265    0.708613 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097288    0.002064    0.710678 v _283_/B1 (sg13g2_a21oi_1)
     1    0.005288    0.079910    0.098668    0.809345 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.079910    0.000336    0.809682 ^ output6/A (sg13g2_buf_2)
     1    0.052518    0.113366    0.163413    0.973094 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.113443    0.001705    0.974799 ^ sine_out[11] (out)
                                              0.974799   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.974799   data arrival time
---------------------------------------------------------------------------------------------
                                              2.875201   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120410    0.004820    0.655538 v _187_/A2 (sg13g2_o21ai_1)
     1    0.006240    0.107343    0.133542    0.789079 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.107344    0.000393    0.789472 ^ output28/A (sg13g2_buf_2)
     1    0.056373    0.121784    0.178853    0.968325 ^ output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.122015    0.004336    0.972662 ^ sine_out[31] (out)
                                              0.972662   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.972662   data arrival time
---------------------------------------------------------------------------------------------
                                              2.877338   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176269    0.302614 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.302981 v fanout75/A (sg13g2_buf_8)
     6    0.041423    0.030458    0.084776    0.387756 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030612    0.001473    0.389229 v fanout73/A (sg13g2_buf_8)
     8    0.041380    0.030223    0.081911    0.471140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031057    0.003957    0.475097 v _140_/A (sg13g2_nor2_2)
     5    0.028056    0.129460    0.123380    0.598477 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.129569    0.003056    0.601533 ^ _152_/B (sg13g2_nor2_2)
     4    0.022039    0.068416    0.093508    0.695041 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.068457    0.001478    0.696519 v _165_/A2 (sg13g2_a21oi_1)
     1    0.006050    0.077611    0.103210    0.799729 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.077611    0.000369    0.800098 ^ output18/A (sg13g2_buf_2)
     1    0.052044    0.112417    0.161673    0.961771 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112490    0.001610    0.963381 ^ sine_out[22] (out)
                                              0.963381   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.963381   data arrival time
---------------------------------------------------------------------------------------------
                                              2.886619   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125508 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006704    0.029761    0.170811    0.296320 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029761    0.000206    0.296526 v fanout61/A (sg13g2_buf_1)
     4    0.029506    0.097619    0.124203    0.420729 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.097896    0.004268    0.424996 v fanout60/A (sg13g2_buf_8)
     8    0.031963    0.029368    0.111150    0.536146 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029444    0.002221    0.538367 v _130_/A (sg13g2_nor2_1)
     2    0.009064    0.091286    0.092429    0.630796 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.091292    0.000623    0.631419 ^ _136_/B (sg13g2_nand2b_2)
     4    0.016262    0.069543    0.086818    0.718237 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.069558    0.000824    0.719061 v _277_/A (sg13g2_nor2_1)
     1    0.004795    0.064759    0.080328    0.799389 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.064759    0.000302    0.799691 ^ output32/A (sg13g2_buf_2)
     1    0.051918    0.112125    0.155175    0.954866 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.112195    0.001571    0.956436 ^ sine_out[5] (out)
                                              0.956436   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.956436   data arrival time
---------------------------------------------------------------------------------------------
                                              2.893564   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031823    0.004792    0.469471 v _125_/A (sg13g2_inv_2)
     3    0.019926    0.048573    0.048807    0.518277 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048679    0.001836    0.520114 ^ fanout53/A (sg13g2_buf_8)
     8    0.036737    0.031745    0.083894    0.604008 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.031941    0.001978    0.605986 ^ _161_/A (sg13g2_nand2_1)
     3    0.011775    0.081297    0.080551    0.686537 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081298    0.000309    0.686846 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004058    0.063961    0.096057    0.782903 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.063961    0.000158    0.783061 ^ output16/A (sg13g2_buf_2)
     1    0.052105    0.112495    0.155036    0.938097 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.112567    0.001583    0.939680 ^ sine_out[20] (out)
                                              0.939680   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.939680   data arrival time
---------------------------------------------------------------------------------------------
                                              2.910320   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120392    0.004669    0.655387 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004575    0.071656    0.110598    0.765985 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.071656    0.000287    0.766273 ^ output11/A (sg13g2_buf_2)
     1    0.051807    0.111929    0.158454    0.924726 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.111998    0.001528    0.926254 ^ sine_out[16] (out)
                                              0.926254   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.926254   data arrival time
---------------------------------------------------------------------------------------------
                                              2.923746   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125508 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006704    0.029761    0.170811    0.296320 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029761    0.000206    0.296526 v fanout61/A (sg13g2_buf_1)
     4    0.029506    0.097619    0.124203    0.420729 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.097896    0.004268    0.424996 v fanout60/A (sg13g2_buf_8)
     8    0.031963    0.029368    0.111150    0.536146 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029444    0.002221    0.538367 v _130_/A (sg13g2_nor2_1)
     2    0.009064    0.091286    0.092429    0.630796 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.091289    0.000468    0.631264 ^ _284_/A (sg13g2_and2_1)
     1    0.005952    0.038500    0.111556    0.742820 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038510    0.000426    0.743246 ^ output7/A (sg13g2_buf_2)
     1    0.052432    0.113685    0.141448    0.884694 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.113862    0.003671    0.888364 ^ sine_out[12] (out)
                                              0.888364   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.888364   data arrival time
---------------------------------------------------------------------------------------------
                                              2.961635   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044229    0.000687    0.833211 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137827    0.142336    0.975547 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137830    0.000552    0.976099 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012893    0.107424    0.140204    1.116303 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107478    0.001110    1.117413 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009784    0.132701    0.161300    1.278714 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132701    0.000412    1.279126 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012528    0.101395    0.137170    1.416296 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.101440    0.000771    1.417067 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007766    0.117193    0.138784    1.555851 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.117195    0.000592    1.556443 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002488    0.060453    0.114125    1.670568 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.060454    0.000154    1.670722 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.670722   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017930    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    5.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    5.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    5.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000310    5.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.975522   clock uncertainty
                                  0.000000    4.975522   clock reconvergence pessimism
                                 -0.125056    4.850465   library setup time
                                              4.850465   data required time
---------------------------------------------------------------------------------------------
                                              4.850465   data required time
                                             -1.670722   data arrival time
---------------------------------------------------------------------------------------------
                                              3.179743   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044229    0.000687    0.833211 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137827    0.142336    0.975547 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137830    0.000552    0.976099 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012893    0.107424    0.140204    1.116303 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107478    0.001110    1.117413 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009784    0.132701    0.161300    1.278714 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132701    0.000412    1.279126 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012528    0.101395    0.137170    1.416296 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.101440    0.000791    1.417087 v _208_/B (sg13g2_xor2_1)
     1    0.001979    0.053326    0.116226    1.533313 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053326    0.000074    1.533388 v _298_/D (sg13g2_dfrbpq_1)
                                              1.533388   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017930    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    5.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    5.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    5.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    5.125509 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975509   clock uncertainty
                                  0.000000    4.975509   clock reconvergence pessimism
                                 -0.123571    4.851937   library setup time
                                              4.851937   data required time
---------------------------------------------------------------------------------------------
                                              4.851937   data required time
                                             -1.533388   data arrival time
---------------------------------------------------------------------------------------------
                                              3.318550   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024817    0.000751    0.126468 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008935    0.036224    0.176560    0.303028 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036226    0.000275    0.303303 v _127_/A (sg13g2_inv_1)
     1    0.006317    0.035718    0.041246    0.344549 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.035731    0.000527    0.345077 ^ output3/A (sg13g2_buf_2)
     1    0.050632    0.109912    0.138570    0.483646 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.109977    0.002196    0.485842 ^ signB (out)
                                              0.485842   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.485842   data arrival time
---------------------------------------------------------------------------------------------
                                              3.364158   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024817    0.000751    0.126468 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009089    0.046610    0.182743    0.309212 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.046611    0.000280    0.309492 ^ output2/A (sg13g2_buf_2)
     1    0.050810    0.110308    0.144163    0.453655 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110375    0.002243    0.455898 ^ sign (out)
                                              0.455898   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.455898   data arrival time
---------------------------------------------------------------------------------------------
                                              3.394102   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044229    0.000687    0.833211 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137827    0.142336    0.975547 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137830    0.000552    0.976099 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012893    0.107424    0.140204    1.116303 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107478    0.001110    1.117413 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009784    0.132701    0.161300    1.278714 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132701    0.000322    1.279036 ^ _204_/B (sg13g2_xor2_1)
     1    0.001662    0.049635    0.119959    1.398994 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049635    0.000064    1.399059 ^ _297_/D (sg13g2_dfrbpq_2)
                                              1.399059   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017930    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    5.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    5.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    5.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    5.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.975506   clock uncertainty
                                  0.000000    4.975506   clock reconvergence pessimism
                                 -0.121597    4.853909   library setup time
                                              4.853909   data required time
---------------------------------------------------------------------------------------------
                                              4.853909   data required time
                                             -1.399059   data arrival time
---------------------------------------------------------------------------------------------
                                              3.454851   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044229    0.000687    0.833211 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137827    0.142336    0.975547 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137830    0.000552    0.976099 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012893    0.107424    0.140204    1.116303 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107472    0.000902    1.117205 v _200_/A (sg13g2_xor2_1)
     1    0.003199    0.057921    0.125435    1.242640 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.057921    0.000209    1.242849 v _296_/D (sg13g2_dfrbpq_1)
                                              1.242849   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017930    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    5.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    5.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    5.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    5.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975916   clock uncertainty
                                  0.000000    4.975916   clock reconvergence pessimism
                                 -0.125225    4.850691   library setup time
                                              4.850691   data required time
---------------------------------------------------------------------------------------------
                                              4.850691   data required time
                                             -1.242849   data arrival time
---------------------------------------------------------------------------------------------
                                              3.607842   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120153    0.001594    0.652312 v _143_/B (sg13g2_nor2_1)
     2    0.007240    0.090610    0.103939    0.756251 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090645    0.000499    0.756750 ^ _144_/B (sg13g2_nand2_1)
     2    0.006408    0.064780    0.082928    0.839678 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064780    0.000194    0.839871 v _212_/B (sg13g2_nor2_1)
     2    0.011148    0.112015    0.111904    0.951775 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.112025    0.000852    0.952628 ^ _213_/C (sg13g2_nand3_1)
     2    0.010133    0.107880    0.144117    1.096744 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107883    0.000675    1.097419 v _214_/B (sg13g2_xnor2_1)
     1    0.003161    0.041107    0.116011    1.213430 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.041107    0.000172    1.213602 v _300_/D (sg13g2_dfrbpq_1)
                                              1.213602   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017930    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    5.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    5.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024817    0.000751    5.126468 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.976468   clock uncertainty
                                  0.000000    4.976468   clock reconvergence pessimism
                                 -0.118999    4.857470   library setup time
                                              4.857470   data required time
---------------------------------------------------------------------------------------------
                                              4.857470   data required time
                                             -1.213602   data arrival time
---------------------------------------------------------------------------------------------
                                              3.643868   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.001901    0.385288 v fanout69/A (sg13g2_buf_8)
     8    0.042004    0.030481    0.079391    0.464679 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031763    0.004662    0.469341 v _142_/B (sg13g2_or2_1)
     7    0.035338    0.120123    0.181377    0.650718 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.120153    0.001594    0.652312 v _143_/B (sg13g2_nor2_1)
     2    0.007240    0.090610    0.103939    0.756251 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090645    0.000499    0.756750 ^ _144_/B (sg13g2_nand2_1)
     2    0.006408    0.064780    0.082928    0.839678 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064780    0.000194    0.839871 v _212_/B (sg13g2_nor2_1)
     2    0.011148    0.112015    0.111904    0.951775 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.112025    0.000852    0.952628 ^ _213_/C (sg13g2_nand3_1)
     2    0.010133    0.107880    0.144117    1.096744 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107881    0.000549    1.097293 v _218_/B1 (sg13g2_o21ai_1)
     1    0.005539    0.089848    0.072106    1.169399 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.089848    0.000365    1.169764 ^ _219_/A (sg13g2_inv_1)
     1    0.002759    0.028351    0.043900    1.213665 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.028351    0.000165    1.213829 v _301_/D (sg13g2_dfrbpq_1)
                                              1.213829   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017930    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    5.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    5.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    5.126693 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.976693   clock uncertainty
                                  0.000000    4.976693   clock reconvergence pessimism
                                 -0.114402    4.862291   library setup time
                                              4.862291   data required time
---------------------------------------------------------------------------------------------
                                              4.862291   data required time
                                             -1.213829   data arrival time
---------------------------------------------------------------------------------------------
                                              3.648462   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044229    0.000687    0.833211 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137827    0.142336    0.975547 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137833    0.000705    0.976252 ^ _196_/A (sg13g2_xor2_1)
     1    0.001854    0.053340    0.127022    1.103274 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.053340    0.000069    1.103344 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.103344   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017930    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    5.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    5.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024820    0.000913    5.126631 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.976631   clock uncertainty
                                  0.000000    4.976631   clock reconvergence pessimism
                                 -0.122683    4.853948   library setup time
                                              4.853948   data required time
---------------------------------------------------------------------------------------------
                                              4.853948   data required time
                                             -1.103344   data arrival time
---------------------------------------------------------------------------------------------
                                              3.750604   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036561    0.004873    0.782440 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001627    0.059786    0.081961    0.864400 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.059786    0.000063    0.864463 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.864463   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017930    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    5.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    5.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    5.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.976346   clock uncertainty
                                  0.000000    4.976346   clock reconvergence pessimism
                                 -0.124949    4.851397   library setup time
                                              4.851397   data required time
---------------------------------------------------------------------------------------------
                                              4.851397   data required time
                                             -0.864463   data arrival time
---------------------------------------------------------------------------------------------
                                              3.986934   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006592    0.029447    0.170850    0.297257 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029447    0.000181    0.297439 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009256    0.054878    0.393508    0.690946 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054878    0.000389    0.691335 v fanout76/A (sg13g2_buf_8)
     8    0.043546    0.031693    0.094006    0.785341 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032868    0.004745    0.790086 v _128_/A (sg13g2_inv_2)
     5    0.023617    0.055995    0.055164    0.845250 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.056004    0.000587    0.845837 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.845837   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017930    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    5.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    5.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    5.126408 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.976408   clock uncertainty
                                  0.000000    4.976408   clock reconvergence pessimism
                                 -0.123721    4.852687   library setup time
                                              4.852687   data required time
---------------------------------------------------------------------------------------------
                                              4.852687   data required time
                                             -0.845837   data arrival time
---------------------------------------------------------------------------------------------
                                              4.006850   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006592    0.029447    0.170850    0.297257 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029447    0.000181    0.297439 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009256    0.054878    0.393508    0.690946 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054878    0.000389    0.691335 v fanout76/A (sg13g2_buf_8)
     8    0.043546    0.031693    0.094006    0.785341 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032301    0.003168    0.788509 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011138    0.076397    0.111449    0.899958 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.076404    0.000593    0.900551 v _250_/B (sg13g2_nand2_1)
     2    0.010692    0.063845    0.078412    0.978964 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.063854    0.000581    0.979544 ^ _252_/A (sg13g2_nand2_1)
     2    0.010834    0.077540    0.088925    1.068469 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.077556    0.000902    1.069371 v _253_/A (sg13g2_nor2b_1)
     2    0.010761    0.111122    0.113785    1.183156 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.111147    0.001349    1.184505 ^ _254_/C (sg13g2_nor3_1)
     1    0.005257    0.049921    0.064123    1.248628 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.049922    0.000337    1.248965 v _255_/D (sg13g2_nor4_1)
     1    0.003961    0.128442    0.116721    1.365686 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.128442    0.000158    1.365844 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007399    0.084271    0.099615    1.465459 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.084279    0.000877    1.466336 v output4/A (sg13g2_buf_2)
     1    0.052931    0.090591    0.158463    1.624798 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090881    0.003901    1.628699 v sine_out[0] (out)
                                              1.628699   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.628699   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221301   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_typ_1p20V_25C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_typ_1p20V_25C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_typ_1p20V_25C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.433256e-05 0.000000e+00 4.615362e-09 9.433717e-05  58.6%
Combinational        6.047333e-07 1.526493e-06 4.100630e-08 2.172232e-06   1.3%
Clock                4.470049e-05 1.983613e-05 1.875616e-08 6.455538e-05  40.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.396378e-04 2.136263e-05 6.437782e-08 1.610648e-04 100.0%
                            86.7%        13.3%         0.0%
%OL_METRIC_F power__internal__total 0.00013963777746539563
%OL_METRIC_F power__switching__total 2.136262810381595e-5
%OL_METRIC_F power__leakage__total 6.43778150788421e-8
%OL_METRIC_F power__total 0.00016106478869915009

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_typ_1p20V_25C -0.15118620672197872
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.125506 source latency _297_/CLK ^
-0.126692 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151186 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_typ_1p20V_25C 0.15118620672197872
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.126692 source latency _301_/CLK ^
-0.125506 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151186 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_typ_1p20V_25C 0.2814887014264923
nom_typ_1p20V_25C: 0.2814887014264923
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_typ_1p20V_25C 2.2213005397127343
nom_typ_1p20V_25C: 2.2213005397127343
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_typ_1p20V_25C 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_typ_1p20V_25C 0.281489
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_typ_1p20V_25C 3.179743
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.125506         network latency _297_/CLK
        0.126692 network latency _301_/CLK
---------------
0.125506 0.126692 latency
        0.001186 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.137072         network latency _297_/CLK
        0.138051 network latency _301_/CLK
---------------
0.137072 0.138051 latency
        0.000979 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.82 fmax = 549.37
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_typ_1p20V_25C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-20-01/55-openroad-stapostpnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.lib…
