--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml BR_Top.twx BR_Top.ncd -o BR_Top.twr BR_Top.pcf -ucf
Nexys4DDR_Master.ucf

Design file:              BR_Top.ncd
Physical constraint file: BR_Top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    0.239(R)|      FAST  |    1.935(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |        13.057(R)|      SLOW  |         3.961(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |        14.138(R)|      SLOW  |         4.328(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |        14.984(R)|      SLOW  |         4.758(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |        13.610(R)|      SLOW  |         4.260(R)|      FAST  |clk_BUFGP         |   0.000|
blue<0>     |        22.952(R)|      SLOW  |         4.486(R)|      FAST  |clk_BUFGP         |   0.000|
blue<1>     |        20.120(R)|      SLOW  |         4.550(R)|      FAST  |clk_BUFGP         |   0.000|
blue<2>     |        19.950(R)|      SLOW  |         4.531(R)|      FAST  |clk_BUFGP         |   0.000|
blue<3>     |        19.586(R)|      SLOW  |         4.646(R)|      FAST  |clk_BUFGP         |   0.000|
green<0>    |        23.517(R)|      SLOW  |         5.036(R)|      FAST  |clk_BUFGP         |   0.000|
green<1>    |        23.010(R)|      SLOW  |         4.878(R)|      FAST  |clk_BUFGP         |   0.000|
green<2>    |        23.621(R)|      SLOW  |         4.545(R)|      FAST  |clk_BUFGP         |   0.000|
green<3>    |        24.003(R)|      SLOW  |         5.074(R)|      FAST  |clk_BUFGP         |   0.000|
red<0>      |        22.929(R)|      SLOW  |         4.324(R)|      FAST  |clk_BUFGP         |   0.000|
red<1>      |        23.121(R)|      SLOW  |         4.977(R)|      FAST  |clk_BUFGP         |   0.000|
red<2>      |        23.220(R)|      SLOW  |         4.991(R)|      FAST  |clk_BUFGP         |   0.000|
red<3>      |        22.463(R)|      SLOW  |         4.752(R)|      FAST  |clk_BUFGP         |   0.000|
segment<0>  |        17.561(R)|      SLOW  |         4.722(R)|      FAST  |clk_BUFGP         |   0.000|
segment<1>  |        17.830(R)|      SLOW  |         4.548(R)|      FAST  |clk_BUFGP         |   0.000|
segment<2>  |        16.306(R)|      SLOW  |         4.244(R)|      FAST  |clk_BUFGP         |   0.000|
segment<3>  |        15.816(R)|      SLOW  |         4.191(R)|      FAST  |clk_BUFGP         |   0.000|
segment<4>  |        17.001(R)|      SLOW  |         4.531(R)|      FAST  |clk_BUFGP         |   0.000|
segment<5>  |        16.981(R)|      SLOW  |         4.634(R)|      FAST  |clk_BUFGP         |   0.000|
segment<6>  |        16.609(R)|      SLOW  |         4.140(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.534|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 23 21:43:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 708 MB



