{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538001686606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538001686612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 26 17:41:26 2018 " "Processing started: Wed Sep 26 17:41:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538001686612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001686612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c multiplier_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c multiplier_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001686612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538001687095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538001687095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697024 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697024 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001697024 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538001697027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001697028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_9 " "Found entity 1: adder_9" {  } { { "adder_9.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/adder_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001697032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg_8.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001697036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001697040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_toplevel " "Found entity 1: multiplier_toplevel" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001697043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001697047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538001697051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001697051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier_toplevel " "Elaborating entity \"multiplier_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538001697086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hdAU " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hdAU\"" {  } { { "multiplier_toplevel.sv" "hdAU" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538001697089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controller " "Elaborating entity \"control\" for hierarchy \"control:controller\"" {  } { { "multiplier_toplevel.sv" "controller" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538001697092 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(30) " "Verilog HDL Case Statement information at control.sv(30): all case item expressions in this case statement are onehot" {  } { { "control.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/control.sv" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1538001697093 "|multiplier_toplevel|control:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_9 adder_9:adderUnit " "Elaborating entity \"adder_9\" for hierarchy \"adder_9:adderUnit\"" {  } { { "multiplier_toplevel.sv" "adderUnit" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538001697094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_9:adderUnit\|full_adder:adderGenLoop\[0\].adder_i " "Elaborating entity \"full_adder\" for hierarchy \"adder_9:adderUnit\|full_adder:adderGenLoop\[0\].adder_i\"" {  } { { "adder_9.sv" "adderGenLoop\[0\].adder_i" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/adder_9.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538001697096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:regA " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:regA\"" {  } { { "multiplier_toplevel.sv" "regA" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538001697103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "multiplier_toplevel.sv" "button_sync\[0\]" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538001697105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538001697719 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538001698096 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnn/Documents/385/385_FPGA/Lab5/output_files/multiplier_toplevel.map.smsg " "Generated suppressed messages file C:/Users/finnn/Documents/385/385_FPGA/Lab5/output_files/multiplier_toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001698126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538001698252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538001698252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538001698326 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538001698326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538001698326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538001698326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538001698371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 26 17:41:38 2018 " "Processing ended: Wed Sep 26 17:41:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538001698371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538001698371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538001698371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538001698371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1538001700045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538001700051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 26 17:41:39 2018 " "Processing started: Wed Sep 26 17:41:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538001700051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1538001700051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Multiplier -c multiplier_toplevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Multiplier -c multiplier_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1538001700052 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1538001701148 ""}
{ "Info" "0" "" "Project  = Multiplier" {  } {  } 0 0 "Project  = Multiplier" 0 0 "Fitter" 0 0 1538001701149 ""}
{ "Info" "0" "" "Revision = multiplier_toplevel" {  } {  } 0 0 "Revision = multiplier_toplevel" 0 0 "Fitter" 0 0 1538001701150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1538001701238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1538001701239 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiplier_toplevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"multiplier_toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538001701251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538001701316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538001701316 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538001701793 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538001701810 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "sync:switch_sync\[3\]\|q PIN_AD27 Register cell " "Can't assign node \"sync:switch_sync\[3\]\|q\" to location PIN_AD27 -- node is type Register cell" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 7 0 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync:switch_sync\[3\]\|q" } } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Lab5/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1538001702108 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "sync:switch_sync\[2\]\|q PIN_AC27 Register cell " "Can't assign node \"sync:switch_sync\[2\]\|q\" to location PIN_AC27 -- node is type Register cell" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 7 0 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync:switch_sync\[2\]\|q" } } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Lab5/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1538001702109 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "sync:switch_sync\[0\]\|q PIN_AB28 Register cell " "Can't assign node \"sync:switch_sync\[0\]\|q\" to location PIN_AB28 -- node is type Register cell" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 7 0 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync:switch_sync\[0\]\|q" } } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Lab5/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1538001702109 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "sync:switch_sync\[1\]\|q PIN_AC28 Register cell " "Can't assign node \"sync:switch_sync\[1\]\|q\" to location PIN_AC28 -- node is type Register cell" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 7 0 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync:switch_sync\[1\]\|q" } } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Lab5/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1538001702110 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "sync:switch_sync\[4\]\|q PIN_AB27 Register cell " "Can't assign node \"sync:switch_sync\[4\]\|q\" to location PIN_AB27 -- node is type Register cell" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 7 0 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync:switch_sync\[4\]\|q" } } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Lab5/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1538001702110 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "sync:switch_sync\[5\]\|q PIN_AC26 Register cell " "Can't assign node \"sync:switch_sync\[5\]\|q\" to location PIN_AC26 -- node is type Register cell" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 7 0 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync:switch_sync\[5\]\|q" } } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Lab5/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1538001702110 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "sync:switch_sync\[6\]\|q PIN_AD26 Register cell " "Can't assign node \"sync:switch_sync\[6\]\|q\" to location PIN_AD26 -- node is type Register cell" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 7 0 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync:switch_sync\[6\]\|q" } } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Lab5/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1538001702110 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "sync:switch_sync\[7\]\|q PIN_AB26 Register cell " "Can't assign node \"sync:switch_sync\[7\]\|q\" to location PIN_AB26 -- node is type Register cell" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Synchronizers.sv" 7 0 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sync:switch_sync\[7\]\|q" } } } } { "temporary_test_loc" "" { Generic "C:/Users/finnn/Documents/385/385_FPGA/Lab5/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1538001702111 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538001702112 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1538001702202 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1538001702202 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 9 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 9 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538001702348 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 26 17:41:42 2018 " "Processing ended: Wed Sep 26 17:41:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538001702348 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538001702348 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538001702348 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538001702348 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538001703028 ""}
