// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _create_codeword_HH_
#define _create_codeword_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "create_codeword_fmb6.h"

namespace ap_rtl {

struct create_codeword : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > symbol_bits_V_address0;
    sc_out< sc_logic > symbol_bits_V_ce0;
    sc_in< sc_lv<5> > symbol_bits_V_q0;
    sc_out< sc_lv<6> > codeword_length_histogram_V_address0;
    sc_out< sc_logic > codeword_length_histogram_V_ce0;
    sc_in< sc_lv<9> > codeword_length_histogram_V_q0;
    sc_out< sc_lv<32> > encoding_TDATA;
    sc_out< sc_logic > encoding_TVALID;
    sc_in< sc_logic > encoding_TREADY;
    sc_out< sc_lv<4> > encoding_TKEEP;
    sc_out< sc_lv<4> > encoding_TSTRB;
    sc_out< sc_lv<1> > encoding_TUSER;
    sc_out< sc_lv<1> > encoding_TLAST;
    sc_out< sc_lv<1> > encoding_TID;
    sc_out< sc_lv<1> > encoding_TDEST;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<4> > ap_var_for_const0;


    // Module declarations
    create_codeword(sc_module_name name);
    SC_HAS_PROCESS(create_codeword);

    ~create_codeword();

    sc_trace_file* mVcdFile;

    create_codeword_fmb6* first_codeword_V_U;
    regslice_both<32>* regslice_both_encoding_V_data_V_U;
    regslice_both<4>* regslice_both_encoding_V_keep_V_U;
    regslice_both<4>* regslice_both_encoding_V_strb_V_U;
    regslice_both<1>* regslice_both_encoding_V_user_V_U;
    regslice_both<1>* regslice_both_encoding_V_last_V_U;
    regslice_both<1>* regslice_both_encoding_V_id_V_U;
    regslice_both<1>* regslice_both_encoding_V_dest_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > encoding_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp1_stage4;
    sc_signal< sc_lv<1> > icmp_ln25_reg_388;
    sc_signal< sc_lv<1> > icmp_ln883_reg_410;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<27> > p_0216_0_reg_175;
    sc_signal< sc_lv<5> > i_0_reg_188;
    sc_signal< sc_lv<9> > i1_0_reg_199;
    sc_signal< sc_lv<1> > icmp_ln17_fu_210_p2;
    sc_signal< sc_lv<1> > icmp_ln17_reg_359;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln17_reg_359_pp0_iter1_reg;
    sc_signal< sc_lv<5> > i_fu_216_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln20_fu_222_p1;
    sc_signal< sc_lv<64> > zext_ln20_reg_368;
    sc_signal< sc_lv<64> > zext_ln20_reg_368_pp0_iter1_reg;
    sc_signal< sc_lv<9> > codeword_length_hist_1_reg_378;
    sc_signal< sc_lv<27> > temp_V_fu_240_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln25_fu_248_p2;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state11_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<9> > i_4_fu_254_p2;
    sc_signal< sc_lv<9> > i_4_reg_392;
    sc_signal< sc_lv<5> > length_V_reg_402;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state7_pp1_stage1_iter0;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln883_fu_265_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_state8_pp1_stage2_iter0;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_lv<5> > first_codeword_V_add_1_reg_414;
    sc_signal< sc_lv<27> > first_codeword_V_q0;
    sc_signal< sc_lv<27> > out_reversed_V_1_reg_419;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_state9_pp1_stage3_iter0;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< sc_lv<27> > p_Result_s_fu_274_p4;
    sc_signal< sc_lv<27> > p_Result_s_reg_424;
    sc_signal< sc_lv<6> > ret_V_fu_287_p2;
    sc_signal< sc_lv<6> > ret_V_reg_430;
    sc_signal< sc_lv<3> > sub_ln556_fu_297_p2;
    sc_signal< sc_lv<3> > sub_ln556_reg_436;
    sc_signal< sc_lv<32> > result_data_V_fu_349_p1;
    sc_signal< bool > ap_block_state10_pp1_stage4_iter0;
    sc_signal< bool > ap_predicate_op68_write_state10;
    sc_signal< bool > ap_predicate_op70_write_state10;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_pp1_stage4_11001;
    sc_signal< sc_lv<27> > add_ln700_fu_354_p2;
    sc_signal< sc_lv<27> > add_ln700_reg_446;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state6;
    sc_signal< bool > ap_block_pp1_stage4_subdone;
    sc_signal< sc_lv<5> > first_codeword_V_address0;
    sc_signal< sc_logic > first_codeword_V_ce0;
    sc_signal< sc_logic > first_codeword_V_we0;
    sc_signal< sc_lv<27> > first_codeword_V_d0;
    sc_signal< sc_lv<9> > ap_phi_mux_i1_0_phi_fu_203_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln27_fu_260_p1;
    sc_signal< sc_lv<64> > zext_ln544_fu_270_p1;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< bool > ap_block_pp1_stage4_01001;
    sc_signal< sc_lv<26> > trunc_ln1503_fu_230_p1;
    sc_signal< sc_lv<26> > zext_ln1503_fu_227_p1;
    sc_signal< sc_lv<26> > add_ln1503_fu_234_p2;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_lv<6> > zext_ln215_fu_284_p1;
    sc_signal< sc_lv<3> > trunc_ln790_fu_293_p1;
    sc_signal< sc_lv<27> > zext_ln556_fu_310_p1;
    sc_signal< sc_lv<27> > zext_ln808_fu_318_p1;
    sc_signal< sc_lv<27> > r_V_fu_313_p2;
    sc_signal< sc_lv<27> > lshr_ln808_fu_321_p2;
    sc_signal< sc_lv<1> > p_Result_1_fu_303_p3;
    sc_signal< sc_lv<22> > trunc_ln796_fu_326_p1;
    sc_signal< sc_lv<22> > trunc_ln796_1_fu_330_p1;
    sc_signal< sc_lv<22> > select_ln796_fu_334_p3;
    sc_signal< sc_lv<27> > tmp_2_fu_342_p3;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > regslice_both_encoding_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<32> > encoding_TDATA_int;
    sc_signal< sc_logic > encoding_TVALID_int;
    sc_signal< sc_logic > encoding_TREADY_int;
    sc_signal< sc_logic > regslice_both_encoding_V_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_encoding_V_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_encoding_V_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_encoding_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_encoding_V_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_encoding_V_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_encoding_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_encoding_V_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_encoding_V_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_encoding_V_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_encoding_V_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_encoding_V_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_encoding_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_encoding_V_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_encoding_V_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_encoding_V_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_encoding_V_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_encoding_V_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_encoding_V_dest_V_U_vld_out;
    sc_signal< bool > ap_condition_308;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_pp1_stage1;
    static const sc_lv<9> ap_ST_fsm_pp1_stage2;
    static const sc_lv<9> ap_ST_fsm_pp1_stage3;
    static const sc_lv<9> ap_ST_fsm_pp1_stage4;
    static const sc_lv<9> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<27> ap_const_lv27_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<27> ap_const_lv27_1;
    static const sc_lv<32> ap_const_lv32_8;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1503_fu_234_p2();
    void thread_add_ln700_fu_354_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp1_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp1_stage4();
    void thread_ap_block_pp1_stage4_01001();
    void thread_ap_block_pp1_stage4_11001();
    void thread_ap_block_pp1_stage4_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp1_stage4_iter0();
    void thread_ap_block_state11_io();
    void thread_ap_block_state11_pp1_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state6_pp1_stage0_iter0();
    void thread_ap_block_state7_pp1_stage1_iter0();
    void thread_ap_block_state8_pp1_stage2_iter0();
    void thread_ap_block_state9_pp1_stage3_iter0();
    void thread_ap_condition_308();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state6();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i1_0_phi_fu_203_p4();
    void thread_ap_predicate_op68_write_state10();
    void thread_ap_predicate_op70_write_state10();
    void thread_ap_ready();
    void thread_codeword_length_histogram_V_address0();
    void thread_codeword_length_histogram_V_ce0();
    void thread_encoding_TDATA_blk_n();
    void thread_encoding_TDATA_int();
    void thread_encoding_TVALID();
    void thread_encoding_TVALID_int();
    void thread_first_codeword_V_address0();
    void thread_first_codeword_V_ce0();
    void thread_first_codeword_V_d0();
    void thread_first_codeword_V_we0();
    void thread_i_4_fu_254_p2();
    void thread_i_fu_216_p2();
    void thread_icmp_ln17_fu_210_p2();
    void thread_icmp_ln25_fu_248_p2();
    void thread_icmp_ln883_fu_265_p2();
    void thread_lshr_ln808_fu_321_p2();
    void thread_p_Result_1_fu_303_p3();
    void thread_p_Result_s_fu_274_p4();
    void thread_r_V_fu_313_p2();
    void thread_result_data_V_fu_349_p1();
    void thread_ret_V_fu_287_p2();
    void thread_select_ln796_fu_334_p3();
    void thread_sub_ln556_fu_297_p2();
    void thread_symbol_bits_V_address0();
    void thread_symbol_bits_V_ce0();
    void thread_temp_V_fu_240_p3();
    void thread_tmp_2_fu_342_p3();
    void thread_trunc_ln1503_fu_230_p1();
    void thread_trunc_ln790_fu_293_p1();
    void thread_trunc_ln796_1_fu_330_p1();
    void thread_trunc_ln796_fu_326_p1();
    void thread_zext_ln1503_fu_227_p1();
    void thread_zext_ln20_fu_222_p1();
    void thread_zext_ln215_fu_284_p1();
    void thread_zext_ln27_fu_260_p1();
    void thread_zext_ln544_fu_270_p1();
    void thread_zext_ln556_fu_310_p1();
    void thread_zext_ln808_fu_318_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
