// Verilog instantiation template created from schematic C:\Users\Anna\Desktop\Comp Org\Labs\Org05-08SCPU Design2020\Org05-08SCPU Design2020\Exp07\3180300155_TANGANNAYONGQI_07\ALU.sch - Mon Jun 08 00:51:01 2020
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   ALU UUT (
		.ALU_operation(    ), 
		.res(    ), 
		.zero(    ), 
		.overflow(    ), 
		.A(    ), 
		.B(    )
   );
