--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 446122 paths analyzed, 39501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.970ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOS/subfpb_internal_27 (SLICE_X56Y154.G2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/state_FSM_FFd12 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/subfpb_internal_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.970ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/state_FSM_FFd12 to tfm_inst/inst_CalculatePixOS/subfpb_internal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/state_FSM_FFd12
                                                       tfm_inst/inst_CalculatePixOS/state_FSM_FFd12
    SLICE_X43Y61.G1      net (fanout=37)       1.531   tfm_inst/inst_CalculatePixOS/state_FSM_FFd12
    SLICE_X43Y61.Y       Tilo                  0.194   divfpr<16>
                                                       tfm_inst/inst_CalculatePixOS/write_enable_mux00001116
    SLICE_X43Y61.F3      net (fanout=1)        0.483   tfm_inst/inst_CalculatePixOS/write_enable_mux00001116
    SLICE_X43Y61.X       Tilo                  0.194   divfpr<16>
                                                       tfm_inst/inst_CalculatePixOS/write_enable_mux000011111
    SLICE_X46Y65.F2      net (fanout=2)        0.902   tfm_inst/inst_CalculatePixOS/write_enable_mux000011111
    SLICE_X46Y65.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/addra<5>
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1_SW1
    SLICE_X50Y76.G4      net (fanout=1)        0.798   N3407
    SLICE_X50Y76.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/subfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1
    SLICE_X56Y154.G2     net (fanout=65)       4.905   tfm_inst/inst_CalculatePixOS/N0
    SLICE_X56Y154.CLK    Tgck                  0.213   tfm_inst/inst_CalculatePixOS/subfpb_internal<27>
                                                       tfm_inst/inst_CalculatePixOS/subfpb_internal_mux0000<27>1
                                                       tfm_inst/inst_CalculatePixOS/subfpb_internal_27
    -------------------------------------------------  ---------------------------
    Total                                      9.970ns (1.351ns logic, 8.619ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/state_FSM_FFd17 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/subfpb_internal_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.369ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/state_FSM_FFd17 to tfm_inst/inst_CalculatePixOS/subfpb_internal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.YQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/state_FSM_FFd17
                                                       tfm_inst/inst_CalculatePixOS/state_FSM_FFd17
    SLICE_X43Y61.F1      net (fanout=9)        1.607   tfm_inst/inst_CalculatePixOS/state_FSM_FFd17
    SLICE_X43Y61.X       Tilo                  0.194   divfpr<16>
                                                       tfm_inst/inst_CalculatePixOS/write_enable_mux000011111
    SLICE_X46Y65.F2      net (fanout=2)        0.902   tfm_inst/inst_CalculatePixOS/write_enable_mux000011111
    SLICE_X46Y65.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/addra<5>
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1_SW1
    SLICE_X50Y76.G4      net (fanout=1)        0.798   N3407
    SLICE_X50Y76.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/subfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1
    SLICE_X56Y154.G2     net (fanout=65)       4.905   tfm_inst/inst_CalculatePixOS/N0
    SLICE_X56Y154.CLK    Tgck                  0.213   tfm_inst/inst_CalculatePixOS/subfpb_internal<27>
                                                       tfm_inst/inst_CalculatePixOS/subfpb_internal_mux0000<27>1
                                                       tfm_inst/inst_CalculatePixOS/subfpb_internal_27
    -------------------------------------------------  ---------------------------
    Total                                      9.369ns (1.157ns logic, 8.212ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/state_FSM_FFd15 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/subfpb_internal_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.292ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/state_FSM_FFd15 to tfm_inst/inst_CalculatePixOS/subfpb_internal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y83.YQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/state_FSM_FFd15
                                                       tfm_inst/inst_CalculatePixOS/state_FSM_FFd15
    SLICE_X46Y65.G3      net (fanout=9)        2.232   tfm_inst/inst_CalculatePixOS/state_FSM_FFd15
    SLICE_X46Y65.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/addra<5>
                                                       tfm_inst/inst_CalculatePixOS/write_enable_mux00001114
    SLICE_X46Y65.F3      net (fanout=2)        0.219   tfm_inst/inst_CalculatePixOS/write_enable_mux00001114
    SLICE_X46Y65.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/addra<5>
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1_SW1
    SLICE_X50Y76.G4      net (fanout=1)        0.798   N3407
    SLICE_X50Y76.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/subfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1
    SLICE_X56Y154.G2     net (fanout=65)       4.905   tfm_inst/inst_CalculatePixOS/N0
    SLICE_X56Y154.CLK    Tgck                  0.213   tfm_inst/inst_CalculatePixOS/subfpb_internal<27>
                                                       tfm_inst/inst_CalculatePixOS/subfpb_internal_mux0000<27>1
                                                       tfm_inst/inst_CalculatePixOS/subfpb_internal_27
    -------------------------------------------------  ---------------------------
    Total                                      9.292ns (1.138ns logic, 8.154ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOS/subfpa_internal_28 (SLICE_X57Y110.BY), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/state_FSM_FFd12 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/subfpa_internal_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.901ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/state_FSM_FFd12 to tfm_inst/inst_CalculatePixOS/subfpa_internal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/state_FSM_FFd12
                                                       tfm_inst/inst_CalculatePixOS/state_FSM_FFd12
    SLICE_X43Y61.G1      net (fanout=37)       1.531   tfm_inst/inst_CalculatePixOS/state_FSM_FFd12
    SLICE_X43Y61.Y       Tilo                  0.194   divfpr<16>
                                                       tfm_inst/inst_CalculatePixOS/write_enable_mux00001116
    SLICE_X43Y61.F3      net (fanout=1)        0.483   tfm_inst/inst_CalculatePixOS/write_enable_mux00001116
    SLICE_X43Y61.X       Tilo                  0.194   divfpr<16>
                                                       tfm_inst/inst_CalculatePixOS/write_enable_mux000011111
    SLICE_X46Y65.F2      net (fanout=2)        0.902   tfm_inst/inst_CalculatePixOS/write_enable_mux000011111
    SLICE_X46Y65.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/addra<5>
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1_SW1
    SLICE_X50Y76.G4      net (fanout=1)        0.798   N3407
    SLICE_X50Y76.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/subfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1
    SLICE_X57Y120.F3     net (fanout=65)       3.233   tfm_inst/inst_CalculatePixOS/N0
    SLICE_X57Y120.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
    SLICE_X57Y110.BY     net (fanout=1)        0.574   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
    SLICE_X57Y110.CLK    Tsrck                 1.048   tfm_inst/inst_CalculatePixOS/subfpa_internal<28>
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_28
    -------------------------------------------------  ---------------------------
    Total                                      9.901ns (2.380ns logic, 7.521ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/state_FSM_FFd11 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/subfpa_internal_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.740ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/state_FSM_FFd11 to tfm_inst/inst_CalculatePixOS/subfpa_internal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y84.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/state_FSM_FFd11
                                                       tfm_inst/inst_CalculatePixOS/state_FSM_FFd11
    SLICE_X57Y146.F2     net (fanout=53)       5.578   tfm_inst/inst_CalculatePixOS/state_FSM_FFd11
    SLICE_X57Y146.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>4
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>4
    SLICE_X57Y120.G2     net (fanout=1)        0.970   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>4
    SLICE_X57Y120.Y      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>7
    SLICE_X57Y120.F1     net (fanout=1)        0.648   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>7
    SLICE_X57Y120.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
    SLICE_X57Y110.BY     net (fanout=1)        0.574   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
    SLICE_X57Y110.CLK    Tsrck                 1.048   tfm_inst/inst_CalculatePixOS/subfpa_internal<28>
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_28
    -------------------------------------------------  ---------------------------
    Total                                      9.740ns (1.970ns logic, 7.770ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/state_FSM_FFd17 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/subfpa_internal_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.300ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.869 - 1.906)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/state_FSM_FFd17 to tfm_inst/inst_CalculatePixOS/subfpa_internal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.YQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/state_FSM_FFd17
                                                       tfm_inst/inst_CalculatePixOS/state_FSM_FFd17
    SLICE_X43Y61.F1      net (fanout=9)        1.607   tfm_inst/inst_CalculatePixOS/state_FSM_FFd17
    SLICE_X43Y61.X       Tilo                  0.194   divfpr<16>
                                                       tfm_inst/inst_CalculatePixOS/write_enable_mux000011111
    SLICE_X46Y65.F2      net (fanout=2)        0.902   tfm_inst/inst_CalculatePixOS/write_enable_mux000011111
    SLICE_X46Y65.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/addra<5>
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1_SW1
    SLICE_X50Y76.G4      net (fanout=1)        0.798   N3407
    SLICE_X50Y76.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/subfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<0>1
    SLICE_X57Y120.F3     net (fanout=65)       3.233   tfm_inst/inst_CalculatePixOS/N0
    SLICE_X57Y120.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
    SLICE_X57Y110.BY     net (fanout=1)        0.574   tfm_inst/inst_CalculatePixOS/subfpa_internal_mux0000<28>13
    SLICE_X57Y110.CLK    Tsrck                 1.048   tfm_inst/inst_CalculatePixOS/subfpa_internal<28>
                                                       tfm_inst/inst_CalculatePixOS/subfpa_internal_28
    -------------------------------------------------  ---------------------------
    Total                                      9.300ns (2.186ns logic, 7.114ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk00000976 (SLICE_X43Y30.G1), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          inst_mulfp/blk00000976 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.698ns (Levels of Logic = 6)
  Clock Path Skew:      -0.167ns (1.699 - 1.866)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to inst_mulfp/blk00000976
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y89.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X43Y100.G2     net (fanout=487)      1.815   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X43Y100.Y      Tilo                  0.194   tfm_inst/mulfpb<9>52
                                                       tfm_inst/mulfpb<9>52_SW1
    SLICE_X43Y100.F3     net (fanout=1)        0.222   tfm_inst/mulfpb<9>52_SW1/O
    SLICE_X43Y100.X      Tilo                  0.194   tfm_inst/mulfpb<9>52
                                                       tfm_inst/mulfpb<9>52
    SLICE_X36Y99.G1      net (fanout=1)        1.508   tfm_inst/mulfpb<9>52
    SLICE_X36Y99.Y       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/divfpce_internal
                                                       tfm_inst/mulfpb<9>73_SW0
    SLICE_X36Y74.G3      net (fanout=1)        0.875   N2715
    SLICE_X36Y74.XMUX    Tif5x                 0.560   N4067
                                                       tfm_inst/mulfpb<9>107_SW02
                                                       tfm_inst/mulfpb<9>107_SW0_f5
    SLICE_X36Y56.F2      net (fanout=1)        1.159   N4067
    SLICE_X36Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal<17>
                                                       tfm_inst/mulfpb<9>107
    SLICE_X43Y30.G1      net (fanout=4)        2.210   mulfpb<9>
    SLICE_X43Y30.CLK     Tgck                  0.231   inst_mulfp/sig000000dc
                                                       inst_mulfp/blk00000626
                                                       inst_mulfp/blk00000976
    -------------------------------------------------  ---------------------------
    Total                                      9.698ns (1.909ns logic, 7.789ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_mulfp/blk00000976 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.323ns (Levels of Logic = 6)
  Clock Path Skew:      -0.168ns (1.699 - 1.867)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_mulfp/blk00000976
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y96.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X43Y100.G4     net (fanout=342)      1.440   tfm_inst/CalculateVirCompensated_mux
    SLICE_X43Y100.Y      Tilo                  0.194   tfm_inst/mulfpb<9>52
                                                       tfm_inst/mulfpb<9>52_SW1
    SLICE_X43Y100.F3     net (fanout=1)        0.222   tfm_inst/mulfpb<9>52_SW1/O
    SLICE_X43Y100.X      Tilo                  0.194   tfm_inst/mulfpb<9>52
                                                       tfm_inst/mulfpb<9>52
    SLICE_X36Y99.G1      net (fanout=1)        1.508   tfm_inst/mulfpb<9>52
    SLICE_X36Y99.Y       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/divfpce_internal
                                                       tfm_inst/mulfpb<9>73_SW0
    SLICE_X36Y74.G3      net (fanout=1)        0.875   N2715
    SLICE_X36Y74.XMUX    Tif5x                 0.560   N4067
                                                       tfm_inst/mulfpb<9>107_SW02
                                                       tfm_inst/mulfpb<9>107_SW0_f5
    SLICE_X36Y56.F2      net (fanout=1)        1.159   N4067
    SLICE_X36Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal<17>
                                                       tfm_inst/mulfpb<9>107
    SLICE_X43Y30.G1      net (fanout=4)        2.210   mulfpb<9>
    SLICE_X43Y30.CLK     Tgck                  0.231   inst_mulfp/sig000000dc
                                                       inst_mulfp/blk00000626
                                                       inst_mulfp/blk00000976
    -------------------------------------------------  ---------------------------
    Total                                      9.323ns (1.909ns logic, 7.414ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaCP_mux (FF)
  Destination:          inst_mulfp/blk00000976 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.051ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (1.699 - 1.778)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaCP_mux to inst_mulfp/blk00000976
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y110.YQ     Tcko                  0.360   tfm_inst/CalculateAlphaCP_mux
                                                       tfm_inst/CalculateAlphaCP_mux
    SLICE_X43Y100.F1     net (fanout=340)      1.564   tfm_inst/CalculateAlphaCP_mux
    SLICE_X43Y100.X      Tilo                  0.194   tfm_inst/mulfpb<9>52
                                                       tfm_inst/mulfpb<9>52
    SLICE_X36Y99.G1      net (fanout=1)        1.508   tfm_inst/mulfpb<9>52
    SLICE_X36Y99.Y       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/divfpce_internal
                                                       tfm_inst/mulfpb<9>73_SW0
    SLICE_X36Y74.G3      net (fanout=1)        0.875   N2715
    SLICE_X36Y74.XMUX    Tif5x                 0.560   N4067
                                                       tfm_inst/mulfpb<9>107_SW02
                                                       tfm_inst/mulfpb<9>107_SW0_f5
    SLICE_X36Y56.F2      net (fanout=1)        1.159   N4067
    SLICE_X36Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal<17>
                                                       tfm_inst/mulfpb<9>107
    SLICE_X43Y30.G1      net (fanout=4)        2.210   mulfpb<9>
    SLICE_X43Y30.CLK     Tgck                  0.231   inst_mulfp/sig000000dc
                                                       inst_mulfp/blk00000626
                                                       inst_mulfp/blk00000976
    -------------------------------------------------  ---------------------------
    Total                                      9.051ns (1.735ns logic, 7.316ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X5Y20.DIA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_9 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.803 - 0.841)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_9 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y164.YQ     Tcko                  0.313   dualmem_dina<7>
                                                       dualmem_dina_9
    RAMB16_X5Y20.DIA8    net (fanout=1)        0.308   dualmem_dina<9>
    RAMB16_X5Y20.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X5Y20.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_9 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.803 - 0.838)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_9 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y166.YQ     Tcko                  0.331   dualmem_addra<9>
                                                       dualmem_addra_9
    RAMB16_X5Y20.ADDRA13 net (fanout=2)        0.345   dualmem_addra<9>
    RAMB16_X5Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.009ns logic, 0.345ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X5Y20.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_4 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.803 - 0.841)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_4 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y165.YQ     Tcko                  0.331   dualmem_addra<4>
                                                       dualmem_addra_4
    RAMB16_X5Y20.ADDRA8  net (fanout=2)        0.356   dualmem_addra<4>
    RAMB16_X5Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.009ns logic, 0.356ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X5Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.970|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 446122 paths, 0 nets, and 68423 connections

Design statistics:
   Minimum period:   9.970ns{1}   (Maximum frequency: 100.301MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 12 17:33:49 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 730 MB



