// Seed: 4264595290
module module_0;
  id_1(
      .id_0(id_2), .id_1(id_3 > 1)
  );
  assign module_1.id_6 = 0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    module_1,
    id_16,
    id_17,
    id_18
);
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always begin : LABEL_0
    @(posedge 1) id_19 = 1;
    id_6 = 1;
    id_14 <= 1;
    id_19 <= id_6;
  end
  module_0 modCall_1 ();
endmodule
