// Seed: 3005258180
module module_0 (
    input tri0 id_0,
    output wire id_1,
    output wor id_2,
    output wand id_3,
    output wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri id_8,
    input wor id_9
    , id_11
);
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    output tri0 id_7,
    output uwire id_8,
    output tri1 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri id_12,
    input uwire id_13,
    output tri0 id_14,
    input supply0 id_15,
    output wand id_16
);
  and (id_7, id_15, id_13, id_10, id_12, id_2, id_0, id_5, id_6, id_3);
  module_0(
      id_6, id_11, id_4, id_16, id_1, id_5, id_13, id_12, id_16, id_15
  );
endmodule
