
ubuntu-preinstalled/rev:     file format elf32-littlearm


Disassembly of section .init:

0000081c <.init>:
 81c:	push	{r3, lr}
 820:	bl	d84 <abort@plt+0x3d0>
 824:	pop	{r3, pc}

Disassembly of section .plt:

00000828 <__cxa_finalize@plt-0x14>:
 828:	push	{lr}		; (str lr, [sp, #-4]!)
 82c:	ldr	lr, [pc, #4]	; 838 <__cxa_finalize@plt-0x4>
 830:	add	lr, pc, lr
 834:	ldr	pc, [lr, #8]!
 838:	andeq	r1, r1, ip, lsl #14

0000083c <__cxa_finalize@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1804]!	; 0x70c

00000848 <fputws@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1796]!	; 0x704

00000854 <free@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1788]!	; 0x6fc

00000860 <ferror@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1780]!	; 0x6f4

0000086c <_exit@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1772]!	; 0x6ec

00000878 <signal@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1764]!	; 0x6e4

00000884 <dcgettext@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1756]!	; 0x6dc

00000890 <fgetws@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1748]!	; 0x6d4

0000089c <realloc@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1740]!	; 0x6cc

000008a8 <textdomain@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1732]!	; 0x6c4

000008b4 <err@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1724]!	; 0x6bc

000008c0 <__fpending@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1716]!	; 0x6b4

000008cc <malloc@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1708]!	; 0x6ac

000008d8 <__libc_start_main@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1700]!	; 0x6a4

000008e4 <__gmon_start__@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1692]!	; 0x69c

000008f0 <getopt_long@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1684]!	; 0x694

000008fc <exit@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #69632	; 0x11000
 904:	ldr	pc, [ip, #1676]!	; 0x68c

00000908 <feof@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #69632	; 0x11000
 910:	ldr	pc, [ip, #1668]!	; 0x684

00000914 <warnx@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #69632	; 0x11000
 91c:	ldr	pc, [ip, #1660]!	; 0x67c

00000920 <__errno_location@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #69632	; 0x11000
 928:	ldr	pc, [ip, #1652]!	; 0x674

0000092c <__cxa_atexit@plt>:
 92c:			; <UNDEFINED> instruction: 0xe7fd4778
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #69632	; 0x11000
 938:	ldr	pc, [ip, #1640]!	; 0x668

0000093c <__printf_chk@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #69632	; 0x11000
 944:	ldr	pc, [ip, #1632]!	; 0x660

00000948 <__fprintf_chk@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #69632	; 0x11000
 950:	ldr	pc, [ip, #1624]!	; 0x658

00000954 <fclose@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #69632	; 0x11000
 95c:	ldr	pc, [ip, #1616]!	; 0x650

00000960 <setlocale@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1608]!	; 0x648

0000096c <wcslen@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1600]!	; 0x640

00000978 <warn@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1592]!	; 0x638

00000984 <fputc@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #69632	; 0x11000
 98c:	ldr	pc, [ip, #1584]!	; 0x630

00000990 <fopen64@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #69632	; 0x11000
 998:	ldr	pc, [ip, #1576]!	; 0x628

0000099c <bindtextdomain@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #69632	; 0x11000
 9a4:	ldr	pc, [ip, #1568]!	; 0x620

000009a8 <fputs@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #69632	; 0x11000
 9b0:	ldr	pc, [ip, #1560]!	; 0x618

000009b4 <abort@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #69632	; 0x11000
 9bc:	ldr	pc, [ip, #1552]!	; 0x610

Disassembly of section .text:

000009c0 <.text>:
 9c0:	blmi	fefd34c0 <abort@plt+0xfefd2b0c>
 9c4:	svcmi	0x00f0e92d
 9c8:	addlt	r4, r9, sl, ror r4
 9cc:	ldmibmi	sp!, {r0, r2, r3, r9, sl, lr}
 9d0:	andls	r4, r3, #135266304	; 0x8100000
 9d4:	ldmpl	r3, {r1, r2, sp}^
 9d8:			; <UNDEFINED> instruction: 0xf8df4479
 9dc:	strcs	r8, [r0], -ip, ror #5
 9e0:	ldmdavs	pc, {r1, r3, r4, r5, r7, sl, fp, lr}	; <UNPREDICTABLE>
 9e4:	movwls	r4, #21752	; 0x54f8
 9e8:	svc	0x00baf7ff
 9ec:			; <UNDEFINED> instruction: 0x464049b8
 9f0:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
 9f4:	svc	0x00d2f7ff
 9f8:			; <UNDEFINED> instruction: 0xf7ff4640
 9fc:	ldmmi	r5!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
 a00:			; <UNDEFINED> instruction: 0xf0004478
 a04:	strtmi	pc, [r1], -pc, lsr #21
 a08:	strls	r2, [r4], #-2
 a0c:	svc	0x0034f7ff
 a10:	andcs	r9, pc, r4, lsl #18
 a14:	svc	0x0030f7ff
 a18:	bmi	fec138dc <abort@plt+0xfec12f28>
 a1c:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
 a20:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
 a24:			; <UNDEFINED> instruction: 0xf7ff9600
 a28:	mcrrne	15, 6, lr, r3, cr4
 a2c:	ldmdacs	r6, {r2, r3, r5, ip, lr, pc}^
 a30:	stmibmi	fp!, {r1, r4, r8, ip, lr, pc}
 a34:	ldrtmi	r2, [r0], -r5, lsl #4
 a38:			; <UNDEFINED> instruction: 0xf7ff4479
 a3c:	stcls	15, cr14, [r3], {36}	; 0x24
 a40:	blmi	fea534e8 <abort@plt+0xfea52b34>
 a44:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
 a48:			; <UNDEFINED> instruction: 0x46016812
 a4c:			; <UNDEFINED> instruction: 0xf7ff2001
 a50:	shsub16mi	lr, r0, r6
 a54:	svc	0x0052f7ff
 a58:			; <UNDEFINED> instruction: 0xf0002868
 a5c:	stcls	0, cr8, [r3, #-836]	; 0xfffffcbc
 a60:	blmi	fe88927c <abort@plt+0xfe8888c8>
 a64:	stmibmi	r2!, {r4, r5, r9, sl, lr}
 a68:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
 a6c:			; <UNDEFINED> instruction: 0xf7ff681c
 a70:	blmi	fe73c6a0 <abort@plt+0xfe73bcec>
 a74:	stmiapl	fp!, {r0, r8, sp}^
 a78:			; <UNDEFINED> instruction: 0x4602681b
 a7c:			; <UNDEFINED> instruction: 0xf7ff4620
 a80:	andcs	lr, r1, r4, ror #30
 a84:	svc	0x003af7ff
 a88:	vst1.8	{d25-d26}, [pc], r3
 a8c:	blmi	fe650a94 <abort@plt+0xfe6500e0>
 a90:			; <UNDEFINED> instruction: 0xf8d358d3
 a94:			; <UNDEFINED> instruction: 0xf7ff8000
 a98:	bl	17c708 <abort@plt+0x17bd54>
 a9c:	strmi	r0, [r3], r8, lsl #9
 aa0:			; <UNDEFINED> instruction: 0xf0002800
 aa4:			; <UNDEFINED> instruction: 0xf8558104
 aa8:	blmi	fe4c0b50 <abort@plt+0xfe4c019c>
 aac:	vst1.8	{d25-d27}, [pc], r7
 ab0:	ldrbtmi	r5, [fp], #-1536	; 0xfffffa00
 ab4:	ldmiblt	r0!, {r1, r2, r8, r9, ip, pc}
 ab8:	ands	r9, pc, r4, lsl #8
 abc:			; <UNDEFINED> instruction: 0xf7ff4638
 ac0:	stmdacs	r0, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
 ac4:	addhi	pc, r1, r0, asr #32
 ac8:	ldmdavs	sl, {r0, r2, r8, r9, fp, ip, pc}
 acc:	svclt	0x000842ba
 ad0:	andle	r9, r3, r4, lsl #24
 ad4:	stcls	6, cr4, [r4], {56}	; 0x38
 ad8:	svc	0x003cf7ff
 adc:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
 ae0:			; <UNDEFINED> instruction: 0xf0002800
 ae4:	stmibmi	r5, {r1, r2, r7, pc}
 ae8:			; <UNDEFINED> instruction: 0xf7ff4479
 aec:	stcne	15, cr14, [r3, #-328]!	; 0xfffffeb8
 af0:	strmi	r9, [r7], -r4, lsl #6
 af4:	rsbsle	r2, r0, r0, lsl #16
 af8:	movwls	r6, #26659	; 0x6823
 afc:	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
 b00:			; <UNDEFINED> instruction: 0x4631463a
 b04:			; <UNDEFINED> instruction: 0xf7ff4658
 b08:	stmdacs	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
 b0c:			; <UNDEFINED> instruction: 0x4658d0d6
 b10:	svc	0x002cf7ff
 b14:	stmdacs	r0, {r2, r9, sl, lr}
 b18:	bl	34ee8 <abort@plt+0x34534>
 b1c:			; <UNDEFINED> instruction: 0xf85b0509
 b20:	adceq	r3, sp, r5, lsr #32
 b24:			; <UNDEFINED> instruction: 0xd1272b0a
 b28:	b	13f8c48 <abort@plt+0x13f8294>
 b2c:	ldrbmi	r0, [r8], -r6, asr #21
 b30:	stmdaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
 b34:			; <UNDEFINED> instruction: 0xf7ff4651
 b38:			; <UNDEFINED> instruction: 0xf1baeeb2
 b3c:	svclt	0x00180300
 b40:	stmdacs	r0, {r0, r8, r9, sp}
 b44:	movwcs	fp, #3864	; 0xf18
 b48:	blcs	1255c <abort@plt+0x11ba8>
 b4c:	adchi	pc, r9, r0, asr #32
 b50:	tstmi	r0, r6, lsr #32	; <UNPREDICTABLE>
 b54:	addeq	lr, r4, r0, lsl #22
 b58:			; <UNDEFINED> instruction: 0xf7ff463a
 b5c:	orrslt	lr, r0, #2464	; 0x9a0
 b60:			; <UNDEFINED> instruction: 0xf7ff4658
 b64:	bl	3c77c <abort@plt+0x3bdc8>
 b68:	strmi	r0, [r4], -r9, lsl #10
 b6c:	eorcc	pc, r5, fp, asr r8	; <UNPREDICTABLE>
 b70:	blcs	280e2c <abort@plt+0x280478>
 b74:	strbmi	sp, [r6], -r1, lsr #32
 b78:			; <UNDEFINED> instruction: 0xf7ff4638
 b7c:	stmdacs	r0, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
 b80:			; <UNDEFINED> instruction: 0xf85bd0d3
 b84:	blcs	28cba0 <abort@plt+0x28c1ec>
 b88:	stmdaeq	r0!, {r1, r2, r4, ip, lr, pc}^
 b8c:	bl	2f4bc4 <abort@plt+0x2f4210>
 b90:	bl	2c1da8 <abort@plt+0x2c13f4>
 b94:	ldrbmi	r0, [fp], -r0, lsl #1
 b98:	stcne	8, cr15, [r4, #-336]	; 0xfffffeb0
 b9c:			; <UNDEFINED> instruction: 0xf843681a
 ba0:	addmi	r1, r3, #4, 22	; 0x1000
 ba4:	mvnsle	r6, r2, lsr #32
 ba8:	ldrbmi	r9, [r8], -r3, lsl #20
 bac:	ldmpl	r3, {r2, r4, r6, r8, r9, fp, lr}^
 bb0:			; <UNDEFINED> instruction: 0xf7ff6819
 bb4:	str	lr, [r3, sl, asr #28]!
 bb8:	movwcs	r4, #1712	; 0x6b0
 bbc:			; <UNDEFINED> instruction: 0xf84b4646
 bc0:	stccc	0, cr3, [r1], {36}	; 0x24
 bc4:	strbmi	lr, [r6], -r1, ror #15
 bc8:	stmdami	lr, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
 bcc:	ldrbtmi	r9, [r8], #-2310	; 0xfffff6fa
 bd0:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
 bd4:	movwls	r2, #29441	; 0x7301
 bd8:	stmdbmi	fp, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
 bdc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
 be0:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
 be4:			; <UNDEFINED> instruction: 0xf7ff6821
 be8:	movwcs	lr, #7880	; 0x1ec8
 bec:	movwls	r9, #31748	; 0x7c04
 bf0:			; <UNDEFINED> instruction: 0x4658e774
 bf4:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 bf8:	andlt	r9, r9, r7, lsl #16
 bfc:	svchi	0x00f0e8bd
 c00:	andcs	r9, r5, #3, 26	; 0xc0
 c04:			; <UNDEFINED> instruction: 0x46304b3e
 c08:	stmiapl	fp!, {r6, r8, fp, lr}^
 c0c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
 c10:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
 c14:	tstcs	r1, r3, lsr fp
 c18:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
 c1c:	strtmi	r4, [r0], -r2, lsl #12
 c20:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
 c24:	andcs	r4, sl, r1, lsr #12
 c28:	mcr	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 c2c:	andcs	r4, r5, #56, 18	; 0xe0000
 c30:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
 c34:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 c38:			; <UNDEFINED> instruction: 0xf7ff4621
 c3c:	ldmdbmi	r5!, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
 c40:	ldrtmi	r2, [r0], -r5, lsl #4
 c44:			; <UNDEFINED> instruction: 0xf7ff4479
 c48:			; <UNDEFINED> instruction: 0x4621ee1e
 c4c:	mcr	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 c50:	andcs	r4, r5, #802816	; 0xc4000
 c54:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
 c58:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
 c5c:	andcs	r4, r5, #770048	; 0xbc000
 c60:			; <UNDEFINED> instruction: 0x46034479
 c64:	movwls	r4, #13872	; 0x3630
 c68:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 c6c:	bmi	b53124 <abort@plt+0xb52770>
 c70:	tstls	r0, r9, ror r4
 c74:	ldrbtmi	r4, [sl], #-2348	; 0xfffff6d4
 c78:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
 c7c:	andcs	r9, r1, r1
 c80:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
 c84:	andcs	r4, r5, #671744	; 0xa4000
 c88:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
 c8c:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
 c90:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
 c94:	andcs	r4, r1, r1, lsl #12
 c98:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
 c9c:			; <UNDEFINED> instruction: 0xf7ff4630
 ca0:	stmdbmi	r4!, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
 ca4:	andcs	r4, r1, r2, asr r6
 ca8:			; <UNDEFINED> instruction: 0xf7ff4479
 cac:	stmdbmi	r2!, {r2, r9, sl, fp, sp, lr, pc}
 cb0:	andmi	pc, r0, #1325400064	; 0x4f000000
 cb4:	ldrbtmi	r2, [r9], #-1
 cb8:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
 cbc:	andeq	r1, r1, r8, ror r5
 cc0:	andeq	r0, r0, r4, lsr #1
 cc4:	andeq	r0, r0, r4, lsl #13
 cc8:	andeq	r0, r0, r0, asr #11
 ccc:	andeq	r0, r0, r9, asr r4
 cd0:	muleq	r0, lr, r5
 cd4:	andeq	r0, r0, r1, asr r4
 cd8:	strdeq	r1, [r1], -sl
 cdc:	andeq	r0, r0, lr, lsl #11
 ce0:	andeq	r0, r0, ip, ror r5
 ce4:	strheq	r0, [r0], -r4
 ce8:	andeq	r0, r0, sl, ror r5
 cec:	muleq	r0, ip, r0
 cf0:	andeq	r0, r0, sl, lsr #12
 cf4:	muleq	r0, r8, r0
 cf8:	ldrdeq	r0, [r0], -r6
 cfc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 d00:	andeq	r0, r0, ip, lsr #1
 d04:	andeq	r0, r0, sl, lsl r5
 d08:	strdeq	r0, [r0], -lr
 d0c:	andeq	r0, r0, r4, asr #7
 d10:			; <UNDEFINED> instruction: 0x000003be
 d14:	andeq	r0, r0, ip, asr #7
 d18:	andeq	r0, r0, r6, asr #7
 d1c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 d20:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 d24:	andeq	r0, r0, sl, asr #7
 d28:	ldrdeq	r0, [r0], -r2
 d2c:	andeq	r0, r0, r6, ror #7
 d30:	strdeq	r0, [r0], -sl
 d34:	andeq	r0, r0, r4, lsl r4
 d38:	andeq	r0, r0, r6, lsl #8
 d3c:	bleq	3ce80 <abort@plt+0x3c4cc>
 d40:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 d44:	strbtmi	fp, [sl], -r2, lsl #24
 d48:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 d4c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 d50:	ldrmi	sl, [sl], #776	; 0x308
 d54:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 d58:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 d5c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 d60:			; <UNDEFINED> instruction: 0xf85a4b06
 d64:	stmdami	r6, {r0, r1, ip, sp}
 d68:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 d6c:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
 d70:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 d74:	ldrdeq	r1, [r1], -r0
 d78:	andeq	r0, r0, ip, lsl #1
 d7c:	andeq	r0, r0, r8, lsr #1
 d80:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 d84:	ldr	r3, [pc, #20]	; da0 <abort@plt+0x3ec>
 d88:	ldr	r2, [pc, #20]	; da4 <abort@plt+0x3f0>
 d8c:	add	r3, pc, r3
 d90:	ldr	r2, [r3, r2]
 d94:	cmp	r2, #0
 d98:	bxeq	lr
 d9c:	b	8e4 <__gmon_start__@plt>
 da0:			; <UNDEFINED> instruction: 0x000111b0
 da4:	andeq	r0, r0, r0, lsr #1
 da8:	blmi	1d2dc8 <abort@plt+0x1d2414>
 dac:	bmi	1d1f94 <abort@plt+0x1d15e0>
 db0:	addmi	r4, r3, #2063597568	; 0x7b000000
 db4:	andle	r4, r3, sl, ror r4
 db8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 dbc:	ldrmi	fp, [r8, -r3, lsl #2]
 dc0:	svclt	0x00004770
 dc4:	andeq	r1, r1, r8, asr r2
 dc8:	andeq	r1, r1, r4, asr r2
 dcc:	andeq	r1, r1, ip, lsl #3
 dd0:	muleq	r0, r4, r0
 dd4:	stmdbmi	r9, {r3, fp, lr}
 dd8:	bmi	251fc0 <abort@plt+0x25160c>
 ddc:	bne	251fc8 <abort@plt+0x251614>
 de0:	svceq	0x00cb447a
 de4:			; <UNDEFINED> instruction: 0x01a1eb03
 de8:	andle	r1, r3, r9, asr #32
 dec:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 df0:	ldrmi	fp, [r8, -r3, lsl #2]
 df4:	svclt	0x00004770
 df8:	andeq	r1, r1, ip, lsr #4
 dfc:	andeq	r1, r1, r8, lsr #4
 e00:	andeq	r1, r1, r0, ror #2
 e04:	strheq	r0, [r0], -r8
 e08:	blmi	2ae230 <abort@plt+0x2ad87c>
 e0c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 e10:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 e14:	blmi	26f3c8 <abort@plt+0x26ea14>
 e18:	ldrdlt	r5, [r3, -r3]!
 e1c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 e20:			; <UNDEFINED> instruction: 0xf7ff6818
 e24:			; <UNDEFINED> instruction: 0xf7ffed0c
 e28:	blmi	1c0d2c <abort@plt+0x1c0378>
 e2c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 e30:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 e34:	strdeq	r1, [r1], -r6
 e38:	andeq	r1, r1, r0, lsr r1
 e3c:	muleq	r0, r0, r0
 e40:	andeq	r1, r1, r2, ror #3
 e44:	ldrdeq	r1, [r1], -r6
 e48:	svclt	0x0000e7c4
 e4c:	strlt	r2, [r8, #-0]
 e50:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
 e54:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
 e58:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
 e5c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
 e60:			; <UNDEFINED> instruction: 0xf7ff4620
 e64:	strmi	lr, [r7], -lr, lsr #26
 e68:			; <UNDEFINED> instruction: 0xf7ff4620
 e6c:			; <UNDEFINED> instruction: 0x4606ecfa
 e70:			; <UNDEFINED> instruction: 0xf7ff4620
 e74:			; <UNDEFINED> instruction: 0x4604ed70
 e78:			; <UNDEFINED> instruction: 0xb128bb66
 e7c:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
 e80:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
 e84:	tstle	r7, r9, lsl #22
 e88:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
 e8c:			; <UNDEFINED> instruction: 0x4620681c
 e90:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
 e94:	strtmi	r4, [r0], -r6, lsl #12
 e98:	stcl	7, cr15, [r2], #1020	; 0x3fc
 e9c:	strtmi	r4, [r0], -r5, lsl #12
 ea0:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
 ea4:	bllt	f526bc <abort@plt+0xf51d08>
 ea8:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
 eac:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
 eb0:	blcs	25aec4 <abort@plt+0x25a510>
 eb4:	ldfltp	f5, [r8, #44]!	; 0x2c
 eb8:	rscle	r2, r5, r0, lsr #22
 ebc:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
 ec0:	andcs	r2, r0, r5, lsl #4
 ec4:			; <UNDEFINED> instruction: 0xf7ff4479
 ec8:			; <UNDEFINED> instruction: 0xf7ffecde
 ecc:	andcs	lr, r1, r6, asr sp
 ed0:	stcl	7, cr15, [ip], {255}	; 0xff
 ed4:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
 ed8:	stccs	8, cr6, [r0], {3}
 edc:	blcs	835694 <abort@plt+0x834ce0>
 ee0:	andvs	fp, r4, r8, lsl pc
 ee4:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
 ee8:	andcs	r2, r0, r5, lsl #4
 eec:			; <UNDEFINED> instruction: 0xf7ff4479
 ef0:			; <UNDEFINED> instruction: 0xf7ffecca
 ef4:			; <UNDEFINED> instruction: 0xe7eaed10
 ef8:	mvnle	r2, r0, lsl #16
 efc:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
 f00:	blcs	81af14 <abort@plt+0x81a560>
 f04:	andvs	fp, r4, r8, lsl pc
 f08:	svclt	0x0000e7e1
 f0c:	andeq	r1, r1, r6, ror #1
 f10:	andeq	r0, r0, ip, lsr #1
 f14:	muleq	r0, ip, r0
 f18:	strheq	r0, [r0], -r8
 f1c:	muleq	r0, r0, r0
 f20:	mvnsmi	lr, #737280	; 0xb4000
 f24:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 f28:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 f2c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 f30:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
 f34:	blne	1d92130 <abort@plt+0x1d9177c>
 f38:	strhle	r1, [sl], -r6
 f3c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 f40:	svccc	0x0004f855
 f44:	strbmi	r3, [sl], -r1, lsl #8
 f48:	ldrtmi	r4, [r8], -r1, asr #12
 f4c:	adcmi	r4, r6, #152, 14	; 0x2600000
 f50:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 f54:	svclt	0x000083f8
 f58:	andeq	r0, r1, r6, ror #29
 f5c:	ldrdeq	r0, [r1], -ip
 f60:	svclt	0x00004770
 f64:	tstcs	r0, r2, lsl #22
 f68:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
 f6c:	ldcllt	7, cr15, [lr], {255}	; 0xff
 f70:	muleq	r1, r8, r0

Disassembly of section .fini:

00000f74 <.fini>:
 f74:	push	{r3, lr}
 f78:	pop	{r3, pc}
