date wed 20 nov 1996 201234 gmt  server apache111  contenttype texthtml  contentlength 5354  lastmodified wed 25 sep 1996 223747 gmt               formal methods in system design and verification           university of utah   department of computer science           the utah verifier uv project formal methods in system design and verification      the uv cartoon            synopsis          the process of designing modern digital hardware systems  eg multiprocessors is quite challenging in many ways  especially in terms of correctness problems that must be  solved projects in this area last several years with large  group sizes and constantly face changing requirements  personnel turnover as well as newly unearthed and often  unanticipated facts applying todays verification tools to  verify entire systems of this nature requires inordinate  amounts of human effort as well as computer resources          under a darpa award the utah verifier uv project hopes  to address and solve some of the problems in making formal  verification techniques apply to problems of industrial scale  our ideas are being developed in the context of real systems projects such as   avalanche   specific activities to date include efficient explicit enumeration methods  based on new partialorder reduction methods and model checking of nontrivial  industrial bus specifications specific activities planned include  creation of the following suite of verification tools explained below        the uv system block diagram               pv a protocol verifier           pv will accept descriptions in an extended subset of the  protocol modeling language promela   with key extensions in the area of incorporating  abstract data types and uninterpreted functions  it will employ efficient  onthefly explicit enumeration algorithms  a unique feature of pv will be its support  for refining highlevel protocol descriptions  that assume infinitely sized communication buffers to  those that use finite andor shared buffers         cv a cyclelevel verifier           cv will accept descriptions  in an extended subset of verilog with  key extensions in the area of incorporating  abstract data types  it will perform implicit enumeration efficiently using  recently developed graph representations of logic functions  such as multiway decision graphs corella et al  cv will also support many pragmatically motivated  features including a facility to accept test vectors from  pv for crossvalidating the pv and cv models         sv a switchlevel verifier           sv will feature the use of   parametric forms of boolean expressions   investigated by us  for incorporating input constraints into  symbolic simulation vectors  the verification conditions to be established by sv  through symbolic simulation will be derived from   the very same descriptions provided to the cv tool         db a designrequirements base           db will be shared by members of the project group  the core of db will be based on the pvs verification  system from sri the expressive power of the pvs theory description  language will permit design requirements to be captured at a high level  of abstraction and also permit future extensions  to exploit pvss full power it will also permit the  state transition relation in pv and cv to be translated  into pvs to prove key system properties  db will also have facilities to translate assertions in its  design requirementsbase into assertions to be verified  by the pv mainly for protocol and cv  mainly for datalayout and cyclelevel details  tools to ensure consistency  between the models  a valuable aspect of this organization is that it will permit  regression verification runs after design changes  the db tool will have a hypertextbased api allowing designers  to pursue links to various pieces of the specification         benchmark examples           benchmark examples cutting across several hierarchical levels of  abstraction will be released   a key verification benchmarksuite delivered will be  a distributed shared memory cache protocol and its refinement through   a hardware realization using an industrial bus and a routing network  the refinement of the bus transactions the refinement of the bus  arbitration schemes and flow control all the way down to the bus  interface logic          further details           prospective graduate students  and postdoctoral fellows are encouraged to contact ganeshcsutahedu  see    for further details                  faculty        ganesh gopalakrishnan      alan davis                   students    ratan nalumasu          ravi hosabettu                                  
