#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Nov 23 15:46:37 2015
# Process ID: 11904
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.runs/synth_1/myCORDIC_full_v1_0.vds
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source myCORDIC_full_v1_0.tcl -notrace
Command: synth_design -top myCORDIC_full_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 245.016 ; gain = 68.547
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port d is neither a static name nor a globally static expression [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:75]
INFO: [Synth 8-638] synthesizing module 'myCORDIC_full_v1_0' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:80]
	Parameter C_S00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 's00_axi_awuser' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:43]
WARNING: [Synth 8-506] null port 's00_axi_wuser' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:49]
WARNING: [Synth 8-506] null port 's00_axi_buser' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:54]
WARNING: [Synth 8-506] null port 's00_axi_aruser' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:67]
WARNING: [Synth 8-506] null port 's00_axi_ruser' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:74]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:107]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:113]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:118]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:131]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:138]
INFO: [Synth 8-3491] module 'myCORDIC_full_v1_0_S00_AXI' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:5' bound to instance 'myCORDIC_full_v1_0_S00_AXI_inst' of component 'myCORDIC_full_v1_0_S00_AXI' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'myCORDIC_full_v1_0_S00_AXI' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:168]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:67]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:86]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:100]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:137]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:158]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:273]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:279]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:287]
	Parameter TYPO bound to: FIFO - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myAXI_IP' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd:5' bound to instance 'gIP' of component 'myAXI_IP' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:578]
INFO: [Synth 8-638] synthesizing module 'myAXI_IP' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd:45]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-3819] Generic 'typo' not present in instantiated entity will be ignored [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:578]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'my_AXIfifo' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:10' bound to instance 'th' of component 'my_AXIfifo' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd:88]
INFO: [Synth 8-638] synthesizing module 'my_AXIfifo' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:126]
INFO: [Synth 8-3491] module 'cordic_ip' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:6' bound to instance 'ci' of component 'cordic_ip' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:148]
INFO: [Synth 8-638] synthesizing module 'cordic_ip' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:15]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:17' bound to instance 'II_Reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:56]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
INFO: [Synth 8-3491] module 'CORDIC_FP_top' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:8' bound to instance 'CORDIC' of component 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:66]
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:16]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:4' bound to instance 'muxX' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:4' bound to instance 'muxY' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:90]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:4' bound to instance 'muxZ' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'mux_2to1__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:12]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized1' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized3' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized3' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized5' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized5' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:148]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/CORDIC_FP_top.vhd:16]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:17' bound to instance 'OI_Reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:74]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized7' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized7' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_rege.vhd:25]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:4' bound to instance 'OI_Mux' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:82]
INFO: [Synth 8-638] synthesizing module 'mux_2to1__parameterized4' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:12]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1__parameterized4' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/mux_2to1.vhd:12]
WARNING: [Synth 8-3848] Net owren in module/entity cordic_ip does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:12]
WARNING: [Synth 8-3848] Net irden in module/entity cordic_ip does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:12]
WARNING: [Synth 8-3848] Net s in module/entity cordic_ip does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:46]
WARNING: [Synth 8-3848] Net Ebuff in module/entity cordic_ip does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:46]
WARNING: [Synth 8-3848] Net start in module/entity cordic_ip does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:46]
WARNING: [Synth 8-3848] Net Eri in module/entity cordic_ip does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'cordic_ip' (8#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/edit_myCORDIC_full_v1_0.srcs/sources_1/new/cordic_ip.vhd:15]
	Parameter COUNT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_genpulse_sclr' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd:18' bound to instance 'c1' of component 'my_genpulse_sclr' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:194]
INFO: [Synth 8-638] synthesizing module 'my_genpulse_sclr' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd:26]
	Parameter COUNT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_genpulse_sclr' (9#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_genpulse_sclr.vhd:26]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'FIFO18E1_inst' to cell 'FIFO18E1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:246]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'FIFO18E1_inst' to cell 'FIFO18E1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'my_AXIfifo' (10#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/my_AXIfifo.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'myAXI_IP' (11#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/myCORDIC_full_1.0/hdl/myAXI_IP.vhd:45]
WARNING: [Synth 8-3848] Net axi_rresp in module/entity myCORDIC_full_v1_0_S00_AXI does not have driver. [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'myCORDIC_full_v1_0_S00_AXI' (12#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0_S00_AXI.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'myCORDIC_full_v1_0' (13#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab5/ip_repo/mycordic_full_1.0/hdl/myCORDIC_full_v1_0.vhd:80]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 279.109 ; gain = 102.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 279.109 ; gain = 102.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 279.109 ; gain = 102.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "aw_wrap_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ar_wrap_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 331.711 ; gain = 155.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 78    
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 56    
	   2 Input      1 Bit         XORs := 59    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 119   
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module mux_2to1__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module my_rege__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
Module CORDIC_FP_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
Module my_rege__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module mux_2to1__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module my_genpulse_sclr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module my_AXIfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module myCORDIC_full_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 421.238 ; gain = 244.770
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awsize[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awsize[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awsize[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awlock
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awcache[3]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awcache[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awcache[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awcache[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awqos[3]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awqos[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awqos[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awqos[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awregion[3]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awregion[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awregion[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_awregion[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arsize[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arsize[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arsize[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arlock
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arcache[3]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arcache[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arcache[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arcache[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arqos[3]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arqos[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arqos[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arqos[0]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arregion[3]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arregion[2]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arregion[1]
WARNING: [Synth 8-3331] design myCORDIC_full_v1_0 has unconnected port s00_axi_arregion[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 422.547 ; gain = 246.078
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 422.547 ; gain = 246.078

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/i_reg[4] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/i_reg[3] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/i_reg[2] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/i_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/i_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/state_y_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/state_y_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Y_reg/Qt_reg[3] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Y_reg/Qt_reg[2] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Y_reg/Qt_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Y_reg/Qt_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[15] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[14] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[13] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[12] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[11] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[10] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[9] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[8] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[7] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[6] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[5] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[4] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[3] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[2] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_Z_reg/Qt_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_X_reg/Qt_reg[3] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_X_reg/Qt_reg[2] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_X_reg/Qt_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/CORDIC/data_X_reg/Qt_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[31] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[30] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[29] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[28] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[27] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[26] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[25] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[24] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[23] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[22] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[21] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[20] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[19] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[18] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[17] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[16] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[15] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[14] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[13] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[12] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[11] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[10] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[9] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[8] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[7] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[6] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[5] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[4] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[3] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[2] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/OI_Reg/Qt_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/axi_rresp_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/axi_rresp_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awlen_cntr_reg[7] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awlen_cntr_reg[6] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awlen_cntr_reg[5] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awlen_cntr_reg[4] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awlen_cntr_reg[3] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awlen_cntr_reg[2] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awlen_cntr_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awlen_cntr_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awaddr_reg[5] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awaddr_reg[4] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awaddr_reg[3] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awaddr_reg[2] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_araddr_reg[5] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_araddr_reg[4] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_araddr_reg[3] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_araddr_reg[2] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module myCORDIC_full_v1_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 441.105 ; gain = 264.637
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 441.105 ; gain = 264.637

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 441.105 ; gain = 264.637
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 441.105 ; gain = 264.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[31] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[30] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[29] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[28] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[27] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[26] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[25] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[24] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[23] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[22] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[21] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[20] ) is unused and will be removed from module myCORDIC_full_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myCORDIC_full_v1_0_S00_AXI_inst/gIP/th/ci/II_Reg/Qt_reg[19] ) is unused and will be removed from module myCORDIC_full_v1_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 441.164 ; gain = 264.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 441.164 ; gain = 264.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 441.164 ; gain = 264.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 441.164 ; gain = 264.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 441.164 ; gain = 264.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 441.164 ; gain = 264.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     1|
|3     |FIFO18E1 |     2|
|4     |LUT1     |     3|
|5     |LUT2     |     5|
|6     |LUT3     |     5|
|7     |LUT4     |    16|
|8     |LUT5     |     7|
|9     |LUT6     |    10|
|10    |FDCE     |     6|
|11    |FDRE     |    16|
|12    |IBUF     |    50|
|13    |OBUF     |    44|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |   166|
|2     |  myCORDIC_full_v1_0_S00_AXI_inst |myCORDIC_full_v1_0_S00_AXI |    71|
|3     |    gIP                           |myAXI_IP                   |    25|
|4     |      th                          |my_AXIfifo                 |    25|
|5     |        c1                        |my_genpulse_sclr           |    11|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 441.164 ; gain = 264.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 253 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 441.164 ; gain = 249.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 441.164 ; gain = 264.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 498.676 ; gain = 307.926
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 498.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 15:46:59 2015...
