`timescale 1ns / 1ps

module tb_aes_ctr_top;

    // --- ì‹œë®¬ë ˆì´ì…˜ íŒŒë¼ë¯¸í„° ---
    localparam CLK_FREQ      = 100_000_000;
    localparam BAUD_RATE     = 115200;
    localparam CLK_PERIOD_NS = 10;
    localparam BIT_CYCLES    = CLK_FREQ / BAUD_RATE;
    localparam BIT_PERIOD_NS = BIT_CYCLES * CLK_PERIOD_NS;

    // --- DUT ì—°ê²° ì‹ í˜¸ ---
    reg  CLK100MHZ;
    reg  rst;
    reg  uart_rxd;
    wire uart_txd;

    // --- í…ŒìŠ¤íŠ¸ ë²¡í„° (ì „ì†¡ìš©) ---
    reg [127:0] tb_key   = 128'h2b7e151628aed2a6abf7158809cf4f3c;
    reg [127:0] tb_nonce = 128'hf0f1f2f3f4f5f6f7f8f9fafbfcfdfeff;
    reg [127:0] tb_pt1   = 128'h6bc1bee22e409f96e93d7e117393172a;
    reg [127:0] tb_pt2   = 128'hae2d8a571e03ac9c9eb76fac45af8e51;
    
    // --- ìˆ˜ì‹  ë°ì´í„° ì €ì¥ìš© ---
    reg [127:0] received_ct1;
    reg [127:0] received_ct2;

    // --- DUT ì¸ìŠ¤í„´ìŠ¤ ---
    top uut (
        .CLK100MHZ(CLK100MHZ),
        .rst(rst),
        .uart_rxd(uart_rxd),
        .uart_txd(uart_txd)
    );
    
    // --- 1. í´ëŸ­ ìƒì„± ---
    always # (CLK_PERIOD_NS / 2) CLK100MHZ = ~CLK100MHZ;

    // --- 2. ë©”ì¸ í…ŒìŠ¤íŠ¸ ì‹œí€€ìŠ¤ ---
    initial begin
        $display("\nDUT: í…ŒìŠ¤íŠ¸ ì‹œì‘. ë¦¬ì…‹...");
        // (initial ë¸”ë¡ì˜ CLK100MHZ = 0; ë¼ì¸ ì‚­ì œë¨)
        rst = 1; 
        uart_rxd = 1; // IDLE (High)
        # (CLK_PERIOD_NS * 20);
        rst = 0;
        # (CLK_PERIOD_NS * 100);

        // (PC) 1. í‚¤ ì „ì†¡
        $display("DUT: [S_RECV_KEY] 16ë°”ì´íŠ¸ í‚¤ ì „ì†¡...");
        send_block(tb_key);
        
        // (PC) 2. Nonce ì „ì†¡
        $display("DUT: [S_RECV_NONCE] 16ë°”ì´íŠ¸ Nonce ì „ì†¡...");
        send_block(tb_nonce);
        
        // (PC) 3. í‰ë¬¸ 1 ì „ì†¡
        $display("DUT: [S_RECV_PT] 16ë°”ì´íŠ¸ í‰ë¬¸ 1 ì „ì†¡...");
        send_block(tb_pt1);

        // (PC) 4. ì•”í˜¸ë¬¸ 1 ìˆ˜ì‹ 
        $display("DUT: [S_SEND_CT] 16ë°”ì´íŠ¸ ì•”í˜¸ë¬¸ 1 ìˆ˜ì‹  ëŒ€ê¸°...");
        receive_block(received_ct1);

        // (PC) 5. í‰ë¬¸ 2 ì „ì†¡
        $display("DUT: [S_RECV_PT] 16ë°”ì´íŠ¸ í‰ë¬¸ 2 ì „ì†¡...");
        send_block(tb_pt2);

        // (PC) 6. ì•”í˜¸ë¬¸ 2 ìˆ˜ì‹ 
        $display("DUT: [S_SEND_CT] 16ë°”ì´íŠ¸ ì•”í˜¸ë¬¸ 2 ìˆ˜ì‹  ëŒ€ê¸°...");
        receive_block(received_ct2);
        
        # (BIT_PERIOD_NS * 2); // ì—¬ìœ  ì‹œê°„

        $display("\n--- ì‹œë®¬ë ˆì´ì…˜ ì¢…ë£Œ ---");
        $display(" - ìˆ˜ì‹ ëœ CT1: %h", received_ct1);
        $display(" - ìˆ˜ì‹ ëœ CT2: %h", received_ct2);

        $finish;
    end

    // --- (íƒœìŠ¤í¬) 16ë°”ì´íŠ¸ ë¸”ë¡ ì „ì†¡ ---
    task send_block;
        input [127:0] data_in;
        reg [7:0] temp_byte;
        integer i; // ğŸ‘ˆ *** ìˆ˜ì •: ë³€ìˆ˜ ì„ ì–¸ ìœ„ì¹˜ ***
    begin
        for (i = 0; i < 16; i = i + 1) begin // ğŸ‘ˆ *** ìˆ˜ì • ***
            temp_byte = data_in >> (8 * (15 - i));
            send_byte(temp_byte);
        end
    end
    endtask

    // --- (íƒœìŠ¤í¬) 16ë°”ì´íŠ¸ ë¸”ë¡ ìˆ˜ì‹  ---
    task receive_block;
        output [127:0] data_out;
        reg [7:0] temp_byte;
        reg stop_error;
        integer i; // ğŸ‘ˆ *** ìˆ˜ì •: ë³€ìˆ˜ ì„ ì–¸ ìœ„ì¹˜ ***
    begin
        data_out = 0;
        for (i = 0; i < 16; i = i + 1) begin // ğŸ‘ˆ *** ìˆ˜ì • ***
            receive_byte(temp_byte, stop_error);
            data_out = (data_out << 8) | temp_byte;
        end
    end
    endtask

    // --- (íƒœìŠ¤í¬) 1ë°”ì´íŠ¸ UART ì „ì†¡ (ì‹œë®¬ë ˆì´ì…˜ìš©) ---
    task send_byte;
        input [7:0] data_in;
        integer j; // ğŸ‘ˆ *** ìˆ˜ì •: ë³€ìˆ˜ ì„ ì–¸ ìœ„ì¹˜ ***
    begin
        uart_rxd = 1'b0; // Start Bit
        #(BIT_PERIOD_NS);
        for (j = 0; j < 8; j = j + 1) begin // LSB first // ğŸ‘ˆ *** ìˆ˜ì • ***
            uart_rxd = data_in[j];
            #(BIT_PERIOD_NS);
        end
        uart_rxd = 1'b1; // Stop Bit
        #(BIT_PERIOD_NS);
    end
    endtask

    // --- (íƒœìŠ¤í¬) 1ë°”ì´íŠ¸ UART ìˆ˜ì‹  (ì‹œë®¬ë ˆì´ì…˜ìš©) ---
    task receive_byte;
        output [7:0] data_out;
        output reg   stop_error;
        reg [7:0]    temp_data;
        integer j; // ğŸ‘ˆ *** ìˆ˜ì •: ë³€ìˆ˜ ì„ ì–¸ ìœ„ì¹˜ ***
    begin
        stop_error = 1'b0;
        @(negedge uart_txd); // Start Bit ê°ì§€
        #(BIT_PERIOD_NS / 2); // Start Bit ì¤‘ì•™
        
        if (uart_txd != 1'b0) $display("TB ERROR: Start bit ì•„ë‹˜");

        for (j = 0; j < 8; j = j + 1) begin // LSB first // ğŸ‘ˆ *** ìˆ˜ì • ***
            #(BIT_PERIOD_NS); // ë‹¤ìŒ ë¹„íŠ¸ ì¤‘ì•™
            temp_data[j] = uart_txd;
        end
        
        #(BIT_PERIOD_NS); // Stop Bit ì¤‘ì•™
        if (uart_txd != 1'b1) begin
            stop_error = 1'b1;
            $display("TB ERROR: Stop bit ì•„ë‹˜");
        end
        data_out = temp_data;
    end
    endtask

endmodule