$date
   Fri Oct 11 17:48:32 2024
$end

$version
  2023.2.2
  $dumpfile ("waveform.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_alu $end
$var reg 32 ! A [31:0] $end
$var reg 32 " B [31:0] $end
$var reg 3 # ALUOp [2:0] $end
$var wire 32 $ Q [31:0] $end
$var reg 32 % exp [31:0] $end
$var reg 1 & clk $end
$scope module dut $end
$var wire 32 ' A [31:0] $end
$var wire 32 ( B [31:0] $end
$var wire 3 ) ALUOp [2:0] $end
$var reg 32 * Q [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
b1 !
b10 "
b10 #
b11 $
b11 %
0&
b1 '
b10 (
b10 )
b11 *
$end

#5000
1&

#10000
b11 !
b100 "
b110 #
b11111111111111111111111111111111 $
b11111111111111111111111111111111 %
0&
b11 '
b100 (
b110 )
b11111111111111111111111111111111 *

#15000
1&

#20000
0&

#25000
1&

#30000
b100 !
b101 "
b111 #
b1 $
0&
b100 '
b101 (
b111 )
b1 *

#35000
1&

#40000
b101 !
b110 "
b0 #
b100 $
b1 %
0&
b101 '
b110 (
b0 )
b100 *

#45000
1&

#50000
b110 !
b111 "
b1 #
b111 $
b100 %
0&
b110 '
b111 (
b1 )
b111 *

#55000
1&

#60000
b111 !
b1000 "
b10 #
b1111 $
b111 %
0&
b111 '
b1000 (
b10 )
b1111 *

#65000
1&

#70000
b1000 !
b1001 "
b11 #
b0 $
b1111 %
0&
b1000 '
b1001 (
b11 )
b0 *

#75000
1&

#80000
b1001 !
b1010 "
b100 #
b0 %
0&
b1001 '
b1010 (
b100 )

#85000
1&

#90000
b1010 !
b1011 "
b101 #
0&
b1010 '
b1011 (
b101 )

#95000
1&

#100000
b1011 !
b1100 "
b110 #
b11111111111111111111111111111111 $
0&
b1011 '
b1100 (
b110 )
b11111111111111111111111111111111 *

#105000
1&

#110000
b1100 !
b1101 "
b111 #
b1 $
b11111111111111111111111111111111 %
0&
b1100 '
b1101 (
b111 )
b1 *

#115000
1&

#120000
b1101 !
b1110 "
b0 #
b1 %
