{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468598899525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468598899526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 12:08:19 2016 " "Processing started: Fri Jul 15 12:08:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468598899526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468598899526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468598899526 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598907507 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Computer_System:The_System " "Using previously generated Fitter netlist for partition \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 556 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598907568 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Using synthesis netlist for partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598907796 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1468598908008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1468598908100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908100 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "34 " "Found 34 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1468598908228 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "78 " "Found 78 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1468598908229 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[0\] Computer_System:The_System\|external_master_external_interface_address\[0\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[0\]\", driven by node \"bus_addr\[0\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[1\] Computer_System:The_System\|external_master_external_interface_address\[1\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[1\]\", driven by node \"bus_addr\[1\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[6\] Computer_System:The_System\|external_master_external_interface_address\[6\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[6\]\", driven by node \"bus_addr\[6\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[6]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[7\] Computer_System:The_System\|external_master_external_interface_address\[7\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[7\]\", driven by node \"bus_addr\[7\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[8\] Computer_System:The_System\|external_master_external_interface_address\[8\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[8\]\", driven by node \"bus_addr\[8\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[8]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[9\] Computer_System:The_System\|external_master_external_interface_address\[9\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[9\]\", driven by node \"bus_addr\[9\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[9]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[10\] Computer_System:The_System\|external_master_external_interface_address\[10\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[10\]\", driven by node \"bus_addr\[10\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[10]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[11\] Computer_System:The_System\|external_master_external_interface_address\[11\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[11\]\", driven by node \"bus_addr\[11\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[11]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[12\] Computer_System:The_System\|external_master_external_interface_address\[12\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[12\]\", driven by node \"bus_addr\[12\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[12]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[13\] Computer_System:The_System\|external_master_external_interface_address\[13\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[13\]\", driven by node \"bus_addr\[13\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[13]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[14\] Computer_System:The_System\|external_master_external_interface_address\[14\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[14\]\", driven by node \"bus_addr\[14\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[14]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "bus_addr\[15\] Computer_System:The_System\|external_master_external_interface_address\[15\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_address\[15\]\", driven by node \"bus_addr\[15\]\", does not drive logic" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 387 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_address[15]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND Computer_System:The_System\|external_master_external_interface_write_data\[31\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_write_data\[31\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_write_data[31]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND Computer_System:The_System\|external_master_external_interface_write_data\[30\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_write_data\[30\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_write_data[30]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND Computer_System:The_System\|external_master_external_interface_write_data\[29\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_write_data\[29\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_write_data[29]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND Computer_System:The_System\|external_master_external_interface_write_data\[28\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_write_data\[28\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_write_data[28]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND Computer_System:The_System\|external_master_external_interface_write_data\[27\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_write_data\[27\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_write_data[27]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND Computer_System:The_System\|external_master_external_interface_write_data\[26\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_write_data\[26\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_write_data[26]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND Computer_System:The_System\|external_master_external_interface_write_data\[25\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_write_data\[25\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_write_data[25]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND Computer_System:The_System\|external_master_external_interface_write_data\[24\] " "Partition port \"Computer_System:The_System\|external_master_external_interface_write_data\[24\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1468598908231 "|DE1_SoC_Computer|Computer_System:The_System|external_master_external_interface_write_data[24]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Quartus II" 0 -1 1468598908231 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Quartus II" 0 -1 1468598908231 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 190 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "G:/DE1-SoC_avalon_master/verilog/DE1_SoC_Computer.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468598908836 "|DE1_SoC_Computer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1468598908836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1734 " "Implemented 1734 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1468598908845 ""} { "Info" "ICUT_CUT_TM_OPINS" "156 " "Implemented 156 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1468598908845 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1468598908845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "714 " "Implemented 714 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1468598908845 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1468598908845 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1468598908845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1468598908845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "856 " "Peak virtual memory: 856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468598909072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 12:08:29 2016 " "Processing ended: Fri Jul 15 12:08:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468598909072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468598909072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468598909072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468598909072 ""}
