INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module interface
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module sinc_memory
INFO: [VRFC 10-311] analyzing module sinc_memory__parameterized0
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface
WARNING: [VRFC 10-2845] overwriting previous definition of module interface [/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sieber/Arquitectura/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
