
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093cc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  080095b0  080095b0  0000a5b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009bdc  08009bdc  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009bdc  08009bdc  0000abdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009be4  08009be4  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009be4  08009be4  0000abe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009be8  08009be8  0000abe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009bec  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  200001d4  08009dc0  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  08009dc0  0000b4a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b9d  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000272a  00000000  00000000  0001bda1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  0001e4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a04  00000000  00000000  0001f200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000269e8  00000000  00000000  0001fc04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011386  00000000  00000000  000465ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edc19  00000000  00000000  00057972  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014558b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044f0  00000000  00000000  001455d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003b  00000000  00000000  00149ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009594 	.word	0x08009594

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08009594 	.word	0x08009594

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <BMS_INIT>:
#include "print.h"


extern SPI_HandleTypeDef hspi2;

void BMS_INIT(){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
	uint8_t WRCFGA_DATA[6] = {0x84u, 0x0u, 0x0u, 0xFFu, 0x3u, 0x0u};
 8000f2a:	4a26      	ldr	r2, [pc, #152]	@ (8000fc4 <BMS_INIT+0xa0>)
 8000f2c:	f107 0310 	add.w	r3, r7, #16
 8000f30:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f34:	6018      	str	r0, [r3, #0]
 8000f36:	3304      	adds	r3, #4
 8000f38:	8019      	strh	r1, [r3, #0]
	//WRCFGB to set Undervoltage and overvoltage threshold currently set for UV = 2.8V OV=4.2V
	uint8_t WRCFGB_DATA[6] = {0x1Du, 0x52u, 0x46u, 0x0u, 0x0u, 0x0u};
 8000f3a:	4b23      	ldr	r3, [pc, #140]	@ (8000fc8 <BMS_INIT+0xa4>)
 8000f3c:	60bb      	str	r3, [r7, #8]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	81bb      	strh	r3, [r7, #12]
	uint8_t ADCV[4] = {0x2u, 0xE0u, 0x38u, 0x06u};	//RD=0, CONT=1, DCP=0, RSTF=0, OW[1:0]=00
 8000f42:	4b22      	ldr	r3, [pc, #136]	@ (8000fcc <BMS_INIT+0xa8>)
 8000f44:	607b      	str	r3, [r7, #4]
	uint8_t ADSV[4] = {0x1u, 0xE8u, 0xC3u, 0xEEu};  //RD=0, CONT=0, DCP=0, OW[1:0] = 00
 8000f46:	4b22      	ldr	r3, [pc, #136]	@ (8000fd0 <BMS_INIT+0xac>)
 8000f48:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);		//wake up sequence
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f54:	f002 ff90 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000f58:	2005      	movs	r0, #5
 8000f5a:	f002 fcd9 	bl	8003910 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f68:	f002 ff86 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f002 fccf 	bl	8003910 <HAL_Delay>
	BMS_WRITE(SEGMENT, WRCFGA, WRCFGA_DATA);
 8000f72:	f107 0310 	add.w	r3, r7, #16
 8000f76:	461a      	mov	r2, r3
 8000f78:	4916      	ldr	r1, [pc, #88]	@ (8000fd4 <BMS_INIT+0xb0>)
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	f001 fe06 	bl	8002b8c <BMS_WRITE>
	BMS_WRITE(SEGMENT, WRCFGB, WRCFGB_DATA);
 8000f80:	f107 0308 	add.w	r3, r7, #8
 8000f84:	461a      	mov	r2, r3
 8000f86:	4914      	ldr	r1, [pc, #80]	@ (8000fd8 <BMS_INIT+0xb4>)
 8000f88:	2001      	movs	r0, #1
 8000f8a:	f001 fdff 	bl	8002b8c <BMS_WRITE>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f98:	f002 ff6e 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, ADCV, 4, 50);
 8000f9c:	1d39      	adds	r1, r7, #4
 8000f9e:	2332      	movs	r3, #50	@ 0x32
 8000fa0:	2204      	movs	r2, #4
 8000fa2:	480e      	ldr	r0, [pc, #56]	@ (8000fdc <BMS_INIT+0xb8>)
 8000fa4:	f004 f87f 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fb2:	f002 ff61 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8000fb6:	2002      	movs	r0, #2
 8000fb8:	f002 fcaa 	bl	8003910 <HAL_Delay>
//	HAL_SPI_Transmit(&hspi2, ADSV, 4, 50);
//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);



}
 8000fbc:	bf00      	nop
 8000fbe:	3718      	adds	r7, #24
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	080095b0 	.word	0x080095b0
 8000fc8:	0046521d 	.word	0x0046521d
 8000fcc:	0638e002 	.word	0x0638e002
 8000fd0:	eec3e801 	.word	0xeec3e801
 8000fd4:	080096dc 	.word	0x080096dc
 8000fd8:	080096e0 	.word	0x080096e0
 8000fdc:	20000284 	.word	0x20000284

08000fe0 <READ_ALL_CELL_VOLTAGE>:

void READ_ALL_CELL_VOLTAGE(BMS_t *BMS){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b090      	sub	sp, #64	@ 0x40
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]

	uint8_t RDACA_DATA[SEGMENT*8] = {0};
 8000fe8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
	uint8_t RDACB_DATA[SEGMENT*8] = {0};
 8000ff2:	f107 0320 	add.w	r3, r7, #32
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
	uint8_t RDACC_DATA[SEGMENT*8] = {0};
 8000ffc:	f107 0318 	add.w	r3, r7, #24
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
	uint8_t RDACD_DATA[SEGMENT*8] = {0};
 8001006:	f107 0310 	add.w	r3, r7, #16
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
	uint8_t RDACE_DATA[SEGMENT*8] = {0};
 8001010:	f107 0308 	add.w	r3, r7, #8
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]


	BMS_SNAP();
 800101a:	f001 fe49 	bl	8002cb0 <BMS_SNAP>
	BMS_READ(SEGMENT, RDACA, RDACA_DATA, SEGMENT*8u);
 800101e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001022:	2308      	movs	r3, #8
 8001024:	49b2      	ldr	r1, [pc, #712]	@ (80012f0 <READ_ALL_CELL_VOLTAGE+0x310>)
 8001026:	2001      	movs	r0, #1
 8001028:	f001 fe04 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDACB, RDACB_DATA, SEGMENT*8u);
 800102c:	f107 0220 	add.w	r2, r7, #32
 8001030:	2308      	movs	r3, #8
 8001032:	49b0      	ldr	r1, [pc, #704]	@ (80012f4 <READ_ALL_CELL_VOLTAGE+0x314>)
 8001034:	2001      	movs	r0, #1
 8001036:	f001 fdfd 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDACC, RDACC_DATA, SEGMENT*8u);
 800103a:	f107 0218 	add.w	r2, r7, #24
 800103e:	2308      	movs	r3, #8
 8001040:	49ad      	ldr	r1, [pc, #692]	@ (80012f8 <READ_ALL_CELL_VOLTAGE+0x318>)
 8001042:	2001      	movs	r0, #1
 8001044:	f001 fdf6 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDACD, RDACD_DATA, SEGMENT*8u);
 8001048:	f107 0210 	add.w	r2, r7, #16
 800104c:	2308      	movs	r3, #8
 800104e:	49ab      	ldr	r1, [pc, #684]	@ (80012fc <READ_ALL_CELL_VOLTAGE+0x31c>)
 8001050:	2001      	movs	r0, #1
 8001052:	f001 fdef 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDACE, RDACE_DATA, SEGMENT*8u);
 8001056:	f107 0208 	add.w	r2, r7, #8
 800105a:	2308      	movs	r3, #8
 800105c:	49a8      	ldr	r1, [pc, #672]	@ (8001300 <READ_ALL_CELL_VOLTAGE+0x320>)
 800105e:	2001      	movs	r0, #1
 8001060:	f001 fde8 	bl	8002c34 <BMS_READ>
	BMS_UNSNAP();
 8001064:	f001 fe44 	bl	8002cf0 <BMS_UNSNAP>

	for (uint8_t module = 0; module < SEGMENT; module++){
 8001068:	2300      	movs	r3, #0
 800106a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800106e:	e061      	b.n	8001134 <READ_ALL_CELL_VOLTAGE+0x154>
		uint16_t i = module * 8;
 8001070:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001074:	b29b      	uxth	r3, r3
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	863b      	strh	r3, [r7, #48]	@ 0x30
		Cell_SetVoltage(&BMS[module].CELL[0], (int16_t)(((uint16_t)RDACA_DATA[i+1] << 8) | RDACA_DATA[i]));
 800107a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800107e:	22a8      	movs	r2, #168	@ 0xa8
 8001080:	fb02 f303 	mul.w	r3, r2, r3
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	4413      	add	r3, r2
 8001088:	4618      	mov	r0, r3
 800108a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800108c:	3301      	adds	r3, #1
 800108e:	3340      	adds	r3, #64	@ 0x40
 8001090:	443b      	add	r3, r7
 8001092:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001096:	b21b      	sxth	r3, r3
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	b21a      	sxth	r2, r3
 800109c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800109e:	3340      	adds	r3, #64	@ 0x40
 80010a0:	443b      	add	r3, r7
 80010a2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80010a6:	b21b      	sxth	r3, r3
 80010a8:	4313      	orrs	r3, r2
 80010aa:	b21b      	sxth	r3, r3
 80010ac:	4619      	mov	r1, r3
 80010ae:	f001 fb6f 	bl	8002790 <Cell_SetVoltage>
		Cell_SetVoltage(&BMS[module].CELL[1], (int16_t)(((uint16_t)RDACA_DATA[i+3] << 8) | RDACA_DATA[i+2]));
 80010b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80010b6:	22a8      	movs	r2, #168	@ 0xa8
 80010b8:	fb02 f303 	mul.w	r3, r2, r3
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	4413      	add	r3, r2
 80010c0:	f103 000c 	add.w	r0, r3, #12
 80010c4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80010c6:	3303      	adds	r3, #3
 80010c8:	3340      	adds	r3, #64	@ 0x40
 80010ca:	443b      	add	r3, r7
 80010cc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	021b      	lsls	r3, r3, #8
 80010d4:	b21a      	sxth	r2, r3
 80010d6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80010d8:	3302      	adds	r3, #2
 80010da:	3340      	adds	r3, #64	@ 0x40
 80010dc:	443b      	add	r3, r7
 80010de:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80010e2:	b21b      	sxth	r3, r3
 80010e4:	4313      	orrs	r3, r2
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	4619      	mov	r1, r3
 80010ea:	f001 fb51 	bl	8002790 <Cell_SetVoltage>
		Cell_SetVoltage(&BMS[module].CELL[2], (int16_t)(((uint16_t)RDACA_DATA[i+5] << 8) | RDACA_DATA[i+4]));
 80010ee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80010f2:	22a8      	movs	r2, #168	@ 0xa8
 80010f4:	fb02 f303 	mul.w	r3, r2, r3
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	4413      	add	r3, r2
 80010fc:	f103 0018 	add.w	r0, r3, #24
 8001100:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001102:	3305      	adds	r3, #5
 8001104:	3340      	adds	r3, #64	@ 0x40
 8001106:	443b      	add	r3, r7
 8001108:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800110c:	b21b      	sxth	r3, r3
 800110e:	021b      	lsls	r3, r3, #8
 8001110:	b21a      	sxth	r2, r3
 8001112:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001114:	3304      	adds	r3, #4
 8001116:	3340      	adds	r3, #64	@ 0x40
 8001118:	443b      	add	r3, r7
 800111a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800111e:	b21b      	sxth	r3, r3
 8001120:	4313      	orrs	r3, r2
 8001122:	b21b      	sxth	r3, r3
 8001124:	4619      	mov	r1, r3
 8001126:	f001 fb33 	bl	8002790 <Cell_SetVoltage>
	for (uint8_t module = 0; module < SEGMENT; module++){
 800112a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800112e:	3301      	adds	r3, #1
 8001130:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001134:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001138:	2b00      	cmp	r3, #0
 800113a:	d099      	beq.n	8001070 <READ_ALL_CELL_VOLTAGE+0x90>

	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 800113c:	2300      	movs	r3, #0
 800113e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8001142:	e062      	b.n	800120a <READ_ALL_CELL_VOLTAGE+0x22a>
			uint16_t i = module * 8;
 8001144:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001148:	b29b      	uxth	r3, r3
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	867b      	strh	r3, [r7, #50]	@ 0x32
			Cell_SetVoltage(&BMS[module].CELL[3], (int16_t)(((uint16_t)RDACB_DATA[i+1] << 8) | RDACB_DATA[i]));
 800114e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001152:	22a8      	movs	r2, #168	@ 0xa8
 8001154:	fb02 f303 	mul.w	r3, r2, r3
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8001160:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001162:	3301      	adds	r3, #1
 8001164:	3340      	adds	r3, #64	@ 0x40
 8001166:	443b      	add	r3, r7
 8001168:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800116c:	b21b      	sxth	r3, r3
 800116e:	021b      	lsls	r3, r3, #8
 8001170:	b21a      	sxth	r2, r3
 8001172:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001174:	3340      	adds	r3, #64	@ 0x40
 8001176:	443b      	add	r3, r7
 8001178:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800117c:	b21b      	sxth	r3, r3
 800117e:	4313      	orrs	r3, r2
 8001180:	b21b      	sxth	r3, r3
 8001182:	4619      	mov	r1, r3
 8001184:	f001 fb04 	bl	8002790 <Cell_SetVoltage>
			Cell_SetVoltage(&BMS[module].CELL[4], (int16_t)(((uint16_t)RDACB_DATA[i+3] << 8) | RDACB_DATA[i+2]));
 8001188:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800118c:	22a8      	movs	r2, #168	@ 0xa8
 800118e:	fb02 f303 	mul.w	r3, r2, r3
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	4413      	add	r3, r2
 8001196:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800119a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800119c:	3303      	adds	r3, #3
 800119e:	3340      	adds	r3, #64	@ 0x40
 80011a0:	443b      	add	r3, r7
 80011a2:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80011ae:	3302      	adds	r3, #2
 80011b0:	3340      	adds	r3, #64	@ 0x40
 80011b2:	443b      	add	r3, r7
 80011b4:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	4313      	orrs	r3, r2
 80011bc:	b21b      	sxth	r3, r3
 80011be:	4619      	mov	r1, r3
 80011c0:	f001 fae6 	bl	8002790 <Cell_SetVoltage>
			Cell_SetVoltage(&BMS[module].CELL[5], (int16_t)(((uint16_t)RDACB_DATA[i+5] << 8) | RDACB_DATA[i+4]));
 80011c4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80011c8:	22a8      	movs	r2, #168	@ 0xa8
 80011ca:	fb02 f303 	mul.w	r3, r2, r3
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 80011d6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80011d8:	3305      	adds	r3, #5
 80011da:	3340      	adds	r3, #64	@ 0x40
 80011dc:	443b      	add	r3, r7
 80011de:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80011e2:	b21b      	sxth	r3, r3
 80011e4:	021b      	lsls	r3, r3, #8
 80011e6:	b21a      	sxth	r2, r3
 80011e8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80011ea:	3304      	adds	r3, #4
 80011ec:	3340      	adds	r3, #64	@ 0x40
 80011ee:	443b      	add	r3, r7
 80011f0:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	4313      	orrs	r3, r2
 80011f8:	b21b      	sxth	r3, r3
 80011fa:	4619      	mov	r1, r3
 80011fc:	f001 fac8 	bl	8002790 <Cell_SetVoltage>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001200:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001204:	3301      	adds	r3, #1
 8001206:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800120a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800120e:	2b00      	cmp	r3, #0
 8001210:	d098      	beq.n	8001144 <READ_ALL_CELL_VOLTAGE+0x164>
	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001212:	2300      	movs	r3, #0
 8001214:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8001218:	e062      	b.n	80012e0 <READ_ALL_CELL_VOLTAGE+0x300>
			uint16_t i = module * 8;
 800121a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800121e:	b29b      	uxth	r3, r3
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	86bb      	strh	r3, [r7, #52]	@ 0x34
			Cell_SetVoltage(&BMS[module].CELL[6], (int16_t)(((uint16_t)RDACC_DATA[i+1] << 8) | RDACC_DATA[i]));
 8001224:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001228:	22a8      	movs	r2, #168	@ 0xa8
 800122a:	fb02 f303 	mul.w	r3, r2, r3
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8001236:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001238:	3301      	adds	r3, #1
 800123a:	3340      	adds	r3, #64	@ 0x40
 800123c:	443b      	add	r3, r7
 800123e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001242:	b21b      	sxth	r3, r3
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	b21a      	sxth	r2, r3
 8001248:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800124a:	3340      	adds	r3, #64	@ 0x40
 800124c:	443b      	add	r3, r7
 800124e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001252:	b21b      	sxth	r3, r3
 8001254:	4313      	orrs	r3, r2
 8001256:	b21b      	sxth	r3, r3
 8001258:	4619      	mov	r1, r3
 800125a:	f001 fa99 	bl	8002790 <Cell_SetVoltage>
			Cell_SetVoltage(&BMS[module].CELL[7], (int16_t)(((uint16_t)RDACC_DATA[i+3] << 8) | RDACC_DATA[i+2]));
 800125e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001262:	22a8      	movs	r2, #168	@ 0xa8
 8001264:	fb02 f303 	mul.w	r3, r2, r3
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	4413      	add	r3, r2
 800126c:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 8001270:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001272:	3303      	adds	r3, #3
 8001274:	3340      	adds	r3, #64	@ 0x40
 8001276:	443b      	add	r3, r7
 8001278:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800127c:	b21b      	sxth	r3, r3
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	b21a      	sxth	r2, r3
 8001282:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001284:	3302      	adds	r3, #2
 8001286:	3340      	adds	r3, #64	@ 0x40
 8001288:	443b      	add	r3, r7
 800128a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800128e:	b21b      	sxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	b21b      	sxth	r3, r3
 8001294:	4619      	mov	r1, r3
 8001296:	f001 fa7b 	bl	8002790 <Cell_SetVoltage>
			Cell_SetVoltage(&BMS[module].CELL[8], (int16_t)(((uint16_t)RDACC_DATA[i+5] << 8) | RDACC_DATA[i+4]));
 800129a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800129e:	22a8      	movs	r2, #168	@ 0xa8
 80012a0:	fb02 f303 	mul.w	r3, r2, r3
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	4413      	add	r3, r2
 80012a8:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 80012ac:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80012ae:	3305      	adds	r3, #5
 80012b0:	3340      	adds	r3, #64	@ 0x40
 80012b2:	443b      	add	r3, r7
 80012b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80012b8:	b21b      	sxth	r3, r3
 80012ba:	021b      	lsls	r3, r3, #8
 80012bc:	b21a      	sxth	r2, r3
 80012be:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80012c0:	3304      	adds	r3, #4
 80012c2:	3340      	adds	r3, #64	@ 0x40
 80012c4:	443b      	add	r3, r7
 80012c6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80012ca:	b21b      	sxth	r3, r3
 80012cc:	4313      	orrs	r3, r2
 80012ce:	b21b      	sxth	r3, r3
 80012d0:	4619      	mov	r1, r3
 80012d2:	f001 fa5d 	bl	8002790 <Cell_SetVoltage>
	for (uint8_t module = 0; module < SEGMENT; module++){
 80012d6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80012da:	3301      	adds	r3, #1
 80012dc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 80012e0:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d098      	beq.n	800121a <READ_ALL_CELL_VOLTAGE+0x23a>
	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 80012e8:	2300      	movs	r3, #0
 80012ea:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80012ee:	e06c      	b.n	80013ca <READ_ALL_CELL_VOLTAGE+0x3ea>
 80012f0:	080096e4 	.word	0x080096e4
 80012f4:	080096e8 	.word	0x080096e8
 80012f8:	080096ec 	.word	0x080096ec
 80012fc:	080096f0 	.word	0x080096f0
 8001300:	080096f4 	.word	0x080096f4
			uint16_t i = module * 8;
 8001304:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001308:	b29b      	uxth	r3, r3
 800130a:	00db      	lsls	r3, r3, #3
 800130c:	86fb      	strh	r3, [r7, #54]	@ 0x36
			Cell_SetVoltage(&BMS[module].CELL[9], (int16_t)(((uint16_t)RDACD_DATA[i+1] << 8) | RDACD_DATA[i]));
 800130e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001312:	22a8      	movs	r2, #168	@ 0xa8
 8001314:	fb02 f303 	mul.w	r3, r2, r3
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	4413      	add	r3, r2
 800131c:	f103 006c 	add.w	r0, r3, #108	@ 0x6c
 8001320:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001322:	3301      	adds	r3, #1
 8001324:	3340      	adds	r3, #64	@ 0x40
 8001326:	443b      	add	r3, r7
 8001328:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 800132c:	b21b      	sxth	r3, r3
 800132e:	021b      	lsls	r3, r3, #8
 8001330:	b21a      	sxth	r2, r3
 8001332:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001334:	3340      	adds	r3, #64	@ 0x40
 8001336:	443b      	add	r3, r7
 8001338:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 800133c:	b21b      	sxth	r3, r3
 800133e:	4313      	orrs	r3, r2
 8001340:	b21b      	sxth	r3, r3
 8001342:	4619      	mov	r1, r3
 8001344:	f001 fa24 	bl	8002790 <Cell_SetVoltage>
			Cell_SetVoltage(&BMS[module].CELL[10], (int16_t)(((uint16_t)RDACD_DATA[i+3] << 8) | RDACD_DATA[i+2]));
 8001348:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800134c:	22a8      	movs	r2, #168	@ 0xa8
 800134e:	fb02 f303 	mul.w	r3, r2, r3
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	f103 0078 	add.w	r0, r3, #120	@ 0x78
 800135a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800135c:	3303      	adds	r3, #3
 800135e:	3340      	adds	r3, #64	@ 0x40
 8001360:	443b      	add	r3, r7
 8001362:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8001366:	b21b      	sxth	r3, r3
 8001368:	021b      	lsls	r3, r3, #8
 800136a:	b21a      	sxth	r2, r3
 800136c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800136e:	3302      	adds	r3, #2
 8001370:	3340      	adds	r3, #64	@ 0x40
 8001372:	443b      	add	r3, r7
 8001374:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8001378:	b21b      	sxth	r3, r3
 800137a:	4313      	orrs	r3, r2
 800137c:	b21b      	sxth	r3, r3
 800137e:	4619      	mov	r1, r3
 8001380:	f001 fa06 	bl	8002790 <Cell_SetVoltage>
			Cell_SetVoltage(&BMS[module].CELL[11], (int16_t)(((uint16_t)RDACD_DATA[i+5] << 8) | RDACD_DATA[i+4]));
 8001384:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001388:	22a8      	movs	r2, #168	@ 0xa8
 800138a:	fb02 f303 	mul.w	r3, r2, r3
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	4413      	add	r3, r2
 8001392:	f103 0084 	add.w	r0, r3, #132	@ 0x84
 8001396:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001398:	3305      	adds	r3, #5
 800139a:	3340      	adds	r3, #64	@ 0x40
 800139c:	443b      	add	r3, r7
 800139e:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80013a2:	b21b      	sxth	r3, r3
 80013a4:	021b      	lsls	r3, r3, #8
 80013a6:	b21a      	sxth	r2, r3
 80013a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80013aa:	3304      	adds	r3, #4
 80013ac:	3340      	adds	r3, #64	@ 0x40
 80013ae:	443b      	add	r3, r7
 80013b0:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4313      	orrs	r3, r2
 80013b8:	b21b      	sxth	r3, r3
 80013ba:	4619      	mov	r1, r3
 80013bc:	f001 f9e8 	bl	8002790 <Cell_SetVoltage>
	for (uint8_t module = 0; module < SEGMENT; module++){
 80013c0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80013c4:	3301      	adds	r3, #1
 80013c6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80013ca:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d098      	beq.n	8001304 <READ_ALL_CELL_VOLTAGE+0x324>
	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 80013d2:	2300      	movs	r3, #0
 80013d4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 80013d8:	e044      	b.n	8001464 <READ_ALL_CELL_VOLTAGE+0x484>
			uint16_t i = module * 8;
 80013da:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80013de:	b29b      	uxth	r3, r3
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	873b      	strh	r3, [r7, #56]	@ 0x38
			Cell_SetVoltage(&BMS[module].CELL[12], (int16_t)(((uint16_t)RDACE_DATA[i+1] << 8) | RDACE_DATA[i]));
 80013e4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80013e8:	22a8      	movs	r2, #168	@ 0xa8
 80013ea:	fb02 f303 	mul.w	r3, r2, r3
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	4413      	add	r3, r2
 80013f2:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 80013f6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80013f8:	3301      	adds	r3, #1
 80013fa:	3340      	adds	r3, #64	@ 0x40
 80013fc:	443b      	add	r3, r7
 80013fe:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8001402:	b21b      	sxth	r3, r3
 8001404:	021b      	lsls	r3, r3, #8
 8001406:	b21a      	sxth	r2, r3
 8001408:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800140a:	3340      	adds	r3, #64	@ 0x40
 800140c:	443b      	add	r3, r7
 800140e:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8001412:	b21b      	sxth	r3, r3
 8001414:	4313      	orrs	r3, r2
 8001416:	b21b      	sxth	r3, r3
 8001418:	4619      	mov	r1, r3
 800141a:	f001 f9b9 	bl	8002790 <Cell_SetVoltage>
			Cell_SetVoltage(&BMS[module].CELL[13], (int16_t)(((uint16_t)RDACE_DATA[i+3] << 8) | RDACE_DATA[i+2]));
 800141e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001422:	22a8      	movs	r2, #168	@ 0xa8
 8001424:	fb02 f303 	mul.w	r3, r2, r3
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	4413      	add	r3, r2
 800142c:	f103 009c 	add.w	r0, r3, #156	@ 0x9c
 8001430:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001432:	3303      	adds	r3, #3
 8001434:	3340      	adds	r3, #64	@ 0x40
 8001436:	443b      	add	r3, r7
 8001438:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 800143c:	b21b      	sxth	r3, r3
 800143e:	021b      	lsls	r3, r3, #8
 8001440:	b21a      	sxth	r2, r3
 8001442:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001444:	3302      	adds	r3, #2
 8001446:	3340      	adds	r3, #64	@ 0x40
 8001448:	443b      	add	r3, r7
 800144a:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 800144e:	b21b      	sxth	r3, r3
 8001450:	4313      	orrs	r3, r2
 8001452:	b21b      	sxth	r3, r3
 8001454:	4619      	mov	r1, r3
 8001456:	f001 f99b 	bl	8002790 <Cell_SetVoltage>
	for (uint8_t module = 0; module < SEGMENT; module++){
 800145a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800145e:	3301      	adds	r3, #1
 8001460:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8001464:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001468:	2b00      	cmp	r3, #0
 800146a:	d0b6      	beq.n	80013da <READ_ALL_CELL_VOLTAGE+0x3fa>
	}
}
 800146c:	bf00      	nop
 800146e:	bf00      	nop
 8001470:	3740      	adds	r7, #64	@ 0x40
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop

08001478 <PRINT_ALL_CELL_VOLTAGE>:

void PRINT_ALL_CELL_VOLTAGE(BMS_t *BMS){
 8001478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800147c:	b090      	sub	sp, #64	@ 0x40
 800147e:	af08      	add	r7, sp, #32
 8001480:	6178      	str	r0, [r7, #20]
    for (uint8_t module = 0; module < SEGMENT; module++){
 8001482:	2300      	movs	r3, #0
 8001484:	77fb      	strb	r3, [r7, #31]
 8001486:	e0c2      	b.n	800160e <PRINT_ALL_CELL_VOLTAGE+0x196>
        printf("========================== Segment %d ===========================\r\n", module+1);
 8001488:	7ffb      	ldrb	r3, [r7, #31]
 800148a:	3301      	adds	r3, #1
 800148c:	4619      	mov	r1, r3
 800148e:	4865      	ldr	r0, [pc, #404]	@ (8001624 <PRINT_ALL_CELL_VOLTAGE+0x1ac>)
 8001490:	f006 f8a6 	bl	80075e0 <iprintf>
        printf("+------+-----------+-------------+----+----+-----+----+----+-----+\r\n");
 8001494:	4864      	ldr	r0, [pc, #400]	@ (8001628 <PRINT_ALL_CELL_VOLTAGE+0x1b0>)
 8001496:	f006 f90b 	bl	80076b0 <puts>
        printf("| Cell | Voltage V | Temp (degC) | OV | UV | OWC | OT | UT | OWT |\r\n");
 800149a:	4864      	ldr	r0, [pc, #400]	@ (800162c <PRINT_ALL_CELL_VOLTAGE+0x1b4>)
 800149c:	f006 f908 	bl	80076b0 <puts>
        printf("+------+-----------+-------------+----+----+-----+----+----+-----+\r\n");
 80014a0:	4861      	ldr	r0, [pc, #388]	@ (8001628 <PRINT_ALL_CELL_VOLTAGE+0x1b0>)
 80014a2:	f006 f905 	bl	80076b0 <puts>
        for (uint8_t cell = 0; cell < 14; cell++){
 80014a6:	2300      	movs	r3, #0
 80014a8:	77bb      	strb	r3, [r7, #30]
 80014aa:	e0a6      	b.n	80015fa <PRINT_ALL_CELL_VOLTAGE+0x182>
            printf("| %4d | %9.3f | %11.3f | %2d | %2d | %2d | %2d  | %2d | %2d |\r\n",
 80014ac:	7fbb      	ldrb	r3, [r7, #30]
 80014ae:	f103 0801 	add.w	r8, r3, #1
            		cell + 1,
					BMS[module].CELL[cell].voltage,
 80014b2:	7ffb      	ldrb	r3, [r7, #31]
 80014b4:	22a8      	movs	r2, #168	@ 0xa8
 80014b6:	fb02 f303 	mul.w	r3, r2, r3
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	18d1      	adds	r1, r2, r3
 80014be:	7fba      	ldrb	r2, [r7, #30]
 80014c0:	4613      	mov	r3, r2
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4413      	add	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	440b      	add	r3, r1
 80014ca:	681b      	ldr	r3, [r3, #0]
            printf("| %4d | %9.3f | %11.3f | %2d | %2d | %2d | %2d  | %2d | %2d |\r\n",
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff f863 	bl	8000598 <__aeabi_f2d>
 80014d2:	4604      	mov	r4, r0
 80014d4:	460d      	mov	r5, r1
					BMS[module].CELL[cell].temperature,
 80014d6:	7ffb      	ldrb	r3, [r7, #31]
 80014d8:	22a8      	movs	r2, #168	@ 0xa8
 80014da:	fb02 f303 	mul.w	r3, r2, r3
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	18d1      	adds	r1, r2, r3
 80014e2:	7fba      	ldrb	r2, [r7, #30]
 80014e4:	4613      	mov	r3, r2
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	4413      	add	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	440b      	add	r3, r1
 80014ee:	3304      	adds	r3, #4
 80014f0:	681b      	ldr	r3, [r3, #0]
            printf("| %4d | %9.3f | %11.3f | %2d | %2d | %2d | %2d  | %2d | %2d |\r\n",
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff f850 	bl	8000598 <__aeabi_f2d>
					BMS[module].CELL[cell].ov,
 80014f8:	7ffb      	ldrb	r3, [r7, #31]
 80014fa:	22a8      	movs	r2, #168	@ 0xa8
 80014fc:	fb02 f303 	mul.w	r3, r2, r3
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	18d6      	adds	r6, r2, r3
 8001504:	7fba      	ldrb	r2, [r7, #30]
 8001506:	4613      	mov	r3, r2
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	4413      	add	r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4433      	add	r3, r6
 8001510:	3308      	adds	r3, #8
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001518:	b2db      	uxtb	r3, r3
            printf("| %4d | %9.3f | %11.3f | %2d | %2d | %2d | %2d  | %2d | %2d |\r\n",
 800151a:	613b      	str	r3, [r7, #16]
					BMS[module].CELL[cell].uv,
 800151c:	7ffb      	ldrb	r3, [r7, #31]
 800151e:	22a8      	movs	r2, #168	@ 0xa8
 8001520:	fb02 f303 	mul.w	r3, r2, r3
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	18d6      	adds	r6, r2, r3
 8001528:	7fba      	ldrb	r2, [r7, #30]
 800152a:	4613      	mov	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	4413      	add	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	4433      	add	r3, r6
 8001534:	3308      	adds	r3, #8
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800153c:	b2db      	uxtb	r3, r3
            printf("| %4d | %9.3f | %11.3f | %2d | %2d | %2d | %2d  | %2d | %2d |\r\n",
 800153e:	60fb      	str	r3, [r7, #12]
					BMS[module].CELL[cell].ow_cell,
 8001540:	7ffb      	ldrb	r3, [r7, #31]
 8001542:	22a8      	movs	r2, #168	@ 0xa8
 8001544:	fb02 f303 	mul.w	r3, r2, r3
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	18d6      	adds	r6, r2, r3
 800154c:	7fba      	ldrb	r2, [r7, #30]
 800154e:	4613      	mov	r3, r2
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	4413      	add	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4433      	add	r3, r6
 8001558:	3308      	adds	r3, #8
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001560:	b2db      	uxtb	r3, r3
            printf("| %4d | %9.3f | %11.3f | %2d | %2d | %2d | %2d  | %2d | %2d |\r\n",
 8001562:	60bb      	str	r3, [r7, #8]
					BMS[module].CELL[cell].ot,
 8001564:	7ffb      	ldrb	r3, [r7, #31]
 8001566:	22a8      	movs	r2, #168	@ 0xa8
 8001568:	fb02 f303 	mul.w	r3, r2, r3
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	18d6      	adds	r6, r2, r3
 8001570:	7fba      	ldrb	r2, [r7, #30]
 8001572:	4613      	mov	r3, r2
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	4413      	add	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4433      	add	r3, r6
 800157c:	3308      	adds	r3, #8
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001584:	b2db      	uxtb	r3, r3
            printf("| %4d | %9.3f | %11.3f | %2d | %2d | %2d | %2d  | %2d | %2d |\r\n",
 8001586:	607b      	str	r3, [r7, #4]
					BMS[module].CELL[cell].ut,
 8001588:	7ffb      	ldrb	r3, [r7, #31]
 800158a:	22a8      	movs	r2, #168	@ 0xa8
 800158c:	fb02 f303 	mul.w	r3, r2, r3
 8001590:	697a      	ldr	r2, [r7, #20]
 8001592:	18d6      	adds	r6, r2, r3
 8001594:	7fba      	ldrb	r2, [r7, #30]
 8001596:	4613      	mov	r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	4433      	add	r3, r6
 80015a0:	3308      	adds	r3, #8
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80015a8:	b2db      	uxtb	r3, r3
            printf("| %4d | %9.3f | %11.3f | %2d | %2d | %2d | %2d  | %2d | %2d |\r\n",
 80015aa:	603b      	str	r3, [r7, #0]
					BMS[module].CELL[cell].ow_temp);
 80015ac:	7ffb      	ldrb	r3, [r7, #31]
 80015ae:	22a8      	movs	r2, #168	@ 0xa8
 80015b0:	fb02 f303 	mul.w	r3, r2, r3
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	18d6      	adds	r6, r2, r3
 80015b8:	7fba      	ldrb	r2, [r7, #30]
 80015ba:	4613      	mov	r3, r2
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	4413      	add	r3, r2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	4433      	add	r3, r6
 80015c4:	3308      	adds	r3, #8
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80015cc:	b2db      	uxtb	r3, r3
            printf("| %4d | %9.3f | %11.3f | %2d | %2d | %2d | %2d  | %2d | %2d |\r\n",
 80015ce:	9307      	str	r3, [sp, #28]
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	9206      	str	r2, [sp, #24]
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	9205      	str	r2, [sp, #20]
 80015d8:	68ba      	ldr	r2, [r7, #8]
 80015da:	9204      	str	r2, [sp, #16]
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	9203      	str	r2, [sp, #12]
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	9302      	str	r3, [sp, #8]
 80015e4:	e9cd 0100 	strd	r0, r1, [sp]
 80015e8:	4622      	mov	r2, r4
 80015ea:	462b      	mov	r3, r5
 80015ec:	4641      	mov	r1, r8
 80015ee:	4810      	ldr	r0, [pc, #64]	@ (8001630 <PRINT_ALL_CELL_VOLTAGE+0x1b8>)
 80015f0:	f005 fff6 	bl	80075e0 <iprintf>
        for (uint8_t cell = 0; cell < 14; cell++){
 80015f4:	7fbb      	ldrb	r3, [r7, #30]
 80015f6:	3301      	adds	r3, #1
 80015f8:	77bb      	strb	r3, [r7, #30]
 80015fa:	7fbb      	ldrb	r3, [r7, #30]
 80015fc:	2b0d      	cmp	r3, #13
 80015fe:	f67f af55 	bls.w	80014ac <PRINT_ALL_CELL_VOLTAGE+0x34>
        }
        printf("+------+-----------+-------------+----+----+-----+----+----+-----+\r\n");
 8001602:	4809      	ldr	r0, [pc, #36]	@ (8001628 <PRINT_ALL_CELL_VOLTAGE+0x1b0>)
 8001604:	f006 f854 	bl	80076b0 <puts>
    for (uint8_t module = 0; module < SEGMENT; module++){
 8001608:	7ffb      	ldrb	r3, [r7, #31]
 800160a:	3301      	adds	r3, #1
 800160c:	77fb      	strb	r3, [r7, #31]
 800160e:	7ffb      	ldrb	r3, [r7, #31]
 8001610:	2b00      	cmp	r3, #0
 8001612:	f43f af39 	beq.w	8001488 <PRINT_ALL_CELL_VOLTAGE+0x10>
    }
}
 8001616:	bf00      	nop
 8001618:	bf00      	nop
 800161a:	3720      	adds	r7, #32
 800161c:	46bd      	mov	sp, r7
 800161e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001622:	bf00      	nop
 8001624:	080095b8 	.word	0x080095b8
 8001628:	080095fc 	.word	0x080095fc
 800162c:	08009640 	.word	0x08009640
 8001630:	08009684 	.word	0x08009684

08001634 <OPEN_WIRE_CHECK>:

void OPEN_WIRE_CHECK(BMS_t *BMS){
 8001634:	b580      	push	{r7, lr}
 8001636:	b098      	sub	sp, #96	@ 0x60
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	uint8_t ADSV_ODD[4] = {0x1u, 0xE9u, 0x48u, 0xDCu};
 800163c:	4bba      	ldr	r3, [pc, #744]	@ (8001928 <OPEN_WIRE_CHECK+0x2f4>)
 800163e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t ADSV_EVEN[4] = {0x1u, 0xEAu, 0x5Eu, 0xB8u};
 8001640:	4bba      	ldr	r3, [pc, #744]	@ (800192c <OPEN_WIRE_CHECK+0x2f8>)
 8001642:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint8_t OPEN_WIRE_FLAG = 0;
 8001644:	2300      	movs	r3, #0
 8001646:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001654:	f002 fc10 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, ADSV_ODD, 4, 50);		//Check for odd cell for open wire
 8001658:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800165c:	2332      	movs	r3, #50	@ 0x32
 800165e:	2204      	movs	r2, #4
 8001660:	48b3      	ldr	r0, [pc, #716]	@ (8001930 <OPEN_WIRE_CHECK+0x2fc>)
 8001662:	f003 fd20 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8001666:	2201      	movs	r2, #1
 8001668:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800166c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001670:	f002 fc02 	bl	8003e78 <HAL_GPIO_WritePin>
//	HAL_Delay(8);
	uint8_t RDACA_DATA[SEGMENT*8] = {0};
 8001674:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
	uint8_t RDACB_DATA[SEGMENT*8] = {0};
 800167e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
	uint8_t RDACC_DATA[SEGMENT*8] = {0};
 8001688:	f107 031c 	add.w	r3, r7, #28
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
	uint8_t RDACD_DATA[SEGMENT*8] = {0};
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
	uint8_t RDACE_DATA[SEGMENT*8] = {0};
 800169c:	f107 030c 	add.w	r3, r7, #12
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]

	BMS_SNAP();
 80016a6:	f001 fb03 	bl	8002cb0 <BMS_SNAP>
	BMS_READ(SEGMENT, RDSVA, RDACA_DATA, SEGMENT*8u);
 80016aa:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80016ae:	2308      	movs	r3, #8
 80016b0:	49a0      	ldr	r1, [pc, #640]	@ (8001934 <OPEN_WIRE_CHECK+0x300>)
 80016b2:	2001      	movs	r0, #1
 80016b4:	f001 fabe 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDSVB, RDACB_DATA, SEGMENT*8u);
 80016b8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80016bc:	2308      	movs	r3, #8
 80016be:	499e      	ldr	r1, [pc, #632]	@ (8001938 <OPEN_WIRE_CHECK+0x304>)
 80016c0:	2001      	movs	r0, #1
 80016c2:	f001 fab7 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDSVC, RDACC_DATA, SEGMENT*8u);
 80016c6:	f107 021c 	add.w	r2, r7, #28
 80016ca:	2308      	movs	r3, #8
 80016cc:	499b      	ldr	r1, [pc, #620]	@ (800193c <OPEN_WIRE_CHECK+0x308>)
 80016ce:	2001      	movs	r0, #1
 80016d0:	f001 fab0 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDSVD, RDACD_DATA, SEGMENT*8u);
 80016d4:	f107 0214 	add.w	r2, r7, #20
 80016d8:	2308      	movs	r3, #8
 80016da:	4999      	ldr	r1, [pc, #612]	@ (8001940 <OPEN_WIRE_CHECK+0x30c>)
 80016dc:	2001      	movs	r0, #1
 80016de:	f001 faa9 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDSVE, RDACE_DATA, SEGMENT*8u);
 80016e2:	f107 020c 	add.w	r2, r7, #12
 80016e6:	2308      	movs	r3, #8
 80016e8:	4996      	ldr	r1, [pc, #600]	@ (8001944 <OPEN_WIRE_CHECK+0x310>)
 80016ea:	2001      	movs	r0, #1
 80016ec:	f001 faa2 	bl	8002c34 <BMS_READ>
	BMS_UNSNAP();
 80016f0:	f001 fafe 	bl	8002cf0 <BMS_UNSNAP>

	for (uint8_t module = 0; module < SEGMENT; module++){
 80016f4:	2300      	movs	r3, #0
 80016f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80016fa:	e04c      	b.n	8001796 <OPEN_WIRE_CHECK+0x162>
		uint16_t i = module * 8;
 80016fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001700:	b29b      	uxth	r3, r3
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		Cell_SetOWV(&BMS[module].CELL[0], (int16_t)(((uint16_t)RDACA_DATA[i+1] << 8) | RDACA_DATA[i]), &OPEN_WIRE_FLAG);
 8001708:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800170c:	22a8      	movs	r2, #168	@ 0xa8
 800170e:	fb02 f303 	mul.w	r3, r2, r3
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	4413      	add	r3, r2
 8001716:	4618      	mov	r0, r3
 8001718:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800171c:	3301      	adds	r3, #1
 800171e:	3360      	adds	r3, #96	@ 0x60
 8001720:	443b      	add	r3, r7
 8001722:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001726:	b21b      	sxth	r3, r3
 8001728:	021b      	lsls	r3, r3, #8
 800172a:	b21a      	sxth	r2, r3
 800172c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001730:	3360      	adds	r3, #96	@ 0x60
 8001732:	443b      	add	r3, r7
 8001734:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001738:	b21b      	sxth	r3, r3
 800173a:	4313      	orrs	r3, r2
 800173c:	b21b      	sxth	r3, r3
 800173e:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001742:	4619      	mov	r1, r3
 8001744:	f001 f8c4 	bl	80028d0 <Cell_SetOWV>
		Cell_SetOWV(&BMS[module].CELL[2], (int16_t)(((uint16_t)RDACA_DATA[i+5] << 8) | RDACA_DATA[i+4]), &OPEN_WIRE_FLAG);
 8001748:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800174c:	22a8      	movs	r2, #168	@ 0xa8
 800174e:	fb02 f303 	mul.w	r3, r2, r3
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	4413      	add	r3, r2
 8001756:	f103 0018 	add.w	r0, r3, #24
 800175a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800175e:	3305      	adds	r3, #5
 8001760:	3360      	adds	r3, #96	@ 0x60
 8001762:	443b      	add	r3, r7
 8001764:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001768:	b21b      	sxth	r3, r3
 800176a:	021b      	lsls	r3, r3, #8
 800176c:	b21a      	sxth	r2, r3
 800176e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001772:	3304      	adds	r3, #4
 8001774:	3360      	adds	r3, #96	@ 0x60
 8001776:	443b      	add	r3, r7
 8001778:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800177c:	b21b      	sxth	r3, r3
 800177e:	4313      	orrs	r3, r2
 8001780:	b21b      	sxth	r3, r3
 8001782:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001786:	4619      	mov	r1, r3
 8001788:	f001 f8a2 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 800178c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001790:	3301      	adds	r3, #1
 8001792:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001796:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0ae      	beq.n	80016fc <OPEN_WIRE_CHECK+0xc8>

	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 800179e:	2300      	movs	r3, #0
 80017a0:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 80017a4:	e02c      	b.n	8001800 <OPEN_WIRE_CHECK+0x1cc>
			uint16_t i = module * 8;
 80017a6:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
			Cell_SetOWV(&BMS[module].CELL[4], (int16_t)(((uint16_t)RDACB_DATA[i+3] << 8) | RDACB_DATA[i+2]), &OPEN_WIRE_FLAG);
 80017b2:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80017b6:	22a8      	movs	r2, #168	@ 0xa8
 80017b8:	fb02 f303 	mul.w	r3, r2, r3
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	4413      	add	r3, r2
 80017c0:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80017c4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80017c8:	3303      	adds	r3, #3
 80017ca:	3360      	adds	r3, #96	@ 0x60
 80017cc:	443b      	add	r3, r7
 80017ce:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80017d2:	b21b      	sxth	r3, r3
 80017d4:	021b      	lsls	r3, r3, #8
 80017d6:	b21a      	sxth	r2, r3
 80017d8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80017dc:	3302      	adds	r3, #2
 80017de:	3360      	adds	r3, #96	@ 0x60
 80017e0:	443b      	add	r3, r7
 80017e2:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80017e6:	b21b      	sxth	r3, r3
 80017e8:	4313      	orrs	r3, r2
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 80017f0:	4619      	mov	r1, r3
 80017f2:	f001 f86d 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 80017f6:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80017fa:	3301      	adds	r3, #1
 80017fc:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8001800:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8001804:	2b00      	cmp	r3, #0
 8001806:	d0ce      	beq.n	80017a6 <OPEN_WIRE_CHECK+0x172>
	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001808:	2300      	movs	r3, #0
 800180a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 800180e:	e04d      	b.n	80018ac <OPEN_WIRE_CHECK+0x278>
			uint16_t i = module * 8;
 8001810:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8001814:	b29b      	uxth	r3, r3
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
			Cell_SetOWV(&BMS[module].CELL[6], (int16_t)(((uint16_t)RDACC_DATA[i+1] << 8) | RDACC_DATA[i]), &OPEN_WIRE_FLAG);
 800181c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8001820:	22a8      	movs	r2, #168	@ 0xa8
 8001822:	fb02 f303 	mul.w	r3, r2, r3
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 800182e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001832:	3301      	adds	r3, #1
 8001834:	3360      	adds	r3, #96	@ 0x60
 8001836:	443b      	add	r3, r7
 8001838:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800183c:	b21b      	sxth	r3, r3
 800183e:	021b      	lsls	r3, r3, #8
 8001840:	b21a      	sxth	r2, r3
 8001842:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001846:	3360      	adds	r3, #96	@ 0x60
 8001848:	443b      	add	r3, r7
 800184a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800184e:	b21b      	sxth	r3, r3
 8001850:	4313      	orrs	r3, r2
 8001852:	b21b      	sxth	r3, r3
 8001854:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001858:	4619      	mov	r1, r3
 800185a:	f001 f839 	bl	80028d0 <Cell_SetOWV>
			Cell_SetOWV(&BMS[module].CELL[8], (int16_t)(((uint16_t)RDACC_DATA[i+5] << 8) | RDACC_DATA[i+4]), &OPEN_WIRE_FLAG);
 800185e:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8001862:	22a8      	movs	r2, #168	@ 0xa8
 8001864:	fb02 f303 	mul.w	r3, r2, r3
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	4413      	add	r3, r2
 800186c:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8001870:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001874:	3305      	adds	r3, #5
 8001876:	3360      	adds	r3, #96	@ 0x60
 8001878:	443b      	add	r3, r7
 800187a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800187e:	b21b      	sxth	r3, r3
 8001880:	021b      	lsls	r3, r3, #8
 8001882:	b21a      	sxth	r2, r3
 8001884:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001888:	3304      	adds	r3, #4
 800188a:	3360      	adds	r3, #96	@ 0x60
 800188c:	443b      	add	r3, r7
 800188e:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001892:	b21b      	sxth	r3, r3
 8001894:	4313      	orrs	r3, r2
 8001896:	b21b      	sxth	r3, r3
 8001898:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 800189c:	4619      	mov	r1, r3
 800189e:	f001 f817 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 80018a2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80018a6:	3301      	adds	r3, #1
 80018a8:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 80018ac:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0ad      	beq.n	8001810 <OPEN_WIRE_CHECK+0x1dc>
	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 80018b4:	2300      	movs	r3, #0
 80018b6:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 80018ba:	e02c      	b.n	8001916 <OPEN_WIRE_CHECK+0x2e2>
			uint16_t i = module * 8;
 80018bc:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
			Cell_SetOWV(&BMS[module].CELL[10], (int16_t)(((uint16_t)RDACD_DATA[i+3] << 8) | RDACD_DATA[i+2]), &OPEN_WIRE_FLAG);
 80018c8:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80018cc:	22a8      	movs	r2, #168	@ 0xa8
 80018ce:	fb02 f303 	mul.w	r3, r2, r3
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	f103 0078 	add.w	r0, r3, #120	@ 0x78
 80018da:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80018de:	3303      	adds	r3, #3
 80018e0:	3360      	adds	r3, #96	@ 0x60
 80018e2:	443b      	add	r3, r7
 80018e4:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 80018e8:	b21b      	sxth	r3, r3
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	b21a      	sxth	r2, r3
 80018ee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80018f2:	3302      	adds	r3, #2
 80018f4:	3360      	adds	r3, #96	@ 0x60
 80018f6:	443b      	add	r3, r7
 80018f8:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 80018fc:	b21b      	sxth	r3, r3
 80018fe:	4313      	orrs	r3, r2
 8001900:	b21b      	sxth	r3, r3
 8001902:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001906:	4619      	mov	r1, r3
 8001908:	f000 ffe2 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 800190c:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001910:	3301      	adds	r3, #1
 8001912:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 8001916:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800191a:	2b00      	cmp	r3, #0
 800191c:	d0ce      	beq.n	80018bc <OPEN_WIRE_CHECK+0x288>
	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 800191e:	2300      	movs	r3, #0
 8001920:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8001924:	e03c      	b.n	80019a0 <OPEN_WIRE_CHECK+0x36c>
 8001926:	bf00      	nop
 8001928:	dc48e901 	.word	0xdc48e901
 800192c:	b85eea01 	.word	0xb85eea01
 8001930:	20000284 	.word	0x20000284
 8001934:	08009700 	.word	0x08009700
 8001938:	08009704 	.word	0x08009704
 800193c:	08009708 	.word	0x08009708
 8001940:	0800970c 	.word	0x0800970c
 8001944:	08009710 	.word	0x08009710
			uint16_t i = module * 8;
 8001948:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800194c:	b29b      	uxth	r3, r3
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
			Cell_SetOWV(&BMS[module].CELL[12], (int16_t)(((uint16_t)RDACE_DATA[i+1] << 8) | RDACE_DATA[i]), &OPEN_WIRE_FLAG);
 8001954:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8001958:	22a8      	movs	r2, #168	@ 0xa8
 800195a:	fb02 f303 	mul.w	r3, r2, r3
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	4413      	add	r3, r2
 8001962:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 8001966:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800196a:	3301      	adds	r3, #1
 800196c:	3360      	adds	r3, #96	@ 0x60
 800196e:	443b      	add	r3, r7
 8001970:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8001974:	b21b      	sxth	r3, r3
 8001976:	021b      	lsls	r3, r3, #8
 8001978:	b21a      	sxth	r2, r3
 800197a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800197e:	3360      	adds	r3, #96	@ 0x60
 8001980:	443b      	add	r3, r7
 8001982:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8001986:	b21b      	sxth	r3, r3
 8001988:	4313      	orrs	r3, r2
 800198a:	b21b      	sxth	r3, r3
 800198c:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001990:	4619      	mov	r1, r3
 8001992:	f000 ff9d 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001996:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800199a:	3301      	adds	r3, #1
 800199c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80019a0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d0cf      	beq.n	8001948 <OPEN_WIRE_CHECK+0x314>
	}

	BMS_INIT();
 80019a8:	f7ff fabc 	bl	8000f24 <BMS_INIT>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 80019ac:	2200      	movs	r2, #0
 80019ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019b6:	f002 fa5f 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, ADSV_EVEN, 4, 50);		//Check for odd cell for open wire
 80019ba:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80019be:	2332      	movs	r3, #50	@ 0x32
 80019c0:	2204      	movs	r2, #4
 80019c2:	48c5      	ldr	r0, [pc, #788]	@ (8001cd8 <OPEN_WIRE_CHECK+0x6a4>)
 80019c4:	f003 fb6f 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 80019c8:	2201      	movs	r2, #1
 80019ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019d2:	f002 fa51 	bl	8003e78 <HAL_GPIO_WritePin>
	BMS_SNAP();
 80019d6:	f001 f96b 	bl	8002cb0 <BMS_SNAP>
	BMS_READ(SEGMENT, RDSVA, RDACA_DATA, SEGMENT*8u);
 80019da:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80019de:	2308      	movs	r3, #8
 80019e0:	49be      	ldr	r1, [pc, #760]	@ (8001cdc <OPEN_WIRE_CHECK+0x6a8>)
 80019e2:	2001      	movs	r0, #1
 80019e4:	f001 f926 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDSVB, RDACB_DATA, SEGMENT*8u);
 80019e8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80019ec:	2308      	movs	r3, #8
 80019ee:	49bc      	ldr	r1, [pc, #752]	@ (8001ce0 <OPEN_WIRE_CHECK+0x6ac>)
 80019f0:	2001      	movs	r0, #1
 80019f2:	f001 f91f 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDSVC, RDACC_DATA, SEGMENT*8u);
 80019f6:	f107 021c 	add.w	r2, r7, #28
 80019fa:	2308      	movs	r3, #8
 80019fc:	49b9      	ldr	r1, [pc, #740]	@ (8001ce4 <OPEN_WIRE_CHECK+0x6b0>)
 80019fe:	2001      	movs	r0, #1
 8001a00:	f001 f918 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDSVD, RDACD_DATA, SEGMENT*8u);
 8001a04:	f107 0214 	add.w	r2, r7, #20
 8001a08:	2308      	movs	r3, #8
 8001a0a:	49b7      	ldr	r1, [pc, #732]	@ (8001ce8 <OPEN_WIRE_CHECK+0x6b4>)
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	f001 f911 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDSVE, RDACE_DATA, SEGMENT*8u);
 8001a12:	f107 020c 	add.w	r2, r7, #12
 8001a16:	2308      	movs	r3, #8
 8001a18:	49b4      	ldr	r1, [pc, #720]	@ (8001cec <OPEN_WIRE_CHECK+0x6b8>)
 8001a1a:	2001      	movs	r0, #1
 8001a1c:	f001 f90a 	bl	8002c34 <BMS_READ>
	BMS_UNSNAP();
 8001a20:	f001 f966 	bl	8002cf0 <BMS_UNSNAP>

	for (uint8_t module = 0; module < SEGMENT; module++){
 8001a24:	2300      	movs	r3, #0
 8001a26:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 8001a2a:	e02c      	b.n	8001a86 <OPEN_WIRE_CHECK+0x452>
		uint16_t i = module * 8;
 8001a2c:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		Cell_SetOWV(&BMS[module].CELL[1], (int16_t)(((uint16_t)RDACA_DATA[i+3] << 8) | RDACA_DATA[i+2]), &OPEN_WIRE_FLAG);
 8001a38:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8001a3c:	22a8      	movs	r2, #168	@ 0xa8
 8001a3e:	fb02 f303 	mul.w	r3, r2, r3
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	4413      	add	r3, r2
 8001a46:	f103 000c 	add.w	r0, r3, #12
 8001a4a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001a4e:	3303      	adds	r3, #3
 8001a50:	3360      	adds	r3, #96	@ 0x60
 8001a52:	443b      	add	r3, r7
 8001a54:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	021b      	lsls	r3, r3, #8
 8001a5c:	b21a      	sxth	r2, r3
 8001a5e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001a62:	3302      	adds	r3, #2
 8001a64:	3360      	adds	r3, #96	@ 0x60
 8001a66:	443b      	add	r3, r7
 8001a68:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001a6c:	b21b      	sxth	r3, r3
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	b21b      	sxth	r3, r3
 8001a72:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001a76:	4619      	mov	r1, r3
 8001a78:	f000 ff2a 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001a7c:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8001a80:	3301      	adds	r3, #1
 8001a82:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 8001a86:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d0ce      	beq.n	8001a2c <OPEN_WIRE_CHECK+0x3f8>

	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001a8e:	2300      	movs	r3, #0
 8001a90:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 8001a94:	e04d      	b.n	8001b32 <OPEN_WIRE_CHECK+0x4fe>
			uint16_t i = module * 8;
 8001a96:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
			Cell_SetOWV(&BMS[module].CELL[3], (int16_t)(((uint16_t)RDACB_DATA[i+1] << 8) | RDACB_DATA[i]), &OPEN_WIRE_FLAG);
 8001aa2:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001aa6:	22a8      	movs	r2, #168	@ 0xa8
 8001aa8:	fb02 f303 	mul.w	r3, r2, r3
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	4413      	add	r3, r2
 8001ab0:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8001ab4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001ab8:	3301      	adds	r3, #1
 8001aba:	3360      	adds	r3, #96	@ 0x60
 8001abc:	443b      	add	r3, r7
 8001abe:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8001ac2:	b21b      	sxth	r3, r3
 8001ac4:	021b      	lsls	r3, r3, #8
 8001ac6:	b21a      	sxth	r2, r3
 8001ac8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001acc:	3360      	adds	r3, #96	@ 0x60
 8001ace:	443b      	add	r3, r7
 8001ad0:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8001ad4:	b21b      	sxth	r3, r3
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	b21b      	sxth	r3, r3
 8001ada:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001ade:	4619      	mov	r1, r3
 8001ae0:	f000 fef6 	bl	80028d0 <Cell_SetOWV>
			Cell_SetOWV(&BMS[module].CELL[5], (int16_t)(((uint16_t)RDACB_DATA[i+5] << 8) | RDACB_DATA[i+4]), &OPEN_WIRE_FLAG);
 8001ae4:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001ae8:	22a8      	movs	r2, #168	@ 0xa8
 8001aea:	fb02 f303 	mul.w	r3, r2, r3
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	4413      	add	r3, r2
 8001af2:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8001af6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001afa:	3305      	adds	r3, #5
 8001afc:	3360      	adds	r3, #96	@ 0x60
 8001afe:	443b      	add	r3, r7
 8001b00:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8001b04:	b21b      	sxth	r3, r3
 8001b06:	021b      	lsls	r3, r3, #8
 8001b08:	b21a      	sxth	r2, r3
 8001b0a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001b0e:	3304      	adds	r3, #4
 8001b10:	3360      	adds	r3, #96	@ 0x60
 8001b12:	443b      	add	r3, r7
 8001b14:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8001b18:	b21b      	sxth	r3, r3
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	b21b      	sxth	r3, r3
 8001b1e:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001b22:	4619      	mov	r1, r3
 8001b24:	f000 fed4 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001b28:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 8001b32:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0ad      	beq.n	8001a96 <OPEN_WIRE_CHECK+0x462>
	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
 8001b40:	e02c      	b.n	8001b9c <OPEN_WIRE_CHECK+0x568>
			uint16_t i = module * 8;
 8001b42:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
			Cell_SetOWV(&BMS[module].CELL[7], (int16_t)(((uint16_t)RDACC_DATA[i+3] << 8) | RDACC_DATA[i+2]), &OPEN_WIRE_FLAG);
 8001b4e:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001b52:	22a8      	movs	r2, #168	@ 0xa8
 8001b54:	fb02 f303 	mul.w	r3, r2, r3
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 8001b60:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001b64:	3303      	adds	r3, #3
 8001b66:	3360      	adds	r3, #96	@ 0x60
 8001b68:	443b      	add	r3, r7
 8001b6a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001b6e:	b21b      	sxth	r3, r3
 8001b70:	021b      	lsls	r3, r3, #8
 8001b72:	b21a      	sxth	r2, r3
 8001b74:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001b78:	3302      	adds	r3, #2
 8001b7a:	3360      	adds	r3, #96	@ 0x60
 8001b7c:	443b      	add	r3, r7
 8001b7e:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001b82:	b21b      	sxth	r3, r3
 8001b84:	4313      	orrs	r3, r2
 8001b86:	b21b      	sxth	r3, r3
 8001b88:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	f000 fe9f 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001b92:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001b96:	3301      	adds	r3, #1
 8001b98:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
 8001b9c:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0ce      	beq.n	8001b42 <OPEN_WIRE_CHECK+0x50e>
	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8001baa:	e04d      	b.n	8001c48 <OPEN_WIRE_CHECK+0x614>
			uint16_t i = module * 8;
 8001bac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	00db      	lsls	r3, r3, #3
 8001bb4:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
			Cell_SetOWV(&BMS[module].CELL[9], (int16_t)(((uint16_t)RDACD_DATA[i+1] << 8) | RDACD_DATA[i]), &OPEN_WIRE_FLAG);
 8001bb8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001bbc:	22a8      	movs	r2, #168	@ 0xa8
 8001bbe:	fb02 f303 	mul.w	r3, r2, r3
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	f103 006c 	add.w	r0, r3, #108	@ 0x6c
 8001bca:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001bce:	3301      	adds	r3, #1
 8001bd0:	3360      	adds	r3, #96	@ 0x60
 8001bd2:	443b      	add	r3, r7
 8001bd4:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8001bd8:	b21b      	sxth	r3, r3
 8001bda:	021b      	lsls	r3, r3, #8
 8001bdc:	b21a      	sxth	r2, r3
 8001bde:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001be2:	3360      	adds	r3, #96	@ 0x60
 8001be4:	443b      	add	r3, r7
 8001be6:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8001bea:	b21b      	sxth	r3, r3
 8001bec:	4313      	orrs	r3, r2
 8001bee:	b21b      	sxth	r3, r3
 8001bf0:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f000 fe6b 	bl	80028d0 <Cell_SetOWV>
			Cell_SetOWV(&BMS[module].CELL[11], (int16_t)(((uint16_t)RDACD_DATA[i+5] << 8) | RDACD_DATA[i+4]), &OPEN_WIRE_FLAG);
 8001bfa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001bfe:	22a8      	movs	r2, #168	@ 0xa8
 8001c00:	fb02 f303 	mul.w	r3, r2, r3
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	4413      	add	r3, r2
 8001c08:	f103 0084 	add.w	r0, r3, #132	@ 0x84
 8001c0c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001c10:	3305      	adds	r3, #5
 8001c12:	3360      	adds	r3, #96	@ 0x60
 8001c14:	443b      	add	r3, r7
 8001c16:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8001c1a:	b21b      	sxth	r3, r3
 8001c1c:	021b      	lsls	r3, r3, #8
 8001c1e:	b21a      	sxth	r2, r3
 8001c20:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001c24:	3304      	adds	r3, #4
 8001c26:	3360      	adds	r3, #96	@ 0x60
 8001c28:	443b      	add	r3, r7
 8001c2a:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8001c2e:	b21b      	sxth	r3, r3
 8001c30:	4313      	orrs	r3, r2
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001c38:	4619      	mov	r1, r3
 8001c3a:	f000 fe49 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001c3e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001c42:	3301      	adds	r3, #1
 8001c44:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8001c48:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0ad      	beq.n	8001bac <OPEN_WIRE_CHECK+0x578>
	}
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001c50:	2300      	movs	r3, #0
 8001c52:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 8001c56:	e02c      	b.n	8001cb2 <OPEN_WIRE_CHECK+0x67e>
			uint16_t i = module * 8;
 8001c58:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
			Cell_SetOWV(&BMS[module].CELL[13], (int16_t)(((uint16_t)RDACE_DATA[i+3] << 8) | RDACE_DATA[i+2]), &OPEN_WIRE_FLAG);
 8001c64:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001c68:	22a8      	movs	r2, #168	@ 0xa8
 8001c6a:	fb02 f303 	mul.w	r3, r2, r3
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	4413      	add	r3, r2
 8001c72:	f103 009c 	add.w	r0, r3, #156	@ 0x9c
 8001c76:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001c7a:	3303      	adds	r3, #3
 8001c7c:	3360      	adds	r3, #96	@ 0x60
 8001c7e:	443b      	add	r3, r7
 8001c80:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8001c84:	b21b      	sxth	r3, r3
 8001c86:	021b      	lsls	r3, r3, #8
 8001c88:	b21a      	sxth	r2, r3
 8001c8a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001c8e:	3302      	adds	r3, #2
 8001c90:	3360      	adds	r3, #96	@ 0x60
 8001c92:	443b      	add	r3, r7
 8001c94:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8001c98:	b21b      	sxth	r3, r3
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	b21b      	sxth	r3, r3
 8001c9e:	f107 0237 	add.w	r2, r7, #55	@ 0x37
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	f000 fe14 	bl	80028d0 <Cell_SetOWV>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001ca8:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001cac:	3301      	adds	r3, #1
 8001cae:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 8001cb2:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d0ce      	beq.n	8001c58 <OPEN_WIRE_CHECK+0x624>
	}
	if (OPEN_WIRE_FLAG == 1){
 8001cba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d105      	bne.n	8001cce <OPEN_WIRE_CHECK+0x69a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, SET);
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	2120      	movs	r1, #32
 8001cc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cca:	f002 f8d5 	bl	8003e78 <HAL_GPIO_WritePin>
	}
}
 8001cce:	bf00      	nop
 8001cd0:	3760      	adds	r7, #96	@ 0x60
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000284 	.word	0x20000284
 8001cdc:	08009700 	.word	0x08009700
 8001ce0:	08009704 	.word	0x08009704
 8001ce4:	08009708 	.word	0x08009708
 8001ce8:	0800970c 	.word	0x0800970c
 8001cec:	08009710 	.word	0x08009710

08001cf0 <READ_ALL_TEMP>:


void READ_ALL_TEMP(BMS_t *BMS){
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b090      	sub	sp, #64	@ 0x40
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
	uint8_t WRCFGA_SEL[6] = {0x84u, 0x0u, 0x0u, 0xFFu, 0x2u, 0x0u};  //To Change The Select Lines
 8001cf8:	4a91      	ldr	r2, [pc, #580]	@ (8001f40 <READ_ALL_TEMP+0x250>)
 8001cfa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d02:	6018      	str	r0, [r3, #0]
 8001d04:	3304      	adds	r3, #4
 8001d06:	8019      	strh	r1, [r3, #0]
	uint8_t ADAX[4] = {0x4u, 0x10u, 0x51u, 0x14u};  //Read All GPIO //Select Line = 1 Is Selected
 8001d08:	4b8e      	ldr	r3, [pc, #568]	@ (8001f44 <READ_ALL_TEMP+0x254>)
 8001d0a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t RDAUXA_DATA[SEGMENT*8] = {0};
 8001d0c:	f107 031c 	add.w	r3, r7, #28
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
	uint8_t RDAUXB_DATA[SEGMENT*8] = {0};
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	605a      	str	r2, [r3, #4]
	uint8_t RDAUXC_DATA[SEGMENT*8] = {0};
 8001d20:	f107 030c 	add.w	r3, r7, #12
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d34:	f002 f8a0 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, ADAX, 4, 50);		//START ADAX Conversion
 8001d38:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001d3c:	2332      	movs	r3, #50	@ 0x32
 8001d3e:	2204      	movs	r2, #4
 8001d40:	4881      	ldr	r0, [pc, #516]	@ (8001f48 <READ_ALL_TEMP+0x258>)
 8001d42:	f003 f9b0 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8001d46:	2201      	movs	r2, #1
 8001d48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d50:	f002 f892 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(8);
 8001d54:	2008      	movs	r0, #8
 8001d56:	f001 fddb 	bl	8003910 <HAL_Delay>
	BMS_SNAP();
 8001d5a:	f000 ffa9 	bl	8002cb0 <BMS_SNAP>
	BMS_READ(SEGMENT, RDAUXA, RDAUXA_DATA, SEGMENT*8u);
 8001d5e:	f107 021c 	add.w	r2, r7, #28
 8001d62:	2308      	movs	r3, #8
 8001d64:	4979      	ldr	r1, [pc, #484]	@ (8001f4c <READ_ALL_TEMP+0x25c>)
 8001d66:	2001      	movs	r0, #1
 8001d68:	f000 ff64 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDAUXB, RDAUXB_DATA, SEGMENT*8u);
 8001d6c:	f107 0214 	add.w	r2, r7, #20
 8001d70:	2308      	movs	r3, #8
 8001d72:	4977      	ldr	r1, [pc, #476]	@ (8001f50 <READ_ALL_TEMP+0x260>)
 8001d74:	2001      	movs	r0, #1
 8001d76:	f000 ff5d 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDAUXC, RDAUXC_DATA, SEGMENT*8u);
 8001d7a:	f107 020c 	add.w	r2, r7, #12
 8001d7e:	2308      	movs	r3, #8
 8001d80:	4974      	ldr	r1, [pc, #464]	@ (8001f54 <READ_ALL_TEMP+0x264>)
 8001d82:	2001      	movs	r0, #1
 8001d84:	f000 ff56 	bl	8002c34 <BMS_READ>
	BMS_UNSNAP();
 8001d88:	f000 ffb2 	bl	8002cf0 <BMS_UNSNAP>


	for (uint8_t module = 0; module < SEGMENT; module++){
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001d92:	e061      	b.n	8001e58 <READ_ALL_TEMP+0x168>
		uint16_t i = module * 8;
 8001d94:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	863b      	strh	r3, [r7, #48]	@ 0x30
		Cell_SetTemp(&BMS[module].CELL[0], (int16_t)(((uint16_t)RDAUXA_DATA[i+1] << 8) | RDAUXA_DATA[i]));
 8001d9e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001da2:	22a8      	movs	r2, #168	@ 0xa8
 8001da4:	fb02 f303 	mul.w	r3, r2, r3
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	4413      	add	r3, r2
 8001dac:	4618      	mov	r0, r3
 8001dae:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001db0:	3301      	adds	r3, #1
 8001db2:	3340      	adds	r3, #64	@ 0x40
 8001db4:	443b      	add	r3, r7
 8001db6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001dba:	b21b      	sxth	r3, r3
 8001dbc:	021b      	lsls	r3, r3, #8
 8001dbe:	b21a      	sxth	r2, r3
 8001dc0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001dc2:	3340      	adds	r3, #64	@ 0x40
 8001dc4:	443b      	add	r3, r7
 8001dc6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001dca:	b21b      	sxth	r3, r3
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	b21b      	sxth	r3, r3
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	f000 fd3b 	bl	800284c <Cell_SetTemp>
		Cell_SetTemp(&BMS[module].CELL[1], (int16_t)(((uint16_t)RDAUXA_DATA[i+3] << 8) | RDAUXA_DATA[i+2]));
 8001dd6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001dda:	22a8      	movs	r2, #168	@ 0xa8
 8001ddc:	fb02 f303 	mul.w	r3, r2, r3
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	4413      	add	r3, r2
 8001de4:	f103 000c 	add.w	r0, r3, #12
 8001de8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001dea:	3303      	adds	r3, #3
 8001dec:	3340      	adds	r3, #64	@ 0x40
 8001dee:	443b      	add	r3, r7
 8001df0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001df4:	b21b      	sxth	r3, r3
 8001df6:	021b      	lsls	r3, r3, #8
 8001df8:	b21a      	sxth	r2, r3
 8001dfa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001dfc:	3302      	adds	r3, #2
 8001dfe:	3340      	adds	r3, #64	@ 0x40
 8001e00:	443b      	add	r3, r7
 8001e02:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e06:	b21b      	sxth	r3, r3
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	b21b      	sxth	r3, r3
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f000 fd1d 	bl	800284c <Cell_SetTemp>
		Cell_SetTemp(&BMS[module].CELL[2], (int16_t)(((uint16_t)RDAUXA_DATA[i+5] << 8) | RDAUXA_DATA[i+4]));
 8001e12:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001e16:	22a8      	movs	r2, #168	@ 0xa8
 8001e18:	fb02 f303 	mul.w	r3, r2, r3
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	4413      	add	r3, r2
 8001e20:	f103 0018 	add.w	r0, r3, #24
 8001e24:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001e26:	3305      	adds	r3, #5
 8001e28:	3340      	adds	r3, #64	@ 0x40
 8001e2a:	443b      	add	r3, r7
 8001e2c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e30:	b21b      	sxth	r3, r3
 8001e32:	021b      	lsls	r3, r3, #8
 8001e34:	b21a      	sxth	r2, r3
 8001e36:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001e38:	3304      	adds	r3, #4
 8001e3a:	3340      	adds	r3, #64	@ 0x40
 8001e3c:	443b      	add	r3, r7
 8001e3e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e42:	b21b      	sxth	r3, r3
 8001e44:	4313      	orrs	r3, r2
 8001e46:	b21b      	sxth	r3, r3
 8001e48:	4619      	mov	r1, r3
 8001e4a:	f000 fcff 	bl	800284c <Cell_SetTemp>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001e4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001e52:	3301      	adds	r3, #1
 8001e54:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001e58:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d099      	beq.n	8001d94 <READ_ALL_TEMP+0xa4>
	}

	for (uint8_t module = 0; module < SEGMENT; module++){
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8001e66:	e062      	b.n	8001f2e <READ_ALL_TEMP+0x23e>
		uint16_t i = module * 8;
 8001e68:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	867b      	strh	r3, [r7, #50]	@ 0x32
		Cell_SetTemp(&BMS[module].CELL[3], (int16_t)(((uint16_t)RDAUXB_DATA[i+1] << 8) | RDAUXB_DATA[i]));
 8001e72:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001e76:	22a8      	movs	r2, #168	@ 0xa8
 8001e78:	fb02 f303 	mul.w	r3, r2, r3
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	4413      	add	r3, r2
 8001e80:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8001e84:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001e86:	3301      	adds	r3, #1
 8001e88:	3340      	adds	r3, #64	@ 0x40
 8001e8a:	443b      	add	r3, r7
 8001e8c:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001e90:	b21b      	sxth	r3, r3
 8001e92:	021b      	lsls	r3, r3, #8
 8001e94:	b21a      	sxth	r2, r3
 8001e96:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001e98:	3340      	adds	r3, #64	@ 0x40
 8001e9a:	443b      	add	r3, r7
 8001e9c:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001ea0:	b21b      	sxth	r3, r3
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	b21b      	sxth	r3, r3
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f000 fcd0 	bl	800284c <Cell_SetTemp>
		Cell_SetTemp(&BMS[module].CELL[4], (int16_t)(((uint16_t)RDAUXB_DATA[i+3] << 8) | RDAUXB_DATA[i+2]));
 8001eac:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001eb0:	22a8      	movs	r2, #168	@ 0xa8
 8001eb2:	fb02 f303 	mul.w	r3, r2, r3
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	4413      	add	r3, r2
 8001eba:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8001ebe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001ec0:	3303      	adds	r3, #3
 8001ec2:	3340      	adds	r3, #64	@ 0x40
 8001ec4:	443b      	add	r3, r7
 8001ec6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	021b      	lsls	r3, r3, #8
 8001ece:	b21a      	sxth	r2, r3
 8001ed0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001ed2:	3302      	adds	r3, #2
 8001ed4:	3340      	adds	r3, #64	@ 0x40
 8001ed6:	443b      	add	r3, r7
 8001ed8:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001edc:	b21b      	sxth	r3, r3
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	b21b      	sxth	r3, r3
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	f000 fcb2 	bl	800284c <Cell_SetTemp>
		Cell_SetTemp(&BMS[module].CELL[5], (int16_t)(((uint16_t)RDAUXB_DATA[i+5] << 8) | RDAUXB_DATA[i+4]));
 8001ee8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001eec:	22a8      	movs	r2, #168	@ 0xa8
 8001eee:	fb02 f303 	mul.w	r3, r2, r3
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8001efa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001efc:	3305      	adds	r3, #5
 8001efe:	3340      	adds	r3, #64	@ 0x40
 8001f00:	443b      	add	r3, r7
 8001f02:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001f06:	b21b      	sxth	r3, r3
 8001f08:	021b      	lsls	r3, r3, #8
 8001f0a:	b21a      	sxth	r2, r3
 8001f0c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001f0e:	3304      	adds	r3, #4
 8001f10:	3340      	adds	r3, #64	@ 0x40
 8001f12:	443b      	add	r3, r7
 8001f14:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001f18:	b21b      	sxth	r3, r3
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	b21b      	sxth	r3, r3
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f000 fc94 	bl	800284c <Cell_SetTemp>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8001f24:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001f28:	3301      	adds	r3, #1
 8001f2a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8001f2e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d098      	beq.n	8001e68 <READ_ALL_TEMP+0x178>
	}

	for (uint8_t module = 0; module < SEGMENT; module++){
 8001f36:	2300      	movs	r3, #0
 8001f38:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8001f3c:	e06f      	b.n	800201e <READ_ALL_TEMP+0x32e>
 8001f3e:	bf00      	nop
 8001f40:	080096c4 	.word	0x080096c4
 8001f44:	14511004 	.word	0x14511004
 8001f48:	20000284 	.word	0x20000284
 8001f4c:	08009714 	.word	0x08009714
 8001f50:	08009718 	.word	0x08009718
 8001f54:	0800971c 	.word	0x0800971c
		uint16_t i = module * 8;
 8001f58:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	86bb      	strh	r3, [r7, #52]	@ 0x34
		Cell_SetTemp(&BMS[module].CELL[6], (int16_t)(((uint16_t)RDAUXC_DATA[i+1] << 8) | RDAUXC_DATA[i]));
 8001f62:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001f66:	22a8      	movs	r2, #168	@ 0xa8
 8001f68:	fb02 f303 	mul.w	r3, r2, r3
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	4413      	add	r3, r2
 8001f70:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8001f74:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001f76:	3301      	adds	r3, #1
 8001f78:	3340      	adds	r3, #64	@ 0x40
 8001f7a:	443b      	add	r3, r7
 8001f7c:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001f80:	b21b      	sxth	r3, r3
 8001f82:	021b      	lsls	r3, r3, #8
 8001f84:	b21a      	sxth	r2, r3
 8001f86:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001f88:	3340      	adds	r3, #64	@ 0x40
 8001f8a:	443b      	add	r3, r7
 8001f8c:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001f90:	b21b      	sxth	r3, r3
 8001f92:	4313      	orrs	r3, r2
 8001f94:	b21b      	sxth	r3, r3
 8001f96:	4619      	mov	r1, r3
 8001f98:	f000 fc58 	bl	800284c <Cell_SetTemp>
		Cell_SetTemp(&BMS[module].CELL[7], (int16_t)(((uint16_t)RDAUXC_DATA[i+3] << 8) | RDAUXC_DATA[i+2]));
 8001f9c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001fa0:	22a8      	movs	r2, #168	@ 0xa8
 8001fa2:	fb02 f303 	mul.w	r3, r2, r3
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	4413      	add	r3, r2
 8001faa:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 8001fae:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001fb0:	3303      	adds	r3, #3
 8001fb2:	3340      	adds	r3, #64	@ 0x40
 8001fb4:	443b      	add	r3, r7
 8001fb6:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001fba:	b21b      	sxth	r3, r3
 8001fbc:	021b      	lsls	r3, r3, #8
 8001fbe:	b21a      	sxth	r2, r3
 8001fc0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001fc2:	3302      	adds	r3, #2
 8001fc4:	3340      	adds	r3, #64	@ 0x40
 8001fc6:	443b      	add	r3, r7
 8001fc8:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001fcc:	b21b      	sxth	r3, r3
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	b21b      	sxth	r3, r3
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	f000 fc3a 	bl	800284c <Cell_SetTemp>
		Cell_SetTemp(&BMS[module].CELL[8], (int16_t)(((uint16_t)RDAUXC_DATA[i+5] << 8) | RDAUXC_DATA[i+4]));
 8001fd8:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001fdc:	22a8      	movs	r2, #168	@ 0xa8
 8001fde:	fb02 f303 	mul.w	r3, r2, r3
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8001fea:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001fec:	3305      	adds	r3, #5
 8001fee:	3340      	adds	r3, #64	@ 0x40
 8001ff0:	443b      	add	r3, r7
 8001ff2:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001ff6:	b21b      	sxth	r3, r3
 8001ff8:	021b      	lsls	r3, r3, #8
 8001ffa:	b21a      	sxth	r2, r3
 8001ffc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001ffe:	3304      	adds	r3, #4
 8002000:	3340      	adds	r3, #64	@ 0x40
 8002002:	443b      	add	r3, r7
 8002004:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002008:	b21b      	sxth	r3, r3
 800200a:	4313      	orrs	r3, r2
 800200c:	b21b      	sxth	r3, r3
 800200e:	4619      	mov	r1, r3
 8002010:	f000 fc1c 	bl	800284c <Cell_SetTemp>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8002014:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002018:	3301      	adds	r3, #1
 800201a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 800201e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002022:	2b00      	cmp	r3, #0
 8002024:	d098      	beq.n	8001f58 <READ_ALL_TEMP+0x268>
	}

	BMS_WRITE(SEGMENT, WRCFGA, WRCFGA_SEL);
 8002026:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800202a:	461a      	mov	r2, r3
 800202c:	4976      	ldr	r1, [pc, #472]	@ (8002208 <READ_ALL_TEMP+0x518>)
 800202e:	2001      	movs	r0, #1
 8002030:	f000 fdac 	bl	8002b8c <BMS_WRITE>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 8002034:	2200      	movs	r2, #0
 8002036:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800203a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800203e:	f001 ff1b 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, ADAX, 4, 50);		//START ADAX Conversion
 8002042:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002046:	2332      	movs	r3, #50	@ 0x32
 8002048:	2204      	movs	r2, #4
 800204a:	4870      	ldr	r0, [pc, #448]	@ (800220c <READ_ALL_TEMP+0x51c>)
 800204c:	f003 f82b 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8002050:	2201      	movs	r2, #1
 8002052:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002056:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800205a:	f001 ff0d 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(8);
 800205e:	2008      	movs	r0, #8
 8002060:	f001 fc56 	bl	8003910 <HAL_Delay>
	BMS_SNAP();
 8002064:	f000 fe24 	bl	8002cb0 <BMS_SNAP>
	BMS_READ(SEGMENT, RDAUXB, RDAUXB_DATA, SEGMENT*8u);
 8002068:	f107 0214 	add.w	r2, r7, #20
 800206c:	2308      	movs	r3, #8
 800206e:	4968      	ldr	r1, [pc, #416]	@ (8002210 <READ_ALL_TEMP+0x520>)
 8002070:	2001      	movs	r0, #1
 8002072:	f000 fddf 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDAUXC, RDAUXC_DATA, SEGMENT*8u);
 8002076:	f107 020c 	add.w	r2, r7, #12
 800207a:	2308      	movs	r3, #8
 800207c:	4965      	ldr	r1, [pc, #404]	@ (8002214 <READ_ALL_TEMP+0x524>)
 800207e:	2001      	movs	r0, #1
 8002080:	f000 fdd8 	bl	8002c34 <BMS_READ>
	BMS_UNSNAP();
 8002084:	f000 fe34 	bl	8002cf0 <BMS_UNSNAP>

	for (uint8_t module = 0; module < SEGMENT; module++){
 8002088:	2300      	movs	r3, #0
 800208a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800208e:	e027      	b.n	80020e0 <READ_ALL_TEMP+0x3f0>
		uint16_t i = module * 8;
 8002090:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002094:	b29b      	uxth	r3, r3
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	86fb      	strh	r3, [r7, #54]	@ 0x36
		Cell_SetTemp(&BMS[module].CELL[9], (int16_t)(((uint16_t)RDAUXB_DATA[i+5] << 8) | RDAUXB_DATA[i+4]));
 800209a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800209e:	22a8      	movs	r2, #168	@ 0xa8
 80020a0:	fb02 f303 	mul.w	r3, r2, r3
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	4413      	add	r3, r2
 80020a8:	f103 006c 	add.w	r0, r3, #108	@ 0x6c
 80020ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80020ae:	3305      	adds	r3, #5
 80020b0:	3340      	adds	r3, #64	@ 0x40
 80020b2:	443b      	add	r3, r7
 80020b4:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	021b      	lsls	r3, r3, #8
 80020bc:	b21a      	sxth	r2, r3
 80020be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80020c0:	3304      	adds	r3, #4
 80020c2:	3340      	adds	r3, #64	@ 0x40
 80020c4:	443b      	add	r3, r7
 80020c6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80020ca:	b21b      	sxth	r3, r3
 80020cc:	4313      	orrs	r3, r2
 80020ce:	b21b      	sxth	r3, r3
 80020d0:	4619      	mov	r1, r3
 80020d2:	f000 fbbb 	bl	800284c <Cell_SetTemp>
	for (uint8_t module = 0; module < SEGMENT; module++){
 80020d6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80020da:	3301      	adds	r3, #1
 80020dc:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80020e0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0d3      	beq.n	8002090 <READ_ALL_TEMP+0x3a0>
	}

	for (uint8_t module = 0; module < SEGMENT; module++){
 80020e8:	2300      	movs	r3, #0
 80020ea:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 80020ee:	e080      	b.n	80021f2 <READ_ALL_TEMP+0x502>
		uint16_t i = module * 8;
 80020f0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	873b      	strh	r3, [r7, #56]	@ 0x38
		Cell_SetTemp(&BMS[module].CELL[10], (int16_t)(((uint16_t)RDAUXC_DATA[i+1] << 8) | RDAUXC_DATA[i]));
 80020fa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80020fe:	22a8      	movs	r2, #168	@ 0xa8
 8002100:	fb02 f303 	mul.w	r3, r2, r3
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	4413      	add	r3, r2
 8002108:	f103 0078 	add.w	r0, r3, #120	@ 0x78
 800210c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800210e:	3301      	adds	r3, #1
 8002110:	3340      	adds	r3, #64	@ 0x40
 8002112:	443b      	add	r3, r7
 8002114:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002118:	b21b      	sxth	r3, r3
 800211a:	021b      	lsls	r3, r3, #8
 800211c:	b21a      	sxth	r2, r3
 800211e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002120:	3340      	adds	r3, #64	@ 0x40
 8002122:	443b      	add	r3, r7
 8002124:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002128:	b21b      	sxth	r3, r3
 800212a:	4313      	orrs	r3, r2
 800212c:	b21b      	sxth	r3, r3
 800212e:	4619      	mov	r1, r3
 8002130:	f000 fb8c 	bl	800284c <Cell_SetTemp>
		Cell_SetTemp(&BMS[module].CELL[11], (int16_t)(((uint16_t)RDAUXC_DATA[i+3] << 8) | RDAUXC_DATA[i+2]));
 8002134:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002138:	22a8      	movs	r2, #168	@ 0xa8
 800213a:	fb02 f303 	mul.w	r3, r2, r3
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	f103 0084 	add.w	r0, r3, #132	@ 0x84
 8002146:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002148:	3303      	adds	r3, #3
 800214a:	3340      	adds	r3, #64	@ 0x40
 800214c:	443b      	add	r3, r7
 800214e:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002152:	b21b      	sxth	r3, r3
 8002154:	021b      	lsls	r3, r3, #8
 8002156:	b21a      	sxth	r2, r3
 8002158:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800215a:	3302      	adds	r3, #2
 800215c:	3340      	adds	r3, #64	@ 0x40
 800215e:	443b      	add	r3, r7
 8002160:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002164:	b21b      	sxth	r3, r3
 8002166:	4313      	orrs	r3, r2
 8002168:	b21b      	sxth	r3, r3
 800216a:	4619      	mov	r1, r3
 800216c:	f000 fb6e 	bl	800284c <Cell_SetTemp>
		Cell_SetTemp(&BMS[module].CELL[12], (int16_t)(((uint16_t)RDAUXC_DATA[i+5] << 8) | RDAUXC_DATA[i+4]));
 8002170:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002174:	22a8      	movs	r2, #168	@ 0xa8
 8002176:	fb02 f303 	mul.w	r3, r2, r3
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	4413      	add	r3, r2
 800217e:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 8002182:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002184:	3305      	adds	r3, #5
 8002186:	3340      	adds	r3, #64	@ 0x40
 8002188:	443b      	add	r3, r7
 800218a:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800218e:	b21b      	sxth	r3, r3
 8002190:	021b      	lsls	r3, r3, #8
 8002192:	b21a      	sxth	r2, r3
 8002194:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002196:	3304      	adds	r3, #4
 8002198:	3340      	adds	r3, #64	@ 0x40
 800219a:	443b      	add	r3, r7
 800219c:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80021a0:	b21b      	sxth	r3, r3
 80021a2:	4313      	orrs	r3, r2
 80021a4:	b21b      	sxth	r3, r3
 80021a6:	4619      	mov	r1, r3
 80021a8:	f000 fb50 	bl	800284c <Cell_SetTemp>
		Cell_SetTemp(&BMS[module].CELL[13], (int16_t)(((uint16_t)RDAUXC_DATA[i+5] << 8) | RDAUXC_DATA[i+4]));
 80021ac:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80021b0:	22a8      	movs	r2, #168	@ 0xa8
 80021b2:	fb02 f303 	mul.w	r3, r2, r3
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	f103 009c 	add.w	r0, r3, #156	@ 0x9c
 80021be:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80021c0:	3305      	adds	r3, #5
 80021c2:	3340      	adds	r3, #64	@ 0x40
 80021c4:	443b      	add	r3, r7
 80021c6:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	b21a      	sxth	r2, r3
 80021d0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80021d2:	3304      	adds	r3, #4
 80021d4:	3340      	adds	r3, #64	@ 0x40
 80021d6:	443b      	add	r3, r7
 80021d8:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80021dc:	b21b      	sxth	r3, r3
 80021de:	4313      	orrs	r3, r2
 80021e0:	b21b      	sxth	r3, r3
 80021e2:	4619      	mov	r1, r3
 80021e4:	f000 fb32 	bl	800284c <Cell_SetTemp>
	for (uint8_t module = 0; module < SEGMENT; module++){
 80021e8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80021ec:	3301      	adds	r3, #1
 80021ee:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 80021f2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f43f af7a 	beq.w	80020f0 <READ_ALL_TEMP+0x400>
	}

}
 80021fc:	bf00      	nop
 80021fe:	bf00      	nop
 8002200:	3740      	adds	r7, #64	@ 0x40
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	080096dc 	.word	0x080096dc
 800220c:	20000284 	.word	0x20000284
 8002210:	08009718 	.word	0x08009718
 8002214:	0800971c 	.word	0x0800971c

08002218 <OPEN_WIRE_TEMP>:

void OPEN_WIRE_TEMP(BMS_t *BMS){
 8002218:	b580      	push	{r7, lr}
 800221a:	b090      	sub	sp, #64	@ 0x40
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
	uint8_t OPEN_WIRE_FLAG = 0;
 8002220:	2300      	movs	r3, #0
 8002222:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t WRCFGA_SEL[6] = {0x84u, 0x0u, 0x0u, 0xFFu, 0x2u, 0x0u};  //To Change The Select Lines
 8002226:	4a97      	ldr	r2, [pc, #604]	@ (8002484 <OPEN_WIRE_TEMP+0x26c>)
 8002228:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800222c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002230:	6018      	str	r0, [r3, #0]
 8002232:	3304      	adds	r3, #4
 8002234:	8019      	strh	r1, [r3, #0]
	uint8_t ADAX[4] = {0x05u, 0x90u, 0x9Du, 0x7Eu};
 8002236:	4b94      	ldr	r3, [pc, #592]	@ (8002488 <OPEN_WIRE_TEMP+0x270>)
 8002238:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t RDAUXA_DATA[SEGMENT*8] = {0};
 800223a:	f107 031c 	add.w	r3, r7, #28
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
 8002242:	605a      	str	r2, [r3, #4]
	uint8_t RDAUXB_DATA[SEGMENT*8] = {0};
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
	uint8_t RDAUXC_DATA[SEGMENT*8] = {0};
 800224e:	f107 030c 	add.w	r3, r7, #12
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 8002258:	2200      	movs	r2, #0
 800225a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800225e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002262:	f001 fe09 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, ADAX, 4, 50);		//START ADAX Conversion
 8002266:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800226a:	2332      	movs	r3, #50	@ 0x32
 800226c:	2204      	movs	r2, #4
 800226e:	4887      	ldr	r0, [pc, #540]	@ (800248c <OPEN_WIRE_TEMP+0x274>)
 8002270:	f002 ff19 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8002274:	2201      	movs	r2, #1
 8002276:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800227a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800227e:	f001 fdfb 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(8);
 8002282:	2008      	movs	r0, #8
 8002284:	f001 fb44 	bl	8003910 <HAL_Delay>
	BMS_SNAP();
 8002288:	f000 fd12 	bl	8002cb0 <BMS_SNAP>
	BMS_READ(SEGMENT, RDAUXA, RDAUXA_DATA, SEGMENT*8u);
 800228c:	f107 021c 	add.w	r2, r7, #28
 8002290:	2308      	movs	r3, #8
 8002292:	497f      	ldr	r1, [pc, #508]	@ (8002490 <OPEN_WIRE_TEMP+0x278>)
 8002294:	2001      	movs	r0, #1
 8002296:	f000 fccd 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDAUXB, RDAUXB_DATA, SEGMENT*8u);
 800229a:	f107 0214 	add.w	r2, r7, #20
 800229e:	2308      	movs	r3, #8
 80022a0:	497c      	ldr	r1, [pc, #496]	@ (8002494 <OPEN_WIRE_TEMP+0x27c>)
 80022a2:	2001      	movs	r0, #1
 80022a4:	f000 fcc6 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDAUXC, RDAUXC_DATA, SEGMENT*8u);
 80022a8:	f107 020c 	add.w	r2, r7, #12
 80022ac:	2308      	movs	r3, #8
 80022ae:	497a      	ldr	r1, [pc, #488]	@ (8002498 <OPEN_WIRE_TEMP+0x280>)
 80022b0:	2001      	movs	r0, #1
 80022b2:	f000 fcbf 	bl	8002c34 <BMS_READ>
	BMS_UNSNAP();
 80022b6:	f000 fd1b 	bl	8002cf0 <BMS_UNSNAP>


	for (uint8_t module = 0; module < SEGMENT; module++){
 80022ba:	2300      	movs	r3, #0
 80022bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80022c0:	e067      	b.n	8002392 <OPEN_WIRE_TEMP+0x17a>
		uint16_t i = module * 8;
 80022c2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	00db      	lsls	r3, r3, #3
 80022ca:	863b      	strh	r3, [r7, #48]	@ 0x30
		Cell_SetOWT(&BMS[module].CELL[0], (int16_t)(((uint16_t)RDAUXA_DATA[i+1] << 8) | RDAUXA_DATA[i]), &OPEN_WIRE_FLAG);
 80022cc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80022d0:	22a8      	movs	r2, #168	@ 0xa8
 80022d2:	fb02 f303 	mul.w	r3, r2, r3
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	4413      	add	r3, r2
 80022da:	4618      	mov	r0, r3
 80022dc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80022de:	3301      	adds	r3, #1
 80022e0:	3340      	adds	r3, #64	@ 0x40
 80022e2:	443b      	add	r3, r7
 80022e4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80022e8:	b21b      	sxth	r3, r3
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	b21a      	sxth	r2, r3
 80022ee:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80022f0:	3340      	adds	r3, #64	@ 0x40
 80022f2:	443b      	add	r3, r7
 80022f4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80022f8:	b21b      	sxth	r3, r3
 80022fa:	4313      	orrs	r3, r2
 80022fc:	b21b      	sxth	r3, r3
 80022fe:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8002302:	4619      	mov	r1, r3
 8002304:	f000 fb28 	bl	8002958 <Cell_SetOWT>
		Cell_SetOWT(&BMS[module].CELL[1], (int16_t)(((uint16_t)RDAUXA_DATA[i+3] << 8) | RDAUXA_DATA[i+2]), &OPEN_WIRE_FLAG);
 8002308:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800230c:	22a8      	movs	r2, #168	@ 0xa8
 800230e:	fb02 f303 	mul.w	r3, r2, r3
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	4413      	add	r3, r2
 8002316:	f103 000c 	add.w	r0, r3, #12
 800231a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800231c:	3303      	adds	r3, #3
 800231e:	3340      	adds	r3, #64	@ 0x40
 8002320:	443b      	add	r3, r7
 8002322:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002326:	b21b      	sxth	r3, r3
 8002328:	021b      	lsls	r3, r3, #8
 800232a:	b21a      	sxth	r2, r3
 800232c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800232e:	3302      	adds	r3, #2
 8002330:	3340      	adds	r3, #64	@ 0x40
 8002332:	443b      	add	r3, r7
 8002334:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002338:	b21b      	sxth	r3, r3
 800233a:	4313      	orrs	r3, r2
 800233c:	b21b      	sxth	r3, r3
 800233e:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8002342:	4619      	mov	r1, r3
 8002344:	f000 fb08 	bl	8002958 <Cell_SetOWT>
		Cell_SetOWT(&BMS[module].CELL[2], (int16_t)(((uint16_t)RDAUXA_DATA[i+5] << 8) | RDAUXA_DATA[i+4]), &OPEN_WIRE_FLAG);
 8002348:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800234c:	22a8      	movs	r2, #168	@ 0xa8
 800234e:	fb02 f303 	mul.w	r3, r2, r3
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	4413      	add	r3, r2
 8002356:	f103 0018 	add.w	r0, r3, #24
 800235a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800235c:	3305      	adds	r3, #5
 800235e:	3340      	adds	r3, #64	@ 0x40
 8002360:	443b      	add	r3, r7
 8002362:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002366:	b21b      	sxth	r3, r3
 8002368:	021b      	lsls	r3, r3, #8
 800236a:	b21a      	sxth	r2, r3
 800236c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800236e:	3304      	adds	r3, #4
 8002370:	3340      	adds	r3, #64	@ 0x40
 8002372:	443b      	add	r3, r7
 8002374:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002378:	b21b      	sxth	r3, r3
 800237a:	4313      	orrs	r3, r2
 800237c:	b21b      	sxth	r3, r3
 800237e:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8002382:	4619      	mov	r1, r3
 8002384:	f000 fae8 	bl	8002958 <Cell_SetOWT>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8002388:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800238c:	3301      	adds	r3, #1
 800238e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002392:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002396:	2b00      	cmp	r3, #0
 8002398:	d093      	beq.n	80022c2 <OPEN_WIRE_TEMP+0xaa>
	}

	for (uint8_t module = 0; module < SEGMENT; module++){
 800239a:	2300      	movs	r3, #0
 800239c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80023a0:	e068      	b.n	8002474 <OPEN_WIRE_TEMP+0x25c>
		uint16_t i = module * 8;
 80023a2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	867b      	strh	r3, [r7, #50]	@ 0x32
		Cell_SetOWT(&BMS[module].CELL[3], (int16_t)(((uint16_t)RDAUXB_DATA[i+1] << 8) | RDAUXB_DATA[i]), &OPEN_WIRE_FLAG);
 80023ac:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80023b0:	22a8      	movs	r2, #168	@ 0xa8
 80023b2:	fb02 f303 	mul.w	r3, r2, r3
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	4413      	add	r3, r2
 80023ba:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80023be:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80023c0:	3301      	adds	r3, #1
 80023c2:	3340      	adds	r3, #64	@ 0x40
 80023c4:	443b      	add	r3, r7
 80023c6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80023ca:	b21b      	sxth	r3, r3
 80023cc:	021b      	lsls	r3, r3, #8
 80023ce:	b21a      	sxth	r2, r3
 80023d0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80023d2:	3340      	adds	r3, #64	@ 0x40
 80023d4:	443b      	add	r3, r7
 80023d6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80023da:	b21b      	sxth	r3, r3
 80023dc:	4313      	orrs	r3, r2
 80023de:	b21b      	sxth	r3, r3
 80023e0:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 80023e4:	4619      	mov	r1, r3
 80023e6:	f000 fab7 	bl	8002958 <Cell_SetOWT>
		Cell_SetOWT(&BMS[module].CELL[4], (int16_t)(((uint16_t)RDAUXB_DATA[i+3] << 8) | RDAUXB_DATA[i+2]), &OPEN_WIRE_FLAG);
 80023ea:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80023ee:	22a8      	movs	r2, #168	@ 0xa8
 80023f0:	fb02 f303 	mul.w	r3, r2, r3
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	4413      	add	r3, r2
 80023f8:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80023fc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80023fe:	3303      	adds	r3, #3
 8002400:	3340      	adds	r3, #64	@ 0x40
 8002402:	443b      	add	r3, r7
 8002404:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8002408:	b21b      	sxth	r3, r3
 800240a:	021b      	lsls	r3, r3, #8
 800240c:	b21a      	sxth	r2, r3
 800240e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002410:	3302      	adds	r3, #2
 8002412:	3340      	adds	r3, #64	@ 0x40
 8002414:	443b      	add	r3, r7
 8002416:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800241a:	b21b      	sxth	r3, r3
 800241c:	4313      	orrs	r3, r2
 800241e:	b21b      	sxth	r3, r3
 8002420:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8002424:	4619      	mov	r1, r3
 8002426:	f000 fa97 	bl	8002958 <Cell_SetOWT>
		Cell_SetOWT(&BMS[module].CELL[5], (int16_t)(((uint16_t)RDAUXB_DATA[i+5] << 8) | RDAUXB_DATA[i+4]), &OPEN_WIRE_FLAG);
 800242a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800242e:	22a8      	movs	r2, #168	@ 0xa8
 8002430:	fb02 f303 	mul.w	r3, r2, r3
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	4413      	add	r3, r2
 8002438:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 800243c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800243e:	3305      	adds	r3, #5
 8002440:	3340      	adds	r3, #64	@ 0x40
 8002442:	443b      	add	r3, r7
 8002444:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8002448:	b21b      	sxth	r3, r3
 800244a:	021b      	lsls	r3, r3, #8
 800244c:	b21a      	sxth	r2, r3
 800244e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002450:	3304      	adds	r3, #4
 8002452:	3340      	adds	r3, #64	@ 0x40
 8002454:	443b      	add	r3, r7
 8002456:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800245a:	b21b      	sxth	r3, r3
 800245c:	4313      	orrs	r3, r2
 800245e:	b21b      	sxth	r3, r3
 8002460:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8002464:	4619      	mov	r1, r3
 8002466:	f000 fa77 	bl	8002958 <Cell_SetOWT>
	for (uint8_t module = 0; module < SEGMENT; module++){
 800246a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800246e:	3301      	adds	r3, #1
 8002470:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8002474:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002478:	2b00      	cmp	r3, #0
 800247a:	d092      	beq.n	80023a2 <OPEN_WIRE_TEMP+0x18a>
	}

	for (uint8_t module = 0; module < SEGMENT; module++){
 800247c:	2300      	movs	r3, #0
 800247e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8002482:	e074      	b.n	800256e <OPEN_WIRE_TEMP+0x356>
 8002484:	080096c4 	.word	0x080096c4
 8002488:	7e9d9005 	.word	0x7e9d9005
 800248c:	20000284 	.word	0x20000284
 8002490:	08009714 	.word	0x08009714
 8002494:	08009718 	.word	0x08009718
 8002498:	0800971c 	.word	0x0800971c
		uint16_t i = module * 8;
 800249c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	86bb      	strh	r3, [r7, #52]	@ 0x34
		Cell_SetOWT(&BMS[module].CELL[6], (int16_t)(((uint16_t)RDAUXC_DATA[i+1] << 8) | RDAUXC_DATA[i]), &OPEN_WIRE_FLAG);
 80024a6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80024aa:	22a8      	movs	r2, #168	@ 0xa8
 80024ac:	fb02 f303 	mul.w	r3, r2, r3
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	4413      	add	r3, r2
 80024b4:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 80024b8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80024ba:	3301      	adds	r3, #1
 80024bc:	3340      	adds	r3, #64	@ 0x40
 80024be:	443b      	add	r3, r7
 80024c0:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80024c4:	b21b      	sxth	r3, r3
 80024c6:	021b      	lsls	r3, r3, #8
 80024c8:	b21a      	sxth	r2, r3
 80024ca:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80024cc:	3340      	adds	r3, #64	@ 0x40
 80024ce:	443b      	add	r3, r7
 80024d0:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80024d4:	b21b      	sxth	r3, r3
 80024d6:	4313      	orrs	r3, r2
 80024d8:	b21b      	sxth	r3, r3
 80024da:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 80024de:	4619      	mov	r1, r3
 80024e0:	f000 fa3a 	bl	8002958 <Cell_SetOWT>
		Cell_SetOWT(&BMS[module].CELL[7], (int16_t)(((uint16_t)RDAUXC_DATA[i+3] << 8) | RDAUXC_DATA[i+2]), &OPEN_WIRE_FLAG);
 80024e4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80024e8:	22a8      	movs	r2, #168	@ 0xa8
 80024ea:	fb02 f303 	mul.w	r3, r2, r3
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	4413      	add	r3, r2
 80024f2:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 80024f6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80024f8:	3303      	adds	r3, #3
 80024fa:	3340      	adds	r3, #64	@ 0x40
 80024fc:	443b      	add	r3, r7
 80024fe:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002502:	b21b      	sxth	r3, r3
 8002504:	021b      	lsls	r3, r3, #8
 8002506:	b21a      	sxth	r2, r3
 8002508:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800250a:	3302      	adds	r3, #2
 800250c:	3340      	adds	r3, #64	@ 0x40
 800250e:	443b      	add	r3, r7
 8002510:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002514:	b21b      	sxth	r3, r3
 8002516:	4313      	orrs	r3, r2
 8002518:	b21b      	sxth	r3, r3
 800251a:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 800251e:	4619      	mov	r1, r3
 8002520:	f000 fa1a 	bl	8002958 <Cell_SetOWT>
		Cell_SetOWT(&BMS[module].CELL[8], (int16_t)(((uint16_t)RDAUXC_DATA[i+5] << 8) | RDAUXC_DATA[i+4]), &OPEN_WIRE_FLAG);
 8002524:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002528:	22a8      	movs	r2, #168	@ 0xa8
 800252a:	fb02 f303 	mul.w	r3, r2, r3
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	4413      	add	r3, r2
 8002532:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8002536:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002538:	3305      	adds	r3, #5
 800253a:	3340      	adds	r3, #64	@ 0x40
 800253c:	443b      	add	r3, r7
 800253e:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002542:	b21b      	sxth	r3, r3
 8002544:	021b      	lsls	r3, r3, #8
 8002546:	b21a      	sxth	r2, r3
 8002548:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800254a:	3304      	adds	r3, #4
 800254c:	3340      	adds	r3, #64	@ 0x40
 800254e:	443b      	add	r3, r7
 8002550:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8002554:	b21b      	sxth	r3, r3
 8002556:	4313      	orrs	r3, r2
 8002558:	b21b      	sxth	r3, r3
 800255a:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 800255e:	4619      	mov	r1, r3
 8002560:	f000 f9fa 	bl	8002958 <Cell_SetOWT>
	for (uint8_t module = 0; module < SEGMENT; module++){
 8002564:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002568:	3301      	adds	r3, #1
 800256a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 800256e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002572:	2b00      	cmp	r3, #0
 8002574:	d092      	beq.n	800249c <OPEN_WIRE_TEMP+0x284>
	}

	BMS_WRITE(SEGMENT, WRCFGA, WRCFGA_SEL);
 8002576:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800257a:	461a      	mov	r2, r3
 800257c:	497f      	ldr	r1, [pc, #508]	@ (800277c <OPEN_WIRE_TEMP+0x564>)
 800257e:	2001      	movs	r0, #1
 8002580:	f000 fb04 	bl	8002b8c <BMS_WRITE>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 8002584:	2200      	movs	r2, #0
 8002586:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800258a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800258e:	f001 fc73 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, ADAX, 4, 50);		//START ADAX Conversion
 8002592:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002596:	2332      	movs	r3, #50	@ 0x32
 8002598:	2204      	movs	r2, #4
 800259a:	4879      	ldr	r0, [pc, #484]	@ (8002780 <OPEN_WIRE_TEMP+0x568>)
 800259c:	f002 fd83 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 80025a0:	2201      	movs	r2, #1
 80025a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025aa:	f001 fc65 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(8);
 80025ae:	2008      	movs	r0, #8
 80025b0:	f001 f9ae 	bl	8003910 <HAL_Delay>
	BMS_SNAP();
 80025b4:	f000 fb7c 	bl	8002cb0 <BMS_SNAP>
	BMS_READ(SEGMENT, RDAUXB, RDAUXB_DATA, SEGMENT*8u);
 80025b8:	f107 0214 	add.w	r2, r7, #20
 80025bc:	2308      	movs	r3, #8
 80025be:	4971      	ldr	r1, [pc, #452]	@ (8002784 <OPEN_WIRE_TEMP+0x56c>)
 80025c0:	2001      	movs	r0, #1
 80025c2:	f000 fb37 	bl	8002c34 <BMS_READ>
	BMS_READ(SEGMENT, RDAUXC, RDAUXC_DATA, SEGMENT*8u);
 80025c6:	f107 020c 	add.w	r2, r7, #12
 80025ca:	2308      	movs	r3, #8
 80025cc:	496e      	ldr	r1, [pc, #440]	@ (8002788 <OPEN_WIRE_TEMP+0x570>)
 80025ce:	2001      	movs	r0, #1
 80025d0:	f000 fb30 	bl	8002c34 <BMS_READ>
	BMS_UNSNAP();
 80025d4:	f000 fb8c 	bl	8002cf0 <BMS_UNSNAP>

	for (uint8_t module = 0; module < SEGMENT; module++){
 80025d8:	2300      	movs	r3, #0
 80025da:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80025de:	e029      	b.n	8002634 <OPEN_WIRE_TEMP+0x41c>
		uint16_t i = module * 8;
 80025e0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
		Cell_SetOWT(&BMS[module].CELL[9], (int16_t)(((uint16_t)RDAUXB_DATA[i+5] << 8) | RDAUXB_DATA[i+4]), &OPEN_WIRE_FLAG);
 80025ea:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80025ee:	22a8      	movs	r2, #168	@ 0xa8
 80025f0:	fb02 f303 	mul.w	r3, r2, r3
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	4413      	add	r3, r2
 80025f8:	f103 006c 	add.w	r0, r3, #108	@ 0x6c
 80025fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80025fe:	3305      	adds	r3, #5
 8002600:	3340      	adds	r3, #64	@ 0x40
 8002602:	443b      	add	r3, r7
 8002604:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8002608:	b21b      	sxth	r3, r3
 800260a:	021b      	lsls	r3, r3, #8
 800260c:	b21a      	sxth	r2, r3
 800260e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002610:	3304      	adds	r3, #4
 8002612:	3340      	adds	r3, #64	@ 0x40
 8002614:	443b      	add	r3, r7
 8002616:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800261a:	b21b      	sxth	r3, r3
 800261c:	4313      	orrs	r3, r2
 800261e:	b21b      	sxth	r3, r3
 8002620:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8002624:	4619      	mov	r1, r3
 8002626:	f000 f997 	bl	8002958 <Cell_SetOWT>
	for (uint8_t module = 0; module < SEGMENT; module++){
 800262a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800262e:	3301      	adds	r3, #1
 8002630:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8002634:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002638:	2b00      	cmp	r3, #0
 800263a:	d0d1      	beq.n	80025e0 <OPEN_WIRE_TEMP+0x3c8>
	}

	for (uint8_t module = 0; module < SEGMENT; module++){
 800263c:	2300      	movs	r3, #0
 800263e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002642:	e088      	b.n	8002756 <OPEN_WIRE_TEMP+0x53e>
		uint16_t i = module * 8;
 8002644:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002648:	b29b      	uxth	r3, r3
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	873b      	strh	r3, [r7, #56]	@ 0x38
		Cell_SetOWT(&BMS[module].CELL[10], (int16_t)(((uint16_t)RDAUXC_DATA[i+1] << 8) | RDAUXC_DATA[i]), &OPEN_WIRE_FLAG);
 800264e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002652:	22a8      	movs	r2, #168	@ 0xa8
 8002654:	fb02 f303 	mul.w	r3, r2, r3
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	4413      	add	r3, r2
 800265c:	f103 0078 	add.w	r0, r3, #120	@ 0x78
 8002660:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002662:	3301      	adds	r3, #1
 8002664:	3340      	adds	r3, #64	@ 0x40
 8002666:	443b      	add	r3, r7
 8002668:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800266c:	b21b      	sxth	r3, r3
 800266e:	021b      	lsls	r3, r3, #8
 8002670:	b21a      	sxth	r2, r3
 8002672:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002674:	3340      	adds	r3, #64	@ 0x40
 8002676:	443b      	add	r3, r7
 8002678:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800267c:	b21b      	sxth	r3, r3
 800267e:	4313      	orrs	r3, r2
 8002680:	b21b      	sxth	r3, r3
 8002682:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8002686:	4619      	mov	r1, r3
 8002688:	f000 f966 	bl	8002958 <Cell_SetOWT>
		Cell_SetOWT(&BMS[module].CELL[11], (int16_t)(((uint16_t)RDAUXC_DATA[i+3] << 8) | RDAUXC_DATA[i+2]), &OPEN_WIRE_FLAG);
 800268c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002690:	22a8      	movs	r2, #168	@ 0xa8
 8002692:	fb02 f303 	mul.w	r3, r2, r3
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	4413      	add	r3, r2
 800269a:	f103 0084 	add.w	r0, r3, #132	@ 0x84
 800269e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80026a0:	3303      	adds	r3, #3
 80026a2:	3340      	adds	r3, #64	@ 0x40
 80026a4:	443b      	add	r3, r7
 80026a6:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80026aa:	b21b      	sxth	r3, r3
 80026ac:	021b      	lsls	r3, r3, #8
 80026ae:	b21a      	sxth	r2, r3
 80026b0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80026b2:	3302      	adds	r3, #2
 80026b4:	3340      	adds	r3, #64	@ 0x40
 80026b6:	443b      	add	r3, r7
 80026b8:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80026bc:	b21b      	sxth	r3, r3
 80026be:	4313      	orrs	r3, r2
 80026c0:	b21b      	sxth	r3, r3
 80026c2:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 80026c6:	4619      	mov	r1, r3
 80026c8:	f000 f946 	bl	8002958 <Cell_SetOWT>
		Cell_SetOWT(&BMS[module].CELL[12], (int16_t)(((uint16_t)RDAUXC_DATA[i+5] << 8) | RDAUXC_DATA[i+4]), &OPEN_WIRE_FLAG);
 80026cc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80026d0:	22a8      	movs	r2, #168	@ 0xa8
 80026d2:	fb02 f303 	mul.w	r3, r2, r3
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	4413      	add	r3, r2
 80026da:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 80026de:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80026e0:	3305      	adds	r3, #5
 80026e2:	3340      	adds	r3, #64	@ 0x40
 80026e4:	443b      	add	r3, r7
 80026e6:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80026ea:	b21b      	sxth	r3, r3
 80026ec:	021b      	lsls	r3, r3, #8
 80026ee:	b21a      	sxth	r2, r3
 80026f0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80026f2:	3304      	adds	r3, #4
 80026f4:	3340      	adds	r3, #64	@ 0x40
 80026f6:	443b      	add	r3, r7
 80026f8:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80026fc:	b21b      	sxth	r3, r3
 80026fe:	4313      	orrs	r3, r2
 8002700:	b21b      	sxth	r3, r3
 8002702:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8002706:	4619      	mov	r1, r3
 8002708:	f000 f926 	bl	8002958 <Cell_SetOWT>
		Cell_SetOWT(&BMS[module].CELL[13], (int16_t)(((uint16_t)RDAUXC_DATA[i+5] << 8) | RDAUXC_DATA[i+4]), &OPEN_WIRE_FLAG);
 800270c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002710:	22a8      	movs	r2, #168	@ 0xa8
 8002712:	fb02 f303 	mul.w	r3, r2, r3
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	4413      	add	r3, r2
 800271a:	f103 009c 	add.w	r0, r3, #156	@ 0x9c
 800271e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002720:	3305      	adds	r3, #5
 8002722:	3340      	adds	r3, #64	@ 0x40
 8002724:	443b      	add	r3, r7
 8002726:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800272a:	b21b      	sxth	r3, r3
 800272c:	021b      	lsls	r3, r3, #8
 800272e:	b21a      	sxth	r2, r3
 8002730:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002732:	3304      	adds	r3, #4
 8002734:	3340      	adds	r3, #64	@ 0x40
 8002736:	443b      	add	r3, r7
 8002738:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800273c:	b21b      	sxth	r3, r3
 800273e:	4313      	orrs	r3, r2
 8002740:	b21b      	sxth	r3, r3
 8002742:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 8002746:	4619      	mov	r1, r3
 8002748:	f000 f906 	bl	8002958 <Cell_SetOWT>
	for (uint8_t module = 0; module < SEGMENT; module++){
 800274c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002750:	3301      	adds	r3, #1
 8002752:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002756:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800275a:	2b00      	cmp	r3, #0
 800275c:	f43f af72 	beq.w	8002644 <OPEN_WIRE_TEMP+0x42c>
	}
	if (OPEN_WIRE_FLAG == 1){
 8002760:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002764:	2b01      	cmp	r3, #1
 8002766:	d105      	bne.n	8002774 <OPEN_WIRE_TEMP+0x55c>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, SET);
 8002768:	2201      	movs	r2, #1
 800276a:	2120      	movs	r1, #32
 800276c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002770:	f001 fb82 	bl	8003e78 <HAL_GPIO_WritePin>
	}
}
 8002774:	bf00      	nop
 8002776:	3740      	adds	r7, #64	@ 0x40
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	080096dc 	.word	0x080096dc
 8002780:	20000284 	.word	0x20000284
 8002784:	08009718 	.word	0x08009718
 8002788:	0800971c 	.word	0x0800971c
 800278c:	00000000 	.word	0x00000000

08002790 <Cell_SetVoltage>:

void Cell_SetVoltage(Cell_t *cell, int16_t v){
 8002790:	b590      	push	{r4, r7, lr}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	460b      	mov	r3, r1
 800279a:	807b      	strh	r3, [r7, #2]
	float x = v * 0.000150f + 1.5f;
 800279c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80027a0:	ee07 3a90 	vmov	s15, r3
 80027a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027a8:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002848 <Cell_SetVoltage+0xb8>
 80027ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b0:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80027b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027b8:	edc7 7a03 	vstr	s15, [r7, #12]
	cell->voltage = x;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	601a      	str	r2, [r3, #0]
	cell->ov = 0;
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	7a13      	ldrb	r3, [r2, #8]
 80027c6:	f023 0301 	bic.w	r3, r3, #1
 80027ca:	7213      	strb	r3, [r2, #8]
	cell->uv = 0;
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	7a13      	ldrb	r3, [r2, #8]
 80027d0:	f023 0302 	bic.w	r3, r3, #2
 80027d4:	7213      	strb	r3, [r2, #8]
	cell-> ov = (x > OV_LIMIT);
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f7fd fede 	bl	8000598 <__aeabi_f2d>
 80027dc:	2301      	movs	r3, #1
 80027de:	461c      	mov	r4, r3
 80027e0:	a315      	add	r3, pc, #84	@ (adr r3, 8002838 <Cell_SetVoltage+0xa8>)
 80027e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e6:	f7fe f9bf 	bl	8000b68 <__aeabi_dcmpgt>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <Cell_SetVoltage+0x64>
 80027f0:	2300      	movs	r3, #0
 80027f2:	461c      	mov	r4, r3
 80027f4:	b2e1      	uxtb	r1, r4
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	7a13      	ldrb	r3, [r2, #8]
 80027fa:	f361 0300 	bfi	r3, r1, #0, #1
 80027fe:	7213      	strb	r3, [r2, #8]
	cell-> uv = (x < UV_LIMIT);
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	f7fd fec9 	bl	8000598 <__aeabi_f2d>
 8002806:	2301      	movs	r3, #1
 8002808:	461c      	mov	r4, r3
 800280a:	a30d      	add	r3, pc, #52	@ (adr r3, 8002840 <Cell_SetVoltage+0xb0>)
 800280c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002810:	f7fe f98c 	bl	8000b2c <__aeabi_dcmplt>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <Cell_SetVoltage+0x8e>
 800281a:	2300      	movs	r3, #0
 800281c:	461c      	mov	r4, r3
 800281e:	b2e1      	uxtb	r1, r4
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	7a13      	ldrb	r3, [r2, #8]
 8002824:	f361 0341 	bfi	r3, r1, #1, #1
 8002828:	7213      	strb	r3, [r2, #8]
}
 800282a:	bf00      	nop
 800282c:	3714      	adds	r7, #20
 800282e:	46bd      	mov	sp, r7
 8002830:	bd90      	pop	{r4, r7, pc}
 8002832:	bf00      	nop
 8002834:	f3af 8000 	nop.w
 8002838:	66666666 	.word	0x66666666
 800283c:	40106666 	.word	0x40106666
 8002840:	66666666 	.word	0x66666666
 8002844:	40066666 	.word	0x40066666
 8002848:	391d4952 	.word	0x391d4952

0800284c <Cell_SetTemp>:

void Cell_SetTemp(Cell_t *cell, int16_t t){
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	807b      	strh	r3, [r7, #2]
	float temp = voltage_to_temperature(t);
 8002858:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800285c:	4618      	mov	r0, r3
 800285e:	f000 ff27 	bl	80036b0 <voltage_to_temperature>
 8002862:	ed87 0a03 	vstr	s0, [r7, #12]
//	float x = t * 0.000150f + 1.5f;
//	printf("%f \r\n",x);
	cell-> ot = 0;
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	7a13      	ldrb	r3, [r2, #8]
 800286a:	f023 0304 	bic.w	r3, r3, #4
 800286e:	7213      	strb	r3, [r2, #8]
	cell-> ut = 0;
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	7a13      	ldrb	r3, [r2, #8]
 8002874:	f023 0308 	bic.w	r3, r3, #8
 8002878:	7213      	strb	r3, [r2, #8]
	cell->temperature = temp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68fa      	ldr	r2, [r7, #12]
 800287e:	605a      	str	r2, [r3, #4]
	cell-> ot = (temp > OT_LIMIT);
 8002880:	edd7 7a03 	vldr	s15, [r7, #12]
 8002884:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80028c8 <Cell_SetTemp+0x7c>
 8002888:	eef4 7ac7 	vcmpe.f32	s15, s14
 800288c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002890:	bfcc      	ite	gt
 8002892:	2301      	movgt	r3, #1
 8002894:	2300      	movle	r3, #0
 8002896:	b2d9      	uxtb	r1, r3
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	7a13      	ldrb	r3, [r2, #8]
 800289c:	f361 0382 	bfi	r3, r1, #2, #1
 80028a0:	7213      	strb	r3, [r2, #8]
	cell-> ut = (temp < UT_LIMIT);
 80028a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80028a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ae:	bf4c      	ite	mi
 80028b0:	2301      	movmi	r3, #1
 80028b2:	2300      	movpl	r3, #0
 80028b4:	b2d9      	uxtb	r1, r3
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	7a13      	ldrb	r3, [r2, #8]
 80028ba:	f361 03c3 	bfi	r3, r1, #3, #1
 80028be:	7213      	strb	r3, [r2, #8]
}
 80028c0:	bf00      	nop
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	42700000 	.word	0x42700000
 80028cc:	00000000 	.word	0x00000000

080028d0 <Cell_SetOWV>:

void Cell_SetOWV(Cell_t *cell, int16_t v, uint8_t *ow_flag){
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	460b      	mov	r3, r1
 80028da:	607a      	str	r2, [r7, #4]
 80028dc:	817b      	strh	r3, [r7, #10]
	float x = v * 0.000150f + 1.5f;
 80028de:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80028e2:	ee07 3a90 	vmov	s15, r3
 80028e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028ea:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002950 <Cell_SetOWV+0x80>
 80028ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028f2:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80028f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028fa:	edc7 7a05 	vstr	s15, [r7, #20]
		printf("%f \r\n",x);
 80028fe:	6978      	ldr	r0, [r7, #20]
 8002900:	f7fd fe4a 	bl	8000598 <__aeabi_f2d>
 8002904:	4602      	mov	r2, r0
 8002906:	460b      	mov	r3, r1
 8002908:	4812      	ldr	r0, [pc, #72]	@ (8002954 <Cell_SetOWV+0x84>)
 800290a:	f004 fe69 	bl	80075e0 <iprintf>

	cell->ow_cell = 0;
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	7a13      	ldrb	r3, [r2, #8]
 8002912:	f023 0310 	bic.w	r3, r3, #16
 8002916:	7213      	strb	r3, [r2, #8]
	if (x < 0.4){
 8002918:	6978      	ldr	r0, [r7, #20]
 800291a:	f7fd fe3d 	bl	8000598 <__aeabi_f2d>
 800291e:	a30a      	add	r3, pc, #40	@ (adr r3, 8002948 <Cell_SetOWV+0x78>)
 8002920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002924:	f7fe f902 	bl	8000b2c <__aeabi_dcmplt>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d100      	bne.n	8002930 <Cell_SetOWV+0x60>
		cell->ow_cell = 1;
		*ow_flag = 1;
	}
}
 800292e:	e007      	b.n	8002940 <Cell_SetOWV+0x70>
		cell->ow_cell = 1;
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	7a13      	ldrb	r3, [r2, #8]
 8002934:	f043 0310 	orr.w	r3, r3, #16
 8002938:	7213      	strb	r3, [r2, #8]
		*ow_flag = 1;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	701a      	strb	r2, [r3, #0]
}
 8002940:	bf00      	nop
 8002942:	3718      	adds	r7, #24
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	9999999a 	.word	0x9999999a
 800294c:	3fd99999 	.word	0x3fd99999
 8002950:	391d4952 	.word	0x391d4952
 8002954:	080096cc 	.word	0x080096cc

08002958 <Cell_SetOWT>:
void Cell_SetOWT(Cell_t *cell, int16_t t, uint8_t *ow_flag){
 8002958:	b480      	push	{r7}
 800295a:	b087      	sub	sp, #28
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	460b      	mov	r3, r1
 8002962:	607a      	str	r2, [r7, #4]
 8002964:	817b      	strh	r3, [r7, #10]
	float x = t * 0.000150f + 1.5f;
 8002966:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800296a:	ee07 3a90 	vmov	s15, r3
 800296e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002972:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80029c0 <Cell_SetOWT+0x68>
 8002976:	ee67 7a87 	vmul.f32	s15, s15, s14
 800297a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800297e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002982:	edc7 7a05 	vstr	s15, [r7, #20]
	cell->ow_temp = 0;
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	7a13      	ldrb	r3, [r2, #8]
 800298a:	f023 0320 	bic.w	r3, r3, #32
 800298e:	7213      	strb	r3, [r2, #8]
	if(x > 3.0){
 8002990:	edd7 7a05 	vldr	s15, [r7, #20]
 8002994:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002998:	eef4 7ac7 	vcmpe.f32	s15, s14
 800299c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a0:	dc00      	bgt.n	80029a4 <Cell_SetOWT+0x4c>
		cell->ow_temp = 1;
		*ow_flag = 1;
	}
}
 80029a2:	e007      	b.n	80029b4 <Cell_SetOWT+0x5c>
		cell->ow_temp = 1;
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	7a13      	ldrb	r3, [r2, #8]
 80029a8:	f043 0320 	orr.w	r3, r3, #32
 80029ac:	7213      	strb	r3, [r2, #8]
		*ow_flag = 1;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	701a      	strb	r2, [r3, #0]
}
 80029b4:	bf00      	nop
 80029b6:	371c      	adds	r7, #28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	391d4952 	.word	0x391d4952

080029c4 <DATA_PEC>:

#include "stdio.h"
#include "crc.h"


void DATA_PEC(const uint8_t *data, uint16_t size, uint8_t *pec){
 80029c4:	b480      	push	{r7}
 80029c6:	b089      	sub	sp, #36	@ 0x24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	460b      	mov	r3, r1
 80029ce:	607a      	str	r2, [r7, #4]
 80029d0:	817b      	strh	r3, [r7, #10]
	uint16_t crc = (uint16_t)(CRC10_SEED & CRC10_MASK);
 80029d2:	2310      	movs	r3, #16
 80029d4:	83fb      	strh	r3, [r7, #30]

	for (uint16_t i =0; i < size; i++) {
 80029d6:	2300      	movs	r3, #0
 80029d8:	83bb      	strh	r3, [r7, #28]
 80029da:	e035      	b.n	8002a48 <DATA_PEC+0x84>
		uint8_t b = data[i];
 80029dc:	8bbb      	ldrh	r3, [r7, #28]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	4413      	add	r3, r2
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	75bb      	strb	r3, [r7, #22]
		for (int8_t bit = 7; bit >=0; bit--){
 80029e6:	2307      	movs	r3, #7
 80029e8:	76fb      	strb	r3, [r7, #27]
 80029ea:	e026      	b.n	8002a3a <DATA_PEC+0x76>
			uint8_t inbit = (b >> bit) & 1u;   //data bit
 80029ec:	7dba      	ldrb	r2, [r7, #22]
 80029ee:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80029f2:	fa42 f303 	asr.w	r3, r2, r3
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	757b      	strb	r3, [r7, #21]
			uint8_t top = (uint8_t)((crc >> (CRC10_WIDTH - 1)) & 1u);	//crc msb
 80029fe:	8bfb      	ldrh	r3, [r7, #30]
 8002a00:	0a5b      	lsrs	r3, r3, #9
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	753b      	strb	r3, [r7, #20]
			uint8_t feedback = top ^ inbit;
 8002a0c:	7d3a      	ldrb	r2, [r7, #20]
 8002a0e:	7d7b      	ldrb	r3, [r7, #21]
 8002a10:	4053      	eors	r3, r2
 8002a12:	74fb      	strb	r3, [r7, #19]
			crc = (uint16_t)((crc << 1) & CRC10_MASK);
 8002a14:	8bfb      	ldrh	r3, [r7, #30]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a1e:	83fb      	strh	r3, [r7, #30]
			if (feedback) {
 8002a20:	7cfb      	ldrb	r3, [r7, #19]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <DATA_PEC+0x6a>
				crc ^= (uint16_t)CRC10_POLY_MASK;
 8002a26:	8bfb      	ldrh	r3, [r7, #30]
 8002a28:	f083 038f 	eor.w	r3, r3, #143	@ 0x8f
 8002a2c:	83fb      	strh	r3, [r7, #30]
		for (int8_t bit = 7; bit >=0; bit--){
 8002a2e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	3b01      	subs	r3, #1
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	76fb      	strb	r3, [r7, #27]
 8002a3a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	dad4      	bge.n	80029ec <DATA_PEC+0x28>
	for (uint16_t i =0; i < size; i++) {
 8002a42:	8bbb      	ldrh	r3, [r7, #28]
 8002a44:	3301      	adds	r3, #1
 8002a46:	83bb      	strh	r3, [r7, #28]
 8002a48:	8bba      	ldrh	r2, [r7, #28]
 8002a4a:	897b      	ldrh	r3, [r7, #10]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d3c5      	bcc.n	80029dc <DATA_PEC+0x18>
			}
		}
	}
	for (int8_t bit = 5; bit >=0; bit--){		//icluding 6 "0" of command counter while writing
 8002a50:	2305      	movs	r3, #5
 8002a52:	76bb      	strb	r3, [r7, #26]
 8002a54:	e01f      	b.n	8002a96 <DATA_PEC+0xd2>
		uint8_t inbit = 0u;
 8002a56:	2300      	movs	r3, #0
 8002a58:	767b      	strb	r3, [r7, #25]
		uint8_t top = (uint8_t)((crc >> (CRC10_WIDTH - 1)) & 1u);
 8002a5a:	8bfb      	ldrh	r3, [r7, #30]
 8002a5c:	0a5b      	lsrs	r3, r3, #9
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	763b      	strb	r3, [r7, #24]
		uint8_t feedback = top ^ inbit;
 8002a68:	7e3a      	ldrb	r2, [r7, #24]
 8002a6a:	7e7b      	ldrb	r3, [r7, #25]
 8002a6c:	4053      	eors	r3, r2
 8002a6e:	75fb      	strb	r3, [r7, #23]
		crc = (uint16_t)((crc << 1) & CRC10_MASK);
 8002a70:	8bfb      	ldrh	r3, [r7, #30]
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a7a:	83fb      	strh	r3, [r7, #30]
		if (feedback) {
 8002a7c:	7dfb      	ldrb	r3, [r7, #23]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <DATA_PEC+0xc6>
			crc ^= (uint16_t)CRC10_POLY_MASK;
 8002a82:	8bfb      	ldrh	r3, [r7, #30]
 8002a84:	f083 038f 	eor.w	r3, r3, #143	@ 0x8f
 8002a88:	83fb      	strh	r3, [r7, #30]
	for (int8_t bit = 5; bit >=0; bit--){		//icluding 6 "0" of command counter while writing
 8002a8a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	3b01      	subs	r3, #1
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	76bb      	strb	r3, [r7, #26]
 8002a96:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	dadb      	bge.n	8002a56 <DATA_PEC+0x92>
		}
	}
	crc &= CRC10_MASK ;
 8002a9e:	8bfb      	ldrh	r3, [r7, #30]
 8002aa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002aa4:	83fb      	strh	r3, [r7, #30]

	pec[0] = (uint8_t)((crc >> 8) & 0x03u);
 8002aa6:	8bfb      	ldrh	r3, [r7, #30]
 8002aa8:	0a1b      	lsrs	r3, r3, #8
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	b2da      	uxtb	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	701a      	strb	r2, [r3, #0]
	pec[1] = (uint8_t)(crc & 0xFFu);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3301      	adds	r3, #1
 8002abc:	8bfa      	ldrh	r2, [r7, #30]
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	701a      	strb	r2, [r3, #0]
}
 8002ac2:	bf00      	nop
 8002ac4:	3724      	adds	r7, #36	@ 0x24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr

08002ace <COMMAND_PEC>:


void COMMAND_PEC(const uint8_t *data, uint16_t size, uint8_t *pec){
 8002ace:	b480      	push	{r7}
 8002ad0:	b089      	sub	sp, #36	@ 0x24
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	60f8      	str	r0, [r7, #12]
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	607a      	str	r2, [r7, #4]
 8002ada:	817b      	strh	r3, [r7, #10]
	uint16_t crc = (uint16_t)(CRC15_SEED & CRC15_MASK);
 8002adc:	2310      	movs	r3, #16
 8002ade:	83fb      	strh	r3, [r7, #30]

	for (uint16_t i = 0;  i < size; i++){
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	83bb      	strh	r3, [r7, #28]
 8002ae4:	e037      	b.n	8002b56 <COMMAND_PEC+0x88>
		uint8_t b = data[i];
 8002ae6:	8bbb      	ldrh	r3, [r7, #28]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	4413      	add	r3, r2
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	76bb      	strb	r3, [r7, #26]
		for (int8_t bit = 7; bit >= 0; bit--){
 8002af0:	2307      	movs	r3, #7
 8002af2:	76fb      	strb	r3, [r7, #27]
 8002af4:	e028      	b.n	8002b48 <COMMAND_PEC+0x7a>
			uint8_t inbit = (b >> bit) & 1u;	//data bit
 8002af6:	7eba      	ldrb	r2, [r7, #26]
 8002af8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002afc:	fa42 f303 	asr.w	r3, r2, r3
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	767b      	strb	r3, [r7, #25]
			uint8_t top = (uint8_t)((crc >> (CRC15_WIDTH - 1)) & 1u);	//crc msb
 8002b08:	8bfb      	ldrh	r3, [r7, #30]
 8002b0a:	0b9b      	lsrs	r3, r3, #14
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	763b      	strb	r3, [r7, #24]
			uint8_t feedback = top ^ inbit;
 8002b16:	7e3a      	ldrb	r2, [r7, #24]
 8002b18:	7e7b      	ldrb	r3, [r7, #25]
 8002b1a:	4053      	eors	r3, r2
 8002b1c:	75fb      	strb	r3, [r7, #23]
			crc = (uint16_t)((crc << 1) & CRC15_MASK);
 8002b1e:	8bfb      	ldrh	r3, [r7, #30]
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002b28:	83fb      	strh	r3, [r7, #30]
			if (feedback) {
 8002b2a:	7dfb      	ldrb	r3, [r7, #23]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d005      	beq.n	8002b3c <COMMAND_PEC+0x6e>
				crc ^= (uint16_t)CRC15_POLY_MASK;
 8002b30:	8bfb      	ldrh	r3, [r7, #30]
 8002b32:	f483 438b 	eor.w	r3, r3, #17792	@ 0x4580
 8002b36:	f083 0319 	eor.w	r3, r3, #25
 8002b3a:	83fb      	strh	r3, [r7, #30]
		for (int8_t bit = 7; bit >= 0; bit--){
 8002b3c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	3b01      	subs	r3, #1
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	76fb      	strb	r3, [r7, #27]
 8002b48:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	dad2      	bge.n	8002af6 <COMMAND_PEC+0x28>
	for (uint16_t i = 0;  i < size; i++){
 8002b50:	8bbb      	ldrh	r3, [r7, #28]
 8002b52:	3301      	adds	r3, #1
 8002b54:	83bb      	strh	r3, [r7, #28]
 8002b56:	8bba      	ldrh	r2, [r7, #28]
 8002b58:	897b      	ldrh	r3, [r7, #10]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d3c3      	bcc.n	8002ae6 <COMMAND_PEC+0x18>
			}
		}
	}
	crc &= CRC15_MASK ;
 8002b5e:	8bfb      	ldrh	r3, [r7, #30]
 8002b60:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002b64:	83fb      	strh	r3, [r7, #30]
	pec[0] = (uint8_t)((crc >> 7) & 0xFFu);
 8002b66:	8bfb      	ldrh	r3, [r7, #30]
 8002b68:	09db      	lsrs	r3, r3, #7
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	701a      	strb	r2, [r3, #0]
	pec[1] = (uint8_t)((crc & 0x7Fu) << 1);
 8002b72:	8bfb      	ldrh	r3, [r7, #30]
 8002b74:	b2da      	uxtb	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	0052      	lsls	r2, r2, #1
 8002b7c:	b2d2      	uxtb	r2, r2
 8002b7e:	701a      	strb	r2, [r3, #0]
}
 8002b80:	bf00      	nop
 8002b82:	3724      	adds	r7, #36	@ 0x24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <BMS_WRITE>:
#include "main.h"
#include "crc.h"
#include "command.h"
extern SPI_HandleTypeDef hspi2;

void BMS_WRITE(uint8_t segment, const uint8_t *CMD, uint8_t *data){
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
 8002b98:	73fb      	strb	r3, [r7, #15]
	uint8_t PEC[2] = {0};
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	82bb      	strh	r3, [r7, #20]
	uint8_t DPEC[2] = {0};
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	823b      	strh	r3, [r7, #16]
	COMMAND_PEC(CMD, 2, PEC);   //generating command PEC
 8002ba2:	f107 0314 	add.w	r3, r7, #20
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	2102      	movs	r1, #2
 8002baa:	68b8      	ldr	r0, [r7, #8]
 8002bac:	f7ff ff8f 	bl	8002ace <COMMAND_PEC>
	DATA_PEC(data, 6u, DPEC); //generating data PEC
 8002bb0:	f107 0310 	add.w	r3, r7, #16
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	2106      	movs	r1, #6
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff ff03 	bl	80029c4 <DATA_PEC>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002bc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bc8:	f001 f956 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, CMD, 2, 50);
 8002bcc:	2332      	movs	r3, #50	@ 0x32
 8002bce:	2202      	movs	r2, #2
 8002bd0:	68b9      	ldr	r1, [r7, #8]
 8002bd2:	4817      	ldr	r0, [pc, #92]	@ (8002c30 <BMS_WRITE+0xa4>)
 8002bd4:	f002 fa67 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, PEC, 2, 50);
 8002bd8:	f107 0114 	add.w	r1, r7, #20
 8002bdc:	2332      	movs	r3, #50	@ 0x32
 8002bde:	2202      	movs	r2, #2
 8002be0:	4813      	ldr	r0, [pc, #76]	@ (8002c30 <BMS_WRITE+0xa4>)
 8002be2:	f002 fa60 	bl	80050a6 <HAL_SPI_Transmit>
	for (uint8_t i = 1; i <= segment; i++){
 8002be6:	2301      	movs	r3, #1
 8002be8:	75fb      	strb	r3, [r7, #23]
 8002bea:	e00f      	b.n	8002c0c <BMS_WRITE+0x80>
		HAL_SPI_Transmit(&hspi2, data, 6u, 50);
 8002bec:	2332      	movs	r3, #50	@ 0x32
 8002bee:	2206      	movs	r2, #6
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	480f      	ldr	r0, [pc, #60]	@ (8002c30 <BMS_WRITE+0xa4>)
 8002bf4:	f002 fa57 	bl	80050a6 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, DPEC, 2, 50);
 8002bf8:	f107 0110 	add.w	r1, r7, #16
 8002bfc:	2332      	movs	r3, #50	@ 0x32
 8002bfe:	2202      	movs	r2, #2
 8002c00:	480b      	ldr	r0, [pc, #44]	@ (8002c30 <BMS_WRITE+0xa4>)
 8002c02:	f002 fa50 	bl	80050a6 <HAL_SPI_Transmit>
	for (uint8_t i = 1; i <= segment; i++){
 8002c06:	7dfb      	ldrb	r3, [r7, #23]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	75fb      	strb	r3, [r7, #23]
 8002c0c:	7dfa      	ldrb	r2, [r7, #23]
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d9eb      	bls.n	8002bec <BMS_WRITE+0x60>
	};
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8002c14:	2201      	movs	r2, #1
 8002c16:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c1e:	f001 f92b 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8002c22:	2002      	movs	r0, #2
 8002c24:	f000 fe74 	bl	8003910 <HAL_Delay>
}
 8002c28:	bf00      	nop
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000284 	.word	0x20000284

08002c34 <BMS_READ>:


void BMS_READ(uint8_t segment, const uint8_t *CMD, uint8_t *data, uint16_t size){
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	4603      	mov	r3, r0
 8002c42:	73fb      	strb	r3, [r7, #15]
 8002c44:	4613      	mov	r3, r2
 8002c46:	81bb      	strh	r3, [r7, #12]
	uint8_t PEC[2] = {0};
 8002c48:	2300      	movs	r3, #0
 8002c4a:	82bb      	strh	r3, [r7, #20]
	COMMAND_PEC(CMD, 2u, PEC);   //generating command PEC
 8002c4c:	f107 0314 	add.w	r3, r7, #20
 8002c50:	461a      	mov	r2, r3
 8002c52:	2102      	movs	r1, #2
 8002c54:	68b8      	ldr	r0, [r7, #8]
 8002c56:	f7ff ff3a 	bl	8002ace <COMMAND_PEC>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c64:	f001 f908 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, CMD, 2, 50);
 8002c68:	2332      	movs	r3, #50	@ 0x32
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	68b9      	ldr	r1, [r7, #8]
 8002c6e:	480f      	ldr	r0, [pc, #60]	@ (8002cac <BMS_READ+0x78>)
 8002c70:	f002 fa19 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, PEC, 2, 50);
 8002c74:	f107 0114 	add.w	r1, r7, #20
 8002c78:	2332      	movs	r3, #50	@ 0x32
 8002c7a:	2202      	movs	r2, #2
 8002c7c:	480b      	ldr	r0, [pc, #44]	@ (8002cac <BMS_READ+0x78>)
 8002c7e:	f002 fa12 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, data, size, 50);
 8002c82:	89ba      	ldrh	r2, [r7, #12]
 8002c84:	2332      	movs	r3, #50	@ 0x32
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4808      	ldr	r0, [pc, #32]	@ (8002cac <BMS_READ+0x78>)
 8002c8a:	f002 fb82 	bl	8005392 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c98:	f001 f8ee 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8002c9c:	2002      	movs	r0, #2
 8002c9e:	f000 fe37 	bl	8003910 <HAL_Delay>
}
 8002ca2:	bf00      	nop
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	20000284 	.word	0x20000284

08002cb0 <BMS_SNAP>:

void BMS_SNAP(){
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002cba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cbe:	f001 f8db 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, SNAP, 4, 50);			//Freeze ALL Register
 8002cc2:	2332      	movs	r3, #50	@ 0x32
 8002cc4:	2204      	movs	r2, #4
 8002cc6:	4908      	ldr	r1, [pc, #32]	@ (8002ce8 <BMS_SNAP+0x38>)
 8002cc8:	4808      	ldr	r0, [pc, #32]	@ (8002cec <BMS_SNAP+0x3c>)
 8002cca:	f002 f9ec 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002cd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cd8:	f001 f8ce 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8002cdc:	2002      	movs	r0, #2
 8002cde:	f000 fe17 	bl	8003910 <HAL_Delay>
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	080096f8 	.word	0x080096f8
 8002cec:	20000284 	.word	0x20000284

08002cf0 <BMS_UNSNAP>:

void BMS_UNSNAP(){
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002cfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cfe:	f001 f8bb 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, UNSNAP, 4, 50); 		//Unfreeze ALL Register
 8002d02:	2332      	movs	r3, #50	@ 0x32
 8002d04:	2204      	movs	r2, #4
 8002d06:	4908      	ldr	r1, [pc, #32]	@ (8002d28 <BMS_UNSNAP+0x38>)
 8002d08:	4808      	ldr	r0, [pc, #32]	@ (8002d2c <BMS_UNSNAP+0x3c>)
 8002d0a:	f002 f9cc 	bl	80050a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002d14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d18:	f001 f8ae 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8002d1c:	2002      	movs	r0, #2
 8002d1e:	f000 fdf7 	bl	8003910 <HAL_Delay>
}
 8002d22:	bf00      	nop
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	080096fc 	.word	0x080096fc
 8002d2c:	20000284 	.word	0x20000284

08002d30 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002d38:	1d39      	adds	r1, r7, #4
 8002d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d3e:	2201      	movs	r2, #1
 8002d40:	4803      	ldr	r0, [pc, #12]	@ (8002d50 <__io_putchar+0x20>)
 8002d42:	f003 f889 	bl	8005e58 <HAL_UART_Transmit>
  return ch;
 8002d46:	687b      	ldr	r3, [r7, #4]
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	200001f0 	.word	0x200001f0

08002d54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b0ca      	sub	sp, #296	@ 0x128
 8002d58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d5a:	f000 fd68 	bl	800382e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d5e:	f000 f89f 	bl	8002ea0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d62:	f000 f9af 	bl	80030c4 <MX_GPIO_Init>
  MX_SPI2_Init();
 8002d66:	f000 f931 	bl	8002fcc <MX_SPI2_Init>
  MX_LPUART1_UART_Init();
 8002d6a:	f000 f8e5 	bl	8002f38 <MX_LPUART1_UART_Init>
  MX_SPI3_Init();
 8002d6e:	f000 f96b 	bl	8003048 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8002d72:	2201      	movs	r2, #1
 8002d74:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002d78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d7c:	f001 f87c 	bl	8003e78 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002d80:	2001      	movs	r0, #1
 8002d82:	f000 fdc5 	bl	8003910 <HAL_Delay>
  BMS_t BMS[SEGMENT];

//  BMS_WRITE(WRCFGA, WRCFGA_DATA, 6u);
	BMS_INIT();
 8002d86:	f7fe f8cd 	bl	8000f24 <BMS_INIT>
  HAL_Delay(2);
 8002d8a:	2002      	movs	r0, #2
 8002d8c:	f000 fdc0 	bl	8003910 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	uint8_t ADSV_ODD[4] = {0x1u, 0xE9u, 0x48u, 0xDCu};
 8002d90:	4b3f      	ldr	r3, [pc, #252]	@ (8002e90 <main+0x13c>)
 8002d92:	67fb      	str	r3, [r7, #124]	@ 0x7c
	uint8_t ADSV_EVEN[4] = {0x1u, 0xEAu, 0x5Eu, 0xB8u};
 8002d94:	4b3f      	ldr	r3, [pc, #252]	@ (8002e94 <main+0x140>)
 8002d96:	67bb      	str	r3, [r7, #120]	@ 0x78
	uint8_t WRCFGB_TEMP[6] = {0x1Du, 0x52u, 0x46u, 0x0u, 0x4u, 0x0u};
 8002d98:	4a3f      	ldr	r2, [pc, #252]	@ (8002e98 <main+0x144>)
 8002d9a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002d9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002da2:	6018      	str	r0, [r3, #0]
 8002da4:	3304      	adds	r3, #4
 8002da6:	8019      	strh	r1, [r3, #0]
	uint8_t RDCFGA_CPEC[4] = {0x0u, 0x02u, 0x2Bu, 0x0Au};
 8002da8:	4b3c      	ldr	r3, [pc, #240]	@ (8002e9c <main+0x148>)
 8002daa:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uint8_t RDACA_TEMP[16] = {0};
 8002dac:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	60da      	str	r2, [r3, #12]
	uint8_t RDACB_TEMP[16] = {0};
 8002dba:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	605a      	str	r2, [r3, #4]
 8002dc4:	609a      	str	r2, [r3, #8]
 8002dc6:	60da      	str	r2, [r3, #12]
	uint8_t RDACC_TEMP[16] = {0};
 8002dc8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
	uint8_t RDACD_TEMP[16] = {0};
 8002dd6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002dda:	2200      	movs	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	605a      	str	r2, [r3, #4]
 8002de0:	609a      	str	r2, [r3, #8]
 8002de2:	60da      	str	r2, [r3, #12]
	uint8_t RDACE_TEMP[16] = {0};
 8002de4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002de8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002dec:	461a      	mov	r2, r3
 8002dee:	2300      	movs	r3, #0
 8002df0:	6013      	str	r3, [r2, #0]
 8002df2:	6053      	str	r3, [r2, #4]
 8002df4:	6093      	str	r3, [r2, #8]
 8002df6:	60d3      	str	r3, [r2, #12]
	uint8_t RDACF_TEMP[16] = {0};
 8002df8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002dfc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002e00:	461a      	mov	r2, r3
 8002e02:	2300      	movs	r3, #0
 8002e04:	6013      	str	r3, [r2, #0]
 8002e06:	6053      	str	r3, [r2, #4]
 8002e08:	6093      	str	r3, [r2, #8]
 8002e0a:	60d3      	str	r3, [r2, #12]

	uint8_t RDCFGA_DATA[8] = {0};
 8002e0c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002e10:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002e14:	461a      	mov	r2, r3
 8002e16:	2300      	movs	r3, #0
 8002e18:	6013      	str	r3, [r2, #0]
 8002e1a:	6053      	str	r3, [r2, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_RESET);		//wake up sequence
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e26:	f001 f827 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RESET);
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2120      	movs	r1, #32
 8002e2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e32:	f001 f821 	bl	8003e78 <HAL_GPIO_WritePin>

	HAL_Delay(5);
 8002e36:	2005      	movs	r0, #5
 8002e38:	f000 fd6a 	bl	8003910 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e46:	f001 f817 	bl	8003e78 <HAL_GPIO_WritePin>
	HAL_Delay(1);//	HAL_Delay(1);
 8002e4a:	2001      	movs	r0, #1
 8002e4c:	f000 fd60 	bl	8003910 <HAL_Delay>


//	HAL_Delay(1);
//	BMS_READ(RDCVA, RDCVA_DATA, 8u);
//	HAL_Delay(1);
	OPEN_WIRE_CHECK(&BMS[0]);
 8002e50:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7fe fbed 	bl	8001634 <OPEN_WIRE_CHECK>
	READ_ALL_CELL_VOLTAGE(&BMS[0]);
 8002e5a:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7fe f8be 	bl	8000fe0 <READ_ALL_CELL_VOLTAGE>
	READ_ALL_TEMP(&BMS[0]);
 8002e64:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fe ff41 	bl	8001cf0 <READ_ALL_TEMP>
	OPEN_WIRE_TEMP(&BMS[0]);
 8002e6e:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff f9d0 	bl	8002218 <OPEN_WIRE_TEMP>
	PRINT_ALL_CELL_VOLTAGE(&BMS[0]);
 8002e78:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7fe fafb 	bl	8001478 <PRINT_ALL_CELL_VOLTAGE>
	 HAL_Delay(1000);
 8002e82:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002e86:	f000 fd43 	bl	8003910 <HAL_Delay>
  {
 8002e8a:	bf00      	nop
 8002e8c:	e780      	b.n	8002d90 <main+0x3c>
 8002e8e:	bf00      	nop
 8002e90:	dc48e901 	.word	0xdc48e901
 8002e94:	b85eea01 	.word	0xb85eea01
 8002e98:	080096d4 	.word	0x080096d4
 8002e9c:	0a2b0200 	.word	0x0a2b0200

08002ea0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b094      	sub	sp, #80	@ 0x50
 8002ea4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ea6:	f107 0318 	add.w	r3, r7, #24
 8002eaa:	2238      	movs	r2, #56	@ 0x38
 8002eac:	2100      	movs	r1, #0
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f004 fcde 	bl	8007870 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002eb4:	1d3b      	adds	r3, r7, #4
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	605a      	str	r2, [r3, #4]
 8002ebc:	609a      	str	r2, [r3, #8]
 8002ebe:	60da      	str	r2, [r3, #12]
 8002ec0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	f001 f814 	bl	8003ef0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ecc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ed0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ed2:	2340      	movs	r3, #64	@ 0x40
 8002ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002eda:	2302      	movs	r3, #2
 8002edc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8002ee2:	2314      	movs	r3, #20
 8002ee4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002eea:	2302      	movs	r3, #2
 8002eec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002eee:	2302      	movs	r3, #2
 8002ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ef2:	f107 0318 	add.w	r3, r7, #24
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f001 f8ae 	bl	8004058 <HAL_RCC_OscConfig>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002f02:	f000 f991 	bl	8003228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f06:	230f      	movs	r3, #15
 8002f08:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f12:	2300      	movs	r3, #0
 8002f14:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f16:	2300      	movs	r3, #0
 8002f18:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002f1a:	1d3b      	adds	r3, r7, #4
 8002f1c:	2104      	movs	r1, #4
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f001 fbac 	bl	800467c <HAL_RCC_ClockConfig>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002f2a:	f000 f97d 	bl	8003228 <Error_Handler>
  }
}
 8002f2e:	bf00      	nop
 8002f30:	3750      	adds	r7, #80	@ 0x50
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002f3c:	4b21      	ldr	r3, [pc, #132]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f3e:	4a22      	ldr	r2, [pc, #136]	@ (8002fc8 <MX_LPUART1_UART_Init+0x90>)
 8002f40:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 921600;
 8002f42:	4b20      	ldr	r3, [pc, #128]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f44:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002f48:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f4a:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002f50:	4b1c      	ldr	r3, [pc, #112]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002f56:	4b1b      	ldr	r3, [pc, #108]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002f5c:	4b19      	ldr	r3, [pc, #100]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f5e:	220c      	movs	r2, #12
 8002f60:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f62:	4b18      	ldr	r3, [pc, #96]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f68:	4b16      	ldr	r3, [pc, #88]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f6e:	4b15      	ldr	r3, [pc, #84]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f74:	4b13      	ldr	r3, [pc, #76]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002f7a:	4812      	ldr	r0, [pc, #72]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f7c:	f002 ff1c 	bl	8005db8 <HAL_UART_Init>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8002f86:	f000 f94f 	bl	8003228 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	480d      	ldr	r0, [pc, #52]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002f8e:	f003 fd45 	bl	8006a1c <HAL_UARTEx_SetTxFifoThreshold>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002f98:	f000 f946 	bl	8003228 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	4809      	ldr	r0, [pc, #36]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002fa0:	f003 fd7a 	bl	8006a98 <HAL_UARTEx_SetRxFifoThreshold>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8002faa:	f000 f93d 	bl	8003228 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002fae:	4805      	ldr	r0, [pc, #20]	@ (8002fc4 <MX_LPUART1_UART_Init+0x8c>)
 8002fb0:	f003 fcfb 	bl	80069aa <HAL_UARTEx_DisableFifoMode>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8002fba:	f000 f935 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002fbe:	bf00      	nop
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	200001f0 	.word	0x200001f0
 8002fc8:	40008000 	.word	0x40008000

08002fcc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8003040 <MX_SPI2_Init+0x74>)
 8002fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8003044 <MX_SPI2_Init+0x78>)
 8002fd4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003040 <MX_SPI2_Init+0x74>)
 8002fd8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002fdc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002fde:	4b18      	ldr	r3, [pc, #96]	@ (8003040 <MX_SPI2_Init+0x74>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002fe4:	4b16      	ldr	r3, [pc, #88]	@ (8003040 <MX_SPI2_Init+0x74>)
 8002fe6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002fea:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fec:	4b14      	ldr	r3, [pc, #80]	@ (8003040 <MX_SPI2_Init+0x74>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ff2:	4b13      	ldr	r3, [pc, #76]	@ (8003040 <MX_SPI2_Init+0x74>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ff8:	4b11      	ldr	r3, [pc, #68]	@ (8003040 <MX_SPI2_Init+0x74>)
 8002ffa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ffe:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003000:	4b0f      	ldr	r3, [pc, #60]	@ (8003040 <MX_SPI2_Init+0x74>)
 8003002:	2230      	movs	r2, #48	@ 0x30
 8003004:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003006:	4b0e      	ldr	r3, [pc, #56]	@ (8003040 <MX_SPI2_Init+0x74>)
 8003008:	2200      	movs	r2, #0
 800300a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800300c:	4b0c      	ldr	r3, [pc, #48]	@ (8003040 <MX_SPI2_Init+0x74>)
 800300e:	2200      	movs	r2, #0
 8003010:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003012:	4b0b      	ldr	r3, [pc, #44]	@ (8003040 <MX_SPI2_Init+0x74>)
 8003014:	2200      	movs	r2, #0
 8003016:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003018:	4b09      	ldr	r3, [pc, #36]	@ (8003040 <MX_SPI2_Init+0x74>)
 800301a:	2207      	movs	r2, #7
 800301c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800301e:	4b08      	ldr	r3, [pc, #32]	@ (8003040 <MX_SPI2_Init+0x74>)
 8003020:	2200      	movs	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003024:	4b06      	ldr	r3, [pc, #24]	@ (8003040 <MX_SPI2_Init+0x74>)
 8003026:	2200      	movs	r2, #0
 8003028:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800302a:	4805      	ldr	r0, [pc, #20]	@ (8003040 <MX_SPI2_Init+0x74>)
 800302c:	f001 ff90 	bl	8004f50 <HAL_SPI_Init>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003036:	f000 f8f7 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800303a:	bf00      	nop
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20000284 	.word	0x20000284
 8003044:	40003800 	.word	0x40003800

08003048 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800304c:	4b1b      	ldr	r3, [pc, #108]	@ (80030bc <MX_SPI3_Init+0x74>)
 800304e:	4a1c      	ldr	r2, [pc, #112]	@ (80030c0 <MX_SPI3_Init+0x78>)
 8003050:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003052:	4b1a      	ldr	r3, [pc, #104]	@ (80030bc <MX_SPI3_Init+0x74>)
 8003054:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003058:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800305a:	4b18      	ldr	r3, [pc, #96]	@ (80030bc <MX_SPI3_Init+0x74>)
 800305c:	2200      	movs	r2, #0
 800305e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8003060:	4b16      	ldr	r3, [pc, #88]	@ (80030bc <MX_SPI3_Init+0x74>)
 8003062:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003066:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003068:	4b14      	ldr	r3, [pc, #80]	@ (80030bc <MX_SPI3_Init+0x74>)
 800306a:	2200      	movs	r2, #0
 800306c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800306e:	4b13      	ldr	r3, [pc, #76]	@ (80030bc <MX_SPI3_Init+0x74>)
 8003070:	2200      	movs	r2, #0
 8003072:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003074:	4b11      	ldr	r3, [pc, #68]	@ (80030bc <MX_SPI3_Init+0x74>)
 8003076:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800307a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800307c:	4b0f      	ldr	r3, [pc, #60]	@ (80030bc <MX_SPI3_Init+0x74>)
 800307e:	2238      	movs	r2, #56	@ 0x38
 8003080:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003082:	4b0e      	ldr	r3, [pc, #56]	@ (80030bc <MX_SPI3_Init+0x74>)
 8003084:	2200      	movs	r2, #0
 8003086:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003088:	4b0c      	ldr	r3, [pc, #48]	@ (80030bc <MX_SPI3_Init+0x74>)
 800308a:	2200      	movs	r2, #0
 800308c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800308e:	4b0b      	ldr	r3, [pc, #44]	@ (80030bc <MX_SPI3_Init+0x74>)
 8003090:	2200      	movs	r2, #0
 8003092:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8003094:	4b09      	ldr	r3, [pc, #36]	@ (80030bc <MX_SPI3_Init+0x74>)
 8003096:	2207      	movs	r2, #7
 8003098:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800309a:	4b08      	ldr	r3, [pc, #32]	@ (80030bc <MX_SPI3_Init+0x74>)
 800309c:	2200      	movs	r2, #0
 800309e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80030a0:	4b06      	ldr	r3, [pc, #24]	@ (80030bc <MX_SPI3_Init+0x74>)
 80030a2:	2208      	movs	r2, #8
 80030a4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80030a6:	4805      	ldr	r0, [pc, #20]	@ (80030bc <MX_SPI3_Init+0x74>)
 80030a8:	f001 ff52 	bl	8004f50 <HAL_SPI_Init>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80030b2:	f000 f8b9 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	200002e8 	.word	0x200002e8
 80030c0:	40003c00 	.word	0x40003c00

080030c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b08a      	sub	sp, #40	@ 0x28
 80030c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ca:	f107 0314 	add.w	r3, r7, #20
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	605a      	str	r2, [r3, #4]
 80030d4:	609a      	str	r2, [r3, #8]
 80030d6:	60da      	str	r2, [r3, #12]
 80030d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030da:	4b50      	ldr	r3, [pc, #320]	@ (800321c <MX_GPIO_Init+0x158>)
 80030dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030de:	4a4f      	ldr	r2, [pc, #316]	@ (800321c <MX_GPIO_Init+0x158>)
 80030e0:	f043 0304 	orr.w	r3, r3, #4
 80030e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030e6:	4b4d      	ldr	r3, [pc, #308]	@ (800321c <MX_GPIO_Init+0x158>)
 80030e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ea:	f003 0304 	and.w	r3, r3, #4
 80030ee:	613b      	str	r3, [r7, #16]
 80030f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80030f2:	4b4a      	ldr	r3, [pc, #296]	@ (800321c <MX_GPIO_Init+0x158>)
 80030f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f6:	4a49      	ldr	r2, [pc, #292]	@ (800321c <MX_GPIO_Init+0x158>)
 80030f8:	f043 0320 	orr.w	r3, r3, #32
 80030fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030fe:	4b47      	ldr	r3, [pc, #284]	@ (800321c <MX_GPIO_Init+0x158>)
 8003100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003102:	f003 0320 	and.w	r3, r3, #32
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800310a:	4b44      	ldr	r3, [pc, #272]	@ (800321c <MX_GPIO_Init+0x158>)
 800310c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800310e:	4a43      	ldr	r2, [pc, #268]	@ (800321c <MX_GPIO_Init+0x158>)
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003116:	4b41      	ldr	r3, [pc, #260]	@ (800321c <MX_GPIO_Init+0x158>)
 8003118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	60bb      	str	r3, [r7, #8]
 8003120:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003122:	4b3e      	ldr	r3, [pc, #248]	@ (800321c <MX_GPIO_Init+0x158>)
 8003124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003126:	4a3d      	ldr	r2, [pc, #244]	@ (800321c <MX_GPIO_Init+0x158>)
 8003128:	f043 0302 	orr.w	r3, r3, #2
 800312c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800312e:	4b3b      	ldr	r3, [pc, #236]	@ (800321c <MX_GPIO_Init+0x158>)
 8003130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	607b      	str	r3, [r7, #4]
 8003138:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 800313a:	2200      	movs	r2, #0
 800313c:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8003140:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003144:	f000 fe98 	bl	8003e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8003148:	2201      	movs	r2, #1
 800314a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800314e:	4834      	ldr	r0, [pc, #208]	@ (8003220 <MX_GPIO_Init+0x15c>)
 8003150:	f000 fe92 	bl	8003e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8003154:	2200      	movs	r2, #0
 8003156:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800315a:	4831      	ldr	r0, [pc, #196]	@ (8003220 <MX_GPIO_Init+0x15c>)
 800315c:	f000 fe8c 	bl	8003e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8003160:	2201      	movs	r2, #1
 8003162:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003166:	482f      	ldr	r0, [pc, #188]	@ (8003224 <MX_GPIO_Init+0x160>)
 8003168:	f000 fe86 	bl	8003e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800316c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003172:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003178:	2300      	movs	r3, #0
 800317a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800317c:	f107 0314 	add.w	r3, r7, #20
 8003180:	4619      	mov	r1, r3
 8003182:	4828      	ldr	r0, [pc, #160]	@ (8003224 <MX_GPIO_Init+0x160>)
 8003184:	f000 fcf6 	bl	8003b74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003188:	2320      	movs	r3, #32
 800318a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800318c:	2301      	movs	r3, #1
 800318e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003190:	2302      	movs	r3, #2
 8003192:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003194:	2300      	movs	r3, #0
 8003196:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003198:	f107 0314 	add.w	r3, r7, #20
 800319c:	4619      	mov	r1, r3
 800319e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031a2:	f000 fce7 	bl	8003b74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80031a6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80031aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ac:	2301      	movs	r3, #1
 80031ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b0:	2300      	movs	r3, #0
 80031b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031b4:	2300      	movs	r3, #0
 80031b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031b8:	f107 0314 	add.w	r3, r7, #20
 80031bc:	4619      	mov	r1, r3
 80031be:	4818      	ldr	r0, [pc, #96]	@ (8003220 <MX_GPIO_Init+0x15c>)
 80031c0:	f000 fcd8 	bl	8003b74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80031c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ca:	2301      	movs	r3, #1
 80031cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ce:	2300      	movs	r3, #0
 80031d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d2:	2300      	movs	r3, #0
 80031d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031d6:	f107 0314 	add.w	r3, r7, #20
 80031da:	4619      	mov	r1, r3
 80031dc:	4811      	ldr	r0, [pc, #68]	@ (8003224 <MX_GPIO_Init+0x160>)
 80031de:	f000 fcc9 	bl	8003b74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80031e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80031e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031e8:	2301      	movs	r3, #1
 80031ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f0:	2300      	movs	r3, #0
 80031f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031f4:	f107 0314 	add.w	r3, r7, #20
 80031f8:	4619      	mov	r1, r3
 80031fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031fe:	f000 fcb9 	bl	8003b74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003202:	2200      	movs	r2, #0
 8003204:	2100      	movs	r1, #0
 8003206:	2028      	movs	r0, #40	@ 0x28
 8003208:	f000 fc7f 	bl	8003b0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800320c:	2028      	movs	r0, #40	@ 0x28
 800320e:	f000 fc96 	bl	8003b3e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003212:	bf00      	nop
 8003214:	3728      	adds	r7, #40	@ 0x28
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40021000 	.word	0x40021000
 8003220:	48000400 	.word	0x48000400
 8003224:	48000800 	.word	0x48000800

08003228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800322c:	b672      	cpsid	i
}
 800322e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003230:	bf00      	nop
 8003232:	e7fd      	b.n	8003230 <Error_Handler+0x8>

08003234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800323a:	4b0f      	ldr	r3, [pc, #60]	@ (8003278 <HAL_MspInit+0x44>)
 800323c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800323e:	4a0e      	ldr	r2, [pc, #56]	@ (8003278 <HAL_MspInit+0x44>)
 8003240:	f043 0301 	orr.w	r3, r3, #1
 8003244:	6613      	str	r3, [r2, #96]	@ 0x60
 8003246:	4b0c      	ldr	r3, [pc, #48]	@ (8003278 <HAL_MspInit+0x44>)
 8003248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	607b      	str	r3, [r7, #4]
 8003250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003252:	4b09      	ldr	r3, [pc, #36]	@ (8003278 <HAL_MspInit+0x44>)
 8003254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003256:	4a08      	ldr	r2, [pc, #32]	@ (8003278 <HAL_MspInit+0x44>)
 8003258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800325c:	6593      	str	r3, [r2, #88]	@ 0x58
 800325e:	4b06      	ldr	r3, [pc, #24]	@ (8003278 <HAL_MspInit+0x44>)
 8003260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003266:	603b      	str	r3, [r7, #0]
 8003268:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800326a:	f000 fee5 	bl	8004038 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800326e:	bf00      	nop
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40021000 	.word	0x40021000

0800327c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b09e      	sub	sp, #120	@ 0x78
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003284:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003288:	2200      	movs	r2, #0
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	605a      	str	r2, [r3, #4]
 800328e:	609a      	str	r2, [r3, #8]
 8003290:	60da      	str	r2, [r3, #12]
 8003292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003294:	f107 0310 	add.w	r3, r7, #16
 8003298:	2254      	movs	r2, #84	@ 0x54
 800329a:	2100      	movs	r1, #0
 800329c:	4618      	mov	r0, r3
 800329e:	f004 fae7 	bl	8007870 <memset>
  if(huart->Instance==LPUART1)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a1f      	ldr	r2, [pc, #124]	@ (8003324 <HAL_UART_MspInit+0xa8>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d136      	bne.n	800331a <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80032ac:	2320      	movs	r3, #32
 80032ae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80032b0:	2300      	movs	r3, #0
 80032b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032b4:	f107 0310 	add.w	r3, r7, #16
 80032b8:	4618      	mov	r0, r3
 80032ba:	f001 fbfb 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d001      	beq.n	80032c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80032c4:	f7ff ffb0 	bl	8003228 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80032c8:	4b17      	ldr	r3, [pc, #92]	@ (8003328 <HAL_UART_MspInit+0xac>)
 80032ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032cc:	4a16      	ldr	r2, [pc, #88]	@ (8003328 <HAL_UART_MspInit+0xac>)
 80032ce:	f043 0301 	orr.w	r3, r3, #1
 80032d2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80032d4:	4b14      	ldr	r3, [pc, #80]	@ (8003328 <HAL_UART_MspInit+0xac>)
 80032d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	60fb      	str	r3, [r7, #12]
 80032de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032e0:	4b11      	ldr	r3, [pc, #68]	@ (8003328 <HAL_UART_MspInit+0xac>)
 80032e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e4:	4a10      	ldr	r2, [pc, #64]	@ (8003328 <HAL_UART_MspInit+0xac>)
 80032e6:	f043 0301 	orr.w	r3, r3, #1
 80032ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003328 <HAL_UART_MspInit+0xac>)
 80032ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	60bb      	str	r3, [r7, #8]
 80032f6:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80032f8:	230c      	movs	r3, #12
 80032fa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fc:	2302      	movs	r3, #2
 80032fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003300:	2300      	movs	r3, #0
 8003302:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003304:	2300      	movs	r3, #0
 8003306:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003308:	230c      	movs	r3, #12
 800330a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800330c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003310:	4619      	mov	r1, r3
 8003312:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003316:	f000 fc2d 	bl	8003b74 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800331a:	bf00      	nop
 800331c:	3778      	adds	r7, #120	@ 0x78
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	40008000 	.word	0x40008000
 8003328:	40021000 	.word	0x40021000

0800332c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b08e      	sub	sp, #56	@ 0x38
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003334:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	605a      	str	r2, [r3, #4]
 800333e:	609a      	str	r2, [r3, #8]
 8003340:	60da      	str	r2, [r3, #12]
 8003342:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a4c      	ldr	r2, [pc, #304]	@ (800347c <HAL_SPI_MspInit+0x150>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d147      	bne.n	80033de <HAL_SPI_MspInit+0xb2>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800334e:	4b4c      	ldr	r3, [pc, #304]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 8003350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003352:	4a4b      	ldr	r2, [pc, #300]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 8003354:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003358:	6593      	str	r3, [r2, #88]	@ 0x58
 800335a:	4b49      	ldr	r3, [pc, #292]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 800335c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800335e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003362:	623b      	str	r3, [r7, #32]
 8003364:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003366:	4b46      	ldr	r3, [pc, #280]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 8003368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800336a:	4a45      	ldr	r2, [pc, #276]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 800336c:	f043 0302 	orr.w	r3, r3, #2
 8003370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003372:	4b43      	ldr	r3, [pc, #268]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 8003374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	61fb      	str	r3, [r7, #28]
 800337c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800337e:	4b40      	ldr	r3, [pc, #256]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 8003380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003382:	4a3f      	ldr	r2, [pc, #252]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 8003384:	f043 0301 	orr.w	r3, r3, #1
 8003388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800338a:	4b3d      	ldr	r3, [pc, #244]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 800338c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	61bb      	str	r3, [r7, #24]
 8003394:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    PA10     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8003396:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800339a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800339c:	2302      	movs	r3, #2
 800339e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a0:	2300      	movs	r3, #0
 80033a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a4:	2300      	movs	r3, #0
 80033a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033a8:	2305      	movs	r3, #5
 80033aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033b0:	4619      	mov	r1, r3
 80033b2:	4834      	ldr	r0, [pc, #208]	@ (8003484 <HAL_SPI_MspInit+0x158>)
 80033b4:	f000 fbde 	bl	8003b74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033be:	2302      	movs	r3, #2
 80033c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c2:	2300      	movs	r3, #0
 80033c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c6:	2300      	movs	r3, #0
 80033c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033ca:	2305      	movs	r3, #5
 80033cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033d2:	4619      	mov	r1, r3
 80033d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033d8:	f000 fbcc 	bl	8003b74 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80033dc:	e049      	b.n	8003472 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI3)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a29      	ldr	r2, [pc, #164]	@ (8003488 <HAL_SPI_MspInit+0x15c>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d144      	bne.n	8003472 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80033e8:	4b25      	ldr	r3, [pc, #148]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 80033ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ec:	4a24      	ldr	r2, [pc, #144]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 80033ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80033f4:	4b22      	ldr	r3, [pc, #136]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 80033f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033fc:	617b      	str	r3, [r7, #20]
 80033fe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003400:	4b1f      	ldr	r3, [pc, #124]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 8003402:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003404:	4a1e      	ldr	r2, [pc, #120]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 8003406:	f043 0304 	orr.w	r3, r3, #4
 800340a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800340c:	4b1c      	ldr	r3, [pc, #112]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 800340e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003410:	f003 0304 	and.w	r3, r3, #4
 8003414:	613b      	str	r3, [r7, #16]
 8003416:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003418:	4b19      	ldr	r3, [pc, #100]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 800341a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800341c:	4a18      	ldr	r2, [pc, #96]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 800341e:	f043 0302 	orr.w	r3, r3, #2
 8003422:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003424:	4b16      	ldr	r3, [pc, #88]	@ (8003480 <HAL_SPI_MspInit+0x154>)
 8003426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003430:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003434:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003436:	2302      	movs	r3, #2
 8003438:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343a:	2300      	movs	r3, #0
 800343c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800343e:	2300      	movs	r3, #0
 8003440:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003442:	2306      	movs	r3, #6
 8003444:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003446:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800344a:	4619      	mov	r1, r3
 800344c:	480f      	ldr	r0, [pc, #60]	@ (800348c <HAL_SPI_MspInit+0x160>)
 800344e:	f000 fb91 	bl	8003b74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003452:	2320      	movs	r3, #32
 8003454:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003456:	2302      	movs	r3, #2
 8003458:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345a:	2300      	movs	r3, #0
 800345c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345e:	2300      	movs	r3, #0
 8003460:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003462:	2306      	movs	r3, #6
 8003464:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003466:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800346a:	4619      	mov	r1, r3
 800346c:	4805      	ldr	r0, [pc, #20]	@ (8003484 <HAL_SPI_MspInit+0x158>)
 800346e:	f000 fb81 	bl	8003b74 <HAL_GPIO_Init>
}
 8003472:	bf00      	nop
 8003474:	3738      	adds	r7, #56	@ 0x38
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	40003800 	.word	0x40003800
 8003480:	40021000 	.word	0x40021000
 8003484:	48000400 	.word	0x48000400
 8003488:	40003c00 	.word	0x40003c00
 800348c:	48000800 	.word	0x48000800

08003490 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003494:	bf00      	nop
 8003496:	e7fd      	b.n	8003494 <NMI_Handler+0x4>

08003498 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800349c:	bf00      	nop
 800349e:	e7fd      	b.n	800349c <HardFault_Handler+0x4>

080034a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034a4:	bf00      	nop
 80034a6:	e7fd      	b.n	80034a4 <MemManage_Handler+0x4>

080034a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034ac:	bf00      	nop
 80034ae:	e7fd      	b.n	80034ac <BusFault_Handler+0x4>

080034b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b4:	bf00      	nop
 80034b6:	e7fd      	b.n	80034b4 <UsageFault_Handler+0x4>

080034b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034bc:	bf00      	nop
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034c6:	b480      	push	{r7}
 80034c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034ca:	bf00      	nop
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034d8:	bf00      	nop
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034e6:	f000 f9f5 	bl	80038d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034ea:	bf00      	nop
 80034ec:	bd80      	pop	{r7, pc}

080034ee <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80034f2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80034f6:	f000 fcd7 	bl	8003ea8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80034fa:	bf00      	nop
 80034fc:	bd80      	pop	{r7, pc}

080034fe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80034fe:	b480      	push	{r7}
 8003500:	af00      	add	r7, sp, #0
  return 1;
 8003502:	2301      	movs	r3, #1
}
 8003504:	4618      	mov	r0, r3
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <_kill>:

int _kill(int pid, int sig)
{
 800350e:	b580      	push	{r7, lr}
 8003510:	b082      	sub	sp, #8
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
 8003516:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003518:	f004 f9fc 	bl	8007914 <__errno>
 800351c:	4603      	mov	r3, r0
 800351e:	2216      	movs	r2, #22
 8003520:	601a      	str	r2, [r3, #0]
  return -1;
 8003522:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003526:	4618      	mov	r0, r3
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <_exit>:

void _exit (int status)
{
 800352e:	b580      	push	{r7, lr}
 8003530:	b082      	sub	sp, #8
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003536:	f04f 31ff 	mov.w	r1, #4294967295
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f7ff ffe7 	bl	800350e <_kill>
  while (1) {}    /* Make sure we hang here */
 8003540:	bf00      	nop
 8003542:	e7fd      	b.n	8003540 <_exit+0x12>

08003544 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]
 8003554:	e00a      	b.n	800356c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003556:	f3af 8000 	nop.w
 800355a:	4601      	mov	r1, r0
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	60ba      	str	r2, [r7, #8]
 8003562:	b2ca      	uxtb	r2, r1
 8003564:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	3301      	adds	r3, #1
 800356a:	617b      	str	r3, [r7, #20]
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	429a      	cmp	r2, r3
 8003572:	dbf0      	blt.n	8003556 <_read+0x12>
  }

  return len;
 8003574:	687b      	ldr	r3, [r7, #4]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3718      	adds	r7, #24
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b086      	sub	sp, #24
 8003582:	af00      	add	r7, sp, #0
 8003584:	60f8      	str	r0, [r7, #12]
 8003586:	60b9      	str	r1, [r7, #8]
 8003588:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800358a:	2300      	movs	r3, #0
 800358c:	617b      	str	r3, [r7, #20]
 800358e:	e009      	b.n	80035a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	1c5a      	adds	r2, r3, #1
 8003594:	60ba      	str	r2, [r7, #8]
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff fbc9 	bl	8002d30 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	3301      	adds	r3, #1
 80035a2:	617b      	str	r3, [r7, #20]
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	dbf1      	blt.n	8003590 <_write+0x12>
  }
  return len;
 80035ac:	687b      	ldr	r3, [r7, #4]
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3718      	adds	r7, #24
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <_close>:

int _close(int file)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b083      	sub	sp, #12
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr

080035ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b083      	sub	sp, #12
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
 80035d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035de:	605a      	str	r2, [r3, #4]
  return 0;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	370c      	adds	r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <_isatty>:

int _isatty(int file)
{
 80035ee:	b480      	push	{r7}
 80035f0:	b083      	sub	sp, #12
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80035f6:	2301      	movs	r3, #1
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3714      	adds	r7, #20
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
	...

08003620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003628:	4a14      	ldr	r2, [pc, #80]	@ (800367c <_sbrk+0x5c>)
 800362a:	4b15      	ldr	r3, [pc, #84]	@ (8003680 <_sbrk+0x60>)
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003634:	4b13      	ldr	r3, [pc, #76]	@ (8003684 <_sbrk+0x64>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d102      	bne.n	8003642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800363c:	4b11      	ldr	r3, [pc, #68]	@ (8003684 <_sbrk+0x64>)
 800363e:	4a12      	ldr	r2, [pc, #72]	@ (8003688 <_sbrk+0x68>)
 8003640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003642:	4b10      	ldr	r3, [pc, #64]	@ (8003684 <_sbrk+0x64>)
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4413      	add	r3, r2
 800364a:	693a      	ldr	r2, [r7, #16]
 800364c:	429a      	cmp	r2, r3
 800364e:	d207      	bcs.n	8003660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003650:	f004 f960 	bl	8007914 <__errno>
 8003654:	4603      	mov	r3, r0
 8003656:	220c      	movs	r2, #12
 8003658:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800365a:	f04f 33ff 	mov.w	r3, #4294967295
 800365e:	e009      	b.n	8003674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003660:	4b08      	ldr	r3, [pc, #32]	@ (8003684 <_sbrk+0x64>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003666:	4b07      	ldr	r3, [pc, #28]	@ (8003684 <_sbrk+0x64>)
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4413      	add	r3, r2
 800366e:	4a05      	ldr	r2, [pc, #20]	@ (8003684 <_sbrk+0x64>)
 8003670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003672:	68fb      	ldr	r3, [r7, #12]
}
 8003674:	4618      	mov	r0, r3
 8003676:	3718      	adds	r7, #24
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	20020000 	.word	0x20020000
 8003680:	00000400 	.word	0x00000400
 8003684:	2000034c 	.word	0x2000034c
 8003688:	200004a0 	.word	0x200004a0

0800368c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003690:	4b06      	ldr	r3, [pc, #24]	@ (80036ac <SystemInit+0x20>)
 8003692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003696:	4a05      	ldr	r2, [pc, #20]	@ (80036ac <SystemInit+0x20>)
 8003698:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800369c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036a0:	bf00      	nop
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	e000ed00 	.word	0xe000ed00

080036b0 <voltage_to_temperature>:
    1.38, 1.37, 1.35, 1.34, 1.33, 1.32, 1.31, 1.30
};


float voltage_to_temperature(int16_t input)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b089      	sub	sp, #36	@ 0x24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	4603      	mov	r3, r0
 80036b8:	80fb      	strh	r3, [r7, #6]
	float v = input * 0.000150f + 1.5f;
 80036ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036be:	ee07 3a90 	vmov	s15, r3
 80036c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036c6:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80037bc <voltage_to_temperature+0x10c>
 80036ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036ce:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80036d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036d6:	edc7 7a06 	vstr	s15, [r7, #24]
    if (v >= volt_table[0])
 80036da:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80037c0 <voltage_to_temperature+0x110>
 80036de:	edd7 7a06 	vldr	s15, [r7, #24]
 80036e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ea:	db02      	blt.n	80036f2 <voltage_to_temperature+0x42>
        return temp_table[0];
 80036ec:	eddf 7a35 	vldr	s15, [pc, #212]	@ 80037c4 <voltage_to_temperature+0x114>
 80036f0:	e05d      	b.n	80037ae <voltage_to_temperature+0xfe>

    if (v <= volt_table[TABLE_SIZE - 1])
 80036f2:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80037c8 <voltage_to_temperature+0x118>
 80036f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80036fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003702:	d802      	bhi.n	800370a <voltage_to_temperature+0x5a>
        return temp_table[TABLE_SIZE - 1];
 8003704:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80037cc <voltage_to_temperature+0x11c>
 8003708:	e051      	b.n	80037ae <voltage_to_temperature+0xfe>

    for (uint8_t i = 0; i < TABLE_SIZE - 1; i++)
 800370a:	2300      	movs	r3, #0
 800370c:	77fb      	strb	r3, [r7, #31]
 800370e:	e049      	b.n	80037a4 <voltage_to_temperature+0xf4>
    {
        float v1 = volt_table[i];
 8003710:	7ffb      	ldrb	r3, [r7, #31]
 8003712:	4a2f      	ldr	r2, [pc, #188]	@ (80037d0 <voltage_to_temperature+0x120>)
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	4413      	add	r3, r2
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	617b      	str	r3, [r7, #20]
        float v2 = volt_table[i + 1];
 800371c:	7ffb      	ldrb	r3, [r7, #31]
 800371e:	3301      	adds	r3, #1
 8003720:	4a2b      	ldr	r2, [pc, #172]	@ (80037d0 <voltage_to_temperature+0x120>)
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4413      	add	r3, r2
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	613b      	str	r3, [r7, #16]

        if ((v <= v1) && (v >= v2))
 800372a:	ed97 7a06 	vldr	s14, [r7, #24]
 800372e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003732:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800373a:	d830      	bhi.n	800379e <voltage_to_temperature+0xee>
 800373c:	ed97 7a06 	vldr	s14, [r7, #24]
 8003740:	edd7 7a04 	vldr	s15, [r7, #16]
 8003744:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800374c:	db27      	blt.n	800379e <voltage_to_temperature+0xee>
        {
            float t1 = temp_table[i];
 800374e:	7ffb      	ldrb	r3, [r7, #31]
 8003750:	4a20      	ldr	r2, [pc, #128]	@ (80037d4 <voltage_to_temperature+0x124>)
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4413      	add	r3, r2
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	60fb      	str	r3, [r7, #12]
            float t2 = temp_table[i + 1];
 800375a:	7ffb      	ldrb	r3, [r7, #31]
 800375c:	3301      	adds	r3, #1
 800375e:	4a1d      	ldr	r2, [pc, #116]	@ (80037d4 <voltage_to_temperature+0x124>)
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	4413      	add	r3, r2
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	60bb      	str	r3, [r7, #8]

            /* Linear interpolation */
            return t1 + (v - v1) * (t2 - t1) / (v2 - v1);
 8003768:	ed97 7a06 	vldr	s14, [r7, #24]
 800376c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003770:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003774:	edd7 6a02 	vldr	s13, [r7, #8]
 8003778:	edd7 7a03 	vldr	s15, [r7, #12]
 800377c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003780:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003784:	ed97 7a04 	vldr	s14, [r7, #16]
 8003788:	edd7 7a05 	vldr	s15, [r7, #20]
 800378c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003790:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003794:	edd7 7a03 	vldr	s15, [r7, #12]
 8003798:	ee77 7a27 	vadd.f32	s15, s14, s15
 800379c:	e007      	b.n	80037ae <voltage_to_temperature+0xfe>
    for (uint8_t i = 0; i < TABLE_SIZE - 1; i++)
 800379e:	7ffb      	ldrb	r3, [r7, #31]
 80037a0:	3301      	adds	r3, #1
 80037a2:	77fb      	strb	r3, [r7, #31]
 80037a4:	7ffb      	ldrb	r3, [r7, #31]
 80037a6:	2b1f      	cmp	r3, #31
 80037a8:	d9b2      	bls.n	8003710 <voltage_to_temperature+0x60>
        }
    }

    return 0.0f;
 80037aa:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80037d8 <voltage_to_temperature+0x128>
}
 80037ae:	eeb0 0a67 	vmov.f32	s0, s15
 80037b2:	3724      	adds	r7, #36	@ 0x24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	391d4952 	.word	0x391d4952
 80037c0:	401c28f6 	.word	0x401c28f6
 80037c4:	c2200000 	.word	0xc2200000
 80037c8:	3fa66666 	.word	0x3fa66666
 80037cc:	42f00000 	.word	0x42f00000
 80037d0:	080097bc 	.word	0x080097bc
 80037d4:	08009738 	.word	0x08009738
 80037d8:	00000000 	.word	0x00000000

080037dc <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 80037dc:	480d      	ldr	r0, [pc, #52]	@ (8003814 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80037de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80037e0:	f7ff ff54 	bl	800368c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037e4:	480c      	ldr	r0, [pc, #48]	@ (8003818 <LoopForever+0x6>)
  ldr r1, =_edata
 80037e6:	490d      	ldr	r1, [pc, #52]	@ (800381c <LoopForever+0xa>)
  ldr r2, =_sidata
 80037e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003820 <LoopForever+0xe>)
  movs r3, #0
 80037ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80037ec:	e002      	b.n	80037f4 <LoopCopyDataInit>

080037ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037f2:	3304      	adds	r3, #4

080037f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037f8:	d3f9      	bcc.n	80037ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003824 <LoopForever+0x12>)
  ldr r4, =_ebss
 80037fc:	4c0a      	ldr	r4, [pc, #40]	@ (8003828 <LoopForever+0x16>)
  movs r3, #0
 80037fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003800:	e001      	b.n	8003806 <LoopFillZerobss>

08003802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003804:	3204      	adds	r2, #4

08003806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003808:	d3fb      	bcc.n	8003802 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800380a:	f004 f889 	bl	8007920 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800380e:	f7ff faa1 	bl	8002d54 <main>

08003812 <LoopForever>:

LoopForever:
    b LoopForever
 8003812:	e7fe      	b.n	8003812 <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 8003814:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003818:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800381c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003820:	08009bec 	.word	0x08009bec
  ldr r2, =_sbss
 8003824:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003828:	200004a0 	.word	0x200004a0

0800382c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800382c:	e7fe      	b.n	800382c <ADC1_2_IRQHandler>

0800382e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b082      	sub	sp, #8
 8003832:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003834:	2300      	movs	r3, #0
 8003836:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003838:	2003      	movs	r0, #3
 800383a:	f000 f95b 	bl	8003af4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800383e:	2000      	movs	r0, #0
 8003840:	f000 f80e 	bl	8003860 <HAL_InitTick>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d002      	beq.n	8003850 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	71fb      	strb	r3, [r7, #7]
 800384e:	e001      	b.n	8003854 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003850:	f7ff fcf0 	bl	8003234 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003854:	79fb      	ldrb	r3, [r7, #7]

}
 8003856:	4618      	mov	r0, r3
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
	...

08003860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003868:	2300      	movs	r3, #0
 800386a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800386c:	4b16      	ldr	r3, [pc, #88]	@ (80038c8 <HAL_InitTick+0x68>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d022      	beq.n	80038ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003874:	4b15      	ldr	r3, [pc, #84]	@ (80038cc <HAL_InitTick+0x6c>)
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	4b13      	ldr	r3, [pc, #76]	@ (80038c8 <HAL_InitTick+0x68>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003880:	fbb1 f3f3 	udiv	r3, r1, r3
 8003884:	fbb2 f3f3 	udiv	r3, r2, r3
 8003888:	4618      	mov	r0, r3
 800388a:	f000 f966 	bl	8003b5a <HAL_SYSTICK_Config>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10f      	bne.n	80038b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b0f      	cmp	r3, #15
 8003898:	d809      	bhi.n	80038ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800389a:	2200      	movs	r2, #0
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	f04f 30ff 	mov.w	r0, #4294967295
 80038a2:	f000 f932 	bl	8003b0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80038a6:	4a0a      	ldr	r2, [pc, #40]	@ (80038d0 <HAL_InitTick+0x70>)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6013      	str	r3, [r2, #0]
 80038ac:	e007      	b.n	80038be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	73fb      	strb	r3, [r7, #15]
 80038b2:	e004      	b.n	80038be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	73fb      	strb	r3, [r7, #15]
 80038b8:	e001      	b.n	80038be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80038be:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	20000008 	.word	0x20000008
 80038cc:	20000000 	.word	0x20000000
 80038d0:	20000004 	.word	0x20000004

080038d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038d8:	4b05      	ldr	r3, [pc, #20]	@ (80038f0 <HAL_IncTick+0x1c>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	4b05      	ldr	r3, [pc, #20]	@ (80038f4 <HAL_IncTick+0x20>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4413      	add	r3, r2
 80038e2:	4a03      	ldr	r2, [pc, #12]	@ (80038f0 <HAL_IncTick+0x1c>)
 80038e4:	6013      	str	r3, [r2, #0]
}
 80038e6:	bf00      	nop
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	20000350 	.word	0x20000350
 80038f4:	20000008 	.word	0x20000008

080038f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  return uwTick;
 80038fc:	4b03      	ldr	r3, [pc, #12]	@ (800390c <HAL_GetTick+0x14>)
 80038fe:	681b      	ldr	r3, [r3, #0]
}
 8003900:	4618      	mov	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	20000350 	.word	0x20000350

08003910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003918:	f7ff ffee 	bl	80038f8 <HAL_GetTick>
 800391c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003928:	d004      	beq.n	8003934 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800392a:	4b09      	ldr	r3, [pc, #36]	@ (8003950 <HAL_Delay+0x40>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	4413      	add	r3, r2
 8003932:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003934:	bf00      	nop
 8003936:	f7ff ffdf 	bl	80038f8 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	429a      	cmp	r2, r3
 8003944:	d8f7      	bhi.n	8003936 <HAL_Delay+0x26>
  {
  }
}
 8003946:	bf00      	nop
 8003948:	bf00      	nop
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	20000008 	.word	0x20000008

08003954 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003954:	b480      	push	{r7}
 8003956:	b085      	sub	sp, #20
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003964:	4b0c      	ldr	r3, [pc, #48]	@ (8003998 <__NVIC_SetPriorityGrouping+0x44>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003970:	4013      	ands	r3, r2
 8003972:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800397c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003980:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003984:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003986:	4a04      	ldr	r2, [pc, #16]	@ (8003998 <__NVIC_SetPriorityGrouping+0x44>)
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	60d3      	str	r3, [r2, #12]
}
 800398c:	bf00      	nop
 800398e:	3714      	adds	r7, #20
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr
 8003998:	e000ed00 	.word	0xe000ed00

0800399c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800399c:	b480      	push	{r7}
 800399e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039a0:	4b04      	ldr	r3, [pc, #16]	@ (80039b4 <__NVIC_GetPriorityGrouping+0x18>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	0a1b      	lsrs	r3, r3, #8
 80039a6:	f003 0307 	and.w	r3, r3, #7
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr
 80039b4:	e000ed00 	.word	0xe000ed00

080039b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	db0b      	blt.n	80039e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ca:	79fb      	ldrb	r3, [r7, #7]
 80039cc:	f003 021f 	and.w	r2, r3, #31
 80039d0:	4907      	ldr	r1, [pc, #28]	@ (80039f0 <__NVIC_EnableIRQ+0x38>)
 80039d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d6:	095b      	lsrs	r3, r3, #5
 80039d8:	2001      	movs	r0, #1
 80039da:	fa00 f202 	lsl.w	r2, r0, r2
 80039de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	e000e100 	.word	0xe000e100

080039f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	6039      	str	r1, [r7, #0]
 80039fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	db0a      	blt.n	8003a1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	b2da      	uxtb	r2, r3
 8003a0c:	490c      	ldr	r1, [pc, #48]	@ (8003a40 <__NVIC_SetPriority+0x4c>)
 8003a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a12:	0112      	lsls	r2, r2, #4
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	440b      	add	r3, r1
 8003a18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a1c:	e00a      	b.n	8003a34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	b2da      	uxtb	r2, r3
 8003a22:	4908      	ldr	r1, [pc, #32]	@ (8003a44 <__NVIC_SetPriority+0x50>)
 8003a24:	79fb      	ldrb	r3, [r7, #7]
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	3b04      	subs	r3, #4
 8003a2c:	0112      	lsls	r2, r2, #4
 8003a2e:	b2d2      	uxtb	r2, r2
 8003a30:	440b      	add	r3, r1
 8003a32:	761a      	strb	r2, [r3, #24]
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr
 8003a40:	e000e100 	.word	0xe000e100
 8003a44:	e000ed00 	.word	0xe000ed00

08003a48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b089      	sub	sp, #36	@ 0x24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f003 0307 	and.w	r3, r3, #7
 8003a5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f1c3 0307 	rsb	r3, r3, #7
 8003a62:	2b04      	cmp	r3, #4
 8003a64:	bf28      	it	cs
 8003a66:	2304      	movcs	r3, #4
 8003a68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	3304      	adds	r3, #4
 8003a6e:	2b06      	cmp	r3, #6
 8003a70:	d902      	bls.n	8003a78 <NVIC_EncodePriority+0x30>
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	3b03      	subs	r3, #3
 8003a76:	e000      	b.n	8003a7a <NVIC_EncodePriority+0x32>
 8003a78:	2300      	movs	r3, #0
 8003a7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	43da      	mvns	r2, r3
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	401a      	ands	r2, r3
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a90:	f04f 31ff 	mov.w	r1, #4294967295
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9a:	43d9      	mvns	r1, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa0:	4313      	orrs	r3, r2
         );
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3724      	adds	r7, #36	@ 0x24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
	...

08003ab0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3b01      	subs	r3, #1
 8003abc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ac0:	d301      	bcc.n	8003ac6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e00f      	b.n	8003ae6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8003af0 <SysTick_Config+0x40>)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3b01      	subs	r3, #1
 8003acc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ace:	210f      	movs	r1, #15
 8003ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad4:	f7ff ff8e 	bl	80039f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ad8:	4b05      	ldr	r3, [pc, #20]	@ (8003af0 <SysTick_Config+0x40>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ade:	4b04      	ldr	r3, [pc, #16]	@ (8003af0 <SysTick_Config+0x40>)
 8003ae0:	2207      	movs	r2, #7
 8003ae2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	e000e010 	.word	0xe000e010

08003af4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f7ff ff29 	bl	8003954 <__NVIC_SetPriorityGrouping>
}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b086      	sub	sp, #24
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	4603      	mov	r3, r0
 8003b12:	60b9      	str	r1, [r7, #8]
 8003b14:	607a      	str	r2, [r7, #4]
 8003b16:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b18:	f7ff ff40 	bl	800399c <__NVIC_GetPriorityGrouping>
 8003b1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	68b9      	ldr	r1, [r7, #8]
 8003b22:	6978      	ldr	r0, [r7, #20]
 8003b24:	f7ff ff90 	bl	8003a48 <NVIC_EncodePriority>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b2e:	4611      	mov	r1, r2
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7ff ff5f 	bl	80039f4 <__NVIC_SetPriority>
}
 8003b36:	bf00      	nop
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	4603      	mov	r3, r0
 8003b46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff ff33 	bl	80039b8 <__NVIC_EnableIRQ>
}
 8003b52:	bf00      	nop
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b082      	sub	sp, #8
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7ff ffa4 	bl	8003ab0 <SysTick_Config>
 8003b68:	4603      	mov	r3, r0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
	...

08003b74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b087      	sub	sp, #28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003b82:	e15a      	b.n	8003e3a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	2101      	movs	r1, #1
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b90:	4013      	ands	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f000 814c 	beq.w	8003e34 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f003 0303 	and.w	r3, r3, #3
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d005      	beq.n	8003bb4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d130      	bne.n	8003c16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	2203      	movs	r2, #3
 8003bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc4:	43db      	mvns	r3, r3
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	005b      	lsls	r3, r3, #1
 8003bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bea:	2201      	movs	r2, #1
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf2:	43db      	mvns	r3, r3
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	091b      	lsrs	r3, r3, #4
 8003c00:	f003 0201 	and.w	r2, r3, #1
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d017      	beq.n	8003c52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	005b      	lsls	r3, r3, #1
 8003c2c:	2203      	movs	r2, #3
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	43db      	mvns	r3, r3
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	4013      	ands	r3, r2
 8003c38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	fa02 f303 	lsl.w	r3, r2, r3
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	693a      	ldr	r2, [r7, #16]
 8003c50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d123      	bne.n	8003ca6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	08da      	lsrs	r2, r3, #3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	3208      	adds	r2, #8
 8003c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	220f      	movs	r2, #15
 8003c76:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	691a      	ldr	r2, [r3, #16]
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	f003 0307 	and.w	r3, r3, #7
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	08da      	lsrs	r2, r3, #3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	3208      	adds	r2, #8
 8003ca0:	6939      	ldr	r1, [r7, #16]
 8003ca2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	2203      	movs	r2, #3
 8003cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb6:	43db      	mvns	r3, r3
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f003 0203 	and.w	r2, r3, #3
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	fa02 f303 	lsl.w	r3, r2, r3
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	693a      	ldr	r2, [r7, #16]
 8003cd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f000 80a6 	beq.w	8003e34 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ce8:	4b5b      	ldr	r3, [pc, #364]	@ (8003e58 <HAL_GPIO_Init+0x2e4>)
 8003cea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cec:	4a5a      	ldr	r2, [pc, #360]	@ (8003e58 <HAL_GPIO_Init+0x2e4>)
 8003cee:	f043 0301 	orr.w	r3, r3, #1
 8003cf2:	6613      	str	r3, [r2, #96]	@ 0x60
 8003cf4:	4b58      	ldr	r3, [pc, #352]	@ (8003e58 <HAL_GPIO_Init+0x2e4>)
 8003cf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	60bb      	str	r3, [r7, #8]
 8003cfe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d00:	4a56      	ldr	r2, [pc, #344]	@ (8003e5c <HAL_GPIO_Init+0x2e8>)
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	089b      	lsrs	r3, r3, #2
 8003d06:	3302      	adds	r3, #2
 8003d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f003 0303 	and.w	r3, r3, #3
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	220f      	movs	r2, #15
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	43db      	mvns	r3, r3
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	4013      	ands	r3, r2
 8003d22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003d2a:	d01f      	beq.n	8003d6c <HAL_GPIO_Init+0x1f8>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a4c      	ldr	r2, [pc, #304]	@ (8003e60 <HAL_GPIO_Init+0x2ec>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d019      	beq.n	8003d68 <HAL_GPIO_Init+0x1f4>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a4b      	ldr	r2, [pc, #300]	@ (8003e64 <HAL_GPIO_Init+0x2f0>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d013      	beq.n	8003d64 <HAL_GPIO_Init+0x1f0>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a4a      	ldr	r2, [pc, #296]	@ (8003e68 <HAL_GPIO_Init+0x2f4>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d00d      	beq.n	8003d60 <HAL_GPIO_Init+0x1ec>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a49      	ldr	r2, [pc, #292]	@ (8003e6c <HAL_GPIO_Init+0x2f8>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d007      	beq.n	8003d5c <HAL_GPIO_Init+0x1e8>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a48      	ldr	r2, [pc, #288]	@ (8003e70 <HAL_GPIO_Init+0x2fc>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d101      	bne.n	8003d58 <HAL_GPIO_Init+0x1e4>
 8003d54:	2305      	movs	r3, #5
 8003d56:	e00a      	b.n	8003d6e <HAL_GPIO_Init+0x1fa>
 8003d58:	2306      	movs	r3, #6
 8003d5a:	e008      	b.n	8003d6e <HAL_GPIO_Init+0x1fa>
 8003d5c:	2304      	movs	r3, #4
 8003d5e:	e006      	b.n	8003d6e <HAL_GPIO_Init+0x1fa>
 8003d60:	2303      	movs	r3, #3
 8003d62:	e004      	b.n	8003d6e <HAL_GPIO_Init+0x1fa>
 8003d64:	2302      	movs	r3, #2
 8003d66:	e002      	b.n	8003d6e <HAL_GPIO_Init+0x1fa>
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e000      	b.n	8003d6e <HAL_GPIO_Init+0x1fa>
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	f002 0203 	and.w	r2, r2, #3
 8003d74:	0092      	lsls	r2, r2, #2
 8003d76:	4093      	lsls	r3, r2
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d7e:	4937      	ldr	r1, [pc, #220]	@ (8003e5c <HAL_GPIO_Init+0x2e8>)
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	089b      	lsrs	r3, r3, #2
 8003d84:	3302      	adds	r3, #2
 8003d86:	693a      	ldr	r2, [r7, #16]
 8003d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d8c:	4b39      	ldr	r3, [pc, #228]	@ (8003e74 <HAL_GPIO_Init+0x300>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	43db      	mvns	r3, r3
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003db0:	4a30      	ldr	r2, [pc, #192]	@ (8003e74 <HAL_GPIO_Init+0x300>)
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003db6:	4b2f      	ldr	r3, [pc, #188]	@ (8003e74 <HAL_GPIO_Init+0x300>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	43db      	mvns	r3, r3
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d003      	beq.n	8003dda <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003dda:	4a26      	ldr	r2, [pc, #152]	@ (8003e74 <HAL_GPIO_Init+0x300>)
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003de0:	4b24      	ldr	r3, [pc, #144]	@ (8003e74 <HAL_GPIO_Init+0x300>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	43db      	mvns	r3, r3
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	4013      	ands	r3, r2
 8003dee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003e04:	4a1b      	ldr	r2, [pc, #108]	@ (8003e74 <HAL_GPIO_Init+0x300>)
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8003e74 <HAL_GPIO_Init+0x300>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	43db      	mvns	r3, r3
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	4013      	ands	r3, r2
 8003e18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003e2e:	4a11      	ldr	r2, [pc, #68]	@ (8003e74 <HAL_GPIO_Init+0x300>)
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	3301      	adds	r3, #1
 8003e38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	fa22 f303 	lsr.w	r3, r2, r3
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f47f ae9d 	bne.w	8003b84 <HAL_GPIO_Init+0x10>
  }
}
 8003e4a:	bf00      	nop
 8003e4c:	bf00      	nop
 8003e4e:	371c      	adds	r7, #28
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	40010000 	.word	0x40010000
 8003e60:	48000400 	.word	0x48000400
 8003e64:	48000800 	.word	0x48000800
 8003e68:	48000c00 	.word	0x48000c00
 8003e6c:	48001000 	.word	0x48001000
 8003e70:	48001400 	.word	0x48001400
 8003e74:	40010400 	.word	0x40010400

08003e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	460b      	mov	r3, r1
 8003e82:	807b      	strh	r3, [r7, #2]
 8003e84:	4613      	mov	r3, r2
 8003e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e88:	787b      	ldrb	r3, [r7, #1]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d003      	beq.n	8003e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e8e:	887a      	ldrh	r2, [r7, #2]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e94:	e002      	b.n	8003e9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e96:	887a      	ldrh	r2, [r7, #2]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	4603      	mov	r3, r0
 8003eb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003eb2:	4b08      	ldr	r3, [pc, #32]	@ (8003ed4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003eb4:	695a      	ldr	r2, [r3, #20]
 8003eb6:	88fb      	ldrh	r3, [r7, #6]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d006      	beq.n	8003ecc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ebe:	4a05      	ldr	r2, [pc, #20]	@ (8003ed4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ec0:	88fb      	ldrh	r3, [r7, #6]
 8003ec2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ec4:	88fb      	ldrh	r3, [r7, #6]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 f806 	bl	8003ed8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ecc:	bf00      	nop
 8003ece:	3708      	adds	r7, #8
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	40010400 	.word	0x40010400

08003ed8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	4603      	mov	r3, r0
 8003ee0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
	...

08003ef0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d141      	bne.n	8003f82 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003efe:	4b4b      	ldr	r3, [pc, #300]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f0a:	d131      	bne.n	8003f70 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f0c:	4b47      	ldr	r3, [pc, #284]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f12:	4a46      	ldr	r2, [pc, #280]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f1c:	4b43      	ldr	r3, [pc, #268]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f24:	4a41      	ldr	r2, [pc, #260]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f2c:	4b40      	ldr	r3, [pc, #256]	@ (8004030 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2232      	movs	r2, #50	@ 0x32
 8003f32:	fb02 f303 	mul.w	r3, r2, r3
 8003f36:	4a3f      	ldr	r2, [pc, #252]	@ (8004034 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f38:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3c:	0c9b      	lsrs	r3, r3, #18
 8003f3e:	3301      	adds	r3, #1
 8003f40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f42:	e002      	b.n	8003f4a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f4a:	4b38      	ldr	r3, [pc, #224]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f4c:	695b      	ldr	r3, [r3, #20]
 8003f4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f56:	d102      	bne.n	8003f5e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f2      	bne.n	8003f44 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f5e:	4b33      	ldr	r3, [pc, #204]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f6a:	d158      	bne.n	800401e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e057      	b.n	8004020 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f70:	4b2e      	ldr	r3, [pc, #184]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f76:	4a2d      	ldr	r2, [pc, #180]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f80:	e04d      	b.n	800401e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f88:	d141      	bne.n	800400e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f8a:	4b28      	ldr	r3, [pc, #160]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f96:	d131      	bne.n	8003ffc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f98:	4b24      	ldr	r3, [pc, #144]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f9e:	4a23      	ldr	r2, [pc, #140]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fa4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fa8:	4b20      	ldr	r3, [pc, #128]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fb0:	4a1e      	ldr	r2, [pc, #120]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fb6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2232      	movs	r2, #50	@ 0x32
 8003fbe:	fb02 f303 	mul.w	r3, r2, r3
 8003fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8004034 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc8:	0c9b      	lsrs	r3, r3, #18
 8003fca:	3301      	adds	r3, #1
 8003fcc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fce:	e002      	b.n	8003fd6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fd6:	4b15      	ldr	r3, [pc, #84]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe2:	d102      	bne.n	8003fea <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1f2      	bne.n	8003fd0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003fea:	4b10      	ldr	r3, [pc, #64]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ff6:	d112      	bne.n	800401e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e011      	b.n	8004020 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004002:	4a0a      	ldr	r2, [pc, #40]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004004:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004008:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800400c:	e007      	b.n	800401e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800400e:	4b07      	ldr	r3, [pc, #28]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004016:	4a05      	ldr	r2, [pc, #20]	@ (800402c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004018:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800401c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3714      	adds	r7, #20
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr
 800402c:	40007000 	.word	0x40007000
 8004030:	20000000 	.word	0x20000000
 8004034:	431bde83 	.word	0x431bde83

08004038 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004038:	b480      	push	{r7}
 800403a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800403c:	4b05      	ldr	r3, [pc, #20]	@ (8004054 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	4a04      	ldr	r2, [pc, #16]	@ (8004054 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004042:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004046:	6093      	str	r3, [r2, #8]
}
 8004048:	bf00      	nop
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	40007000 	.word	0x40007000

08004058 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b088      	sub	sp, #32
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e2fe      	b.n	8004668 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0301 	and.w	r3, r3, #1
 8004072:	2b00      	cmp	r3, #0
 8004074:	d075      	beq.n	8004162 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004076:	4b97      	ldr	r3, [pc, #604]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
 800407e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004080:	4b94      	ldr	r3, [pc, #592]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	f003 0303 	and.w	r3, r3, #3
 8004088:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	2b0c      	cmp	r3, #12
 800408e:	d102      	bne.n	8004096 <HAL_RCC_OscConfig+0x3e>
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	2b03      	cmp	r3, #3
 8004094:	d002      	beq.n	800409c <HAL_RCC_OscConfig+0x44>
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	2b08      	cmp	r3, #8
 800409a:	d10b      	bne.n	80040b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800409c:	4b8d      	ldr	r3, [pc, #564]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d05b      	beq.n	8004160 <HAL_RCC_OscConfig+0x108>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d157      	bne.n	8004160 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e2d9      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040bc:	d106      	bne.n	80040cc <HAL_RCC_OscConfig+0x74>
 80040be:	4b85      	ldr	r3, [pc, #532]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a84      	ldr	r2, [pc, #528]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80040c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040c8:	6013      	str	r3, [r2, #0]
 80040ca:	e01d      	b.n	8004108 <HAL_RCC_OscConfig+0xb0>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040d4:	d10c      	bne.n	80040f0 <HAL_RCC_OscConfig+0x98>
 80040d6:	4b7f      	ldr	r3, [pc, #508]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a7e      	ldr	r2, [pc, #504]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80040dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040e0:	6013      	str	r3, [r2, #0]
 80040e2:	4b7c      	ldr	r3, [pc, #496]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a7b      	ldr	r2, [pc, #492]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80040e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ec:	6013      	str	r3, [r2, #0]
 80040ee:	e00b      	b.n	8004108 <HAL_RCC_OscConfig+0xb0>
 80040f0:	4b78      	ldr	r3, [pc, #480]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a77      	ldr	r2, [pc, #476]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80040f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	4b75      	ldr	r3, [pc, #468]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a74      	ldr	r2, [pc, #464]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004106:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d013      	beq.n	8004138 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004110:	f7ff fbf2 	bl	80038f8 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004118:	f7ff fbee 	bl	80038f8 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b64      	cmp	r3, #100	@ 0x64
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e29e      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800412a:	4b6a      	ldr	r3, [pc, #424]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d0f0      	beq.n	8004118 <HAL_RCC_OscConfig+0xc0>
 8004136:	e014      	b.n	8004162 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004138:	f7ff fbde 	bl	80038f8 <HAL_GetTick>
 800413c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800413e:	e008      	b.n	8004152 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004140:	f7ff fbda 	bl	80038f8 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	2b64      	cmp	r3, #100	@ 0x64
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e28a      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004152:	4b60      	ldr	r3, [pc, #384]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1f0      	bne.n	8004140 <HAL_RCC_OscConfig+0xe8>
 800415e:	e000      	b.n	8004162 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004160:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d075      	beq.n	800425a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800416e:	4b59      	ldr	r3, [pc, #356]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	f003 030c 	and.w	r3, r3, #12
 8004176:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004178:	4b56      	ldr	r3, [pc, #344]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	f003 0303 	and.w	r3, r3, #3
 8004180:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	2b0c      	cmp	r3, #12
 8004186:	d102      	bne.n	800418e <HAL_RCC_OscConfig+0x136>
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	2b02      	cmp	r3, #2
 800418c:	d002      	beq.n	8004194 <HAL_RCC_OscConfig+0x13c>
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	2b04      	cmp	r3, #4
 8004192:	d11f      	bne.n	80041d4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004194:	4b4f      	ldr	r3, [pc, #316]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800419c:	2b00      	cmp	r3, #0
 800419e:	d005      	beq.n	80041ac <HAL_RCC_OscConfig+0x154>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d101      	bne.n	80041ac <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e25d      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ac:	4b49      	ldr	r3, [pc, #292]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	061b      	lsls	r3, r3, #24
 80041ba:	4946      	ldr	r1, [pc, #280]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80041c0:	4b45      	ldr	r3, [pc, #276]	@ (80042d8 <HAL_RCC_OscConfig+0x280>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7ff fb4b 	bl	8003860 <HAL_InitTick>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d043      	beq.n	8004258 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e249      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d023      	beq.n	8004224 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041dc:	4b3d      	ldr	r3, [pc, #244]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a3c      	ldr	r2, [pc, #240]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80041e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e8:	f7ff fb86 	bl	80038f8 <HAL_GetTick>
 80041ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041ee:	e008      	b.n	8004202 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041f0:	f7ff fb82 	bl	80038f8 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e232      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004202:	4b34      	ldr	r3, [pc, #208]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800420a:	2b00      	cmp	r3, #0
 800420c:	d0f0      	beq.n	80041f0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800420e:	4b31      	ldr	r3, [pc, #196]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	061b      	lsls	r3, r3, #24
 800421c:	492d      	ldr	r1, [pc, #180]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 800421e:	4313      	orrs	r3, r2
 8004220:	604b      	str	r3, [r1, #4]
 8004222:	e01a      	b.n	800425a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004224:	4b2b      	ldr	r3, [pc, #172]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a2a      	ldr	r2, [pc, #168]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 800422a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800422e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004230:	f7ff fb62 	bl	80038f8 <HAL_GetTick>
 8004234:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004236:	e008      	b.n	800424a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004238:	f7ff fb5e 	bl	80038f8 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	2b02      	cmp	r3, #2
 8004244:	d901      	bls.n	800424a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e20e      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800424a:	4b22      	ldr	r3, [pc, #136]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1f0      	bne.n	8004238 <HAL_RCC_OscConfig+0x1e0>
 8004256:	e000      	b.n	800425a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004258:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0308 	and.w	r3, r3, #8
 8004262:	2b00      	cmp	r3, #0
 8004264:	d041      	beq.n	80042ea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d01c      	beq.n	80042a8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800426e:	4b19      	ldr	r3, [pc, #100]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004270:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004274:	4a17      	ldr	r2, [pc, #92]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 8004276:	f043 0301 	orr.w	r3, r3, #1
 800427a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800427e:	f7ff fb3b 	bl	80038f8 <HAL_GetTick>
 8004282:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004284:	e008      	b.n	8004298 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004286:	f7ff fb37 	bl	80038f8 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	2b02      	cmp	r3, #2
 8004292:	d901      	bls.n	8004298 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e1e7      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004298:	4b0e      	ldr	r3, [pc, #56]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 800429a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d0ef      	beq.n	8004286 <HAL_RCC_OscConfig+0x22e>
 80042a6:	e020      	b.n	80042ea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042a8:	4b0a      	ldr	r3, [pc, #40]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80042aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042ae:	4a09      	ldr	r2, [pc, #36]	@ (80042d4 <HAL_RCC_OscConfig+0x27c>)
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b8:	f7ff fb1e 	bl	80038f8 <HAL_GetTick>
 80042bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042be:	e00d      	b.n	80042dc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042c0:	f7ff fb1a 	bl	80038f8 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d906      	bls.n	80042dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e1ca      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
 80042d2:	bf00      	nop
 80042d4:	40021000 	.word	0x40021000
 80042d8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042dc:	4b8c      	ldr	r3, [pc, #560]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80042de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1ea      	bne.n	80042c0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f000 80a6 	beq.w	8004444 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042f8:	2300      	movs	r3, #0
 80042fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042fc:	4b84      	ldr	r3, [pc, #528]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80042fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d101      	bne.n	800430c <HAL_RCC_OscConfig+0x2b4>
 8004308:	2301      	movs	r3, #1
 800430a:	e000      	b.n	800430e <HAL_RCC_OscConfig+0x2b6>
 800430c:	2300      	movs	r3, #0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00d      	beq.n	800432e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004312:	4b7f      	ldr	r3, [pc, #508]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004316:	4a7e      	ldr	r2, [pc, #504]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004318:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800431c:	6593      	str	r3, [r2, #88]	@ 0x58
 800431e:	4b7c      	ldr	r3, [pc, #496]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800432a:	2301      	movs	r3, #1
 800432c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800432e:	4b79      	ldr	r3, [pc, #484]	@ (8004514 <HAL_RCC_OscConfig+0x4bc>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004336:	2b00      	cmp	r3, #0
 8004338:	d118      	bne.n	800436c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800433a:	4b76      	ldr	r3, [pc, #472]	@ (8004514 <HAL_RCC_OscConfig+0x4bc>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a75      	ldr	r2, [pc, #468]	@ (8004514 <HAL_RCC_OscConfig+0x4bc>)
 8004340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004344:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004346:	f7ff fad7 	bl	80038f8 <HAL_GetTick>
 800434a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800434c:	e008      	b.n	8004360 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800434e:	f7ff fad3 	bl	80038f8 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	d901      	bls.n	8004360 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e183      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004360:	4b6c      	ldr	r3, [pc, #432]	@ (8004514 <HAL_RCC_OscConfig+0x4bc>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004368:	2b00      	cmp	r3, #0
 800436a:	d0f0      	beq.n	800434e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d108      	bne.n	8004386 <HAL_RCC_OscConfig+0x32e>
 8004374:	4b66      	ldr	r3, [pc, #408]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800437a:	4a65      	ldr	r2, [pc, #404]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 800437c:	f043 0301 	orr.w	r3, r3, #1
 8004380:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004384:	e024      	b.n	80043d0 <HAL_RCC_OscConfig+0x378>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	2b05      	cmp	r3, #5
 800438c:	d110      	bne.n	80043b0 <HAL_RCC_OscConfig+0x358>
 800438e:	4b60      	ldr	r3, [pc, #384]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004394:	4a5e      	ldr	r2, [pc, #376]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004396:	f043 0304 	orr.w	r3, r3, #4
 800439a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800439e:	4b5c      	ldr	r3, [pc, #368]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80043a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a4:	4a5a      	ldr	r2, [pc, #360]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80043a6:	f043 0301 	orr.w	r3, r3, #1
 80043aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043ae:	e00f      	b.n	80043d0 <HAL_RCC_OscConfig+0x378>
 80043b0:	4b57      	ldr	r3, [pc, #348]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80043b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b6:	4a56      	ldr	r2, [pc, #344]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80043b8:	f023 0301 	bic.w	r3, r3, #1
 80043bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043c0:	4b53      	ldr	r3, [pc, #332]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80043c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c6:	4a52      	ldr	r2, [pc, #328]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80043c8:	f023 0304 	bic.w	r3, r3, #4
 80043cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d016      	beq.n	8004406 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043d8:	f7ff fa8e 	bl	80038f8 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043de:	e00a      	b.n	80043f6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e0:	f7ff fa8a 	bl	80038f8 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e138      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043f6:	4b46      	ldr	r3, [pc, #280]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80043f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d0ed      	beq.n	80043e0 <HAL_RCC_OscConfig+0x388>
 8004404:	e015      	b.n	8004432 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004406:	f7ff fa77 	bl	80038f8 <HAL_GetTick>
 800440a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800440c:	e00a      	b.n	8004424 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800440e:	f7ff fa73 	bl	80038f8 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	f241 3288 	movw	r2, #5000	@ 0x1388
 800441c:	4293      	cmp	r3, r2
 800441e:	d901      	bls.n	8004424 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e121      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004424:	4b3a      	ldr	r3, [pc, #232]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b00      	cmp	r3, #0
 8004430:	d1ed      	bne.n	800440e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004432:	7ffb      	ldrb	r3, [r7, #31]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d105      	bne.n	8004444 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004438:	4b35      	ldr	r3, [pc, #212]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 800443a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443c:	4a34      	ldr	r2, [pc, #208]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 800443e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004442:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0320 	and.w	r3, r3, #32
 800444c:	2b00      	cmp	r3, #0
 800444e:	d03c      	beq.n	80044ca <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d01c      	beq.n	8004492 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004458:	4b2d      	ldr	r3, [pc, #180]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 800445a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800445e:	4a2c      	ldr	r2, [pc, #176]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004460:	f043 0301 	orr.w	r3, r3, #1
 8004464:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004468:	f7ff fa46 	bl	80038f8 <HAL_GetTick>
 800446c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800446e:	e008      	b.n	8004482 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004470:	f7ff fa42 	bl	80038f8 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b02      	cmp	r3, #2
 800447c:	d901      	bls.n	8004482 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e0f2      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004482:	4b23      	ldr	r3, [pc, #140]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004484:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004488:	f003 0302 	and.w	r3, r3, #2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d0ef      	beq.n	8004470 <HAL_RCC_OscConfig+0x418>
 8004490:	e01b      	b.n	80044ca <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004492:	4b1f      	ldr	r3, [pc, #124]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 8004494:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004498:	4a1d      	ldr	r2, [pc, #116]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 800449a:	f023 0301 	bic.w	r3, r3, #1
 800449e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a2:	f7ff fa29 	bl	80038f8 <HAL_GetTick>
 80044a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044a8:	e008      	b.n	80044bc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044aa:	f7ff fa25 	bl	80038f8 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d901      	bls.n	80044bc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e0d5      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044bc:	4b14      	ldr	r3, [pc, #80]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80044be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1ef      	bne.n	80044aa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f000 80c9 	beq.w	8004666 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044d4:	4b0e      	ldr	r3, [pc, #56]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f003 030c 	and.w	r3, r3, #12
 80044dc:	2b0c      	cmp	r3, #12
 80044de:	f000 8083 	beq.w	80045e8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d15e      	bne.n	80045a8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ea:	4b09      	ldr	r3, [pc, #36]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a08      	ldr	r2, [pc, #32]	@ (8004510 <HAL_RCC_OscConfig+0x4b8>)
 80044f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f6:	f7ff f9ff 	bl	80038f8 <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044fc:	e00c      	b.n	8004518 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044fe:	f7ff f9fb 	bl	80038f8 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b02      	cmp	r3, #2
 800450a:	d905      	bls.n	8004518 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e0ab      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
 8004510:	40021000 	.word	0x40021000
 8004514:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004518:	4b55      	ldr	r3, [pc, #340]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1ec      	bne.n	80044fe <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004524:	4b52      	ldr	r3, [pc, #328]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 8004526:	68da      	ldr	r2, [r3, #12]
 8004528:	4b52      	ldr	r3, [pc, #328]	@ (8004674 <HAL_RCC_OscConfig+0x61c>)
 800452a:	4013      	ands	r3, r2
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	6a11      	ldr	r1, [r2, #32]
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004534:	3a01      	subs	r2, #1
 8004536:	0112      	lsls	r2, r2, #4
 8004538:	4311      	orrs	r1, r2
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800453e:	0212      	lsls	r2, r2, #8
 8004540:	4311      	orrs	r1, r2
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004546:	0852      	lsrs	r2, r2, #1
 8004548:	3a01      	subs	r2, #1
 800454a:	0552      	lsls	r2, r2, #21
 800454c:	4311      	orrs	r1, r2
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004552:	0852      	lsrs	r2, r2, #1
 8004554:	3a01      	subs	r2, #1
 8004556:	0652      	lsls	r2, r2, #25
 8004558:	4311      	orrs	r1, r2
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800455e:	06d2      	lsls	r2, r2, #27
 8004560:	430a      	orrs	r2, r1
 8004562:	4943      	ldr	r1, [pc, #268]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 8004564:	4313      	orrs	r3, r2
 8004566:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004568:	4b41      	ldr	r3, [pc, #260]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a40      	ldr	r2, [pc, #256]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 800456e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004572:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004574:	4b3e      	ldr	r3, [pc, #248]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	4a3d      	ldr	r2, [pc, #244]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 800457a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800457e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7ff f9ba 	bl	80038f8 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004588:	f7ff f9b6 	bl	80038f8 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e066      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800459a:	4b35      	ldr	r3, [pc, #212]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d0f0      	beq.n	8004588 <HAL_RCC_OscConfig+0x530>
 80045a6:	e05e      	b.n	8004666 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045a8:	4b31      	ldr	r3, [pc, #196]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a30      	ldr	r2, [pc, #192]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 80045ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b4:	f7ff f9a0 	bl	80038f8 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045bc:	f7ff f99c 	bl	80038f8 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e04c      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045ce:	4b28      	ldr	r3, [pc, #160]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80045da:	4b25      	ldr	r3, [pc, #148]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 80045dc:	68da      	ldr	r2, [r3, #12]
 80045de:	4924      	ldr	r1, [pc, #144]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 80045e0:	4b25      	ldr	r3, [pc, #148]	@ (8004678 <HAL_RCC_OscConfig+0x620>)
 80045e2:	4013      	ands	r3, r2
 80045e4:	60cb      	str	r3, [r1, #12]
 80045e6:	e03e      	b.n	8004666 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	69db      	ldr	r3, [r3, #28]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d101      	bne.n	80045f4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e039      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80045f4:	4b1e      	ldr	r3, [pc, #120]	@ (8004670 <HAL_RCC_OscConfig+0x618>)
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f003 0203 	and.w	r2, r3, #3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	429a      	cmp	r2, r3
 8004606:	d12c      	bne.n	8004662 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004612:	3b01      	subs	r3, #1
 8004614:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004616:	429a      	cmp	r2, r3
 8004618:	d123      	bne.n	8004662 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004624:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004626:	429a      	cmp	r2, r3
 8004628:	d11b      	bne.n	8004662 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004634:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004636:	429a      	cmp	r2, r3
 8004638:	d113      	bne.n	8004662 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004644:	085b      	lsrs	r3, r3, #1
 8004646:	3b01      	subs	r3, #1
 8004648:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800464a:	429a      	cmp	r2, r3
 800464c:	d109      	bne.n	8004662 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004658:	085b      	lsrs	r3, r3, #1
 800465a:	3b01      	subs	r3, #1
 800465c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800465e:	429a      	cmp	r2, r3
 8004660:	d001      	beq.n	8004666 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e000      	b.n	8004668 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3720      	adds	r7, #32
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40021000 	.word	0x40021000
 8004674:	019f800c 	.word	0x019f800c
 8004678:	feeefffc 	.word	0xfeeefffc

0800467c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b086      	sub	sp, #24
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004686:	2300      	movs	r3, #0
 8004688:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d101      	bne.n	8004694 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e11e      	b.n	80048d2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004694:	4b91      	ldr	r3, [pc, #580]	@ (80048dc <HAL_RCC_ClockConfig+0x260>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 030f 	and.w	r3, r3, #15
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d910      	bls.n	80046c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a2:	4b8e      	ldr	r3, [pc, #568]	@ (80048dc <HAL_RCC_ClockConfig+0x260>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f023 020f 	bic.w	r2, r3, #15
 80046aa:	498c      	ldr	r1, [pc, #560]	@ (80048dc <HAL_RCC_ClockConfig+0x260>)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b2:	4b8a      	ldr	r3, [pc, #552]	@ (80048dc <HAL_RCC_ClockConfig+0x260>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 030f 	and.w	r3, r3, #15
 80046ba:	683a      	ldr	r2, [r7, #0]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d001      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e106      	b.n	80048d2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d073      	beq.n	80047b8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	2b03      	cmp	r3, #3
 80046d6:	d129      	bne.n	800472c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046d8:	4b81      	ldr	r3, [pc, #516]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e0f4      	b.n	80048d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80046e8:	f000 f99e 	bl	8004a28 <RCC_GetSysClockFreqFromPLLSource>
 80046ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	4a7c      	ldr	r2, [pc, #496]	@ (80048e4 <HAL_RCC_ClockConfig+0x268>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d93f      	bls.n	8004776 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80046f6:	4b7a      	ldr	r3, [pc, #488]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d009      	beq.n	8004716 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800470a:	2b00      	cmp	r3, #0
 800470c:	d033      	beq.n	8004776 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004712:	2b00      	cmp	r3, #0
 8004714:	d12f      	bne.n	8004776 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004716:	4b72      	ldr	r3, [pc, #456]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800471e:	4a70      	ldr	r2, [pc, #448]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004720:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004724:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004726:	2380      	movs	r3, #128	@ 0x80
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	e024      	b.n	8004776 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	2b02      	cmp	r3, #2
 8004732:	d107      	bne.n	8004744 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004734:	4b6a      	ldr	r3, [pc, #424]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d109      	bne.n	8004754 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e0c6      	b.n	80048d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004744:	4b66      	ldr	r3, [pc, #408]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e0be      	b.n	80048d2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004754:	f000 f8ce 	bl	80048f4 <HAL_RCC_GetSysClockFreq>
 8004758:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	4a61      	ldr	r2, [pc, #388]	@ (80048e4 <HAL_RCC_ClockConfig+0x268>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d909      	bls.n	8004776 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004762:	4b5f      	ldr	r3, [pc, #380]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800476a:	4a5d      	ldr	r2, [pc, #372]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 800476c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004770:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004772:	2380      	movs	r3, #128	@ 0x80
 8004774:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004776:	4b5a      	ldr	r3, [pc, #360]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f023 0203 	bic.w	r2, r3, #3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	4957      	ldr	r1, [pc, #348]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004784:	4313      	orrs	r3, r2
 8004786:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004788:	f7ff f8b6 	bl	80038f8 <HAL_GetTick>
 800478c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800478e:	e00a      	b.n	80047a6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004790:	f7ff f8b2 	bl	80038f8 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800479e:	4293      	cmp	r3, r2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e095      	b.n	80048d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047a6:	4b4e      	ldr	r3, [pc, #312]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 020c 	and.w	r2, r3, #12
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d1eb      	bne.n	8004790 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d023      	beq.n	800480c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0304 	and.w	r3, r3, #4
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d005      	beq.n	80047dc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047d0:	4b43      	ldr	r3, [pc, #268]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	4a42      	ldr	r2, [pc, #264]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80047d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047da:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0308 	and.w	r3, r3, #8
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d007      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80047e8:	4b3d      	ldr	r3, [pc, #244]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80047f0:	4a3b      	ldr	r2, [pc, #236]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80047f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047f8:	4b39      	ldr	r3, [pc, #228]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	4936      	ldr	r1, [pc, #216]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004806:	4313      	orrs	r3, r2
 8004808:	608b      	str	r3, [r1, #8]
 800480a:	e008      	b.n	800481e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	2b80      	cmp	r3, #128	@ 0x80
 8004810:	d105      	bne.n	800481e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004812:	4b33      	ldr	r3, [pc, #204]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	4a32      	ldr	r2, [pc, #200]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004818:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800481c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800481e:	4b2f      	ldr	r3, [pc, #188]	@ (80048dc <HAL_RCC_ClockConfig+0x260>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 030f 	and.w	r3, r3, #15
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	429a      	cmp	r2, r3
 800482a:	d21d      	bcs.n	8004868 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800482c:	4b2b      	ldr	r3, [pc, #172]	@ (80048dc <HAL_RCC_ClockConfig+0x260>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f023 020f 	bic.w	r2, r3, #15
 8004834:	4929      	ldr	r1, [pc, #164]	@ (80048dc <HAL_RCC_ClockConfig+0x260>)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	4313      	orrs	r3, r2
 800483a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800483c:	f7ff f85c 	bl	80038f8 <HAL_GetTick>
 8004840:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004842:	e00a      	b.n	800485a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004844:	f7ff f858 	bl	80038f8 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004852:	4293      	cmp	r3, r2
 8004854:	d901      	bls.n	800485a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e03b      	b.n	80048d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800485a:	4b20      	ldr	r3, [pc, #128]	@ (80048dc <HAL_RCC_ClockConfig+0x260>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	429a      	cmp	r2, r3
 8004866:	d1ed      	bne.n	8004844 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0304 	and.w	r3, r3, #4
 8004870:	2b00      	cmp	r3, #0
 8004872:	d008      	beq.n	8004886 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004874:	4b1a      	ldr	r3, [pc, #104]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	4917      	ldr	r1, [pc, #92]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004882:	4313      	orrs	r3, r2
 8004884:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0308 	and.w	r3, r3, #8
 800488e:	2b00      	cmp	r3, #0
 8004890:	d009      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004892:	4b13      	ldr	r3, [pc, #76]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	00db      	lsls	r3, r3, #3
 80048a0:	490f      	ldr	r1, [pc, #60]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048a6:	f000 f825 	bl	80048f4 <HAL_RCC_GetSysClockFreq>
 80048aa:	4602      	mov	r2, r0
 80048ac:	4b0c      	ldr	r3, [pc, #48]	@ (80048e0 <HAL_RCC_ClockConfig+0x264>)
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	091b      	lsrs	r3, r3, #4
 80048b2:	f003 030f 	and.w	r3, r3, #15
 80048b6:	490c      	ldr	r1, [pc, #48]	@ (80048e8 <HAL_RCC_ClockConfig+0x26c>)
 80048b8:	5ccb      	ldrb	r3, [r1, r3]
 80048ba:	f003 031f 	and.w	r3, r3, #31
 80048be:	fa22 f303 	lsr.w	r3, r2, r3
 80048c2:	4a0a      	ldr	r2, [pc, #40]	@ (80048ec <HAL_RCC_ClockConfig+0x270>)
 80048c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80048c6:	4b0a      	ldr	r3, [pc, #40]	@ (80048f0 <HAL_RCC_ClockConfig+0x274>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7fe ffc8 	bl	8003860 <HAL_InitTick>
 80048d0:	4603      	mov	r3, r0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3718      	adds	r7, #24
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	40022000 	.word	0x40022000
 80048e0:	40021000 	.word	0x40021000
 80048e4:	04c4b400 	.word	0x04c4b400
 80048e8:	08009720 	.word	0x08009720
 80048ec:	20000000 	.word	0x20000000
 80048f0:	20000004 	.word	0x20000004

080048f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b087      	sub	sp, #28
 80048f8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80048fa:	4b2c      	ldr	r3, [pc, #176]	@ (80049ac <HAL_RCC_GetSysClockFreq+0xb8>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f003 030c 	and.w	r3, r3, #12
 8004902:	2b04      	cmp	r3, #4
 8004904:	d102      	bne.n	800490c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004906:	4b2a      	ldr	r3, [pc, #168]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004908:	613b      	str	r3, [r7, #16]
 800490a:	e047      	b.n	800499c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800490c:	4b27      	ldr	r3, [pc, #156]	@ (80049ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f003 030c 	and.w	r3, r3, #12
 8004914:	2b08      	cmp	r3, #8
 8004916:	d102      	bne.n	800491e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004918:	4b26      	ldr	r3, [pc, #152]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800491a:	613b      	str	r3, [r7, #16]
 800491c:	e03e      	b.n	800499c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800491e:	4b23      	ldr	r3, [pc, #140]	@ (80049ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f003 030c 	and.w	r3, r3, #12
 8004926:	2b0c      	cmp	r3, #12
 8004928:	d136      	bne.n	8004998 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800492a:	4b20      	ldr	r3, [pc, #128]	@ (80049ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	f003 0303 	and.w	r3, r3, #3
 8004932:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004934:	4b1d      	ldr	r3, [pc, #116]	@ (80049ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	091b      	lsrs	r3, r3, #4
 800493a:	f003 030f 	and.w	r3, r3, #15
 800493e:	3301      	adds	r3, #1
 8004940:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2b03      	cmp	r3, #3
 8004946:	d10c      	bne.n	8004962 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004948:	4a1a      	ldr	r2, [pc, #104]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004950:	4a16      	ldr	r2, [pc, #88]	@ (80049ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004952:	68d2      	ldr	r2, [r2, #12]
 8004954:	0a12      	lsrs	r2, r2, #8
 8004956:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800495a:	fb02 f303 	mul.w	r3, r2, r3
 800495e:	617b      	str	r3, [r7, #20]
      break;
 8004960:	e00c      	b.n	800497c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004962:	4a13      	ldr	r2, [pc, #76]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	fbb2 f3f3 	udiv	r3, r2, r3
 800496a:	4a10      	ldr	r2, [pc, #64]	@ (80049ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800496c:	68d2      	ldr	r2, [r2, #12]
 800496e:	0a12      	lsrs	r2, r2, #8
 8004970:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004974:	fb02 f303 	mul.w	r3, r2, r3
 8004978:	617b      	str	r3, [r7, #20]
      break;
 800497a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800497c:	4b0b      	ldr	r3, [pc, #44]	@ (80049ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	0e5b      	lsrs	r3, r3, #25
 8004982:	f003 0303 	and.w	r3, r3, #3
 8004986:	3301      	adds	r3, #1
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800498c:	697a      	ldr	r2, [r7, #20]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	fbb2 f3f3 	udiv	r3, r2, r3
 8004994:	613b      	str	r3, [r7, #16]
 8004996:	e001      	b.n	800499c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004998:	2300      	movs	r3, #0
 800499a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800499c:	693b      	ldr	r3, [r7, #16]
}
 800499e:	4618      	mov	r0, r3
 80049a0:	371c      	adds	r7, #28
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr
 80049aa:	bf00      	nop
 80049ac:	40021000 	.word	0x40021000
 80049b0:	00f42400 	.word	0x00f42400
 80049b4:	016e3600 	.word	0x016e3600

080049b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049b8:	b480      	push	{r7}
 80049ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049bc:	4b03      	ldr	r3, [pc, #12]	@ (80049cc <HAL_RCC_GetHCLKFreq+0x14>)
 80049be:	681b      	ldr	r3, [r3, #0]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	20000000 	.word	0x20000000

080049d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80049d4:	f7ff fff0 	bl	80049b8 <HAL_RCC_GetHCLKFreq>
 80049d8:	4602      	mov	r2, r0
 80049da:	4b06      	ldr	r3, [pc, #24]	@ (80049f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	0a1b      	lsrs	r3, r3, #8
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	4904      	ldr	r1, [pc, #16]	@ (80049f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80049e6:	5ccb      	ldrb	r3, [r1, r3]
 80049e8:	f003 031f 	and.w	r3, r3, #31
 80049ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40021000 	.word	0x40021000
 80049f8:	08009730 	.word	0x08009730

080049fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004a00:	f7ff ffda 	bl	80049b8 <HAL_RCC_GetHCLKFreq>
 8004a04:	4602      	mov	r2, r0
 8004a06:	4b06      	ldr	r3, [pc, #24]	@ (8004a20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	0adb      	lsrs	r3, r3, #11
 8004a0c:	f003 0307 	and.w	r3, r3, #7
 8004a10:	4904      	ldr	r1, [pc, #16]	@ (8004a24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a12:	5ccb      	ldrb	r3, [r1, r3]
 8004a14:	f003 031f 	and.w	r3, r3, #31
 8004a18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40021000 	.word	0x40021000
 8004a24:	08009730 	.word	0x08009730

08004a28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a2e:	4b1e      	ldr	r3, [pc, #120]	@ (8004aa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	f003 0303 	and.w	r3, r3, #3
 8004a36:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a38:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	091b      	lsrs	r3, r3, #4
 8004a3e:	f003 030f 	and.w	r3, r3, #15
 8004a42:	3301      	adds	r3, #1
 8004a44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	2b03      	cmp	r3, #3
 8004a4a:	d10c      	bne.n	8004a66 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a4c:	4a17      	ldr	r2, [pc, #92]	@ (8004aac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a54:	4a14      	ldr	r2, [pc, #80]	@ (8004aa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a56:	68d2      	ldr	r2, [r2, #12]
 8004a58:	0a12      	lsrs	r2, r2, #8
 8004a5a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a5e:	fb02 f303 	mul.w	r3, r2, r3
 8004a62:	617b      	str	r3, [r7, #20]
    break;
 8004a64:	e00c      	b.n	8004a80 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a66:	4a12      	ldr	r2, [pc, #72]	@ (8004ab0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8004aa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a70:	68d2      	ldr	r2, [r2, #12]
 8004a72:	0a12      	lsrs	r2, r2, #8
 8004a74:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a78:	fb02 f303 	mul.w	r3, r2, r3
 8004a7c:	617b      	str	r3, [r7, #20]
    break;
 8004a7e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a80:	4b09      	ldr	r3, [pc, #36]	@ (8004aa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	0e5b      	lsrs	r3, r3, #25
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a98:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004a9a:	687b      	ldr	r3, [r7, #4]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	371c      	adds	r7, #28
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr
 8004aa8:	40021000 	.word	0x40021000
 8004aac:	016e3600 	.word	0x016e3600
 8004ab0:	00f42400 	.word	0x00f42400

08004ab4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004abc:	2300      	movs	r3, #0
 8004abe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f000 8098 	beq.w	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ad6:	4b43      	ldr	r3, [pc, #268]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10d      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ae2:	4b40      	ldr	r3, [pc, #256]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae6:	4a3f      	ldr	r2, [pc, #252]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aec:	6593      	str	r3, [r2, #88]	@ 0x58
 8004aee:	4b3d      	ldr	r3, [pc, #244]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af6:	60bb      	str	r3, [r7, #8]
 8004af8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004afa:	2301      	movs	r3, #1
 8004afc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004afe:	4b3a      	ldr	r3, [pc, #232]	@ (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a39      	ldr	r2, [pc, #228]	@ (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b08:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b0a:	f7fe fef5 	bl	80038f8 <HAL_GetTick>
 8004b0e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b10:	e009      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b12:	f7fe fef1 	bl	80038f8 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d902      	bls.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	74fb      	strb	r3, [r7, #19]
        break;
 8004b24:	e005      	b.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b26:	4b30      	ldr	r3, [pc, #192]	@ (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d0ef      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004b32:	7cfb      	ldrb	r3, [r7, #19]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d159      	bne.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004b38:	4b2a      	ldr	r3, [pc, #168]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b42:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d01e      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d019      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b54:	4b23      	ldr	r3, [pc, #140]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b5e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b60:	4b20      	ldr	r3, [pc, #128]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b66:	4a1f      	ldr	r2, [pc, #124]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b70:	4b1c      	ldr	r3, [pc, #112]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b76:	4a1b      	ldr	r2, [pc, #108]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b80:	4a18      	ldr	r2, [pc, #96]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d016      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b92:	f7fe feb1 	bl	80038f8 <HAL_GetTick>
 8004b96:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b98:	e00b      	b.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b9a:	f7fe fead 	bl	80038f8 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d902      	bls.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	74fb      	strb	r3, [r7, #19]
            break;
 8004bb0:	e006      	b.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0ec      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004bc0:	7cfb      	ldrb	r3, [r7, #19]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10b      	bne.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bc6:	4b07      	ldr	r3, [pc, #28]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bcc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bd4:	4903      	ldr	r1, [pc, #12]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004bde:	7cfb      	ldrb	r3, [r7, #19]
 8004be0:	74bb      	strb	r3, [r7, #18]
 8004be2:	e005      	b.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004be4:	40021000 	.word	0x40021000
 8004be8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bec:	7cfb      	ldrb	r3, [r7, #19]
 8004bee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bf0:	7c7b      	ldrb	r3, [r7, #17]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d105      	bne.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bf6:	4ba7      	ldr	r3, [pc, #668]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bfa:	4aa6      	ldr	r2, [pc, #664]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c00:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00a      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c0e:	4ba1      	ldr	r3, [pc, #644]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c14:	f023 0203 	bic.w	r2, r3, #3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	499d      	ldr	r1, [pc, #628]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00a      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c30:	4b98      	ldr	r3, [pc, #608]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c36:	f023 020c 	bic.w	r2, r3, #12
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	4995      	ldr	r1, [pc, #596]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0304 	and.w	r3, r3, #4
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00a      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c52:	4b90      	ldr	r3, [pc, #576]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c58:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	498c      	ldr	r1, [pc, #560]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0308 	and.w	r3, r3, #8
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d00a      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c74:	4b87      	ldr	r3, [pc, #540]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c7a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	4984      	ldr	r1, [pc, #528]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0310 	and.w	r3, r3, #16
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00a      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c96:	4b7f      	ldr	r3, [pc, #508]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	695b      	ldr	r3, [r3, #20]
 8004ca4:	497b      	ldr	r1, [pc, #492]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0320 	and.w	r3, r3, #32
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00a      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004cb8:	4b76      	ldr	r3, [pc, #472]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cbe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	4973      	ldr	r1, [pc, #460]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00a      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cda:	4b6e      	ldr	r3, [pc, #440]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	69db      	ldr	r3, [r3, #28]
 8004ce8:	496a      	ldr	r1, [pc, #424]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00a      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cfc:	4b65      	ldr	r3, [pc, #404]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d02:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	4962      	ldr	r1, [pc, #392]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00a      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d1e:	4b5d      	ldr	r3, [pc, #372]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d24:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2c:	4959      	ldr	r1, [pc, #356]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00a      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d40:	4b54      	ldr	r3, [pc, #336]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d46:	f023 0203 	bic.w	r2, r3, #3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d4e:	4951      	ldr	r1, [pc, #324]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00a      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d62:	4b4c      	ldr	r3, [pc, #304]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d68:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d70:	4948      	ldr	r1, [pc, #288]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d015      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d84:	4b43      	ldr	r3, [pc, #268]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d92:	4940      	ldr	r1, [pc, #256]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004da2:	d105      	bne.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004da4:	4b3b      	ldr	r3, [pc, #236]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	4a3a      	ldr	r2, [pc, #232]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004daa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dae:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d015      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004dbc:	4b35      	ldr	r3, [pc, #212]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dca:	4932      	ldr	r1, [pc, #200]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dd6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dda:	d105      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	4a2c      	ldr	r2, [pc, #176]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004de2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004de6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d015      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004df4:	4b27      	ldr	r3, [pc, #156]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dfa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e02:	4924      	ldr	r1, [pc, #144]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e12:	d105      	bne.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e14:	4b1f      	ldr	r3, [pc, #124]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	4a1e      	ldr	r2, [pc, #120]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e1e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d015      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e2c:	4b19      	ldr	r3, [pc, #100]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e3a:	4916      	ldr	r1, [pc, #88]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e4a:	d105      	bne.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e4c:	4b11      	ldr	r3, [pc, #68]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	4a10      	ldr	r2, [pc, #64]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e56:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d019      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e64:	4b0b      	ldr	r3, [pc, #44]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e6a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e72:	4908      	ldr	r1, [pc, #32]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e82:	d109      	bne.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e84:	4b03      	ldr	r3, [pc, #12]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	4a02      	ldr	r2, [pc, #8]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e8e:	60d3      	str	r3, [r2, #12]
 8004e90:	e002      	b.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004e92:	bf00      	nop
 8004e94:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d015      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004ea4:	4b29      	ldr	r3, [pc, #164]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eaa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb2:	4926      	ldr	r1, [pc, #152]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ebe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ec2:	d105      	bne.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004ec4:	4b21      	ldr	r3, [pc, #132]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	4a20      	ldr	r2, [pc, #128]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004eca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ece:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d015      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004edc:	4b1b      	ldr	r3, [pc, #108]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ee2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eea:	4918      	ldr	r1, [pc, #96]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004efa:	d105      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004efc:	4b13      	ldr	r3, [pc, #76]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	4a12      	ldr	r2, [pc, #72]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f06:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d015      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004f14:	4b0d      	ldr	r3, [pc, #52]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f22:	490a      	ldr	r1, [pc, #40]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f32:	d105      	bne.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f34:	4b05      	ldr	r3, [pc, #20]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	4a04      	ldr	r2, [pc, #16]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f3e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004f40:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3718      	adds	r7, #24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	40021000 	.word	0x40021000

08004f50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e09d      	b.n	800509e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d108      	bne.n	8004f7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f72:	d009      	beq.n	8004f88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	61da      	str	r2, [r3, #28]
 8004f7a:	e005      	b.n	8004f88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d106      	bne.n	8004fa8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f7fe f9c2 	bl	800332c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2202      	movs	r2, #2
 8004fac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fbe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004fc8:	d902      	bls.n	8004fd0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	60fb      	str	r3, [r7, #12]
 8004fce:	e002      	b.n	8004fd6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004fd4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004fde:	d007      	beq.n	8004ff0 <HAL_SPI_Init+0xa0>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004fe8:	d002      	beq.n	8004ff0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005000:	431a      	orrs	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	431a      	orrs	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	699b      	ldr	r3, [r3, #24]
 800501a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800501e:	431a      	orrs	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	69db      	ldr	r3, [r3, #28]
 8005024:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005028:	431a      	orrs	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005032:	ea42 0103 	orr.w	r1, r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800503a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	430a      	orrs	r2, r1
 8005044:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	699b      	ldr	r3, [r3, #24]
 800504a:	0c1b      	lsrs	r3, r3, #16
 800504c:	f003 0204 	and.w	r2, r3, #4
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005054:	f003 0310 	and.w	r3, r3, #16
 8005058:	431a      	orrs	r2, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800505e:	f003 0308 	and.w	r3, r3, #8
 8005062:	431a      	orrs	r2, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800506c:	ea42 0103 	orr.w	r1, r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	430a      	orrs	r2, r1
 800507c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	69da      	ldr	r2, [r3, #28]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800508c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b088      	sub	sp, #32
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	60f8      	str	r0, [r7, #12]
 80050ae:	60b9      	str	r1, [r7, #8]
 80050b0:	603b      	str	r3, [r7, #0]
 80050b2:	4613      	mov	r3, r2
 80050b4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050b6:	f7fe fc1f 	bl	80038f8 <HAL_GetTick>
 80050ba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80050bc:	88fb      	ldrh	r3, [r7, #6]
 80050be:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d001      	beq.n	80050d0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80050cc:	2302      	movs	r3, #2
 80050ce:	e15c      	b.n	800538a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <HAL_SPI_Transmit+0x36>
 80050d6:	88fb      	ldrh	r3, [r7, #6]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d101      	bne.n	80050e0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e154      	b.n	800538a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d101      	bne.n	80050ee <HAL_SPI_Transmit+0x48>
 80050ea:	2302      	movs	r3, #2
 80050ec:	e14d      	b.n	800538a <HAL_SPI_Transmit+0x2e4>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2201      	movs	r2, #1
 80050f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2203      	movs	r2, #3
 80050fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	88fa      	ldrh	r2, [r7, #6]
 800510e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	88fa      	ldrh	r2, [r7, #6]
 8005114:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005140:	d10f      	bne.n	8005162 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005150:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005160:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516c:	2b40      	cmp	r3, #64	@ 0x40
 800516e:	d007      	beq.n	8005180 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800517e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005188:	d952      	bls.n	8005230 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d002      	beq.n	8005198 <HAL_SPI_Transmit+0xf2>
 8005192:	8b7b      	ldrh	r3, [r7, #26]
 8005194:	2b01      	cmp	r3, #1
 8005196:	d145      	bne.n	8005224 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519c:	881a      	ldrh	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a8:	1c9a      	adds	r2, r3, #2
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	3b01      	subs	r3, #1
 80051b6:	b29a      	uxth	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80051bc:	e032      	b.n	8005224 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d112      	bne.n	80051f2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d0:	881a      	ldrh	r2, [r3, #0]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051dc:	1c9a      	adds	r2, r3, #2
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	3b01      	subs	r3, #1
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051f0:	e018      	b.n	8005224 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051f2:	f7fe fb81 	bl	80038f8 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	683a      	ldr	r2, [r7, #0]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d803      	bhi.n	800520a <HAL_SPI_Transmit+0x164>
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005208:	d102      	bne.n	8005210 <HAL_SPI_Transmit+0x16a>
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d109      	bne.n	8005224 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e0b2      	b.n	800538a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005228:	b29b      	uxth	r3, r3
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1c7      	bne.n	80051be <HAL_SPI_Transmit+0x118>
 800522e:	e083      	b.n	8005338 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d002      	beq.n	800523e <HAL_SPI_Transmit+0x198>
 8005238:	8b7b      	ldrh	r3, [r7, #26]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d177      	bne.n	800532e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005242:	b29b      	uxth	r3, r3
 8005244:	2b01      	cmp	r3, #1
 8005246:	d912      	bls.n	800526e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800524c:	881a      	ldrh	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005258:	1c9a      	adds	r2, r3, #2
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005262:	b29b      	uxth	r3, r3
 8005264:	3b02      	subs	r3, #2
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800526c:	e05f      	b.n	800532e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	330c      	adds	r3, #12
 8005278:	7812      	ldrb	r2, [r2, #0]
 800527a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005280:	1c5a      	adds	r2, r3, #1
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800528a:	b29b      	uxth	r3, r3
 800528c:	3b01      	subs	r3, #1
 800528e:	b29a      	uxth	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005294:	e04b      	b.n	800532e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d12b      	bne.n	80052fc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d912      	bls.n	80052d4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b2:	881a      	ldrh	r2, [r3, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052be:	1c9a      	adds	r2, r3, #2
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	3b02      	subs	r3, #2
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80052d2:	e02c      	b.n	800532e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	330c      	adds	r3, #12
 80052de:	7812      	ldrb	r2, [r2, #0]
 80052e0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	3b01      	subs	r3, #1
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80052fa:	e018      	b.n	800532e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052fc:	f7fe fafc 	bl	80038f8 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	429a      	cmp	r2, r3
 800530a:	d803      	bhi.n	8005314 <HAL_SPI_Transmit+0x26e>
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005312:	d102      	bne.n	800531a <HAL_SPI_Transmit+0x274>
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d109      	bne.n	800532e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e02d      	b.n	800538a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005332:	b29b      	uxth	r3, r3
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1ae      	bne.n	8005296 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005338:	69fa      	ldr	r2, [r7, #28]
 800533a:	6839      	ldr	r1, [r7, #0]
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f000 fcf5 	bl	8005d2c <SPI_EndRxTxTransaction>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2220      	movs	r2, #32
 800534c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10a      	bne.n	800536c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005356:	2300      	movs	r3, #0
 8005358:	617b      	str	r3, [r7, #20]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	617b      	str	r3, [r7, #20]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	617b      	str	r3, [r7, #20]
 800536a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005380:	2b00      	cmp	r3, #0
 8005382:	d001      	beq.n	8005388 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e000      	b.n	800538a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005388:	2300      	movs	r3, #0
  }
}
 800538a:	4618      	mov	r0, r3
 800538c:	3720      	adds	r7, #32
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b088      	sub	sp, #32
 8005396:	af02      	add	r7, sp, #8
 8005398:	60f8      	str	r0, [r7, #12]
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	603b      	str	r3, [r7, #0]
 800539e:	4613      	mov	r3, r2
 80053a0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d001      	beq.n	80053b2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80053ae:	2302      	movs	r3, #2
 80053b0:	e123      	b.n	80055fa <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d002      	beq.n	80053be <HAL_SPI_Receive+0x2c>
 80053b8:	88fb      	ldrh	r3, [r7, #6]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e11b      	b.n	80055fa <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053ca:	d112      	bne.n	80053f2 <HAL_SPI_Receive+0x60>
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d10e      	bne.n	80053f2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2204      	movs	r2, #4
 80053d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80053dc:	88fa      	ldrh	r2, [r7, #6]
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	9300      	str	r3, [sp, #0]
 80053e2:	4613      	mov	r3, r2
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	68b9      	ldr	r1, [r7, #8]
 80053e8:	68f8      	ldr	r0, [r7, #12]
 80053ea:	f000 f90a 	bl	8005602 <HAL_SPI_TransmitReceive>
 80053ee:	4603      	mov	r3, r0
 80053f0:	e103      	b.n	80055fa <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053f2:	f7fe fa81 	bl	80038f8 <HAL_GetTick>
 80053f6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d101      	bne.n	8005406 <HAL_SPI_Receive+0x74>
 8005402:	2302      	movs	r3, #2
 8005404:	e0f9      	b.n	80055fa <HAL_SPI_Receive+0x268>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2204      	movs	r2, #4
 8005412:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	88fa      	ldrh	r2, [r7, #6]
 8005426:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	88fa      	ldrh	r2, [r7, #6]
 800542e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005458:	d908      	bls.n	800546c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	685a      	ldr	r2, [r3, #4]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005468:	605a      	str	r2, [r3, #4]
 800546a:	e007      	b.n	800547c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800547a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005484:	d10f      	bne.n	80054a6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005494:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80054a4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054b0:	2b40      	cmp	r3, #64	@ 0x40
 80054b2:	d007      	beq.n	80054c4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054c2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054cc:	d875      	bhi.n	80055ba <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80054ce:	e037      	b.n	8005540 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d117      	bne.n	800550e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f103 020c 	add.w	r2, r3, #12
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ea:	7812      	ldrb	r2, [r2, #0]
 80054ec:	b2d2      	uxtb	r2, r2
 80054ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f4:	1c5a      	adds	r2, r3, #1
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005500:	b29b      	uxth	r3, r3
 8005502:	3b01      	subs	r3, #1
 8005504:	b29a      	uxth	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800550c:	e018      	b.n	8005540 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800550e:	f7fe f9f3 	bl	80038f8 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d803      	bhi.n	8005526 <HAL_SPI_Receive+0x194>
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005524:	d102      	bne.n	800552c <HAL_SPI_Receive+0x19a>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d109      	bne.n	8005540 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e05c      	b.n	80055fa <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005546:	b29b      	uxth	r3, r3
 8005548:	2b00      	cmp	r3, #0
 800554a:	d1c1      	bne.n	80054d0 <HAL_SPI_Receive+0x13e>
 800554c:	e03b      	b.n	80055c6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b01      	cmp	r3, #1
 800555a:	d115      	bne.n	8005588 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68da      	ldr	r2, [r3, #12]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005566:	b292      	uxth	r2, r2
 8005568:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556e:	1c9a      	adds	r2, r3, #2
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800557a:	b29b      	uxth	r3, r3
 800557c:	3b01      	subs	r3, #1
 800557e:	b29a      	uxth	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005586:	e018      	b.n	80055ba <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005588:	f7fe f9b6 	bl	80038f8 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	429a      	cmp	r2, r3
 8005596:	d803      	bhi.n	80055a0 <HAL_SPI_Receive+0x20e>
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559e:	d102      	bne.n	80055a6 <HAL_SPI_Receive+0x214>
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d109      	bne.n	80055ba <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e01f      	b.n	80055fa <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1c3      	bne.n	800554e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	6839      	ldr	r1, [r7, #0]
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 fb56 	bl	8005c7c <SPI_EndRxTransaction>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d002      	beq.n	80055dc <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2220      	movs	r2, #32
 80055da:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d001      	beq.n	80055f8 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e000      	b.n	80055fa <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80055f8:	2300      	movs	r3, #0
  }
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3718      	adds	r7, #24
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}

08005602 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005602:	b580      	push	{r7, lr}
 8005604:	b08a      	sub	sp, #40	@ 0x28
 8005606:	af00      	add	r7, sp, #0
 8005608:	60f8      	str	r0, [r7, #12]
 800560a:	60b9      	str	r1, [r7, #8]
 800560c:	607a      	str	r2, [r7, #4]
 800560e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005610:	2301      	movs	r3, #1
 8005612:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005614:	f7fe f970 	bl	80038f8 <HAL_GetTick>
 8005618:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005620:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005628:	887b      	ldrh	r3, [r7, #2]
 800562a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800562c:	887b      	ldrh	r3, [r7, #2]
 800562e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005630:	7ffb      	ldrb	r3, [r7, #31]
 8005632:	2b01      	cmp	r3, #1
 8005634:	d00c      	beq.n	8005650 <HAL_SPI_TransmitReceive+0x4e>
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800563c:	d106      	bne.n	800564c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d102      	bne.n	800564c <HAL_SPI_TransmitReceive+0x4a>
 8005646:	7ffb      	ldrb	r3, [r7, #31]
 8005648:	2b04      	cmp	r3, #4
 800564a:	d001      	beq.n	8005650 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800564c:	2302      	movs	r3, #2
 800564e:	e1f3      	b.n	8005a38 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d005      	beq.n	8005662 <HAL_SPI_TransmitReceive+0x60>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d002      	beq.n	8005662 <HAL_SPI_TransmitReceive+0x60>
 800565c:	887b      	ldrh	r3, [r7, #2]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e1e8      	b.n	8005a38 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_SPI_TransmitReceive+0x72>
 8005670:	2302      	movs	r3, #2
 8005672:	e1e1      	b.n	8005a38 <HAL_SPI_TransmitReceive+0x436>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005682:	b2db      	uxtb	r3, r3
 8005684:	2b04      	cmp	r3, #4
 8005686:	d003      	beq.n	8005690 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2205      	movs	r2, #5
 800568c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	887a      	ldrh	r2, [r7, #2]
 80056a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	887a      	ldrh	r2, [r7, #2]
 80056a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	68ba      	ldr	r2, [r7, #8]
 80056b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	887a      	ldrh	r2, [r7, #2]
 80056b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	887a      	ldrh	r2, [r7, #2]
 80056bc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056d2:	d802      	bhi.n	80056da <HAL_SPI_TransmitReceive+0xd8>
 80056d4:	8abb      	ldrh	r3, [r7, #20]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d908      	bls.n	80056ec <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80056e8:	605a      	str	r2, [r3, #4]
 80056ea:	e007      	b.n	80056fc <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80056fa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005706:	2b40      	cmp	r3, #64	@ 0x40
 8005708:	d007      	beq.n	800571a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005718:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005722:	f240 8083 	bls.w	800582c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <HAL_SPI_TransmitReceive+0x132>
 800572e:	8afb      	ldrh	r3, [r7, #22]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d16f      	bne.n	8005814 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005738:	881a      	ldrh	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005744:	1c9a      	adds	r2, r3, #2
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800574e:	b29b      	uxth	r3, r3
 8005750:	3b01      	subs	r3, #1
 8005752:	b29a      	uxth	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005758:	e05c      	b.n	8005814 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b02      	cmp	r3, #2
 8005766:	d11b      	bne.n	80057a0 <HAL_SPI_TransmitReceive+0x19e>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800576c:	b29b      	uxth	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d016      	beq.n	80057a0 <HAL_SPI_TransmitReceive+0x19e>
 8005772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005774:	2b01      	cmp	r3, #1
 8005776:	d113      	bne.n	80057a0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800577c:	881a      	ldrh	r2, [r3, #0]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005788:	1c9a      	adds	r2, r3, #2
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005792:	b29b      	uxth	r3, r3
 8005794:	3b01      	subs	r3, #1
 8005796:	b29a      	uxth	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800579c:	2300      	movs	r3, #0
 800579e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f003 0301 	and.w	r3, r3, #1
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d11c      	bne.n	80057e8 <HAL_SPI_TransmitReceive+0x1e6>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d016      	beq.n	80057e8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68da      	ldr	r2, [r3, #12]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c4:	b292      	uxth	r2, r2
 80057c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057cc:	1c9a      	adds	r2, r3, #2
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057d8:	b29b      	uxth	r3, r3
 80057da:	3b01      	subs	r3, #1
 80057dc:	b29a      	uxth	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057e4:	2301      	movs	r3, #1
 80057e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80057e8:	f7fe f886 	bl	80038f8 <HAL_GetTick>
 80057ec:	4602      	mov	r2, r0
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d80d      	bhi.n	8005814 <HAL_SPI_TransmitReceive+0x212>
 80057f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057fe:	d009      	beq.n	8005814 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e111      	b.n	8005a38 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005818:	b29b      	uxth	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d19d      	bne.n	800575a <HAL_SPI_TransmitReceive+0x158>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005824:	b29b      	uxth	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d197      	bne.n	800575a <HAL_SPI_TransmitReceive+0x158>
 800582a:	e0e5      	b.n	80059f8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d003      	beq.n	800583c <HAL_SPI_TransmitReceive+0x23a>
 8005834:	8afb      	ldrh	r3, [r7, #22]
 8005836:	2b01      	cmp	r3, #1
 8005838:	f040 80d1 	bne.w	80059de <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005840:	b29b      	uxth	r3, r3
 8005842:	2b01      	cmp	r3, #1
 8005844:	d912      	bls.n	800586c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800584a:	881a      	ldrh	r2, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005856:	1c9a      	adds	r2, r3, #2
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005860:	b29b      	uxth	r3, r3
 8005862:	3b02      	subs	r3, #2
 8005864:	b29a      	uxth	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800586a:	e0b8      	b.n	80059de <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	330c      	adds	r3, #12
 8005876:	7812      	ldrb	r2, [r2, #0]
 8005878:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587e:	1c5a      	adds	r2, r3, #1
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005888:	b29b      	uxth	r3, r3
 800588a:	3b01      	subs	r3, #1
 800588c:	b29a      	uxth	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005892:	e0a4      	b.n	80059de <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f003 0302 	and.w	r3, r3, #2
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d134      	bne.n	800590c <HAL_SPI_TransmitReceive+0x30a>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d02f      	beq.n	800590c <HAL_SPI_TransmitReceive+0x30a>
 80058ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d12c      	bne.n	800590c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d912      	bls.n	80058e2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c0:	881a      	ldrh	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058cc:	1c9a      	adds	r2, r3, #2
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	3b02      	subs	r3, #2
 80058da:	b29a      	uxth	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058e0:	e012      	b.n	8005908 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	330c      	adds	r3, #12
 80058ec:	7812      	ldrb	r2, [r2, #0]
 80058ee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f4:	1c5a      	adds	r2, r3, #1
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058fe:	b29b      	uxth	r3, r3
 8005900:	3b01      	subs	r3, #1
 8005902:	b29a      	uxth	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005908:	2300      	movs	r3, #0
 800590a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b01      	cmp	r3, #1
 8005918:	d148      	bne.n	80059ac <HAL_SPI_TransmitReceive+0x3aa>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005920:	b29b      	uxth	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d042      	beq.n	80059ac <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800592c:	b29b      	uxth	r3, r3
 800592e:	2b01      	cmp	r3, #1
 8005930:	d923      	bls.n	800597a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68da      	ldr	r2, [r3, #12]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593c:	b292      	uxth	r2, r2
 800593e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005944:	1c9a      	adds	r2, r3, #2
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005950:	b29b      	uxth	r3, r3
 8005952:	3b02      	subs	r3, #2
 8005954:	b29a      	uxth	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005962:	b29b      	uxth	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	d81f      	bhi.n	80059a8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005976:	605a      	str	r2, [r3, #4]
 8005978:	e016      	b.n	80059a8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f103 020c 	add.w	r2, r3, #12
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005986:	7812      	ldrb	r2, [r2, #0]
 8005988:	b2d2      	uxtb	r2, r2
 800598a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005990:	1c5a      	adds	r2, r3, #1
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800599c:	b29b      	uxth	r3, r3
 800599e:	3b01      	subs	r3, #1
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059a8:	2301      	movs	r3, #1
 80059aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059ac:	f7fd ffa4 	bl	80038f8 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d803      	bhi.n	80059c4 <HAL_SPI_TransmitReceive+0x3c2>
 80059bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059c2:	d102      	bne.n	80059ca <HAL_SPI_TransmitReceive+0x3c8>
 80059c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d109      	bne.n	80059de <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e02c      	b.n	8005a38 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f47f af55 	bne.w	8005894 <HAL_SPI_TransmitReceive+0x292>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f47f af4e 	bne.w	8005894 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059f8:	6a3a      	ldr	r2, [r7, #32]
 80059fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 f995 	bl	8005d2c <SPI_EndRxTxTransaction>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d008      	beq.n	8005a1a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2220      	movs	r2, #32
 8005a0c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e00e      	b.n	8005a38 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e000      	b.n	8005a38 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005a36:	2300      	movs	r3, #0
  }
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3728      	adds	r7, #40	@ 0x28
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b088      	sub	sp, #32
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	603b      	str	r3, [r7, #0]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a50:	f7fd ff52 	bl	80038f8 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a58:	1a9b      	subs	r3, r3, r2
 8005a5a:	683a      	ldr	r2, [r7, #0]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a60:	f7fd ff4a 	bl	80038f8 <HAL_GetTick>
 8005a64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a66:	4b39      	ldr	r3, [pc, #228]	@ (8005b4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	015b      	lsls	r3, r3, #5
 8005a6c:	0d1b      	lsrs	r3, r3, #20
 8005a6e:	69fa      	ldr	r2, [r7, #28]
 8005a70:	fb02 f303 	mul.w	r3, r2, r3
 8005a74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a76:	e054      	b.n	8005b22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a7e:	d050      	beq.n	8005b22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a80:	f7fd ff3a 	bl	80038f8 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	69fa      	ldr	r2, [r7, #28]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d902      	bls.n	8005a96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d13d      	bne.n	8005b12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005aa4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005aae:	d111      	bne.n	8005ad4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ab8:	d004      	beq.n	8005ac4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ac2:	d107      	bne.n	8005ad4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ad2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005adc:	d10f      	bne.n	8005afe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005aec:	601a      	str	r2, [r3, #0]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005afc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005b0e:	2303      	movs	r3, #3
 8005b10:	e017      	b.n	8005b42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d101      	bne.n	8005b1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	3b01      	subs	r3, #1
 8005b20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689a      	ldr	r2, [r3, #8]
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	68ba      	ldr	r2, [r7, #8]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	bf0c      	ite	eq
 8005b32:	2301      	moveq	r3, #1
 8005b34:	2300      	movne	r3, #0
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	461a      	mov	r2, r3
 8005b3a:	79fb      	ldrb	r3, [r7, #7]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d19b      	bne.n	8005a78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3720      	adds	r7, #32
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	20000000 	.word	0x20000000

08005b50 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b08a      	sub	sp, #40	@ 0x28
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
 8005b5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005b62:	f7fd fec9 	bl	80038f8 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6a:	1a9b      	subs	r3, r3, r2
 8005b6c:	683a      	ldr	r2, [r7, #0]
 8005b6e:	4413      	add	r3, r2
 8005b70:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005b72:	f7fd fec1 	bl	80038f8 <HAL_GetTick>
 8005b76:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	330c      	adds	r3, #12
 8005b7e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005b80:	4b3d      	ldr	r3, [pc, #244]	@ (8005c78 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	4613      	mov	r3, r2
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	4413      	add	r3, r2
 8005b8a:	00da      	lsls	r2, r3, #3
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	0d1b      	lsrs	r3, r3, #20
 8005b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b92:	fb02 f303 	mul.w	r3, r2, r3
 8005b96:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005b98:	e060      	b.n	8005c5c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005ba0:	d107      	bne.n	8005bb2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d104      	bne.n	8005bb2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005bb0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb8:	d050      	beq.n	8005c5c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005bba:	f7fd fe9d 	bl	80038f8 <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	6a3b      	ldr	r3, [r7, #32]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d902      	bls.n	8005bd0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d13d      	bne.n	8005c4c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005bde:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005be8:	d111      	bne.n	8005c0e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bf2:	d004      	beq.n	8005bfe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bfc:	d107      	bne.n	8005c0e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c0c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c16:	d10f      	bne.n	8005c38 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c26:	601a      	str	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e010      	b.n	8005c6e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005c52:	2300      	movs	r3, #0
 8005c54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689a      	ldr	r2, [r3, #8]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	4013      	ands	r3, r2
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d196      	bne.n	8005b9a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3728      	adds	r7, #40	@ 0x28
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	bf00      	nop
 8005c78:	20000000 	.word	0x20000000

08005c7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af02      	add	r7, sp, #8
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c90:	d111      	bne.n	8005cb6 <SPI_EndRxTransaction+0x3a>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c9a:	d004      	beq.n	8005ca6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ca4:	d107      	bne.n	8005cb6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cb4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	2180      	movs	r1, #128	@ 0x80
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f7ff febd 	bl	8005a40 <SPI_WaitFlagStateUntilTimeout>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d007      	beq.n	8005cdc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cd0:	f043 0220 	orr.w	r2, r3, #32
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e023      	b.n	8005d24 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ce4:	d11d      	bne.n	8005d22 <SPI_EndRxTransaction+0xa6>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cee:	d004      	beq.n	8005cfa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cf8:	d113      	bne.n	8005d22 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	9300      	str	r3, [sp, #0]
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f7ff ff22 	bl	8005b50 <SPI_WaitFifoStateUntilTimeout>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d007      	beq.n	8005d22 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d16:	f043 0220 	orr.w	r2, r3, #32
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e000      	b.n	8005d24 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3710      	adds	r7, #16
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b086      	sub	sp, #24
 8005d30:	af02      	add	r7, sp, #8
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	9300      	str	r3, [sp, #0]
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	f7ff ff03 	bl	8005b50 <SPI_WaitFifoStateUntilTimeout>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d007      	beq.n	8005d60 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d54:	f043 0220 	orr.w	r2, r3, #32
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d5c:	2303      	movs	r3, #3
 8005d5e:	e027      	b.n	8005db0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	9300      	str	r3, [sp, #0]
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	2200      	movs	r2, #0
 8005d68:	2180      	movs	r1, #128	@ 0x80
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f7ff fe68 	bl	8005a40 <SPI_WaitFlagStateUntilTimeout>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d007      	beq.n	8005d86 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d7a:	f043 0220 	orr.w	r2, r3, #32
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e014      	b.n	8005db0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f7ff fedc 	bl	8005b50 <SPI_WaitFifoStateUntilTimeout>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d007      	beq.n	8005dae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005da2:	f043 0220 	orr.w	r2, r3, #32
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e000      	b.n	8005db0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e042      	b.n	8005e50 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d106      	bne.n	8005de2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f7fd fa4d 	bl	800327c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2224      	movs	r2, #36	@ 0x24
 8005de6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 0201 	bic.w	r2, r2, #1
 8005df8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 fbb2 	bl	800656c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 f8b3 	bl	8005f74 <UART_SetConfig>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d101      	bne.n	8005e18 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e01b      	b.n	8005e50 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	685a      	ldr	r2, [r3, #4]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689a      	ldr	r2, [r3, #8]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f042 0201 	orr.w	r2, r2, #1
 8005e46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 fc31 	bl	80066b0 <UART_CheckIdleState>
 8005e4e:	4603      	mov	r3, r0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3708      	adds	r7, #8
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b08a      	sub	sp, #40	@ 0x28
 8005e5c:	af02      	add	r7, sp, #8
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	603b      	str	r3, [r7, #0]
 8005e64:	4613      	mov	r3, r2
 8005e66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e6e:	2b20      	cmp	r3, #32
 8005e70:	d17b      	bne.n	8005f6a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d002      	beq.n	8005e7e <HAL_UART_Transmit+0x26>
 8005e78:	88fb      	ldrh	r3, [r7, #6]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e074      	b.n	8005f6c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2221      	movs	r2, #33	@ 0x21
 8005e8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e92:	f7fd fd31 	bl	80038f8 <HAL_GetTick>
 8005e96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	88fa      	ldrh	r2, [r7, #6]
 8005e9c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	88fa      	ldrh	r2, [r7, #6]
 8005ea4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eb0:	d108      	bne.n	8005ec4 <HAL_UART_Transmit+0x6c>
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d104      	bne.n	8005ec4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	61bb      	str	r3, [r7, #24]
 8005ec2:	e003      	b.n	8005ecc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ecc:	e030      	b.n	8005f30 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	2180      	movs	r1, #128	@ 0x80
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 fc93 	bl	8006804 <UART_WaitOnFlagUntilTimeout>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d005      	beq.n	8005ef0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2220      	movs	r2, #32
 8005ee8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e03d      	b.n	8005f6c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d10b      	bne.n	8005f0e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	881b      	ldrh	r3, [r3, #0]
 8005efa:	461a      	mov	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f04:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	3302      	adds	r3, #2
 8005f0a:	61bb      	str	r3, [r7, #24]
 8005f0c:	e007      	b.n	8005f1e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	781a      	ldrb	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	3b01      	subs	r3, #1
 8005f28:	b29a      	uxth	r2, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1c8      	bne.n	8005ece <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	9300      	str	r3, [sp, #0]
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	2200      	movs	r2, #0
 8005f44:	2140      	movs	r1, #64	@ 0x40
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 fc5c 	bl	8006804 <UART_WaitOnFlagUntilTimeout>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d005      	beq.n	8005f5e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2220      	movs	r2, #32
 8005f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e006      	b.n	8005f6c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2220      	movs	r2, #32
 8005f62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005f66:	2300      	movs	r3, #0
 8005f68:	e000      	b.n	8005f6c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005f6a:	2302      	movs	r3, #2
  }
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3720      	adds	r7, #32
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f78:	b08c      	sub	sp, #48	@ 0x30
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	689a      	ldr	r2, [r3, #8]
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	431a      	orrs	r2, r3
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	695b      	ldr	r3, [r3, #20]
 8005f92:	431a      	orrs	r2, r3
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	4baa      	ldr	r3, [pc, #680]	@ (800624c <UART_SetConfig+0x2d8>)
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	6812      	ldr	r2, [r2, #0]
 8005faa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fac:	430b      	orrs	r3, r1
 8005fae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	68da      	ldr	r2, [r3, #12]
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a9f      	ldr	r2, [pc, #636]	@ (8006250 <UART_SetConfig+0x2dc>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d004      	beq.n	8005fe0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005fea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	6812      	ldr	r2, [r2, #0]
 8005ff2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ff4:	430b      	orrs	r3, r1
 8005ff6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ffe:	f023 010f 	bic.w	r1, r3, #15
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	430a      	orrs	r2, r1
 800600c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a90      	ldr	r2, [pc, #576]	@ (8006254 <UART_SetConfig+0x2e0>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d125      	bne.n	8006064 <UART_SetConfig+0xf0>
 8006018:	4b8f      	ldr	r3, [pc, #572]	@ (8006258 <UART_SetConfig+0x2e4>)
 800601a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800601e:	f003 0303 	and.w	r3, r3, #3
 8006022:	2b03      	cmp	r3, #3
 8006024:	d81a      	bhi.n	800605c <UART_SetConfig+0xe8>
 8006026:	a201      	add	r2, pc, #4	@ (adr r2, 800602c <UART_SetConfig+0xb8>)
 8006028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800602c:	0800603d 	.word	0x0800603d
 8006030:	0800604d 	.word	0x0800604d
 8006034:	08006045 	.word	0x08006045
 8006038:	08006055 	.word	0x08006055
 800603c:	2301      	movs	r3, #1
 800603e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006042:	e116      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006044:	2302      	movs	r3, #2
 8006046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800604a:	e112      	b.n	8006272 <UART_SetConfig+0x2fe>
 800604c:	2304      	movs	r3, #4
 800604e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006052:	e10e      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006054:	2308      	movs	r3, #8
 8006056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800605a:	e10a      	b.n	8006272 <UART_SetConfig+0x2fe>
 800605c:	2310      	movs	r3, #16
 800605e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006062:	e106      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a7c      	ldr	r2, [pc, #496]	@ (800625c <UART_SetConfig+0x2e8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d138      	bne.n	80060e0 <UART_SetConfig+0x16c>
 800606e:	4b7a      	ldr	r3, [pc, #488]	@ (8006258 <UART_SetConfig+0x2e4>)
 8006070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006074:	f003 030c 	and.w	r3, r3, #12
 8006078:	2b0c      	cmp	r3, #12
 800607a:	d82d      	bhi.n	80060d8 <UART_SetConfig+0x164>
 800607c:	a201      	add	r2, pc, #4	@ (adr r2, 8006084 <UART_SetConfig+0x110>)
 800607e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006082:	bf00      	nop
 8006084:	080060b9 	.word	0x080060b9
 8006088:	080060d9 	.word	0x080060d9
 800608c:	080060d9 	.word	0x080060d9
 8006090:	080060d9 	.word	0x080060d9
 8006094:	080060c9 	.word	0x080060c9
 8006098:	080060d9 	.word	0x080060d9
 800609c:	080060d9 	.word	0x080060d9
 80060a0:	080060d9 	.word	0x080060d9
 80060a4:	080060c1 	.word	0x080060c1
 80060a8:	080060d9 	.word	0x080060d9
 80060ac:	080060d9 	.word	0x080060d9
 80060b0:	080060d9 	.word	0x080060d9
 80060b4:	080060d1 	.word	0x080060d1
 80060b8:	2300      	movs	r3, #0
 80060ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060be:	e0d8      	b.n	8006272 <UART_SetConfig+0x2fe>
 80060c0:	2302      	movs	r3, #2
 80060c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060c6:	e0d4      	b.n	8006272 <UART_SetConfig+0x2fe>
 80060c8:	2304      	movs	r3, #4
 80060ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ce:	e0d0      	b.n	8006272 <UART_SetConfig+0x2fe>
 80060d0:	2308      	movs	r3, #8
 80060d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060d6:	e0cc      	b.n	8006272 <UART_SetConfig+0x2fe>
 80060d8:	2310      	movs	r3, #16
 80060da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060de:	e0c8      	b.n	8006272 <UART_SetConfig+0x2fe>
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a5e      	ldr	r2, [pc, #376]	@ (8006260 <UART_SetConfig+0x2ec>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d125      	bne.n	8006136 <UART_SetConfig+0x1c2>
 80060ea:	4b5b      	ldr	r3, [pc, #364]	@ (8006258 <UART_SetConfig+0x2e4>)
 80060ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060f0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80060f4:	2b30      	cmp	r3, #48	@ 0x30
 80060f6:	d016      	beq.n	8006126 <UART_SetConfig+0x1b2>
 80060f8:	2b30      	cmp	r3, #48	@ 0x30
 80060fa:	d818      	bhi.n	800612e <UART_SetConfig+0x1ba>
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	d00a      	beq.n	8006116 <UART_SetConfig+0x1a2>
 8006100:	2b20      	cmp	r3, #32
 8006102:	d814      	bhi.n	800612e <UART_SetConfig+0x1ba>
 8006104:	2b00      	cmp	r3, #0
 8006106:	d002      	beq.n	800610e <UART_SetConfig+0x19a>
 8006108:	2b10      	cmp	r3, #16
 800610a:	d008      	beq.n	800611e <UART_SetConfig+0x1aa>
 800610c:	e00f      	b.n	800612e <UART_SetConfig+0x1ba>
 800610e:	2300      	movs	r3, #0
 8006110:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006114:	e0ad      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006116:	2302      	movs	r3, #2
 8006118:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800611c:	e0a9      	b.n	8006272 <UART_SetConfig+0x2fe>
 800611e:	2304      	movs	r3, #4
 8006120:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006124:	e0a5      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006126:	2308      	movs	r3, #8
 8006128:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800612c:	e0a1      	b.n	8006272 <UART_SetConfig+0x2fe>
 800612e:	2310      	movs	r3, #16
 8006130:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006134:	e09d      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a4a      	ldr	r2, [pc, #296]	@ (8006264 <UART_SetConfig+0x2f0>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d125      	bne.n	800618c <UART_SetConfig+0x218>
 8006140:	4b45      	ldr	r3, [pc, #276]	@ (8006258 <UART_SetConfig+0x2e4>)
 8006142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006146:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800614a:	2bc0      	cmp	r3, #192	@ 0xc0
 800614c:	d016      	beq.n	800617c <UART_SetConfig+0x208>
 800614e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006150:	d818      	bhi.n	8006184 <UART_SetConfig+0x210>
 8006152:	2b80      	cmp	r3, #128	@ 0x80
 8006154:	d00a      	beq.n	800616c <UART_SetConfig+0x1f8>
 8006156:	2b80      	cmp	r3, #128	@ 0x80
 8006158:	d814      	bhi.n	8006184 <UART_SetConfig+0x210>
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <UART_SetConfig+0x1f0>
 800615e:	2b40      	cmp	r3, #64	@ 0x40
 8006160:	d008      	beq.n	8006174 <UART_SetConfig+0x200>
 8006162:	e00f      	b.n	8006184 <UART_SetConfig+0x210>
 8006164:	2300      	movs	r3, #0
 8006166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800616a:	e082      	b.n	8006272 <UART_SetConfig+0x2fe>
 800616c:	2302      	movs	r3, #2
 800616e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006172:	e07e      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006174:	2304      	movs	r3, #4
 8006176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800617a:	e07a      	b.n	8006272 <UART_SetConfig+0x2fe>
 800617c:	2308      	movs	r3, #8
 800617e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006182:	e076      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006184:	2310      	movs	r3, #16
 8006186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800618a:	e072      	b.n	8006272 <UART_SetConfig+0x2fe>
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a35      	ldr	r2, [pc, #212]	@ (8006268 <UART_SetConfig+0x2f4>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d12a      	bne.n	80061ec <UART_SetConfig+0x278>
 8006196:	4b30      	ldr	r3, [pc, #192]	@ (8006258 <UART_SetConfig+0x2e4>)
 8006198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800619c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061a4:	d01a      	beq.n	80061dc <UART_SetConfig+0x268>
 80061a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061aa:	d81b      	bhi.n	80061e4 <UART_SetConfig+0x270>
 80061ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061b0:	d00c      	beq.n	80061cc <UART_SetConfig+0x258>
 80061b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061b6:	d815      	bhi.n	80061e4 <UART_SetConfig+0x270>
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d003      	beq.n	80061c4 <UART_SetConfig+0x250>
 80061bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061c0:	d008      	beq.n	80061d4 <UART_SetConfig+0x260>
 80061c2:	e00f      	b.n	80061e4 <UART_SetConfig+0x270>
 80061c4:	2300      	movs	r3, #0
 80061c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ca:	e052      	b.n	8006272 <UART_SetConfig+0x2fe>
 80061cc:	2302      	movs	r3, #2
 80061ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061d2:	e04e      	b.n	8006272 <UART_SetConfig+0x2fe>
 80061d4:	2304      	movs	r3, #4
 80061d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061da:	e04a      	b.n	8006272 <UART_SetConfig+0x2fe>
 80061dc:	2308      	movs	r3, #8
 80061de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061e2:	e046      	b.n	8006272 <UART_SetConfig+0x2fe>
 80061e4:	2310      	movs	r3, #16
 80061e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ea:	e042      	b.n	8006272 <UART_SetConfig+0x2fe>
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a17      	ldr	r2, [pc, #92]	@ (8006250 <UART_SetConfig+0x2dc>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d13a      	bne.n	800626c <UART_SetConfig+0x2f8>
 80061f6:	4b18      	ldr	r3, [pc, #96]	@ (8006258 <UART_SetConfig+0x2e4>)
 80061f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006200:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006204:	d01a      	beq.n	800623c <UART_SetConfig+0x2c8>
 8006206:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800620a:	d81b      	bhi.n	8006244 <UART_SetConfig+0x2d0>
 800620c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006210:	d00c      	beq.n	800622c <UART_SetConfig+0x2b8>
 8006212:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006216:	d815      	bhi.n	8006244 <UART_SetConfig+0x2d0>
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <UART_SetConfig+0x2b0>
 800621c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006220:	d008      	beq.n	8006234 <UART_SetConfig+0x2c0>
 8006222:	e00f      	b.n	8006244 <UART_SetConfig+0x2d0>
 8006224:	2300      	movs	r3, #0
 8006226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800622a:	e022      	b.n	8006272 <UART_SetConfig+0x2fe>
 800622c:	2302      	movs	r3, #2
 800622e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006232:	e01e      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006234:	2304      	movs	r3, #4
 8006236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800623a:	e01a      	b.n	8006272 <UART_SetConfig+0x2fe>
 800623c:	2308      	movs	r3, #8
 800623e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006242:	e016      	b.n	8006272 <UART_SetConfig+0x2fe>
 8006244:	2310      	movs	r3, #16
 8006246:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800624a:	e012      	b.n	8006272 <UART_SetConfig+0x2fe>
 800624c:	cfff69f3 	.word	0xcfff69f3
 8006250:	40008000 	.word	0x40008000
 8006254:	40013800 	.word	0x40013800
 8006258:	40021000 	.word	0x40021000
 800625c:	40004400 	.word	0x40004400
 8006260:	40004800 	.word	0x40004800
 8006264:	40004c00 	.word	0x40004c00
 8006268:	40005000 	.word	0x40005000
 800626c:	2310      	movs	r3, #16
 800626e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4aae      	ldr	r2, [pc, #696]	@ (8006530 <UART_SetConfig+0x5bc>)
 8006278:	4293      	cmp	r3, r2
 800627a:	f040 8097 	bne.w	80063ac <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800627e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006282:	2b08      	cmp	r3, #8
 8006284:	d823      	bhi.n	80062ce <UART_SetConfig+0x35a>
 8006286:	a201      	add	r2, pc, #4	@ (adr r2, 800628c <UART_SetConfig+0x318>)
 8006288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800628c:	080062b1 	.word	0x080062b1
 8006290:	080062cf 	.word	0x080062cf
 8006294:	080062b9 	.word	0x080062b9
 8006298:	080062cf 	.word	0x080062cf
 800629c:	080062bf 	.word	0x080062bf
 80062a0:	080062cf 	.word	0x080062cf
 80062a4:	080062cf 	.word	0x080062cf
 80062a8:	080062cf 	.word	0x080062cf
 80062ac:	080062c7 	.word	0x080062c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062b0:	f7fe fb8e 	bl	80049d0 <HAL_RCC_GetPCLK1Freq>
 80062b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062b6:	e010      	b.n	80062da <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062b8:	4b9e      	ldr	r3, [pc, #632]	@ (8006534 <UART_SetConfig+0x5c0>)
 80062ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062bc:	e00d      	b.n	80062da <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062be:	f7fe fb19 	bl	80048f4 <HAL_RCC_GetSysClockFreq>
 80062c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062c4:	e009      	b.n	80062da <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062cc:	e005      	b.n	80062da <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80062ce:	2300      	movs	r3, #0
 80062d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80062da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f000 8130 	beq.w	8006542 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e6:	4a94      	ldr	r2, [pc, #592]	@ (8006538 <UART_SetConfig+0x5c4>)
 80062e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062ec:	461a      	mov	r2, r3
 80062ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80062f4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	685a      	ldr	r2, [r3, #4]
 80062fa:	4613      	mov	r3, r2
 80062fc:	005b      	lsls	r3, r3, #1
 80062fe:	4413      	add	r3, r2
 8006300:	69ba      	ldr	r2, [r7, #24]
 8006302:	429a      	cmp	r2, r3
 8006304:	d305      	bcc.n	8006312 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	429a      	cmp	r2, r3
 8006310:	d903      	bls.n	800631a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006318:	e113      	b.n	8006542 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800631a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631c:	2200      	movs	r2, #0
 800631e:	60bb      	str	r3, [r7, #8]
 8006320:	60fa      	str	r2, [r7, #12]
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006326:	4a84      	ldr	r2, [pc, #528]	@ (8006538 <UART_SetConfig+0x5c4>)
 8006328:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800632c:	b29b      	uxth	r3, r3
 800632e:	2200      	movs	r2, #0
 8006330:	603b      	str	r3, [r7, #0]
 8006332:	607a      	str	r2, [r7, #4]
 8006334:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006338:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800633c:	f7fa fc5c 	bl	8000bf8 <__aeabi_uldivmod>
 8006340:	4602      	mov	r2, r0
 8006342:	460b      	mov	r3, r1
 8006344:	4610      	mov	r0, r2
 8006346:	4619      	mov	r1, r3
 8006348:	f04f 0200 	mov.w	r2, #0
 800634c:	f04f 0300 	mov.w	r3, #0
 8006350:	020b      	lsls	r3, r1, #8
 8006352:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006356:	0202      	lsls	r2, r0, #8
 8006358:	6979      	ldr	r1, [r7, #20]
 800635a:	6849      	ldr	r1, [r1, #4]
 800635c:	0849      	lsrs	r1, r1, #1
 800635e:	2000      	movs	r0, #0
 8006360:	460c      	mov	r4, r1
 8006362:	4605      	mov	r5, r0
 8006364:	eb12 0804 	adds.w	r8, r2, r4
 8006368:	eb43 0905 	adc.w	r9, r3, r5
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	469a      	mov	sl, r3
 8006374:	4693      	mov	fp, r2
 8006376:	4652      	mov	r2, sl
 8006378:	465b      	mov	r3, fp
 800637a:	4640      	mov	r0, r8
 800637c:	4649      	mov	r1, r9
 800637e:	f7fa fc3b 	bl	8000bf8 <__aeabi_uldivmod>
 8006382:	4602      	mov	r2, r0
 8006384:	460b      	mov	r3, r1
 8006386:	4613      	mov	r3, r2
 8006388:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006390:	d308      	bcc.n	80063a4 <UART_SetConfig+0x430>
 8006392:	6a3b      	ldr	r3, [r7, #32]
 8006394:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006398:	d204      	bcs.n	80063a4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	6a3a      	ldr	r2, [r7, #32]
 80063a0:	60da      	str	r2, [r3, #12]
 80063a2:	e0ce      	b.n	8006542 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063aa:	e0ca      	b.n	8006542 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	69db      	ldr	r3, [r3, #28]
 80063b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063b4:	d166      	bne.n	8006484 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80063b6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063ba:	2b08      	cmp	r3, #8
 80063bc:	d827      	bhi.n	800640e <UART_SetConfig+0x49a>
 80063be:	a201      	add	r2, pc, #4	@ (adr r2, 80063c4 <UART_SetConfig+0x450>)
 80063c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c4:	080063e9 	.word	0x080063e9
 80063c8:	080063f1 	.word	0x080063f1
 80063cc:	080063f9 	.word	0x080063f9
 80063d0:	0800640f 	.word	0x0800640f
 80063d4:	080063ff 	.word	0x080063ff
 80063d8:	0800640f 	.word	0x0800640f
 80063dc:	0800640f 	.word	0x0800640f
 80063e0:	0800640f 	.word	0x0800640f
 80063e4:	08006407 	.word	0x08006407
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063e8:	f7fe faf2 	bl	80049d0 <HAL_RCC_GetPCLK1Freq>
 80063ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063ee:	e014      	b.n	800641a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063f0:	f7fe fb04 	bl	80049fc <HAL_RCC_GetPCLK2Freq>
 80063f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063f6:	e010      	b.n	800641a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063f8:	4b4e      	ldr	r3, [pc, #312]	@ (8006534 <UART_SetConfig+0x5c0>)
 80063fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063fc:	e00d      	b.n	800641a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063fe:	f7fe fa79 	bl	80048f4 <HAL_RCC_GetSysClockFreq>
 8006402:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006404:	e009      	b.n	800641a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006406:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800640a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800640c:	e005      	b.n	800641a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800640e:	2300      	movs	r3, #0
 8006410:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006418:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641c:	2b00      	cmp	r3, #0
 800641e:	f000 8090 	beq.w	8006542 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006426:	4a44      	ldr	r2, [pc, #272]	@ (8006538 <UART_SetConfig+0x5c4>)
 8006428:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800642c:	461a      	mov	r2, r3
 800642e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006430:	fbb3 f3f2 	udiv	r3, r3, r2
 8006434:	005a      	lsls	r2, r3, #1
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	085b      	lsrs	r3, r3, #1
 800643c:	441a      	add	r2, r3
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	fbb2 f3f3 	udiv	r3, r2, r3
 8006446:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	2b0f      	cmp	r3, #15
 800644c:	d916      	bls.n	800647c <UART_SetConfig+0x508>
 800644e:	6a3b      	ldr	r3, [r7, #32]
 8006450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006454:	d212      	bcs.n	800647c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006456:	6a3b      	ldr	r3, [r7, #32]
 8006458:	b29b      	uxth	r3, r3
 800645a:	f023 030f 	bic.w	r3, r3, #15
 800645e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006460:	6a3b      	ldr	r3, [r7, #32]
 8006462:	085b      	lsrs	r3, r3, #1
 8006464:	b29b      	uxth	r3, r3
 8006466:	f003 0307 	and.w	r3, r3, #7
 800646a:	b29a      	uxth	r2, r3
 800646c:	8bfb      	ldrh	r3, [r7, #30]
 800646e:	4313      	orrs	r3, r2
 8006470:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	8bfa      	ldrh	r2, [r7, #30]
 8006478:	60da      	str	r2, [r3, #12]
 800647a:	e062      	b.n	8006542 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006482:	e05e      	b.n	8006542 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006484:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006488:	2b08      	cmp	r3, #8
 800648a:	d828      	bhi.n	80064de <UART_SetConfig+0x56a>
 800648c:	a201      	add	r2, pc, #4	@ (adr r2, 8006494 <UART_SetConfig+0x520>)
 800648e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006492:	bf00      	nop
 8006494:	080064b9 	.word	0x080064b9
 8006498:	080064c1 	.word	0x080064c1
 800649c:	080064c9 	.word	0x080064c9
 80064a0:	080064df 	.word	0x080064df
 80064a4:	080064cf 	.word	0x080064cf
 80064a8:	080064df 	.word	0x080064df
 80064ac:	080064df 	.word	0x080064df
 80064b0:	080064df 	.word	0x080064df
 80064b4:	080064d7 	.word	0x080064d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064b8:	f7fe fa8a 	bl	80049d0 <HAL_RCC_GetPCLK1Freq>
 80064bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064be:	e014      	b.n	80064ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064c0:	f7fe fa9c 	bl	80049fc <HAL_RCC_GetPCLK2Freq>
 80064c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064c6:	e010      	b.n	80064ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064c8:	4b1a      	ldr	r3, [pc, #104]	@ (8006534 <UART_SetConfig+0x5c0>)
 80064ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064cc:	e00d      	b.n	80064ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064ce:	f7fe fa11 	bl	80048f4 <HAL_RCC_GetSysClockFreq>
 80064d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064d4:	e009      	b.n	80064ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064dc:	e005      	b.n	80064ea <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80064e8:	bf00      	nop
    }

    if (pclk != 0U)
 80064ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d028      	beq.n	8006542 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f4:	4a10      	ldr	r2, [pc, #64]	@ (8006538 <UART_SetConfig+0x5c4>)
 80064f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064fa:	461a      	mov	r2, r3
 80064fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	085b      	lsrs	r3, r3, #1
 8006508:	441a      	add	r2, r3
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006512:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006514:	6a3b      	ldr	r3, [r7, #32]
 8006516:	2b0f      	cmp	r3, #15
 8006518:	d910      	bls.n	800653c <UART_SetConfig+0x5c8>
 800651a:	6a3b      	ldr	r3, [r7, #32]
 800651c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006520:	d20c      	bcs.n	800653c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006522:	6a3b      	ldr	r3, [r7, #32]
 8006524:	b29a      	uxth	r2, r3
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	60da      	str	r2, [r3, #12]
 800652c:	e009      	b.n	8006542 <UART_SetConfig+0x5ce>
 800652e:	bf00      	nop
 8006530:	40008000 	.word	0x40008000
 8006534:	00f42400 	.word	0x00f42400
 8006538:	08009840 	.word	0x08009840
      }
      else
      {
        ret = HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	2201      	movs	r2, #1
 8006546:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	2201      	movs	r2, #1
 800654e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	2200      	movs	r2, #0
 8006556:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	2200      	movs	r2, #0
 800655c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800655e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006562:	4618      	mov	r0, r3
 8006564:	3730      	adds	r7, #48	@ 0x30
 8006566:	46bd      	mov	sp, r7
 8006568:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800656c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006578:	f003 0308 	and.w	r3, r3, #8
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00a      	beq.n	8006596 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	430a      	orrs	r2, r1
 8006594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659a:	f003 0301 	and.w	r3, r3, #1
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00a      	beq.n	80065b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	430a      	orrs	r2, r1
 80065b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065bc:	f003 0302 	and.w	r3, r3, #2
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d00a      	beq.n	80065da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065de:	f003 0304 	and.w	r3, r3, #4
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00a      	beq.n	80065fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006600:	f003 0310 	and.w	r3, r3, #16
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00a      	beq.n	800661e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	430a      	orrs	r2, r1
 800661c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006622:	f003 0320 	and.w	r3, r3, #32
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00a      	beq.n	8006640 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006648:	2b00      	cmp	r3, #0
 800664a:	d01a      	beq.n	8006682 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	430a      	orrs	r2, r1
 8006660:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006666:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800666a:	d10a      	bne.n	8006682 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	430a      	orrs	r2, r1
 8006680:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00a      	beq.n	80066a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	430a      	orrs	r2, r1
 80066a2:	605a      	str	r2, [r3, #4]
  }
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b098      	sub	sp, #96	@ 0x60
 80066b4:	af02      	add	r7, sp, #8
 80066b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066c0:	f7fd f91a 	bl	80038f8 <HAL_GetTick>
 80066c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0308 	and.w	r3, r3, #8
 80066d0:	2b08      	cmp	r3, #8
 80066d2:	d12f      	bne.n	8006734 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066d8:	9300      	str	r3, [sp, #0]
 80066da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066dc:	2200      	movs	r2, #0
 80066de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 f88e 	bl	8006804 <UART_WaitOnFlagUntilTimeout>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d022      	beq.n	8006734 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f6:	e853 3f00 	ldrex	r3, [r3]
 80066fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006702:	653b      	str	r3, [r7, #80]	@ 0x50
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	461a      	mov	r2, r3
 800670a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800670c:	647b      	str	r3, [r7, #68]	@ 0x44
 800670e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006710:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006712:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006714:	e841 2300 	strex	r3, r2, [r1]
 8006718:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800671a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800671c:	2b00      	cmp	r3, #0
 800671e:	d1e6      	bne.n	80066ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2220      	movs	r2, #32
 8006724:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006730:	2303      	movs	r3, #3
 8006732:	e063      	b.n	80067fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 0304 	and.w	r3, r3, #4
 800673e:	2b04      	cmp	r3, #4
 8006740:	d149      	bne.n	80067d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006742:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800674a:	2200      	movs	r2, #0
 800674c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 f857 	bl	8006804 <UART_WaitOnFlagUntilTimeout>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d03c      	beq.n	80067d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006764:	e853 3f00 	ldrex	r3, [r3]
 8006768:	623b      	str	r3, [r7, #32]
   return(result);
 800676a:	6a3b      	ldr	r3, [r7, #32]
 800676c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006770:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	461a      	mov	r2, r3
 8006778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800677a:	633b      	str	r3, [r7, #48]	@ 0x30
 800677c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006782:	e841 2300 	strex	r3, r2, [r1]
 8006786:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1e6      	bne.n	800675c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	3308      	adds	r3, #8
 8006794:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	e853 3f00 	ldrex	r3, [r3]
 800679c:	60fb      	str	r3, [r7, #12]
   return(result);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f023 0301 	bic.w	r3, r3, #1
 80067a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	3308      	adds	r3, #8
 80067ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067ae:	61fa      	str	r2, [r7, #28]
 80067b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b2:	69b9      	ldr	r1, [r7, #24]
 80067b4:	69fa      	ldr	r2, [r7, #28]
 80067b6:	e841 2300 	strex	r3, r2, [r1]
 80067ba:	617b      	str	r3, [r7, #20]
   return(result);
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1e5      	bne.n	800678e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2220      	movs	r2, #32
 80067c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067d2:	2303      	movs	r3, #3
 80067d4:	e012      	b.n	80067fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2220      	movs	r2, #32
 80067da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2220      	movs	r2, #32
 80067e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3758      	adds	r7, #88	@ 0x58
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	603b      	str	r3, [r7, #0]
 8006810:	4613      	mov	r3, r2
 8006812:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006814:	e04f      	b.n	80068b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681c:	d04b      	beq.n	80068b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800681e:	f7fd f86b 	bl	80038f8 <HAL_GetTick>
 8006822:	4602      	mov	r2, r0
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	1ad3      	subs	r3, r2, r3
 8006828:	69ba      	ldr	r2, [r7, #24]
 800682a:	429a      	cmp	r2, r3
 800682c:	d302      	bcc.n	8006834 <UART_WaitOnFlagUntilTimeout+0x30>
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d101      	bne.n	8006838 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006834:	2303      	movs	r3, #3
 8006836:	e04e      	b.n	80068d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0304 	and.w	r3, r3, #4
 8006842:	2b00      	cmp	r3, #0
 8006844:	d037      	beq.n	80068b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	2b80      	cmp	r3, #128	@ 0x80
 800684a:	d034      	beq.n	80068b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	2b40      	cmp	r3, #64	@ 0x40
 8006850:	d031      	beq.n	80068b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	69db      	ldr	r3, [r3, #28]
 8006858:	f003 0308 	and.w	r3, r3, #8
 800685c:	2b08      	cmp	r3, #8
 800685e:	d110      	bne.n	8006882 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2208      	movs	r2, #8
 8006866:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	f000 f838 	bl	80068de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2208      	movs	r2, #8
 8006872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e029      	b.n	80068d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	69db      	ldr	r3, [r3, #28]
 8006888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800688c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006890:	d111      	bne.n	80068b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800689a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800689c:	68f8      	ldr	r0, [r7, #12]
 800689e:	f000 f81e 	bl	80068de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2220      	movs	r2, #32
 80068a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e00f      	b.n	80068d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	69da      	ldr	r2, [r3, #28]
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	4013      	ands	r3, r2
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	bf0c      	ite	eq
 80068c6:	2301      	moveq	r3, #1
 80068c8:	2300      	movne	r3, #0
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	461a      	mov	r2, r3
 80068ce:	79fb      	ldrb	r3, [r7, #7]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d0a0      	beq.n	8006816 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}

080068de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068de:	b480      	push	{r7}
 80068e0:	b095      	sub	sp, #84	@ 0x54
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ee:	e853 3f00 	ldrex	r3, [r3]
 80068f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	461a      	mov	r2, r3
 8006902:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006904:	643b      	str	r3, [r7, #64]	@ 0x40
 8006906:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006908:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800690a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800690c:	e841 2300 	strex	r3, r2, [r1]
 8006910:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1e6      	bne.n	80068e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	3308      	adds	r3, #8
 800691e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006920:	6a3b      	ldr	r3, [r7, #32]
 8006922:	e853 3f00 	ldrex	r3, [r3]
 8006926:	61fb      	str	r3, [r7, #28]
   return(result);
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800692e:	f023 0301 	bic.w	r3, r3, #1
 8006932:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3308      	adds	r3, #8
 800693a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800693c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800693e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006940:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006942:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006944:	e841 2300 	strex	r3, r2, [r1]
 8006948:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1e3      	bne.n	8006918 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006954:	2b01      	cmp	r3, #1
 8006956:	d118      	bne.n	800698a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	e853 3f00 	ldrex	r3, [r3]
 8006964:	60bb      	str	r3, [r7, #8]
   return(result);
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	f023 0310 	bic.w	r3, r3, #16
 800696c:	647b      	str	r3, [r7, #68]	@ 0x44
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	461a      	mov	r2, r3
 8006974:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006976:	61bb      	str	r3, [r7, #24]
 8006978:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697a:	6979      	ldr	r1, [r7, #20]
 800697c:	69ba      	ldr	r2, [r7, #24]
 800697e:	e841 2300 	strex	r3, r2, [r1]
 8006982:	613b      	str	r3, [r7, #16]
   return(result);
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d1e6      	bne.n	8006958 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2220      	movs	r2, #32
 800698e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800699e:	bf00      	nop
 80069a0:	3754      	adds	r7, #84	@ 0x54
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b085      	sub	sp, #20
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d101      	bne.n	80069c0 <HAL_UARTEx_DisableFifoMode+0x16>
 80069bc:	2302      	movs	r3, #2
 80069be:	e027      	b.n	8006a10 <HAL_UARTEx_DisableFifoMode+0x66>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2224      	movs	r2, #36	@ 0x24
 80069cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f022 0201 	bic.w	r2, r2, #1
 80069e6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80069ee:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2220      	movs	r2, #32
 8006a02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3714      	adds	r7, #20
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d101      	bne.n	8006a34 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006a30:	2302      	movs	r3, #2
 8006a32:	e02d      	b.n	8006a90 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2224      	movs	r2, #36	@ 0x24
 8006a40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f022 0201 	bic.w	r2, r2, #1
 8006a5a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	430a      	orrs	r2, r1
 8006a6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f000 f84f 	bl	8006b14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2220      	movs	r2, #32
 8006a82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3710      	adds	r7, #16
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}

08006a98 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d101      	bne.n	8006ab0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006aac:	2302      	movs	r3, #2
 8006aae:	e02d      	b.n	8006b0c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2224      	movs	r2, #36	@ 0x24
 8006abc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f022 0201 	bic.w	r2, r2, #1
 8006ad6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	683a      	ldr	r2, [r7, #0]
 8006ae8:	430a      	orrs	r2, r1
 8006aea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 f811 	bl	8006b14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68fa      	ldr	r2, [r7, #12]
 8006af8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2220      	movs	r2, #32
 8006afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b0a:	2300      	movs	r3, #0
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3710      	adds	r7, #16
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d108      	bne.n	8006b36 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006b34:	e031      	b.n	8006b9a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006b36:	2308      	movs	r3, #8
 8006b38:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006b3a:	2308      	movs	r3, #8
 8006b3c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	0e5b      	lsrs	r3, r3, #25
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	f003 0307 	and.w	r3, r3, #7
 8006b4c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	0f5b      	lsrs	r3, r3, #29
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	f003 0307 	and.w	r3, r3, #7
 8006b5c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b5e:	7bbb      	ldrb	r3, [r7, #14]
 8006b60:	7b3a      	ldrb	r2, [r7, #12]
 8006b62:	4911      	ldr	r1, [pc, #68]	@ (8006ba8 <UARTEx_SetNbDataToProcess+0x94>)
 8006b64:	5c8a      	ldrb	r2, [r1, r2]
 8006b66:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006b6a:	7b3a      	ldrb	r2, [r7, #12]
 8006b6c:	490f      	ldr	r1, [pc, #60]	@ (8006bac <UARTEx_SetNbDataToProcess+0x98>)
 8006b6e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b70:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b74:	b29a      	uxth	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b7c:	7bfb      	ldrb	r3, [r7, #15]
 8006b7e:	7b7a      	ldrb	r2, [r7, #13]
 8006b80:	4909      	ldr	r1, [pc, #36]	@ (8006ba8 <UARTEx_SetNbDataToProcess+0x94>)
 8006b82:	5c8a      	ldrb	r2, [r1, r2]
 8006b84:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006b88:	7b7a      	ldrb	r2, [r7, #13]
 8006b8a:	4908      	ldr	r1, [pc, #32]	@ (8006bac <UARTEx_SetNbDataToProcess+0x98>)
 8006b8c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006b8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b92:	b29a      	uxth	r2, r3
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006b9a:	bf00      	nop
 8006b9c:	3714      	adds	r7, #20
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	08009858 	.word	0x08009858
 8006bac:	08009860 	.word	0x08009860

08006bb0 <__cvt>:
 8006bb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bb4:	ec57 6b10 	vmov	r6, r7, d0
 8006bb8:	2f00      	cmp	r7, #0
 8006bba:	460c      	mov	r4, r1
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	463b      	mov	r3, r7
 8006bc0:	bfbb      	ittet	lt
 8006bc2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006bc6:	461f      	movlt	r7, r3
 8006bc8:	2300      	movge	r3, #0
 8006bca:	232d      	movlt	r3, #45	@ 0x2d
 8006bcc:	700b      	strb	r3, [r1, #0]
 8006bce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bd0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006bd4:	4691      	mov	r9, r2
 8006bd6:	f023 0820 	bic.w	r8, r3, #32
 8006bda:	bfbc      	itt	lt
 8006bdc:	4632      	movlt	r2, r6
 8006bde:	4616      	movlt	r6, r2
 8006be0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006be4:	d005      	beq.n	8006bf2 <__cvt+0x42>
 8006be6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006bea:	d100      	bne.n	8006bee <__cvt+0x3e>
 8006bec:	3401      	adds	r4, #1
 8006bee:	2102      	movs	r1, #2
 8006bf0:	e000      	b.n	8006bf4 <__cvt+0x44>
 8006bf2:	2103      	movs	r1, #3
 8006bf4:	ab03      	add	r3, sp, #12
 8006bf6:	9301      	str	r3, [sp, #4]
 8006bf8:	ab02      	add	r3, sp, #8
 8006bfa:	9300      	str	r3, [sp, #0]
 8006bfc:	ec47 6b10 	vmov	d0, r6, r7
 8006c00:	4653      	mov	r3, sl
 8006c02:	4622      	mov	r2, r4
 8006c04:	f000 ff3c 	bl	8007a80 <_dtoa_r>
 8006c08:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006c0c:	4605      	mov	r5, r0
 8006c0e:	d119      	bne.n	8006c44 <__cvt+0x94>
 8006c10:	f019 0f01 	tst.w	r9, #1
 8006c14:	d00e      	beq.n	8006c34 <__cvt+0x84>
 8006c16:	eb00 0904 	add.w	r9, r0, r4
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	4630      	mov	r0, r6
 8006c20:	4639      	mov	r1, r7
 8006c22:	f7f9 ff79 	bl	8000b18 <__aeabi_dcmpeq>
 8006c26:	b108      	cbz	r0, 8006c2c <__cvt+0x7c>
 8006c28:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c2c:	2230      	movs	r2, #48	@ 0x30
 8006c2e:	9b03      	ldr	r3, [sp, #12]
 8006c30:	454b      	cmp	r3, r9
 8006c32:	d31e      	bcc.n	8006c72 <__cvt+0xc2>
 8006c34:	9b03      	ldr	r3, [sp, #12]
 8006c36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c38:	1b5b      	subs	r3, r3, r5
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	6013      	str	r3, [r2, #0]
 8006c3e:	b004      	add	sp, #16
 8006c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c48:	eb00 0904 	add.w	r9, r0, r4
 8006c4c:	d1e5      	bne.n	8006c1a <__cvt+0x6a>
 8006c4e:	7803      	ldrb	r3, [r0, #0]
 8006c50:	2b30      	cmp	r3, #48	@ 0x30
 8006c52:	d10a      	bne.n	8006c6a <__cvt+0xba>
 8006c54:	2200      	movs	r2, #0
 8006c56:	2300      	movs	r3, #0
 8006c58:	4630      	mov	r0, r6
 8006c5a:	4639      	mov	r1, r7
 8006c5c:	f7f9 ff5c 	bl	8000b18 <__aeabi_dcmpeq>
 8006c60:	b918      	cbnz	r0, 8006c6a <__cvt+0xba>
 8006c62:	f1c4 0401 	rsb	r4, r4, #1
 8006c66:	f8ca 4000 	str.w	r4, [sl]
 8006c6a:	f8da 3000 	ldr.w	r3, [sl]
 8006c6e:	4499      	add	r9, r3
 8006c70:	e7d3      	b.n	8006c1a <__cvt+0x6a>
 8006c72:	1c59      	adds	r1, r3, #1
 8006c74:	9103      	str	r1, [sp, #12]
 8006c76:	701a      	strb	r2, [r3, #0]
 8006c78:	e7d9      	b.n	8006c2e <__cvt+0x7e>

08006c7a <__exponent>:
 8006c7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c7c:	2900      	cmp	r1, #0
 8006c7e:	bfba      	itte	lt
 8006c80:	4249      	neglt	r1, r1
 8006c82:	232d      	movlt	r3, #45	@ 0x2d
 8006c84:	232b      	movge	r3, #43	@ 0x2b
 8006c86:	2909      	cmp	r1, #9
 8006c88:	7002      	strb	r2, [r0, #0]
 8006c8a:	7043      	strb	r3, [r0, #1]
 8006c8c:	dd29      	ble.n	8006ce2 <__exponent+0x68>
 8006c8e:	f10d 0307 	add.w	r3, sp, #7
 8006c92:	461d      	mov	r5, r3
 8006c94:	270a      	movs	r7, #10
 8006c96:	461a      	mov	r2, r3
 8006c98:	fbb1 f6f7 	udiv	r6, r1, r7
 8006c9c:	fb07 1416 	mls	r4, r7, r6, r1
 8006ca0:	3430      	adds	r4, #48	@ 0x30
 8006ca2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	2c63      	cmp	r4, #99	@ 0x63
 8006caa:	f103 33ff 	add.w	r3, r3, #4294967295
 8006cae:	4631      	mov	r1, r6
 8006cb0:	dcf1      	bgt.n	8006c96 <__exponent+0x1c>
 8006cb2:	3130      	adds	r1, #48	@ 0x30
 8006cb4:	1e94      	subs	r4, r2, #2
 8006cb6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006cba:	1c41      	adds	r1, r0, #1
 8006cbc:	4623      	mov	r3, r4
 8006cbe:	42ab      	cmp	r3, r5
 8006cc0:	d30a      	bcc.n	8006cd8 <__exponent+0x5e>
 8006cc2:	f10d 0309 	add.w	r3, sp, #9
 8006cc6:	1a9b      	subs	r3, r3, r2
 8006cc8:	42ac      	cmp	r4, r5
 8006cca:	bf88      	it	hi
 8006ccc:	2300      	movhi	r3, #0
 8006cce:	3302      	adds	r3, #2
 8006cd0:	4403      	add	r3, r0
 8006cd2:	1a18      	subs	r0, r3, r0
 8006cd4:	b003      	add	sp, #12
 8006cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cd8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006cdc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006ce0:	e7ed      	b.n	8006cbe <__exponent+0x44>
 8006ce2:	2330      	movs	r3, #48	@ 0x30
 8006ce4:	3130      	adds	r1, #48	@ 0x30
 8006ce6:	7083      	strb	r3, [r0, #2]
 8006ce8:	70c1      	strb	r1, [r0, #3]
 8006cea:	1d03      	adds	r3, r0, #4
 8006cec:	e7f1      	b.n	8006cd2 <__exponent+0x58>
	...

08006cf0 <_printf_float>:
 8006cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf4:	b08d      	sub	sp, #52	@ 0x34
 8006cf6:	460c      	mov	r4, r1
 8006cf8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006cfc:	4616      	mov	r6, r2
 8006cfe:	461f      	mov	r7, r3
 8006d00:	4605      	mov	r5, r0
 8006d02:	f000 fdbd 	bl	8007880 <_localeconv_r>
 8006d06:	6803      	ldr	r3, [r0, #0]
 8006d08:	9304      	str	r3, [sp, #16]
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7f9 fad8 	bl	80002c0 <strlen>
 8006d10:	2300      	movs	r3, #0
 8006d12:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d14:	f8d8 3000 	ldr.w	r3, [r8]
 8006d18:	9005      	str	r0, [sp, #20]
 8006d1a:	3307      	adds	r3, #7
 8006d1c:	f023 0307 	bic.w	r3, r3, #7
 8006d20:	f103 0208 	add.w	r2, r3, #8
 8006d24:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d28:	f8d4 b000 	ldr.w	fp, [r4]
 8006d2c:	f8c8 2000 	str.w	r2, [r8]
 8006d30:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d34:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d38:	9307      	str	r3, [sp, #28]
 8006d3a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d3e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d46:	4b9c      	ldr	r3, [pc, #624]	@ (8006fb8 <_printf_float+0x2c8>)
 8006d48:	f04f 32ff 	mov.w	r2, #4294967295
 8006d4c:	f7f9 ff16 	bl	8000b7c <__aeabi_dcmpun>
 8006d50:	bb70      	cbnz	r0, 8006db0 <_printf_float+0xc0>
 8006d52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d56:	4b98      	ldr	r3, [pc, #608]	@ (8006fb8 <_printf_float+0x2c8>)
 8006d58:	f04f 32ff 	mov.w	r2, #4294967295
 8006d5c:	f7f9 fef0 	bl	8000b40 <__aeabi_dcmple>
 8006d60:	bb30      	cbnz	r0, 8006db0 <_printf_float+0xc0>
 8006d62:	2200      	movs	r2, #0
 8006d64:	2300      	movs	r3, #0
 8006d66:	4640      	mov	r0, r8
 8006d68:	4649      	mov	r1, r9
 8006d6a:	f7f9 fedf 	bl	8000b2c <__aeabi_dcmplt>
 8006d6e:	b110      	cbz	r0, 8006d76 <_printf_float+0x86>
 8006d70:	232d      	movs	r3, #45	@ 0x2d
 8006d72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d76:	4a91      	ldr	r2, [pc, #580]	@ (8006fbc <_printf_float+0x2cc>)
 8006d78:	4b91      	ldr	r3, [pc, #580]	@ (8006fc0 <_printf_float+0x2d0>)
 8006d7a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006d7e:	bf8c      	ite	hi
 8006d80:	4690      	movhi	r8, r2
 8006d82:	4698      	movls	r8, r3
 8006d84:	2303      	movs	r3, #3
 8006d86:	6123      	str	r3, [r4, #16]
 8006d88:	f02b 0304 	bic.w	r3, fp, #4
 8006d8c:	6023      	str	r3, [r4, #0]
 8006d8e:	f04f 0900 	mov.w	r9, #0
 8006d92:	9700      	str	r7, [sp, #0]
 8006d94:	4633      	mov	r3, r6
 8006d96:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006d98:	4621      	mov	r1, r4
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	f000 f9d2 	bl	8007144 <_printf_common>
 8006da0:	3001      	adds	r0, #1
 8006da2:	f040 808d 	bne.w	8006ec0 <_printf_float+0x1d0>
 8006da6:	f04f 30ff 	mov.w	r0, #4294967295
 8006daa:	b00d      	add	sp, #52	@ 0x34
 8006dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db0:	4642      	mov	r2, r8
 8006db2:	464b      	mov	r3, r9
 8006db4:	4640      	mov	r0, r8
 8006db6:	4649      	mov	r1, r9
 8006db8:	f7f9 fee0 	bl	8000b7c <__aeabi_dcmpun>
 8006dbc:	b140      	cbz	r0, 8006dd0 <_printf_float+0xe0>
 8006dbe:	464b      	mov	r3, r9
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	bfbc      	itt	lt
 8006dc4:	232d      	movlt	r3, #45	@ 0x2d
 8006dc6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006dca:	4a7e      	ldr	r2, [pc, #504]	@ (8006fc4 <_printf_float+0x2d4>)
 8006dcc:	4b7e      	ldr	r3, [pc, #504]	@ (8006fc8 <_printf_float+0x2d8>)
 8006dce:	e7d4      	b.n	8006d7a <_printf_float+0x8a>
 8006dd0:	6863      	ldr	r3, [r4, #4]
 8006dd2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006dd6:	9206      	str	r2, [sp, #24]
 8006dd8:	1c5a      	adds	r2, r3, #1
 8006dda:	d13b      	bne.n	8006e54 <_printf_float+0x164>
 8006ddc:	2306      	movs	r3, #6
 8006dde:	6063      	str	r3, [r4, #4]
 8006de0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006de4:	2300      	movs	r3, #0
 8006de6:	6022      	str	r2, [r4, #0]
 8006de8:	9303      	str	r3, [sp, #12]
 8006dea:	ab0a      	add	r3, sp, #40	@ 0x28
 8006dec:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006df0:	ab09      	add	r3, sp, #36	@ 0x24
 8006df2:	9300      	str	r3, [sp, #0]
 8006df4:	6861      	ldr	r1, [r4, #4]
 8006df6:	ec49 8b10 	vmov	d0, r8, r9
 8006dfa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006dfe:	4628      	mov	r0, r5
 8006e00:	f7ff fed6 	bl	8006bb0 <__cvt>
 8006e04:	9b06      	ldr	r3, [sp, #24]
 8006e06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e08:	2b47      	cmp	r3, #71	@ 0x47
 8006e0a:	4680      	mov	r8, r0
 8006e0c:	d129      	bne.n	8006e62 <_printf_float+0x172>
 8006e0e:	1cc8      	adds	r0, r1, #3
 8006e10:	db02      	blt.n	8006e18 <_printf_float+0x128>
 8006e12:	6863      	ldr	r3, [r4, #4]
 8006e14:	4299      	cmp	r1, r3
 8006e16:	dd41      	ble.n	8006e9c <_printf_float+0x1ac>
 8006e18:	f1aa 0a02 	sub.w	sl, sl, #2
 8006e1c:	fa5f fa8a 	uxtb.w	sl, sl
 8006e20:	3901      	subs	r1, #1
 8006e22:	4652      	mov	r2, sl
 8006e24:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006e28:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e2a:	f7ff ff26 	bl	8006c7a <__exponent>
 8006e2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e30:	1813      	adds	r3, r2, r0
 8006e32:	2a01      	cmp	r2, #1
 8006e34:	4681      	mov	r9, r0
 8006e36:	6123      	str	r3, [r4, #16]
 8006e38:	dc02      	bgt.n	8006e40 <_printf_float+0x150>
 8006e3a:	6822      	ldr	r2, [r4, #0]
 8006e3c:	07d2      	lsls	r2, r2, #31
 8006e3e:	d501      	bpl.n	8006e44 <_printf_float+0x154>
 8006e40:	3301      	adds	r3, #1
 8006e42:	6123      	str	r3, [r4, #16]
 8006e44:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d0a2      	beq.n	8006d92 <_printf_float+0xa2>
 8006e4c:	232d      	movs	r3, #45	@ 0x2d
 8006e4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e52:	e79e      	b.n	8006d92 <_printf_float+0xa2>
 8006e54:	9a06      	ldr	r2, [sp, #24]
 8006e56:	2a47      	cmp	r2, #71	@ 0x47
 8006e58:	d1c2      	bne.n	8006de0 <_printf_float+0xf0>
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1c0      	bne.n	8006de0 <_printf_float+0xf0>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e7bd      	b.n	8006dde <_printf_float+0xee>
 8006e62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e66:	d9db      	bls.n	8006e20 <_printf_float+0x130>
 8006e68:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006e6c:	d118      	bne.n	8006ea0 <_printf_float+0x1b0>
 8006e6e:	2900      	cmp	r1, #0
 8006e70:	6863      	ldr	r3, [r4, #4]
 8006e72:	dd0b      	ble.n	8006e8c <_printf_float+0x19c>
 8006e74:	6121      	str	r1, [r4, #16]
 8006e76:	b913      	cbnz	r3, 8006e7e <_printf_float+0x18e>
 8006e78:	6822      	ldr	r2, [r4, #0]
 8006e7a:	07d0      	lsls	r0, r2, #31
 8006e7c:	d502      	bpl.n	8006e84 <_printf_float+0x194>
 8006e7e:	3301      	adds	r3, #1
 8006e80:	440b      	add	r3, r1
 8006e82:	6123      	str	r3, [r4, #16]
 8006e84:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006e86:	f04f 0900 	mov.w	r9, #0
 8006e8a:	e7db      	b.n	8006e44 <_printf_float+0x154>
 8006e8c:	b913      	cbnz	r3, 8006e94 <_printf_float+0x1a4>
 8006e8e:	6822      	ldr	r2, [r4, #0]
 8006e90:	07d2      	lsls	r2, r2, #31
 8006e92:	d501      	bpl.n	8006e98 <_printf_float+0x1a8>
 8006e94:	3302      	adds	r3, #2
 8006e96:	e7f4      	b.n	8006e82 <_printf_float+0x192>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e7f2      	b.n	8006e82 <_printf_float+0x192>
 8006e9c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006ea0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ea2:	4299      	cmp	r1, r3
 8006ea4:	db05      	blt.n	8006eb2 <_printf_float+0x1c2>
 8006ea6:	6823      	ldr	r3, [r4, #0]
 8006ea8:	6121      	str	r1, [r4, #16]
 8006eaa:	07d8      	lsls	r0, r3, #31
 8006eac:	d5ea      	bpl.n	8006e84 <_printf_float+0x194>
 8006eae:	1c4b      	adds	r3, r1, #1
 8006eb0:	e7e7      	b.n	8006e82 <_printf_float+0x192>
 8006eb2:	2900      	cmp	r1, #0
 8006eb4:	bfd4      	ite	le
 8006eb6:	f1c1 0202 	rsble	r2, r1, #2
 8006eba:	2201      	movgt	r2, #1
 8006ebc:	4413      	add	r3, r2
 8006ebe:	e7e0      	b.n	8006e82 <_printf_float+0x192>
 8006ec0:	6823      	ldr	r3, [r4, #0]
 8006ec2:	055a      	lsls	r2, r3, #21
 8006ec4:	d407      	bmi.n	8006ed6 <_printf_float+0x1e6>
 8006ec6:	6923      	ldr	r3, [r4, #16]
 8006ec8:	4642      	mov	r2, r8
 8006eca:	4631      	mov	r1, r6
 8006ecc:	4628      	mov	r0, r5
 8006ece:	47b8      	blx	r7
 8006ed0:	3001      	adds	r0, #1
 8006ed2:	d12b      	bne.n	8006f2c <_printf_float+0x23c>
 8006ed4:	e767      	b.n	8006da6 <_printf_float+0xb6>
 8006ed6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006eda:	f240 80dd 	bls.w	8007098 <_printf_float+0x3a8>
 8006ede:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	f7f9 fe17 	bl	8000b18 <__aeabi_dcmpeq>
 8006eea:	2800      	cmp	r0, #0
 8006eec:	d033      	beq.n	8006f56 <_printf_float+0x266>
 8006eee:	4a37      	ldr	r2, [pc, #220]	@ (8006fcc <_printf_float+0x2dc>)
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	4631      	mov	r1, r6
 8006ef4:	4628      	mov	r0, r5
 8006ef6:	47b8      	blx	r7
 8006ef8:	3001      	adds	r0, #1
 8006efa:	f43f af54 	beq.w	8006da6 <_printf_float+0xb6>
 8006efe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006f02:	4543      	cmp	r3, r8
 8006f04:	db02      	blt.n	8006f0c <_printf_float+0x21c>
 8006f06:	6823      	ldr	r3, [r4, #0]
 8006f08:	07d8      	lsls	r0, r3, #31
 8006f0a:	d50f      	bpl.n	8006f2c <_printf_float+0x23c>
 8006f0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f10:	4631      	mov	r1, r6
 8006f12:	4628      	mov	r0, r5
 8006f14:	47b8      	blx	r7
 8006f16:	3001      	adds	r0, #1
 8006f18:	f43f af45 	beq.w	8006da6 <_printf_float+0xb6>
 8006f1c:	f04f 0900 	mov.w	r9, #0
 8006f20:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f24:	f104 0a1a 	add.w	sl, r4, #26
 8006f28:	45c8      	cmp	r8, r9
 8006f2a:	dc09      	bgt.n	8006f40 <_printf_float+0x250>
 8006f2c:	6823      	ldr	r3, [r4, #0]
 8006f2e:	079b      	lsls	r3, r3, #30
 8006f30:	f100 8103 	bmi.w	800713a <_printf_float+0x44a>
 8006f34:	68e0      	ldr	r0, [r4, #12]
 8006f36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f38:	4298      	cmp	r0, r3
 8006f3a:	bfb8      	it	lt
 8006f3c:	4618      	movlt	r0, r3
 8006f3e:	e734      	b.n	8006daa <_printf_float+0xba>
 8006f40:	2301      	movs	r3, #1
 8006f42:	4652      	mov	r2, sl
 8006f44:	4631      	mov	r1, r6
 8006f46:	4628      	mov	r0, r5
 8006f48:	47b8      	blx	r7
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	f43f af2b 	beq.w	8006da6 <_printf_float+0xb6>
 8006f50:	f109 0901 	add.w	r9, r9, #1
 8006f54:	e7e8      	b.n	8006f28 <_printf_float+0x238>
 8006f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	dc39      	bgt.n	8006fd0 <_printf_float+0x2e0>
 8006f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8006fcc <_printf_float+0x2dc>)
 8006f5e:	2301      	movs	r3, #1
 8006f60:	4631      	mov	r1, r6
 8006f62:	4628      	mov	r0, r5
 8006f64:	47b8      	blx	r7
 8006f66:	3001      	adds	r0, #1
 8006f68:	f43f af1d 	beq.w	8006da6 <_printf_float+0xb6>
 8006f6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006f70:	ea59 0303 	orrs.w	r3, r9, r3
 8006f74:	d102      	bne.n	8006f7c <_printf_float+0x28c>
 8006f76:	6823      	ldr	r3, [r4, #0]
 8006f78:	07d9      	lsls	r1, r3, #31
 8006f7a:	d5d7      	bpl.n	8006f2c <_printf_float+0x23c>
 8006f7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f80:	4631      	mov	r1, r6
 8006f82:	4628      	mov	r0, r5
 8006f84:	47b8      	blx	r7
 8006f86:	3001      	adds	r0, #1
 8006f88:	f43f af0d 	beq.w	8006da6 <_printf_float+0xb6>
 8006f8c:	f04f 0a00 	mov.w	sl, #0
 8006f90:	f104 0b1a 	add.w	fp, r4, #26
 8006f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f96:	425b      	negs	r3, r3
 8006f98:	4553      	cmp	r3, sl
 8006f9a:	dc01      	bgt.n	8006fa0 <_printf_float+0x2b0>
 8006f9c:	464b      	mov	r3, r9
 8006f9e:	e793      	b.n	8006ec8 <_printf_float+0x1d8>
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	465a      	mov	r2, fp
 8006fa4:	4631      	mov	r1, r6
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	47b8      	blx	r7
 8006faa:	3001      	adds	r0, #1
 8006fac:	f43f aefb 	beq.w	8006da6 <_printf_float+0xb6>
 8006fb0:	f10a 0a01 	add.w	sl, sl, #1
 8006fb4:	e7ee      	b.n	8006f94 <_printf_float+0x2a4>
 8006fb6:	bf00      	nop
 8006fb8:	7fefffff 	.word	0x7fefffff
 8006fbc:	0800986c 	.word	0x0800986c
 8006fc0:	08009868 	.word	0x08009868
 8006fc4:	08009874 	.word	0x08009874
 8006fc8:	08009870 	.word	0x08009870
 8006fcc:	08009878 	.word	0x08009878
 8006fd0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fd2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006fd6:	4553      	cmp	r3, sl
 8006fd8:	bfa8      	it	ge
 8006fda:	4653      	movge	r3, sl
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	4699      	mov	r9, r3
 8006fe0:	dc36      	bgt.n	8007050 <_printf_float+0x360>
 8006fe2:	f04f 0b00 	mov.w	fp, #0
 8006fe6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fea:	f104 021a 	add.w	r2, r4, #26
 8006fee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ff0:	9306      	str	r3, [sp, #24]
 8006ff2:	eba3 0309 	sub.w	r3, r3, r9
 8006ff6:	455b      	cmp	r3, fp
 8006ff8:	dc31      	bgt.n	800705e <_printf_float+0x36e>
 8006ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ffc:	459a      	cmp	sl, r3
 8006ffe:	dc3a      	bgt.n	8007076 <_printf_float+0x386>
 8007000:	6823      	ldr	r3, [r4, #0]
 8007002:	07da      	lsls	r2, r3, #31
 8007004:	d437      	bmi.n	8007076 <_printf_float+0x386>
 8007006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007008:	ebaa 0903 	sub.w	r9, sl, r3
 800700c:	9b06      	ldr	r3, [sp, #24]
 800700e:	ebaa 0303 	sub.w	r3, sl, r3
 8007012:	4599      	cmp	r9, r3
 8007014:	bfa8      	it	ge
 8007016:	4699      	movge	r9, r3
 8007018:	f1b9 0f00 	cmp.w	r9, #0
 800701c:	dc33      	bgt.n	8007086 <_printf_float+0x396>
 800701e:	f04f 0800 	mov.w	r8, #0
 8007022:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007026:	f104 0b1a 	add.w	fp, r4, #26
 800702a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800702c:	ebaa 0303 	sub.w	r3, sl, r3
 8007030:	eba3 0309 	sub.w	r3, r3, r9
 8007034:	4543      	cmp	r3, r8
 8007036:	f77f af79 	ble.w	8006f2c <_printf_float+0x23c>
 800703a:	2301      	movs	r3, #1
 800703c:	465a      	mov	r2, fp
 800703e:	4631      	mov	r1, r6
 8007040:	4628      	mov	r0, r5
 8007042:	47b8      	blx	r7
 8007044:	3001      	adds	r0, #1
 8007046:	f43f aeae 	beq.w	8006da6 <_printf_float+0xb6>
 800704a:	f108 0801 	add.w	r8, r8, #1
 800704e:	e7ec      	b.n	800702a <_printf_float+0x33a>
 8007050:	4642      	mov	r2, r8
 8007052:	4631      	mov	r1, r6
 8007054:	4628      	mov	r0, r5
 8007056:	47b8      	blx	r7
 8007058:	3001      	adds	r0, #1
 800705a:	d1c2      	bne.n	8006fe2 <_printf_float+0x2f2>
 800705c:	e6a3      	b.n	8006da6 <_printf_float+0xb6>
 800705e:	2301      	movs	r3, #1
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	9206      	str	r2, [sp, #24]
 8007066:	47b8      	blx	r7
 8007068:	3001      	adds	r0, #1
 800706a:	f43f ae9c 	beq.w	8006da6 <_printf_float+0xb6>
 800706e:	9a06      	ldr	r2, [sp, #24]
 8007070:	f10b 0b01 	add.w	fp, fp, #1
 8007074:	e7bb      	b.n	8006fee <_printf_float+0x2fe>
 8007076:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800707a:	4631      	mov	r1, r6
 800707c:	4628      	mov	r0, r5
 800707e:	47b8      	blx	r7
 8007080:	3001      	adds	r0, #1
 8007082:	d1c0      	bne.n	8007006 <_printf_float+0x316>
 8007084:	e68f      	b.n	8006da6 <_printf_float+0xb6>
 8007086:	9a06      	ldr	r2, [sp, #24]
 8007088:	464b      	mov	r3, r9
 800708a:	4442      	add	r2, r8
 800708c:	4631      	mov	r1, r6
 800708e:	4628      	mov	r0, r5
 8007090:	47b8      	blx	r7
 8007092:	3001      	adds	r0, #1
 8007094:	d1c3      	bne.n	800701e <_printf_float+0x32e>
 8007096:	e686      	b.n	8006da6 <_printf_float+0xb6>
 8007098:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800709c:	f1ba 0f01 	cmp.w	sl, #1
 80070a0:	dc01      	bgt.n	80070a6 <_printf_float+0x3b6>
 80070a2:	07db      	lsls	r3, r3, #31
 80070a4:	d536      	bpl.n	8007114 <_printf_float+0x424>
 80070a6:	2301      	movs	r3, #1
 80070a8:	4642      	mov	r2, r8
 80070aa:	4631      	mov	r1, r6
 80070ac:	4628      	mov	r0, r5
 80070ae:	47b8      	blx	r7
 80070b0:	3001      	adds	r0, #1
 80070b2:	f43f ae78 	beq.w	8006da6 <_printf_float+0xb6>
 80070b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070ba:	4631      	mov	r1, r6
 80070bc:	4628      	mov	r0, r5
 80070be:	47b8      	blx	r7
 80070c0:	3001      	adds	r0, #1
 80070c2:	f43f ae70 	beq.w	8006da6 <_printf_float+0xb6>
 80070c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80070ca:	2200      	movs	r2, #0
 80070cc:	2300      	movs	r3, #0
 80070ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070d2:	f7f9 fd21 	bl	8000b18 <__aeabi_dcmpeq>
 80070d6:	b9c0      	cbnz	r0, 800710a <_printf_float+0x41a>
 80070d8:	4653      	mov	r3, sl
 80070da:	f108 0201 	add.w	r2, r8, #1
 80070de:	4631      	mov	r1, r6
 80070e0:	4628      	mov	r0, r5
 80070e2:	47b8      	blx	r7
 80070e4:	3001      	adds	r0, #1
 80070e6:	d10c      	bne.n	8007102 <_printf_float+0x412>
 80070e8:	e65d      	b.n	8006da6 <_printf_float+0xb6>
 80070ea:	2301      	movs	r3, #1
 80070ec:	465a      	mov	r2, fp
 80070ee:	4631      	mov	r1, r6
 80070f0:	4628      	mov	r0, r5
 80070f2:	47b8      	blx	r7
 80070f4:	3001      	adds	r0, #1
 80070f6:	f43f ae56 	beq.w	8006da6 <_printf_float+0xb6>
 80070fa:	f108 0801 	add.w	r8, r8, #1
 80070fe:	45d0      	cmp	r8, sl
 8007100:	dbf3      	blt.n	80070ea <_printf_float+0x3fa>
 8007102:	464b      	mov	r3, r9
 8007104:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007108:	e6df      	b.n	8006eca <_printf_float+0x1da>
 800710a:	f04f 0800 	mov.w	r8, #0
 800710e:	f104 0b1a 	add.w	fp, r4, #26
 8007112:	e7f4      	b.n	80070fe <_printf_float+0x40e>
 8007114:	2301      	movs	r3, #1
 8007116:	4642      	mov	r2, r8
 8007118:	e7e1      	b.n	80070de <_printf_float+0x3ee>
 800711a:	2301      	movs	r3, #1
 800711c:	464a      	mov	r2, r9
 800711e:	4631      	mov	r1, r6
 8007120:	4628      	mov	r0, r5
 8007122:	47b8      	blx	r7
 8007124:	3001      	adds	r0, #1
 8007126:	f43f ae3e 	beq.w	8006da6 <_printf_float+0xb6>
 800712a:	f108 0801 	add.w	r8, r8, #1
 800712e:	68e3      	ldr	r3, [r4, #12]
 8007130:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007132:	1a5b      	subs	r3, r3, r1
 8007134:	4543      	cmp	r3, r8
 8007136:	dcf0      	bgt.n	800711a <_printf_float+0x42a>
 8007138:	e6fc      	b.n	8006f34 <_printf_float+0x244>
 800713a:	f04f 0800 	mov.w	r8, #0
 800713e:	f104 0919 	add.w	r9, r4, #25
 8007142:	e7f4      	b.n	800712e <_printf_float+0x43e>

08007144 <_printf_common>:
 8007144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007148:	4616      	mov	r6, r2
 800714a:	4698      	mov	r8, r3
 800714c:	688a      	ldr	r2, [r1, #8]
 800714e:	690b      	ldr	r3, [r1, #16]
 8007150:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007154:	4293      	cmp	r3, r2
 8007156:	bfb8      	it	lt
 8007158:	4613      	movlt	r3, r2
 800715a:	6033      	str	r3, [r6, #0]
 800715c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007160:	4607      	mov	r7, r0
 8007162:	460c      	mov	r4, r1
 8007164:	b10a      	cbz	r2, 800716a <_printf_common+0x26>
 8007166:	3301      	adds	r3, #1
 8007168:	6033      	str	r3, [r6, #0]
 800716a:	6823      	ldr	r3, [r4, #0]
 800716c:	0699      	lsls	r1, r3, #26
 800716e:	bf42      	ittt	mi
 8007170:	6833      	ldrmi	r3, [r6, #0]
 8007172:	3302      	addmi	r3, #2
 8007174:	6033      	strmi	r3, [r6, #0]
 8007176:	6825      	ldr	r5, [r4, #0]
 8007178:	f015 0506 	ands.w	r5, r5, #6
 800717c:	d106      	bne.n	800718c <_printf_common+0x48>
 800717e:	f104 0a19 	add.w	sl, r4, #25
 8007182:	68e3      	ldr	r3, [r4, #12]
 8007184:	6832      	ldr	r2, [r6, #0]
 8007186:	1a9b      	subs	r3, r3, r2
 8007188:	42ab      	cmp	r3, r5
 800718a:	dc26      	bgt.n	80071da <_printf_common+0x96>
 800718c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007190:	6822      	ldr	r2, [r4, #0]
 8007192:	3b00      	subs	r3, #0
 8007194:	bf18      	it	ne
 8007196:	2301      	movne	r3, #1
 8007198:	0692      	lsls	r2, r2, #26
 800719a:	d42b      	bmi.n	80071f4 <_printf_common+0xb0>
 800719c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80071a0:	4641      	mov	r1, r8
 80071a2:	4638      	mov	r0, r7
 80071a4:	47c8      	blx	r9
 80071a6:	3001      	adds	r0, #1
 80071a8:	d01e      	beq.n	80071e8 <_printf_common+0xa4>
 80071aa:	6823      	ldr	r3, [r4, #0]
 80071ac:	6922      	ldr	r2, [r4, #16]
 80071ae:	f003 0306 	and.w	r3, r3, #6
 80071b2:	2b04      	cmp	r3, #4
 80071b4:	bf02      	ittt	eq
 80071b6:	68e5      	ldreq	r5, [r4, #12]
 80071b8:	6833      	ldreq	r3, [r6, #0]
 80071ba:	1aed      	subeq	r5, r5, r3
 80071bc:	68a3      	ldr	r3, [r4, #8]
 80071be:	bf0c      	ite	eq
 80071c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071c4:	2500      	movne	r5, #0
 80071c6:	4293      	cmp	r3, r2
 80071c8:	bfc4      	itt	gt
 80071ca:	1a9b      	subgt	r3, r3, r2
 80071cc:	18ed      	addgt	r5, r5, r3
 80071ce:	2600      	movs	r6, #0
 80071d0:	341a      	adds	r4, #26
 80071d2:	42b5      	cmp	r5, r6
 80071d4:	d11a      	bne.n	800720c <_printf_common+0xc8>
 80071d6:	2000      	movs	r0, #0
 80071d8:	e008      	b.n	80071ec <_printf_common+0xa8>
 80071da:	2301      	movs	r3, #1
 80071dc:	4652      	mov	r2, sl
 80071de:	4641      	mov	r1, r8
 80071e0:	4638      	mov	r0, r7
 80071e2:	47c8      	blx	r9
 80071e4:	3001      	adds	r0, #1
 80071e6:	d103      	bne.n	80071f0 <_printf_common+0xac>
 80071e8:	f04f 30ff 	mov.w	r0, #4294967295
 80071ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f0:	3501      	adds	r5, #1
 80071f2:	e7c6      	b.n	8007182 <_printf_common+0x3e>
 80071f4:	18e1      	adds	r1, r4, r3
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	2030      	movs	r0, #48	@ 0x30
 80071fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071fe:	4422      	add	r2, r4
 8007200:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007204:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007208:	3302      	adds	r3, #2
 800720a:	e7c7      	b.n	800719c <_printf_common+0x58>
 800720c:	2301      	movs	r3, #1
 800720e:	4622      	mov	r2, r4
 8007210:	4641      	mov	r1, r8
 8007212:	4638      	mov	r0, r7
 8007214:	47c8      	blx	r9
 8007216:	3001      	adds	r0, #1
 8007218:	d0e6      	beq.n	80071e8 <_printf_common+0xa4>
 800721a:	3601      	adds	r6, #1
 800721c:	e7d9      	b.n	80071d2 <_printf_common+0x8e>
	...

08007220 <_printf_i>:
 8007220:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007224:	7e0f      	ldrb	r7, [r1, #24]
 8007226:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007228:	2f78      	cmp	r7, #120	@ 0x78
 800722a:	4691      	mov	r9, r2
 800722c:	4680      	mov	r8, r0
 800722e:	460c      	mov	r4, r1
 8007230:	469a      	mov	sl, r3
 8007232:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007236:	d807      	bhi.n	8007248 <_printf_i+0x28>
 8007238:	2f62      	cmp	r7, #98	@ 0x62
 800723a:	d80a      	bhi.n	8007252 <_printf_i+0x32>
 800723c:	2f00      	cmp	r7, #0
 800723e:	f000 80d1 	beq.w	80073e4 <_printf_i+0x1c4>
 8007242:	2f58      	cmp	r7, #88	@ 0x58
 8007244:	f000 80b8 	beq.w	80073b8 <_printf_i+0x198>
 8007248:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800724c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007250:	e03a      	b.n	80072c8 <_printf_i+0xa8>
 8007252:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007256:	2b15      	cmp	r3, #21
 8007258:	d8f6      	bhi.n	8007248 <_printf_i+0x28>
 800725a:	a101      	add	r1, pc, #4	@ (adr r1, 8007260 <_printf_i+0x40>)
 800725c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007260:	080072b9 	.word	0x080072b9
 8007264:	080072cd 	.word	0x080072cd
 8007268:	08007249 	.word	0x08007249
 800726c:	08007249 	.word	0x08007249
 8007270:	08007249 	.word	0x08007249
 8007274:	08007249 	.word	0x08007249
 8007278:	080072cd 	.word	0x080072cd
 800727c:	08007249 	.word	0x08007249
 8007280:	08007249 	.word	0x08007249
 8007284:	08007249 	.word	0x08007249
 8007288:	08007249 	.word	0x08007249
 800728c:	080073cb 	.word	0x080073cb
 8007290:	080072f7 	.word	0x080072f7
 8007294:	08007385 	.word	0x08007385
 8007298:	08007249 	.word	0x08007249
 800729c:	08007249 	.word	0x08007249
 80072a0:	080073ed 	.word	0x080073ed
 80072a4:	08007249 	.word	0x08007249
 80072a8:	080072f7 	.word	0x080072f7
 80072ac:	08007249 	.word	0x08007249
 80072b0:	08007249 	.word	0x08007249
 80072b4:	0800738d 	.word	0x0800738d
 80072b8:	6833      	ldr	r3, [r6, #0]
 80072ba:	1d1a      	adds	r2, r3, #4
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	6032      	str	r2, [r6, #0]
 80072c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80072c8:	2301      	movs	r3, #1
 80072ca:	e09c      	b.n	8007406 <_printf_i+0x1e6>
 80072cc:	6833      	ldr	r3, [r6, #0]
 80072ce:	6820      	ldr	r0, [r4, #0]
 80072d0:	1d19      	adds	r1, r3, #4
 80072d2:	6031      	str	r1, [r6, #0]
 80072d4:	0606      	lsls	r6, r0, #24
 80072d6:	d501      	bpl.n	80072dc <_printf_i+0xbc>
 80072d8:	681d      	ldr	r5, [r3, #0]
 80072da:	e003      	b.n	80072e4 <_printf_i+0xc4>
 80072dc:	0645      	lsls	r5, r0, #25
 80072de:	d5fb      	bpl.n	80072d8 <_printf_i+0xb8>
 80072e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072e4:	2d00      	cmp	r5, #0
 80072e6:	da03      	bge.n	80072f0 <_printf_i+0xd0>
 80072e8:	232d      	movs	r3, #45	@ 0x2d
 80072ea:	426d      	negs	r5, r5
 80072ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072f0:	4858      	ldr	r0, [pc, #352]	@ (8007454 <_printf_i+0x234>)
 80072f2:	230a      	movs	r3, #10
 80072f4:	e011      	b.n	800731a <_printf_i+0xfa>
 80072f6:	6821      	ldr	r1, [r4, #0]
 80072f8:	6833      	ldr	r3, [r6, #0]
 80072fa:	0608      	lsls	r0, r1, #24
 80072fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007300:	d402      	bmi.n	8007308 <_printf_i+0xe8>
 8007302:	0649      	lsls	r1, r1, #25
 8007304:	bf48      	it	mi
 8007306:	b2ad      	uxthmi	r5, r5
 8007308:	2f6f      	cmp	r7, #111	@ 0x6f
 800730a:	4852      	ldr	r0, [pc, #328]	@ (8007454 <_printf_i+0x234>)
 800730c:	6033      	str	r3, [r6, #0]
 800730e:	bf14      	ite	ne
 8007310:	230a      	movne	r3, #10
 8007312:	2308      	moveq	r3, #8
 8007314:	2100      	movs	r1, #0
 8007316:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800731a:	6866      	ldr	r6, [r4, #4]
 800731c:	60a6      	str	r6, [r4, #8]
 800731e:	2e00      	cmp	r6, #0
 8007320:	db05      	blt.n	800732e <_printf_i+0x10e>
 8007322:	6821      	ldr	r1, [r4, #0]
 8007324:	432e      	orrs	r6, r5
 8007326:	f021 0104 	bic.w	r1, r1, #4
 800732a:	6021      	str	r1, [r4, #0]
 800732c:	d04b      	beq.n	80073c6 <_printf_i+0x1a6>
 800732e:	4616      	mov	r6, r2
 8007330:	fbb5 f1f3 	udiv	r1, r5, r3
 8007334:	fb03 5711 	mls	r7, r3, r1, r5
 8007338:	5dc7      	ldrb	r7, [r0, r7]
 800733a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800733e:	462f      	mov	r7, r5
 8007340:	42bb      	cmp	r3, r7
 8007342:	460d      	mov	r5, r1
 8007344:	d9f4      	bls.n	8007330 <_printf_i+0x110>
 8007346:	2b08      	cmp	r3, #8
 8007348:	d10b      	bne.n	8007362 <_printf_i+0x142>
 800734a:	6823      	ldr	r3, [r4, #0]
 800734c:	07df      	lsls	r7, r3, #31
 800734e:	d508      	bpl.n	8007362 <_printf_i+0x142>
 8007350:	6923      	ldr	r3, [r4, #16]
 8007352:	6861      	ldr	r1, [r4, #4]
 8007354:	4299      	cmp	r1, r3
 8007356:	bfde      	ittt	le
 8007358:	2330      	movle	r3, #48	@ 0x30
 800735a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800735e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007362:	1b92      	subs	r2, r2, r6
 8007364:	6122      	str	r2, [r4, #16]
 8007366:	f8cd a000 	str.w	sl, [sp]
 800736a:	464b      	mov	r3, r9
 800736c:	aa03      	add	r2, sp, #12
 800736e:	4621      	mov	r1, r4
 8007370:	4640      	mov	r0, r8
 8007372:	f7ff fee7 	bl	8007144 <_printf_common>
 8007376:	3001      	adds	r0, #1
 8007378:	d14a      	bne.n	8007410 <_printf_i+0x1f0>
 800737a:	f04f 30ff 	mov.w	r0, #4294967295
 800737e:	b004      	add	sp, #16
 8007380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007384:	6823      	ldr	r3, [r4, #0]
 8007386:	f043 0320 	orr.w	r3, r3, #32
 800738a:	6023      	str	r3, [r4, #0]
 800738c:	4832      	ldr	r0, [pc, #200]	@ (8007458 <_printf_i+0x238>)
 800738e:	2778      	movs	r7, #120	@ 0x78
 8007390:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007394:	6823      	ldr	r3, [r4, #0]
 8007396:	6831      	ldr	r1, [r6, #0]
 8007398:	061f      	lsls	r7, r3, #24
 800739a:	f851 5b04 	ldr.w	r5, [r1], #4
 800739e:	d402      	bmi.n	80073a6 <_printf_i+0x186>
 80073a0:	065f      	lsls	r7, r3, #25
 80073a2:	bf48      	it	mi
 80073a4:	b2ad      	uxthmi	r5, r5
 80073a6:	6031      	str	r1, [r6, #0]
 80073a8:	07d9      	lsls	r1, r3, #31
 80073aa:	bf44      	itt	mi
 80073ac:	f043 0320 	orrmi.w	r3, r3, #32
 80073b0:	6023      	strmi	r3, [r4, #0]
 80073b2:	b11d      	cbz	r5, 80073bc <_printf_i+0x19c>
 80073b4:	2310      	movs	r3, #16
 80073b6:	e7ad      	b.n	8007314 <_printf_i+0xf4>
 80073b8:	4826      	ldr	r0, [pc, #152]	@ (8007454 <_printf_i+0x234>)
 80073ba:	e7e9      	b.n	8007390 <_printf_i+0x170>
 80073bc:	6823      	ldr	r3, [r4, #0]
 80073be:	f023 0320 	bic.w	r3, r3, #32
 80073c2:	6023      	str	r3, [r4, #0]
 80073c4:	e7f6      	b.n	80073b4 <_printf_i+0x194>
 80073c6:	4616      	mov	r6, r2
 80073c8:	e7bd      	b.n	8007346 <_printf_i+0x126>
 80073ca:	6833      	ldr	r3, [r6, #0]
 80073cc:	6825      	ldr	r5, [r4, #0]
 80073ce:	6961      	ldr	r1, [r4, #20]
 80073d0:	1d18      	adds	r0, r3, #4
 80073d2:	6030      	str	r0, [r6, #0]
 80073d4:	062e      	lsls	r6, r5, #24
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	d501      	bpl.n	80073de <_printf_i+0x1be>
 80073da:	6019      	str	r1, [r3, #0]
 80073dc:	e002      	b.n	80073e4 <_printf_i+0x1c4>
 80073de:	0668      	lsls	r0, r5, #25
 80073e0:	d5fb      	bpl.n	80073da <_printf_i+0x1ba>
 80073e2:	8019      	strh	r1, [r3, #0]
 80073e4:	2300      	movs	r3, #0
 80073e6:	6123      	str	r3, [r4, #16]
 80073e8:	4616      	mov	r6, r2
 80073ea:	e7bc      	b.n	8007366 <_printf_i+0x146>
 80073ec:	6833      	ldr	r3, [r6, #0]
 80073ee:	1d1a      	adds	r2, r3, #4
 80073f0:	6032      	str	r2, [r6, #0]
 80073f2:	681e      	ldr	r6, [r3, #0]
 80073f4:	6862      	ldr	r2, [r4, #4]
 80073f6:	2100      	movs	r1, #0
 80073f8:	4630      	mov	r0, r6
 80073fa:	f7f8 ff11 	bl	8000220 <memchr>
 80073fe:	b108      	cbz	r0, 8007404 <_printf_i+0x1e4>
 8007400:	1b80      	subs	r0, r0, r6
 8007402:	6060      	str	r0, [r4, #4]
 8007404:	6863      	ldr	r3, [r4, #4]
 8007406:	6123      	str	r3, [r4, #16]
 8007408:	2300      	movs	r3, #0
 800740a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800740e:	e7aa      	b.n	8007366 <_printf_i+0x146>
 8007410:	6923      	ldr	r3, [r4, #16]
 8007412:	4632      	mov	r2, r6
 8007414:	4649      	mov	r1, r9
 8007416:	4640      	mov	r0, r8
 8007418:	47d0      	blx	sl
 800741a:	3001      	adds	r0, #1
 800741c:	d0ad      	beq.n	800737a <_printf_i+0x15a>
 800741e:	6823      	ldr	r3, [r4, #0]
 8007420:	079b      	lsls	r3, r3, #30
 8007422:	d413      	bmi.n	800744c <_printf_i+0x22c>
 8007424:	68e0      	ldr	r0, [r4, #12]
 8007426:	9b03      	ldr	r3, [sp, #12]
 8007428:	4298      	cmp	r0, r3
 800742a:	bfb8      	it	lt
 800742c:	4618      	movlt	r0, r3
 800742e:	e7a6      	b.n	800737e <_printf_i+0x15e>
 8007430:	2301      	movs	r3, #1
 8007432:	4632      	mov	r2, r6
 8007434:	4649      	mov	r1, r9
 8007436:	4640      	mov	r0, r8
 8007438:	47d0      	blx	sl
 800743a:	3001      	adds	r0, #1
 800743c:	d09d      	beq.n	800737a <_printf_i+0x15a>
 800743e:	3501      	adds	r5, #1
 8007440:	68e3      	ldr	r3, [r4, #12]
 8007442:	9903      	ldr	r1, [sp, #12]
 8007444:	1a5b      	subs	r3, r3, r1
 8007446:	42ab      	cmp	r3, r5
 8007448:	dcf2      	bgt.n	8007430 <_printf_i+0x210>
 800744a:	e7eb      	b.n	8007424 <_printf_i+0x204>
 800744c:	2500      	movs	r5, #0
 800744e:	f104 0619 	add.w	r6, r4, #25
 8007452:	e7f5      	b.n	8007440 <_printf_i+0x220>
 8007454:	0800987a 	.word	0x0800987a
 8007458:	0800988b 	.word	0x0800988b

0800745c <std>:
 800745c:	2300      	movs	r3, #0
 800745e:	b510      	push	{r4, lr}
 8007460:	4604      	mov	r4, r0
 8007462:	e9c0 3300 	strd	r3, r3, [r0]
 8007466:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800746a:	6083      	str	r3, [r0, #8]
 800746c:	8181      	strh	r1, [r0, #12]
 800746e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007470:	81c2      	strh	r2, [r0, #14]
 8007472:	6183      	str	r3, [r0, #24]
 8007474:	4619      	mov	r1, r3
 8007476:	2208      	movs	r2, #8
 8007478:	305c      	adds	r0, #92	@ 0x5c
 800747a:	f000 f9f9 	bl	8007870 <memset>
 800747e:	4b0d      	ldr	r3, [pc, #52]	@ (80074b4 <std+0x58>)
 8007480:	6263      	str	r3, [r4, #36]	@ 0x24
 8007482:	4b0d      	ldr	r3, [pc, #52]	@ (80074b8 <std+0x5c>)
 8007484:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007486:	4b0d      	ldr	r3, [pc, #52]	@ (80074bc <std+0x60>)
 8007488:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800748a:	4b0d      	ldr	r3, [pc, #52]	@ (80074c0 <std+0x64>)
 800748c:	6323      	str	r3, [r4, #48]	@ 0x30
 800748e:	4b0d      	ldr	r3, [pc, #52]	@ (80074c4 <std+0x68>)
 8007490:	6224      	str	r4, [r4, #32]
 8007492:	429c      	cmp	r4, r3
 8007494:	d006      	beq.n	80074a4 <std+0x48>
 8007496:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800749a:	4294      	cmp	r4, r2
 800749c:	d002      	beq.n	80074a4 <std+0x48>
 800749e:	33d0      	adds	r3, #208	@ 0xd0
 80074a0:	429c      	cmp	r4, r3
 80074a2:	d105      	bne.n	80074b0 <std+0x54>
 80074a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80074a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074ac:	f000 ba5c 	b.w	8007968 <__retarget_lock_init_recursive>
 80074b0:	bd10      	pop	{r4, pc}
 80074b2:	bf00      	nop
 80074b4:	080076c1 	.word	0x080076c1
 80074b8:	080076e3 	.word	0x080076e3
 80074bc:	0800771b 	.word	0x0800771b
 80074c0:	0800773f 	.word	0x0800773f
 80074c4:	20000354 	.word	0x20000354

080074c8 <stdio_exit_handler>:
 80074c8:	4a02      	ldr	r2, [pc, #8]	@ (80074d4 <stdio_exit_handler+0xc>)
 80074ca:	4903      	ldr	r1, [pc, #12]	@ (80074d8 <stdio_exit_handler+0x10>)
 80074cc:	4803      	ldr	r0, [pc, #12]	@ (80074dc <stdio_exit_handler+0x14>)
 80074ce:	f000 b869 	b.w	80075a4 <_fwalk_sglue>
 80074d2:	bf00      	nop
 80074d4:	2000000c 	.word	0x2000000c
 80074d8:	080092a1 	.word	0x080092a1
 80074dc:	2000001c 	.word	0x2000001c

080074e0 <cleanup_stdio>:
 80074e0:	6841      	ldr	r1, [r0, #4]
 80074e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007514 <cleanup_stdio+0x34>)
 80074e4:	4299      	cmp	r1, r3
 80074e6:	b510      	push	{r4, lr}
 80074e8:	4604      	mov	r4, r0
 80074ea:	d001      	beq.n	80074f0 <cleanup_stdio+0x10>
 80074ec:	f001 fed8 	bl	80092a0 <_fflush_r>
 80074f0:	68a1      	ldr	r1, [r4, #8]
 80074f2:	4b09      	ldr	r3, [pc, #36]	@ (8007518 <cleanup_stdio+0x38>)
 80074f4:	4299      	cmp	r1, r3
 80074f6:	d002      	beq.n	80074fe <cleanup_stdio+0x1e>
 80074f8:	4620      	mov	r0, r4
 80074fa:	f001 fed1 	bl	80092a0 <_fflush_r>
 80074fe:	68e1      	ldr	r1, [r4, #12]
 8007500:	4b06      	ldr	r3, [pc, #24]	@ (800751c <cleanup_stdio+0x3c>)
 8007502:	4299      	cmp	r1, r3
 8007504:	d004      	beq.n	8007510 <cleanup_stdio+0x30>
 8007506:	4620      	mov	r0, r4
 8007508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800750c:	f001 bec8 	b.w	80092a0 <_fflush_r>
 8007510:	bd10      	pop	{r4, pc}
 8007512:	bf00      	nop
 8007514:	20000354 	.word	0x20000354
 8007518:	200003bc 	.word	0x200003bc
 800751c:	20000424 	.word	0x20000424

08007520 <global_stdio_init.part.0>:
 8007520:	b510      	push	{r4, lr}
 8007522:	4b0b      	ldr	r3, [pc, #44]	@ (8007550 <global_stdio_init.part.0+0x30>)
 8007524:	4c0b      	ldr	r4, [pc, #44]	@ (8007554 <global_stdio_init.part.0+0x34>)
 8007526:	4a0c      	ldr	r2, [pc, #48]	@ (8007558 <global_stdio_init.part.0+0x38>)
 8007528:	601a      	str	r2, [r3, #0]
 800752a:	4620      	mov	r0, r4
 800752c:	2200      	movs	r2, #0
 800752e:	2104      	movs	r1, #4
 8007530:	f7ff ff94 	bl	800745c <std>
 8007534:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007538:	2201      	movs	r2, #1
 800753a:	2109      	movs	r1, #9
 800753c:	f7ff ff8e 	bl	800745c <std>
 8007540:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007544:	2202      	movs	r2, #2
 8007546:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800754a:	2112      	movs	r1, #18
 800754c:	f7ff bf86 	b.w	800745c <std>
 8007550:	2000048c 	.word	0x2000048c
 8007554:	20000354 	.word	0x20000354
 8007558:	080074c9 	.word	0x080074c9

0800755c <__sfp_lock_acquire>:
 800755c:	4801      	ldr	r0, [pc, #4]	@ (8007564 <__sfp_lock_acquire+0x8>)
 800755e:	f000 ba04 	b.w	800796a <__retarget_lock_acquire_recursive>
 8007562:	bf00      	nop
 8007564:	20000495 	.word	0x20000495

08007568 <__sfp_lock_release>:
 8007568:	4801      	ldr	r0, [pc, #4]	@ (8007570 <__sfp_lock_release+0x8>)
 800756a:	f000 b9ff 	b.w	800796c <__retarget_lock_release_recursive>
 800756e:	bf00      	nop
 8007570:	20000495 	.word	0x20000495

08007574 <__sinit>:
 8007574:	b510      	push	{r4, lr}
 8007576:	4604      	mov	r4, r0
 8007578:	f7ff fff0 	bl	800755c <__sfp_lock_acquire>
 800757c:	6a23      	ldr	r3, [r4, #32]
 800757e:	b11b      	cbz	r3, 8007588 <__sinit+0x14>
 8007580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007584:	f7ff bff0 	b.w	8007568 <__sfp_lock_release>
 8007588:	4b04      	ldr	r3, [pc, #16]	@ (800759c <__sinit+0x28>)
 800758a:	6223      	str	r3, [r4, #32]
 800758c:	4b04      	ldr	r3, [pc, #16]	@ (80075a0 <__sinit+0x2c>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d1f5      	bne.n	8007580 <__sinit+0xc>
 8007594:	f7ff ffc4 	bl	8007520 <global_stdio_init.part.0>
 8007598:	e7f2      	b.n	8007580 <__sinit+0xc>
 800759a:	bf00      	nop
 800759c:	080074e1 	.word	0x080074e1
 80075a0:	2000048c 	.word	0x2000048c

080075a4 <_fwalk_sglue>:
 80075a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075a8:	4607      	mov	r7, r0
 80075aa:	4688      	mov	r8, r1
 80075ac:	4614      	mov	r4, r2
 80075ae:	2600      	movs	r6, #0
 80075b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075b4:	f1b9 0901 	subs.w	r9, r9, #1
 80075b8:	d505      	bpl.n	80075c6 <_fwalk_sglue+0x22>
 80075ba:	6824      	ldr	r4, [r4, #0]
 80075bc:	2c00      	cmp	r4, #0
 80075be:	d1f7      	bne.n	80075b0 <_fwalk_sglue+0xc>
 80075c0:	4630      	mov	r0, r6
 80075c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075c6:	89ab      	ldrh	r3, [r5, #12]
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d907      	bls.n	80075dc <_fwalk_sglue+0x38>
 80075cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075d0:	3301      	adds	r3, #1
 80075d2:	d003      	beq.n	80075dc <_fwalk_sglue+0x38>
 80075d4:	4629      	mov	r1, r5
 80075d6:	4638      	mov	r0, r7
 80075d8:	47c0      	blx	r8
 80075da:	4306      	orrs	r6, r0
 80075dc:	3568      	adds	r5, #104	@ 0x68
 80075de:	e7e9      	b.n	80075b4 <_fwalk_sglue+0x10>

080075e0 <iprintf>:
 80075e0:	b40f      	push	{r0, r1, r2, r3}
 80075e2:	b507      	push	{r0, r1, r2, lr}
 80075e4:	4906      	ldr	r1, [pc, #24]	@ (8007600 <iprintf+0x20>)
 80075e6:	ab04      	add	r3, sp, #16
 80075e8:	6808      	ldr	r0, [r1, #0]
 80075ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80075ee:	6881      	ldr	r1, [r0, #8]
 80075f0:	9301      	str	r3, [sp, #4]
 80075f2:	f001 fcb9 	bl	8008f68 <_vfiprintf_r>
 80075f6:	b003      	add	sp, #12
 80075f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80075fc:	b004      	add	sp, #16
 80075fe:	4770      	bx	lr
 8007600:	20000018 	.word	0x20000018

08007604 <_puts_r>:
 8007604:	6a03      	ldr	r3, [r0, #32]
 8007606:	b570      	push	{r4, r5, r6, lr}
 8007608:	6884      	ldr	r4, [r0, #8]
 800760a:	4605      	mov	r5, r0
 800760c:	460e      	mov	r6, r1
 800760e:	b90b      	cbnz	r3, 8007614 <_puts_r+0x10>
 8007610:	f7ff ffb0 	bl	8007574 <__sinit>
 8007614:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007616:	07db      	lsls	r3, r3, #31
 8007618:	d405      	bmi.n	8007626 <_puts_r+0x22>
 800761a:	89a3      	ldrh	r3, [r4, #12]
 800761c:	0598      	lsls	r0, r3, #22
 800761e:	d402      	bmi.n	8007626 <_puts_r+0x22>
 8007620:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007622:	f000 f9a2 	bl	800796a <__retarget_lock_acquire_recursive>
 8007626:	89a3      	ldrh	r3, [r4, #12]
 8007628:	0719      	lsls	r1, r3, #28
 800762a:	d502      	bpl.n	8007632 <_puts_r+0x2e>
 800762c:	6923      	ldr	r3, [r4, #16]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d135      	bne.n	800769e <_puts_r+0x9a>
 8007632:	4621      	mov	r1, r4
 8007634:	4628      	mov	r0, r5
 8007636:	f000 f8c5 	bl	80077c4 <__swsetup_r>
 800763a:	b380      	cbz	r0, 800769e <_puts_r+0x9a>
 800763c:	f04f 35ff 	mov.w	r5, #4294967295
 8007640:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007642:	07da      	lsls	r2, r3, #31
 8007644:	d405      	bmi.n	8007652 <_puts_r+0x4e>
 8007646:	89a3      	ldrh	r3, [r4, #12]
 8007648:	059b      	lsls	r3, r3, #22
 800764a:	d402      	bmi.n	8007652 <_puts_r+0x4e>
 800764c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800764e:	f000 f98d 	bl	800796c <__retarget_lock_release_recursive>
 8007652:	4628      	mov	r0, r5
 8007654:	bd70      	pop	{r4, r5, r6, pc}
 8007656:	2b00      	cmp	r3, #0
 8007658:	da04      	bge.n	8007664 <_puts_r+0x60>
 800765a:	69a2      	ldr	r2, [r4, #24]
 800765c:	429a      	cmp	r2, r3
 800765e:	dc17      	bgt.n	8007690 <_puts_r+0x8c>
 8007660:	290a      	cmp	r1, #10
 8007662:	d015      	beq.n	8007690 <_puts_r+0x8c>
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	1c5a      	adds	r2, r3, #1
 8007668:	6022      	str	r2, [r4, #0]
 800766a:	7019      	strb	r1, [r3, #0]
 800766c:	68a3      	ldr	r3, [r4, #8]
 800766e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007672:	3b01      	subs	r3, #1
 8007674:	60a3      	str	r3, [r4, #8]
 8007676:	2900      	cmp	r1, #0
 8007678:	d1ed      	bne.n	8007656 <_puts_r+0x52>
 800767a:	2b00      	cmp	r3, #0
 800767c:	da11      	bge.n	80076a2 <_puts_r+0x9e>
 800767e:	4622      	mov	r2, r4
 8007680:	210a      	movs	r1, #10
 8007682:	4628      	mov	r0, r5
 8007684:	f000 f85f 	bl	8007746 <__swbuf_r>
 8007688:	3001      	adds	r0, #1
 800768a:	d0d7      	beq.n	800763c <_puts_r+0x38>
 800768c:	250a      	movs	r5, #10
 800768e:	e7d7      	b.n	8007640 <_puts_r+0x3c>
 8007690:	4622      	mov	r2, r4
 8007692:	4628      	mov	r0, r5
 8007694:	f000 f857 	bl	8007746 <__swbuf_r>
 8007698:	3001      	adds	r0, #1
 800769a:	d1e7      	bne.n	800766c <_puts_r+0x68>
 800769c:	e7ce      	b.n	800763c <_puts_r+0x38>
 800769e:	3e01      	subs	r6, #1
 80076a0:	e7e4      	b.n	800766c <_puts_r+0x68>
 80076a2:	6823      	ldr	r3, [r4, #0]
 80076a4:	1c5a      	adds	r2, r3, #1
 80076a6:	6022      	str	r2, [r4, #0]
 80076a8:	220a      	movs	r2, #10
 80076aa:	701a      	strb	r2, [r3, #0]
 80076ac:	e7ee      	b.n	800768c <_puts_r+0x88>
	...

080076b0 <puts>:
 80076b0:	4b02      	ldr	r3, [pc, #8]	@ (80076bc <puts+0xc>)
 80076b2:	4601      	mov	r1, r0
 80076b4:	6818      	ldr	r0, [r3, #0]
 80076b6:	f7ff bfa5 	b.w	8007604 <_puts_r>
 80076ba:	bf00      	nop
 80076bc:	20000018 	.word	0x20000018

080076c0 <__sread>:
 80076c0:	b510      	push	{r4, lr}
 80076c2:	460c      	mov	r4, r1
 80076c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076c8:	f000 f900 	bl	80078cc <_read_r>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	bfab      	itete	ge
 80076d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80076d2:	89a3      	ldrhlt	r3, [r4, #12]
 80076d4:	181b      	addge	r3, r3, r0
 80076d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80076da:	bfac      	ite	ge
 80076dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80076de:	81a3      	strhlt	r3, [r4, #12]
 80076e0:	bd10      	pop	{r4, pc}

080076e2 <__swrite>:
 80076e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076e6:	461f      	mov	r7, r3
 80076e8:	898b      	ldrh	r3, [r1, #12]
 80076ea:	05db      	lsls	r3, r3, #23
 80076ec:	4605      	mov	r5, r0
 80076ee:	460c      	mov	r4, r1
 80076f0:	4616      	mov	r6, r2
 80076f2:	d505      	bpl.n	8007700 <__swrite+0x1e>
 80076f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076f8:	2302      	movs	r3, #2
 80076fa:	2200      	movs	r2, #0
 80076fc:	f000 f8d4 	bl	80078a8 <_lseek_r>
 8007700:	89a3      	ldrh	r3, [r4, #12]
 8007702:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007706:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800770a:	81a3      	strh	r3, [r4, #12]
 800770c:	4632      	mov	r2, r6
 800770e:	463b      	mov	r3, r7
 8007710:	4628      	mov	r0, r5
 8007712:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007716:	f000 b8eb 	b.w	80078f0 <_write_r>

0800771a <__sseek>:
 800771a:	b510      	push	{r4, lr}
 800771c:	460c      	mov	r4, r1
 800771e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007722:	f000 f8c1 	bl	80078a8 <_lseek_r>
 8007726:	1c43      	adds	r3, r0, #1
 8007728:	89a3      	ldrh	r3, [r4, #12]
 800772a:	bf15      	itete	ne
 800772c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800772e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007732:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007736:	81a3      	strheq	r3, [r4, #12]
 8007738:	bf18      	it	ne
 800773a:	81a3      	strhne	r3, [r4, #12]
 800773c:	bd10      	pop	{r4, pc}

0800773e <__sclose>:
 800773e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007742:	f000 b8a1 	b.w	8007888 <_close_r>

08007746 <__swbuf_r>:
 8007746:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007748:	460e      	mov	r6, r1
 800774a:	4614      	mov	r4, r2
 800774c:	4605      	mov	r5, r0
 800774e:	b118      	cbz	r0, 8007758 <__swbuf_r+0x12>
 8007750:	6a03      	ldr	r3, [r0, #32]
 8007752:	b90b      	cbnz	r3, 8007758 <__swbuf_r+0x12>
 8007754:	f7ff ff0e 	bl	8007574 <__sinit>
 8007758:	69a3      	ldr	r3, [r4, #24]
 800775a:	60a3      	str	r3, [r4, #8]
 800775c:	89a3      	ldrh	r3, [r4, #12]
 800775e:	071a      	lsls	r2, r3, #28
 8007760:	d501      	bpl.n	8007766 <__swbuf_r+0x20>
 8007762:	6923      	ldr	r3, [r4, #16]
 8007764:	b943      	cbnz	r3, 8007778 <__swbuf_r+0x32>
 8007766:	4621      	mov	r1, r4
 8007768:	4628      	mov	r0, r5
 800776a:	f000 f82b 	bl	80077c4 <__swsetup_r>
 800776e:	b118      	cbz	r0, 8007778 <__swbuf_r+0x32>
 8007770:	f04f 37ff 	mov.w	r7, #4294967295
 8007774:	4638      	mov	r0, r7
 8007776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007778:	6823      	ldr	r3, [r4, #0]
 800777a:	6922      	ldr	r2, [r4, #16]
 800777c:	1a98      	subs	r0, r3, r2
 800777e:	6963      	ldr	r3, [r4, #20]
 8007780:	b2f6      	uxtb	r6, r6
 8007782:	4283      	cmp	r3, r0
 8007784:	4637      	mov	r7, r6
 8007786:	dc05      	bgt.n	8007794 <__swbuf_r+0x4e>
 8007788:	4621      	mov	r1, r4
 800778a:	4628      	mov	r0, r5
 800778c:	f001 fd88 	bl	80092a0 <_fflush_r>
 8007790:	2800      	cmp	r0, #0
 8007792:	d1ed      	bne.n	8007770 <__swbuf_r+0x2a>
 8007794:	68a3      	ldr	r3, [r4, #8]
 8007796:	3b01      	subs	r3, #1
 8007798:	60a3      	str	r3, [r4, #8]
 800779a:	6823      	ldr	r3, [r4, #0]
 800779c:	1c5a      	adds	r2, r3, #1
 800779e:	6022      	str	r2, [r4, #0]
 80077a0:	701e      	strb	r6, [r3, #0]
 80077a2:	6962      	ldr	r2, [r4, #20]
 80077a4:	1c43      	adds	r3, r0, #1
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d004      	beq.n	80077b4 <__swbuf_r+0x6e>
 80077aa:	89a3      	ldrh	r3, [r4, #12]
 80077ac:	07db      	lsls	r3, r3, #31
 80077ae:	d5e1      	bpl.n	8007774 <__swbuf_r+0x2e>
 80077b0:	2e0a      	cmp	r6, #10
 80077b2:	d1df      	bne.n	8007774 <__swbuf_r+0x2e>
 80077b4:	4621      	mov	r1, r4
 80077b6:	4628      	mov	r0, r5
 80077b8:	f001 fd72 	bl	80092a0 <_fflush_r>
 80077bc:	2800      	cmp	r0, #0
 80077be:	d0d9      	beq.n	8007774 <__swbuf_r+0x2e>
 80077c0:	e7d6      	b.n	8007770 <__swbuf_r+0x2a>
	...

080077c4 <__swsetup_r>:
 80077c4:	b538      	push	{r3, r4, r5, lr}
 80077c6:	4b29      	ldr	r3, [pc, #164]	@ (800786c <__swsetup_r+0xa8>)
 80077c8:	4605      	mov	r5, r0
 80077ca:	6818      	ldr	r0, [r3, #0]
 80077cc:	460c      	mov	r4, r1
 80077ce:	b118      	cbz	r0, 80077d8 <__swsetup_r+0x14>
 80077d0:	6a03      	ldr	r3, [r0, #32]
 80077d2:	b90b      	cbnz	r3, 80077d8 <__swsetup_r+0x14>
 80077d4:	f7ff fece 	bl	8007574 <__sinit>
 80077d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077dc:	0719      	lsls	r1, r3, #28
 80077de:	d422      	bmi.n	8007826 <__swsetup_r+0x62>
 80077e0:	06da      	lsls	r2, r3, #27
 80077e2:	d407      	bmi.n	80077f4 <__swsetup_r+0x30>
 80077e4:	2209      	movs	r2, #9
 80077e6:	602a      	str	r2, [r5, #0]
 80077e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077ec:	81a3      	strh	r3, [r4, #12]
 80077ee:	f04f 30ff 	mov.w	r0, #4294967295
 80077f2:	e033      	b.n	800785c <__swsetup_r+0x98>
 80077f4:	0758      	lsls	r0, r3, #29
 80077f6:	d512      	bpl.n	800781e <__swsetup_r+0x5a>
 80077f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077fa:	b141      	cbz	r1, 800780e <__swsetup_r+0x4a>
 80077fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007800:	4299      	cmp	r1, r3
 8007802:	d002      	beq.n	800780a <__swsetup_r+0x46>
 8007804:	4628      	mov	r0, r5
 8007806:	f000 ff0b 	bl	8008620 <_free_r>
 800780a:	2300      	movs	r3, #0
 800780c:	6363      	str	r3, [r4, #52]	@ 0x34
 800780e:	89a3      	ldrh	r3, [r4, #12]
 8007810:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007814:	81a3      	strh	r3, [r4, #12]
 8007816:	2300      	movs	r3, #0
 8007818:	6063      	str	r3, [r4, #4]
 800781a:	6923      	ldr	r3, [r4, #16]
 800781c:	6023      	str	r3, [r4, #0]
 800781e:	89a3      	ldrh	r3, [r4, #12]
 8007820:	f043 0308 	orr.w	r3, r3, #8
 8007824:	81a3      	strh	r3, [r4, #12]
 8007826:	6923      	ldr	r3, [r4, #16]
 8007828:	b94b      	cbnz	r3, 800783e <__swsetup_r+0x7a>
 800782a:	89a3      	ldrh	r3, [r4, #12]
 800782c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007830:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007834:	d003      	beq.n	800783e <__swsetup_r+0x7a>
 8007836:	4621      	mov	r1, r4
 8007838:	4628      	mov	r0, r5
 800783a:	f001 fd7f 	bl	800933c <__smakebuf_r>
 800783e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007842:	f013 0201 	ands.w	r2, r3, #1
 8007846:	d00a      	beq.n	800785e <__swsetup_r+0x9a>
 8007848:	2200      	movs	r2, #0
 800784a:	60a2      	str	r2, [r4, #8]
 800784c:	6962      	ldr	r2, [r4, #20]
 800784e:	4252      	negs	r2, r2
 8007850:	61a2      	str	r2, [r4, #24]
 8007852:	6922      	ldr	r2, [r4, #16]
 8007854:	b942      	cbnz	r2, 8007868 <__swsetup_r+0xa4>
 8007856:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800785a:	d1c5      	bne.n	80077e8 <__swsetup_r+0x24>
 800785c:	bd38      	pop	{r3, r4, r5, pc}
 800785e:	0799      	lsls	r1, r3, #30
 8007860:	bf58      	it	pl
 8007862:	6962      	ldrpl	r2, [r4, #20]
 8007864:	60a2      	str	r2, [r4, #8]
 8007866:	e7f4      	b.n	8007852 <__swsetup_r+0x8e>
 8007868:	2000      	movs	r0, #0
 800786a:	e7f7      	b.n	800785c <__swsetup_r+0x98>
 800786c:	20000018 	.word	0x20000018

08007870 <memset>:
 8007870:	4402      	add	r2, r0
 8007872:	4603      	mov	r3, r0
 8007874:	4293      	cmp	r3, r2
 8007876:	d100      	bne.n	800787a <memset+0xa>
 8007878:	4770      	bx	lr
 800787a:	f803 1b01 	strb.w	r1, [r3], #1
 800787e:	e7f9      	b.n	8007874 <memset+0x4>

08007880 <_localeconv_r>:
 8007880:	4800      	ldr	r0, [pc, #0]	@ (8007884 <_localeconv_r+0x4>)
 8007882:	4770      	bx	lr
 8007884:	20000158 	.word	0x20000158

08007888 <_close_r>:
 8007888:	b538      	push	{r3, r4, r5, lr}
 800788a:	4d06      	ldr	r5, [pc, #24]	@ (80078a4 <_close_r+0x1c>)
 800788c:	2300      	movs	r3, #0
 800788e:	4604      	mov	r4, r0
 8007890:	4608      	mov	r0, r1
 8007892:	602b      	str	r3, [r5, #0]
 8007894:	f7fb fe8f 	bl	80035b6 <_close>
 8007898:	1c43      	adds	r3, r0, #1
 800789a:	d102      	bne.n	80078a2 <_close_r+0x1a>
 800789c:	682b      	ldr	r3, [r5, #0]
 800789e:	b103      	cbz	r3, 80078a2 <_close_r+0x1a>
 80078a0:	6023      	str	r3, [r4, #0]
 80078a2:	bd38      	pop	{r3, r4, r5, pc}
 80078a4:	20000490 	.word	0x20000490

080078a8 <_lseek_r>:
 80078a8:	b538      	push	{r3, r4, r5, lr}
 80078aa:	4d07      	ldr	r5, [pc, #28]	@ (80078c8 <_lseek_r+0x20>)
 80078ac:	4604      	mov	r4, r0
 80078ae:	4608      	mov	r0, r1
 80078b0:	4611      	mov	r1, r2
 80078b2:	2200      	movs	r2, #0
 80078b4:	602a      	str	r2, [r5, #0]
 80078b6:	461a      	mov	r2, r3
 80078b8:	f7fb fea4 	bl	8003604 <_lseek>
 80078bc:	1c43      	adds	r3, r0, #1
 80078be:	d102      	bne.n	80078c6 <_lseek_r+0x1e>
 80078c0:	682b      	ldr	r3, [r5, #0]
 80078c2:	b103      	cbz	r3, 80078c6 <_lseek_r+0x1e>
 80078c4:	6023      	str	r3, [r4, #0]
 80078c6:	bd38      	pop	{r3, r4, r5, pc}
 80078c8:	20000490 	.word	0x20000490

080078cc <_read_r>:
 80078cc:	b538      	push	{r3, r4, r5, lr}
 80078ce:	4d07      	ldr	r5, [pc, #28]	@ (80078ec <_read_r+0x20>)
 80078d0:	4604      	mov	r4, r0
 80078d2:	4608      	mov	r0, r1
 80078d4:	4611      	mov	r1, r2
 80078d6:	2200      	movs	r2, #0
 80078d8:	602a      	str	r2, [r5, #0]
 80078da:	461a      	mov	r2, r3
 80078dc:	f7fb fe32 	bl	8003544 <_read>
 80078e0:	1c43      	adds	r3, r0, #1
 80078e2:	d102      	bne.n	80078ea <_read_r+0x1e>
 80078e4:	682b      	ldr	r3, [r5, #0]
 80078e6:	b103      	cbz	r3, 80078ea <_read_r+0x1e>
 80078e8:	6023      	str	r3, [r4, #0]
 80078ea:	bd38      	pop	{r3, r4, r5, pc}
 80078ec:	20000490 	.word	0x20000490

080078f0 <_write_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4d07      	ldr	r5, [pc, #28]	@ (8007910 <_write_r+0x20>)
 80078f4:	4604      	mov	r4, r0
 80078f6:	4608      	mov	r0, r1
 80078f8:	4611      	mov	r1, r2
 80078fa:	2200      	movs	r2, #0
 80078fc:	602a      	str	r2, [r5, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	f7fb fe3d 	bl	800357e <_write>
 8007904:	1c43      	adds	r3, r0, #1
 8007906:	d102      	bne.n	800790e <_write_r+0x1e>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	b103      	cbz	r3, 800790e <_write_r+0x1e>
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	bd38      	pop	{r3, r4, r5, pc}
 8007910:	20000490 	.word	0x20000490

08007914 <__errno>:
 8007914:	4b01      	ldr	r3, [pc, #4]	@ (800791c <__errno+0x8>)
 8007916:	6818      	ldr	r0, [r3, #0]
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop
 800791c:	20000018 	.word	0x20000018

08007920 <__libc_init_array>:
 8007920:	b570      	push	{r4, r5, r6, lr}
 8007922:	4d0d      	ldr	r5, [pc, #52]	@ (8007958 <__libc_init_array+0x38>)
 8007924:	4c0d      	ldr	r4, [pc, #52]	@ (800795c <__libc_init_array+0x3c>)
 8007926:	1b64      	subs	r4, r4, r5
 8007928:	10a4      	asrs	r4, r4, #2
 800792a:	2600      	movs	r6, #0
 800792c:	42a6      	cmp	r6, r4
 800792e:	d109      	bne.n	8007944 <__libc_init_array+0x24>
 8007930:	4d0b      	ldr	r5, [pc, #44]	@ (8007960 <__libc_init_array+0x40>)
 8007932:	4c0c      	ldr	r4, [pc, #48]	@ (8007964 <__libc_init_array+0x44>)
 8007934:	f001 fe2e 	bl	8009594 <_init>
 8007938:	1b64      	subs	r4, r4, r5
 800793a:	10a4      	asrs	r4, r4, #2
 800793c:	2600      	movs	r6, #0
 800793e:	42a6      	cmp	r6, r4
 8007940:	d105      	bne.n	800794e <__libc_init_array+0x2e>
 8007942:	bd70      	pop	{r4, r5, r6, pc}
 8007944:	f855 3b04 	ldr.w	r3, [r5], #4
 8007948:	4798      	blx	r3
 800794a:	3601      	adds	r6, #1
 800794c:	e7ee      	b.n	800792c <__libc_init_array+0xc>
 800794e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007952:	4798      	blx	r3
 8007954:	3601      	adds	r6, #1
 8007956:	e7f2      	b.n	800793e <__libc_init_array+0x1e>
 8007958:	08009be4 	.word	0x08009be4
 800795c:	08009be4 	.word	0x08009be4
 8007960:	08009be4 	.word	0x08009be4
 8007964:	08009be8 	.word	0x08009be8

08007968 <__retarget_lock_init_recursive>:
 8007968:	4770      	bx	lr

0800796a <__retarget_lock_acquire_recursive>:
 800796a:	4770      	bx	lr

0800796c <__retarget_lock_release_recursive>:
 800796c:	4770      	bx	lr

0800796e <quorem>:
 800796e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007972:	6903      	ldr	r3, [r0, #16]
 8007974:	690c      	ldr	r4, [r1, #16]
 8007976:	42a3      	cmp	r3, r4
 8007978:	4607      	mov	r7, r0
 800797a:	db7e      	blt.n	8007a7a <quorem+0x10c>
 800797c:	3c01      	subs	r4, #1
 800797e:	f101 0814 	add.w	r8, r1, #20
 8007982:	00a3      	lsls	r3, r4, #2
 8007984:	f100 0514 	add.w	r5, r0, #20
 8007988:	9300      	str	r3, [sp, #0]
 800798a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800798e:	9301      	str	r3, [sp, #4]
 8007990:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007994:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007998:	3301      	adds	r3, #1
 800799a:	429a      	cmp	r2, r3
 800799c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80079a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80079a4:	d32e      	bcc.n	8007a04 <quorem+0x96>
 80079a6:	f04f 0a00 	mov.w	sl, #0
 80079aa:	46c4      	mov	ip, r8
 80079ac:	46ae      	mov	lr, r5
 80079ae:	46d3      	mov	fp, sl
 80079b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80079b4:	b298      	uxth	r0, r3
 80079b6:	fb06 a000 	mla	r0, r6, r0, sl
 80079ba:	0c02      	lsrs	r2, r0, #16
 80079bc:	0c1b      	lsrs	r3, r3, #16
 80079be:	fb06 2303 	mla	r3, r6, r3, r2
 80079c2:	f8de 2000 	ldr.w	r2, [lr]
 80079c6:	b280      	uxth	r0, r0
 80079c8:	b292      	uxth	r2, r2
 80079ca:	1a12      	subs	r2, r2, r0
 80079cc:	445a      	add	r2, fp
 80079ce:	f8de 0000 	ldr.w	r0, [lr]
 80079d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80079dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80079e0:	b292      	uxth	r2, r2
 80079e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80079e6:	45e1      	cmp	r9, ip
 80079e8:	f84e 2b04 	str.w	r2, [lr], #4
 80079ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80079f0:	d2de      	bcs.n	80079b0 <quorem+0x42>
 80079f2:	9b00      	ldr	r3, [sp, #0]
 80079f4:	58eb      	ldr	r3, [r5, r3]
 80079f6:	b92b      	cbnz	r3, 8007a04 <quorem+0x96>
 80079f8:	9b01      	ldr	r3, [sp, #4]
 80079fa:	3b04      	subs	r3, #4
 80079fc:	429d      	cmp	r5, r3
 80079fe:	461a      	mov	r2, r3
 8007a00:	d32f      	bcc.n	8007a62 <quorem+0xf4>
 8007a02:	613c      	str	r4, [r7, #16]
 8007a04:	4638      	mov	r0, r7
 8007a06:	f001 f97d 	bl	8008d04 <__mcmp>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	db25      	blt.n	8007a5a <quorem+0xec>
 8007a0e:	4629      	mov	r1, r5
 8007a10:	2000      	movs	r0, #0
 8007a12:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a16:	f8d1 c000 	ldr.w	ip, [r1]
 8007a1a:	fa1f fe82 	uxth.w	lr, r2
 8007a1e:	fa1f f38c 	uxth.w	r3, ip
 8007a22:	eba3 030e 	sub.w	r3, r3, lr
 8007a26:	4403      	add	r3, r0
 8007a28:	0c12      	lsrs	r2, r2, #16
 8007a2a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a2e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a38:	45c1      	cmp	r9, r8
 8007a3a:	f841 3b04 	str.w	r3, [r1], #4
 8007a3e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a42:	d2e6      	bcs.n	8007a12 <quorem+0xa4>
 8007a44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a4c:	b922      	cbnz	r2, 8007a58 <quorem+0xea>
 8007a4e:	3b04      	subs	r3, #4
 8007a50:	429d      	cmp	r5, r3
 8007a52:	461a      	mov	r2, r3
 8007a54:	d30b      	bcc.n	8007a6e <quorem+0x100>
 8007a56:	613c      	str	r4, [r7, #16]
 8007a58:	3601      	adds	r6, #1
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	b003      	add	sp, #12
 8007a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a62:	6812      	ldr	r2, [r2, #0]
 8007a64:	3b04      	subs	r3, #4
 8007a66:	2a00      	cmp	r2, #0
 8007a68:	d1cb      	bne.n	8007a02 <quorem+0x94>
 8007a6a:	3c01      	subs	r4, #1
 8007a6c:	e7c6      	b.n	80079fc <quorem+0x8e>
 8007a6e:	6812      	ldr	r2, [r2, #0]
 8007a70:	3b04      	subs	r3, #4
 8007a72:	2a00      	cmp	r2, #0
 8007a74:	d1ef      	bne.n	8007a56 <quorem+0xe8>
 8007a76:	3c01      	subs	r4, #1
 8007a78:	e7ea      	b.n	8007a50 <quorem+0xe2>
 8007a7a:	2000      	movs	r0, #0
 8007a7c:	e7ee      	b.n	8007a5c <quorem+0xee>
	...

08007a80 <_dtoa_r>:
 8007a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a84:	69c7      	ldr	r7, [r0, #28]
 8007a86:	b097      	sub	sp, #92	@ 0x5c
 8007a88:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007a8c:	ec55 4b10 	vmov	r4, r5, d0
 8007a90:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007a92:	9107      	str	r1, [sp, #28]
 8007a94:	4681      	mov	r9, r0
 8007a96:	920c      	str	r2, [sp, #48]	@ 0x30
 8007a98:	9311      	str	r3, [sp, #68]	@ 0x44
 8007a9a:	b97f      	cbnz	r7, 8007abc <_dtoa_r+0x3c>
 8007a9c:	2010      	movs	r0, #16
 8007a9e:	f000 fe09 	bl	80086b4 <malloc>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	f8c9 001c 	str.w	r0, [r9, #28]
 8007aa8:	b920      	cbnz	r0, 8007ab4 <_dtoa_r+0x34>
 8007aaa:	4ba9      	ldr	r3, [pc, #676]	@ (8007d50 <_dtoa_r+0x2d0>)
 8007aac:	21ef      	movs	r1, #239	@ 0xef
 8007aae:	48a9      	ldr	r0, [pc, #676]	@ (8007d54 <_dtoa_r+0x2d4>)
 8007ab0:	f001 fcc0 	bl	8009434 <__assert_func>
 8007ab4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007ab8:	6007      	str	r7, [r0, #0]
 8007aba:	60c7      	str	r7, [r0, #12]
 8007abc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ac0:	6819      	ldr	r1, [r3, #0]
 8007ac2:	b159      	cbz	r1, 8007adc <_dtoa_r+0x5c>
 8007ac4:	685a      	ldr	r2, [r3, #4]
 8007ac6:	604a      	str	r2, [r1, #4]
 8007ac8:	2301      	movs	r3, #1
 8007aca:	4093      	lsls	r3, r2
 8007acc:	608b      	str	r3, [r1, #8]
 8007ace:	4648      	mov	r0, r9
 8007ad0:	f000 fee6 	bl	80088a0 <_Bfree>
 8007ad4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	601a      	str	r2, [r3, #0]
 8007adc:	1e2b      	subs	r3, r5, #0
 8007ade:	bfb9      	ittee	lt
 8007ae0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007ae4:	9305      	strlt	r3, [sp, #20]
 8007ae6:	2300      	movge	r3, #0
 8007ae8:	6033      	strge	r3, [r6, #0]
 8007aea:	9f05      	ldr	r7, [sp, #20]
 8007aec:	4b9a      	ldr	r3, [pc, #616]	@ (8007d58 <_dtoa_r+0x2d8>)
 8007aee:	bfbc      	itt	lt
 8007af0:	2201      	movlt	r2, #1
 8007af2:	6032      	strlt	r2, [r6, #0]
 8007af4:	43bb      	bics	r3, r7
 8007af6:	d112      	bne.n	8007b1e <_dtoa_r+0x9e>
 8007af8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007afa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007afe:	6013      	str	r3, [r2, #0]
 8007b00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b04:	4323      	orrs	r3, r4
 8007b06:	f000 855a 	beq.w	80085be <_dtoa_r+0xb3e>
 8007b0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b0c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007d6c <_dtoa_r+0x2ec>
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	f000 855c 	beq.w	80085ce <_dtoa_r+0xb4e>
 8007b16:	f10a 0303 	add.w	r3, sl, #3
 8007b1a:	f000 bd56 	b.w	80085ca <_dtoa_r+0xb4a>
 8007b1e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007b22:	2200      	movs	r2, #0
 8007b24:	ec51 0b17 	vmov	r0, r1, d7
 8007b28:	2300      	movs	r3, #0
 8007b2a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007b2e:	f7f8 fff3 	bl	8000b18 <__aeabi_dcmpeq>
 8007b32:	4680      	mov	r8, r0
 8007b34:	b158      	cbz	r0, 8007b4e <_dtoa_r+0xce>
 8007b36:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b38:	2301      	movs	r3, #1
 8007b3a:	6013      	str	r3, [r2, #0]
 8007b3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b3e:	b113      	cbz	r3, 8007b46 <_dtoa_r+0xc6>
 8007b40:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007b42:	4b86      	ldr	r3, [pc, #536]	@ (8007d5c <_dtoa_r+0x2dc>)
 8007b44:	6013      	str	r3, [r2, #0]
 8007b46:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007d70 <_dtoa_r+0x2f0>
 8007b4a:	f000 bd40 	b.w	80085ce <_dtoa_r+0xb4e>
 8007b4e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007b52:	aa14      	add	r2, sp, #80	@ 0x50
 8007b54:	a915      	add	r1, sp, #84	@ 0x54
 8007b56:	4648      	mov	r0, r9
 8007b58:	f001 f984 	bl	8008e64 <__d2b>
 8007b5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007b60:	9002      	str	r0, [sp, #8]
 8007b62:	2e00      	cmp	r6, #0
 8007b64:	d078      	beq.n	8007c58 <_dtoa_r+0x1d8>
 8007b66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b68:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007b6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007b78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007b7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007b80:	4619      	mov	r1, r3
 8007b82:	2200      	movs	r2, #0
 8007b84:	4b76      	ldr	r3, [pc, #472]	@ (8007d60 <_dtoa_r+0x2e0>)
 8007b86:	f7f8 fba7 	bl	80002d8 <__aeabi_dsub>
 8007b8a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007d38 <_dtoa_r+0x2b8>)
 8007b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b90:	f7f8 fd5a 	bl	8000648 <__aeabi_dmul>
 8007b94:	a36a      	add	r3, pc, #424	@ (adr r3, 8007d40 <_dtoa_r+0x2c0>)
 8007b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9a:	f7f8 fb9f 	bl	80002dc <__adddf3>
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	460d      	mov	r5, r1
 8007ba4:	f7f8 fce6 	bl	8000574 <__aeabi_i2d>
 8007ba8:	a367      	add	r3, pc, #412	@ (adr r3, 8007d48 <_dtoa_r+0x2c8>)
 8007baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bae:	f7f8 fd4b 	bl	8000648 <__aeabi_dmul>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	4629      	mov	r1, r5
 8007bba:	f7f8 fb8f 	bl	80002dc <__adddf3>
 8007bbe:	4604      	mov	r4, r0
 8007bc0:	460d      	mov	r5, r1
 8007bc2:	f7f8 fff1 	bl	8000ba8 <__aeabi_d2iz>
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	4607      	mov	r7, r0
 8007bca:	2300      	movs	r3, #0
 8007bcc:	4620      	mov	r0, r4
 8007bce:	4629      	mov	r1, r5
 8007bd0:	f7f8 ffac 	bl	8000b2c <__aeabi_dcmplt>
 8007bd4:	b140      	cbz	r0, 8007be8 <_dtoa_r+0x168>
 8007bd6:	4638      	mov	r0, r7
 8007bd8:	f7f8 fccc 	bl	8000574 <__aeabi_i2d>
 8007bdc:	4622      	mov	r2, r4
 8007bde:	462b      	mov	r3, r5
 8007be0:	f7f8 ff9a 	bl	8000b18 <__aeabi_dcmpeq>
 8007be4:	b900      	cbnz	r0, 8007be8 <_dtoa_r+0x168>
 8007be6:	3f01      	subs	r7, #1
 8007be8:	2f16      	cmp	r7, #22
 8007bea:	d852      	bhi.n	8007c92 <_dtoa_r+0x212>
 8007bec:	4b5d      	ldr	r3, [pc, #372]	@ (8007d64 <_dtoa_r+0x2e4>)
 8007bee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007bfa:	f7f8 ff97 	bl	8000b2c <__aeabi_dcmplt>
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	d049      	beq.n	8007c96 <_dtoa_r+0x216>
 8007c02:	3f01      	subs	r7, #1
 8007c04:	2300      	movs	r3, #0
 8007c06:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c0a:	1b9b      	subs	r3, r3, r6
 8007c0c:	1e5a      	subs	r2, r3, #1
 8007c0e:	bf45      	ittet	mi
 8007c10:	f1c3 0301 	rsbmi	r3, r3, #1
 8007c14:	9300      	strmi	r3, [sp, #0]
 8007c16:	2300      	movpl	r3, #0
 8007c18:	2300      	movmi	r3, #0
 8007c1a:	9206      	str	r2, [sp, #24]
 8007c1c:	bf54      	ite	pl
 8007c1e:	9300      	strpl	r3, [sp, #0]
 8007c20:	9306      	strmi	r3, [sp, #24]
 8007c22:	2f00      	cmp	r7, #0
 8007c24:	db39      	blt.n	8007c9a <_dtoa_r+0x21a>
 8007c26:	9b06      	ldr	r3, [sp, #24]
 8007c28:	970d      	str	r7, [sp, #52]	@ 0x34
 8007c2a:	443b      	add	r3, r7
 8007c2c:	9306      	str	r3, [sp, #24]
 8007c2e:	2300      	movs	r3, #0
 8007c30:	9308      	str	r3, [sp, #32]
 8007c32:	9b07      	ldr	r3, [sp, #28]
 8007c34:	2b09      	cmp	r3, #9
 8007c36:	d863      	bhi.n	8007d00 <_dtoa_r+0x280>
 8007c38:	2b05      	cmp	r3, #5
 8007c3a:	bfc4      	itt	gt
 8007c3c:	3b04      	subgt	r3, #4
 8007c3e:	9307      	strgt	r3, [sp, #28]
 8007c40:	9b07      	ldr	r3, [sp, #28]
 8007c42:	f1a3 0302 	sub.w	r3, r3, #2
 8007c46:	bfcc      	ite	gt
 8007c48:	2400      	movgt	r4, #0
 8007c4a:	2401      	movle	r4, #1
 8007c4c:	2b03      	cmp	r3, #3
 8007c4e:	d863      	bhi.n	8007d18 <_dtoa_r+0x298>
 8007c50:	e8df f003 	tbb	[pc, r3]
 8007c54:	2b375452 	.word	0x2b375452
 8007c58:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007c5c:	441e      	add	r6, r3
 8007c5e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007c62:	2b20      	cmp	r3, #32
 8007c64:	bfc1      	itttt	gt
 8007c66:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007c6a:	409f      	lslgt	r7, r3
 8007c6c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007c70:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007c74:	bfd6      	itet	le
 8007c76:	f1c3 0320 	rsble	r3, r3, #32
 8007c7a:	ea47 0003 	orrgt.w	r0, r7, r3
 8007c7e:	fa04 f003 	lslle.w	r0, r4, r3
 8007c82:	f7f8 fc67 	bl	8000554 <__aeabi_ui2d>
 8007c86:	2201      	movs	r2, #1
 8007c88:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007c8c:	3e01      	subs	r6, #1
 8007c8e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007c90:	e776      	b.n	8007b80 <_dtoa_r+0x100>
 8007c92:	2301      	movs	r3, #1
 8007c94:	e7b7      	b.n	8007c06 <_dtoa_r+0x186>
 8007c96:	9010      	str	r0, [sp, #64]	@ 0x40
 8007c98:	e7b6      	b.n	8007c08 <_dtoa_r+0x188>
 8007c9a:	9b00      	ldr	r3, [sp, #0]
 8007c9c:	1bdb      	subs	r3, r3, r7
 8007c9e:	9300      	str	r3, [sp, #0]
 8007ca0:	427b      	negs	r3, r7
 8007ca2:	9308      	str	r3, [sp, #32]
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	930d      	str	r3, [sp, #52]	@ 0x34
 8007ca8:	e7c3      	b.n	8007c32 <_dtoa_r+0x1b2>
 8007caa:	2301      	movs	r3, #1
 8007cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cb0:	eb07 0b03 	add.w	fp, r7, r3
 8007cb4:	f10b 0301 	add.w	r3, fp, #1
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	9303      	str	r3, [sp, #12]
 8007cbc:	bfb8      	it	lt
 8007cbe:	2301      	movlt	r3, #1
 8007cc0:	e006      	b.n	8007cd0 <_dtoa_r+0x250>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	dd28      	ble.n	8007d1e <_dtoa_r+0x29e>
 8007ccc:	469b      	mov	fp, r3
 8007cce:	9303      	str	r3, [sp, #12]
 8007cd0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007cd4:	2100      	movs	r1, #0
 8007cd6:	2204      	movs	r2, #4
 8007cd8:	f102 0514 	add.w	r5, r2, #20
 8007cdc:	429d      	cmp	r5, r3
 8007cde:	d926      	bls.n	8007d2e <_dtoa_r+0x2ae>
 8007ce0:	6041      	str	r1, [r0, #4]
 8007ce2:	4648      	mov	r0, r9
 8007ce4:	f000 fd9c 	bl	8008820 <_Balloc>
 8007ce8:	4682      	mov	sl, r0
 8007cea:	2800      	cmp	r0, #0
 8007cec:	d142      	bne.n	8007d74 <_dtoa_r+0x2f4>
 8007cee:	4b1e      	ldr	r3, [pc, #120]	@ (8007d68 <_dtoa_r+0x2e8>)
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	f240 11af 	movw	r1, #431	@ 0x1af
 8007cf6:	e6da      	b.n	8007aae <_dtoa_r+0x2e>
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	e7e3      	b.n	8007cc4 <_dtoa_r+0x244>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	e7d5      	b.n	8007cac <_dtoa_r+0x22c>
 8007d00:	2401      	movs	r4, #1
 8007d02:	2300      	movs	r3, #0
 8007d04:	9307      	str	r3, [sp, #28]
 8007d06:	9409      	str	r4, [sp, #36]	@ 0x24
 8007d08:	f04f 3bff 	mov.w	fp, #4294967295
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d12:	2312      	movs	r3, #18
 8007d14:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d16:	e7db      	b.n	8007cd0 <_dtoa_r+0x250>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d1c:	e7f4      	b.n	8007d08 <_dtoa_r+0x288>
 8007d1e:	f04f 0b01 	mov.w	fp, #1
 8007d22:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d26:	465b      	mov	r3, fp
 8007d28:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007d2c:	e7d0      	b.n	8007cd0 <_dtoa_r+0x250>
 8007d2e:	3101      	adds	r1, #1
 8007d30:	0052      	lsls	r2, r2, #1
 8007d32:	e7d1      	b.n	8007cd8 <_dtoa_r+0x258>
 8007d34:	f3af 8000 	nop.w
 8007d38:	636f4361 	.word	0x636f4361
 8007d3c:	3fd287a7 	.word	0x3fd287a7
 8007d40:	8b60c8b3 	.word	0x8b60c8b3
 8007d44:	3fc68a28 	.word	0x3fc68a28
 8007d48:	509f79fb 	.word	0x509f79fb
 8007d4c:	3fd34413 	.word	0x3fd34413
 8007d50:	080098a9 	.word	0x080098a9
 8007d54:	080098c0 	.word	0x080098c0
 8007d58:	7ff00000 	.word	0x7ff00000
 8007d5c:	08009879 	.word	0x08009879
 8007d60:	3ff80000 	.word	0x3ff80000
 8007d64:	08009a10 	.word	0x08009a10
 8007d68:	08009918 	.word	0x08009918
 8007d6c:	080098a5 	.word	0x080098a5
 8007d70:	08009878 	.word	0x08009878
 8007d74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d78:	6018      	str	r0, [r3, #0]
 8007d7a:	9b03      	ldr	r3, [sp, #12]
 8007d7c:	2b0e      	cmp	r3, #14
 8007d7e:	f200 80a1 	bhi.w	8007ec4 <_dtoa_r+0x444>
 8007d82:	2c00      	cmp	r4, #0
 8007d84:	f000 809e 	beq.w	8007ec4 <_dtoa_r+0x444>
 8007d88:	2f00      	cmp	r7, #0
 8007d8a:	dd33      	ble.n	8007df4 <_dtoa_r+0x374>
 8007d8c:	4b9c      	ldr	r3, [pc, #624]	@ (8008000 <_dtoa_r+0x580>)
 8007d8e:	f007 020f 	and.w	r2, r7, #15
 8007d92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d96:	ed93 7b00 	vldr	d7, [r3]
 8007d9a:	05f8      	lsls	r0, r7, #23
 8007d9c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007da0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007da4:	d516      	bpl.n	8007dd4 <_dtoa_r+0x354>
 8007da6:	4b97      	ldr	r3, [pc, #604]	@ (8008004 <_dtoa_r+0x584>)
 8007da8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007dac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007db0:	f7f8 fd74 	bl	800089c <__aeabi_ddiv>
 8007db4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007db8:	f004 040f 	and.w	r4, r4, #15
 8007dbc:	2603      	movs	r6, #3
 8007dbe:	4d91      	ldr	r5, [pc, #580]	@ (8008004 <_dtoa_r+0x584>)
 8007dc0:	b954      	cbnz	r4, 8007dd8 <_dtoa_r+0x358>
 8007dc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007dc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dca:	f7f8 fd67 	bl	800089c <__aeabi_ddiv>
 8007dce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dd2:	e028      	b.n	8007e26 <_dtoa_r+0x3a6>
 8007dd4:	2602      	movs	r6, #2
 8007dd6:	e7f2      	b.n	8007dbe <_dtoa_r+0x33e>
 8007dd8:	07e1      	lsls	r1, r4, #31
 8007dda:	d508      	bpl.n	8007dee <_dtoa_r+0x36e>
 8007ddc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007de0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007de4:	f7f8 fc30 	bl	8000648 <__aeabi_dmul>
 8007de8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007dec:	3601      	adds	r6, #1
 8007dee:	1064      	asrs	r4, r4, #1
 8007df0:	3508      	adds	r5, #8
 8007df2:	e7e5      	b.n	8007dc0 <_dtoa_r+0x340>
 8007df4:	f000 80af 	beq.w	8007f56 <_dtoa_r+0x4d6>
 8007df8:	427c      	negs	r4, r7
 8007dfa:	4b81      	ldr	r3, [pc, #516]	@ (8008000 <_dtoa_r+0x580>)
 8007dfc:	4d81      	ldr	r5, [pc, #516]	@ (8008004 <_dtoa_r+0x584>)
 8007dfe:	f004 020f 	and.w	r2, r4, #15
 8007e02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e0e:	f7f8 fc1b 	bl	8000648 <__aeabi_dmul>
 8007e12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e16:	1124      	asrs	r4, r4, #4
 8007e18:	2300      	movs	r3, #0
 8007e1a:	2602      	movs	r6, #2
 8007e1c:	2c00      	cmp	r4, #0
 8007e1e:	f040 808f 	bne.w	8007f40 <_dtoa_r+0x4c0>
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1d3      	bne.n	8007dce <_dtoa_r+0x34e>
 8007e26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e28:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	f000 8094 	beq.w	8007f5a <_dtoa_r+0x4da>
 8007e32:	4b75      	ldr	r3, [pc, #468]	@ (8008008 <_dtoa_r+0x588>)
 8007e34:	2200      	movs	r2, #0
 8007e36:	4620      	mov	r0, r4
 8007e38:	4629      	mov	r1, r5
 8007e3a:	f7f8 fe77 	bl	8000b2c <__aeabi_dcmplt>
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	f000 808b 	beq.w	8007f5a <_dtoa_r+0x4da>
 8007e44:	9b03      	ldr	r3, [sp, #12]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	f000 8087 	beq.w	8007f5a <_dtoa_r+0x4da>
 8007e4c:	f1bb 0f00 	cmp.w	fp, #0
 8007e50:	dd34      	ble.n	8007ebc <_dtoa_r+0x43c>
 8007e52:	4620      	mov	r0, r4
 8007e54:	4b6d      	ldr	r3, [pc, #436]	@ (800800c <_dtoa_r+0x58c>)
 8007e56:	2200      	movs	r2, #0
 8007e58:	4629      	mov	r1, r5
 8007e5a:	f7f8 fbf5 	bl	8000648 <__aeabi_dmul>
 8007e5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e62:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e66:	3601      	adds	r6, #1
 8007e68:	465c      	mov	r4, fp
 8007e6a:	4630      	mov	r0, r6
 8007e6c:	f7f8 fb82 	bl	8000574 <__aeabi_i2d>
 8007e70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e74:	f7f8 fbe8 	bl	8000648 <__aeabi_dmul>
 8007e78:	4b65      	ldr	r3, [pc, #404]	@ (8008010 <_dtoa_r+0x590>)
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f7f8 fa2e 	bl	80002dc <__adddf3>
 8007e80:	4605      	mov	r5, r0
 8007e82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007e86:	2c00      	cmp	r4, #0
 8007e88:	d16a      	bne.n	8007f60 <_dtoa_r+0x4e0>
 8007e8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e8e:	4b61      	ldr	r3, [pc, #388]	@ (8008014 <_dtoa_r+0x594>)
 8007e90:	2200      	movs	r2, #0
 8007e92:	f7f8 fa21 	bl	80002d8 <__aeabi_dsub>
 8007e96:	4602      	mov	r2, r0
 8007e98:	460b      	mov	r3, r1
 8007e9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e9e:	462a      	mov	r2, r5
 8007ea0:	4633      	mov	r3, r6
 8007ea2:	f7f8 fe61 	bl	8000b68 <__aeabi_dcmpgt>
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	f040 8298 	bne.w	80083dc <_dtoa_r+0x95c>
 8007eac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007eb0:	462a      	mov	r2, r5
 8007eb2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007eb6:	f7f8 fe39 	bl	8000b2c <__aeabi_dcmplt>
 8007eba:	bb38      	cbnz	r0, 8007f0c <_dtoa_r+0x48c>
 8007ebc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007ec0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007ec4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	f2c0 8157 	blt.w	800817a <_dtoa_r+0x6fa>
 8007ecc:	2f0e      	cmp	r7, #14
 8007ece:	f300 8154 	bgt.w	800817a <_dtoa_r+0x6fa>
 8007ed2:	4b4b      	ldr	r3, [pc, #300]	@ (8008000 <_dtoa_r+0x580>)
 8007ed4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ed8:	ed93 7b00 	vldr	d7, [r3]
 8007edc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	ed8d 7b00 	vstr	d7, [sp]
 8007ee4:	f280 80e5 	bge.w	80080b2 <_dtoa_r+0x632>
 8007ee8:	9b03      	ldr	r3, [sp, #12]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	f300 80e1 	bgt.w	80080b2 <_dtoa_r+0x632>
 8007ef0:	d10c      	bne.n	8007f0c <_dtoa_r+0x48c>
 8007ef2:	4b48      	ldr	r3, [pc, #288]	@ (8008014 <_dtoa_r+0x594>)
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	ec51 0b17 	vmov	r0, r1, d7
 8007efa:	f7f8 fba5 	bl	8000648 <__aeabi_dmul>
 8007efe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f02:	f7f8 fe27 	bl	8000b54 <__aeabi_dcmpge>
 8007f06:	2800      	cmp	r0, #0
 8007f08:	f000 8266 	beq.w	80083d8 <_dtoa_r+0x958>
 8007f0c:	2400      	movs	r4, #0
 8007f0e:	4625      	mov	r5, r4
 8007f10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f12:	4656      	mov	r6, sl
 8007f14:	ea6f 0803 	mvn.w	r8, r3
 8007f18:	2700      	movs	r7, #0
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	4648      	mov	r0, r9
 8007f1e:	f000 fcbf 	bl	80088a0 <_Bfree>
 8007f22:	2d00      	cmp	r5, #0
 8007f24:	f000 80bd 	beq.w	80080a2 <_dtoa_r+0x622>
 8007f28:	b12f      	cbz	r7, 8007f36 <_dtoa_r+0x4b6>
 8007f2a:	42af      	cmp	r7, r5
 8007f2c:	d003      	beq.n	8007f36 <_dtoa_r+0x4b6>
 8007f2e:	4639      	mov	r1, r7
 8007f30:	4648      	mov	r0, r9
 8007f32:	f000 fcb5 	bl	80088a0 <_Bfree>
 8007f36:	4629      	mov	r1, r5
 8007f38:	4648      	mov	r0, r9
 8007f3a:	f000 fcb1 	bl	80088a0 <_Bfree>
 8007f3e:	e0b0      	b.n	80080a2 <_dtoa_r+0x622>
 8007f40:	07e2      	lsls	r2, r4, #31
 8007f42:	d505      	bpl.n	8007f50 <_dtoa_r+0x4d0>
 8007f44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f48:	f7f8 fb7e 	bl	8000648 <__aeabi_dmul>
 8007f4c:	3601      	adds	r6, #1
 8007f4e:	2301      	movs	r3, #1
 8007f50:	1064      	asrs	r4, r4, #1
 8007f52:	3508      	adds	r5, #8
 8007f54:	e762      	b.n	8007e1c <_dtoa_r+0x39c>
 8007f56:	2602      	movs	r6, #2
 8007f58:	e765      	b.n	8007e26 <_dtoa_r+0x3a6>
 8007f5a:	9c03      	ldr	r4, [sp, #12]
 8007f5c:	46b8      	mov	r8, r7
 8007f5e:	e784      	b.n	8007e6a <_dtoa_r+0x3ea>
 8007f60:	4b27      	ldr	r3, [pc, #156]	@ (8008000 <_dtoa_r+0x580>)
 8007f62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f6c:	4454      	add	r4, sl
 8007f6e:	2900      	cmp	r1, #0
 8007f70:	d054      	beq.n	800801c <_dtoa_r+0x59c>
 8007f72:	4929      	ldr	r1, [pc, #164]	@ (8008018 <_dtoa_r+0x598>)
 8007f74:	2000      	movs	r0, #0
 8007f76:	f7f8 fc91 	bl	800089c <__aeabi_ddiv>
 8007f7a:	4633      	mov	r3, r6
 8007f7c:	462a      	mov	r2, r5
 8007f7e:	f7f8 f9ab 	bl	80002d8 <__aeabi_dsub>
 8007f82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f86:	4656      	mov	r6, sl
 8007f88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f8c:	f7f8 fe0c 	bl	8000ba8 <__aeabi_d2iz>
 8007f90:	4605      	mov	r5, r0
 8007f92:	f7f8 faef 	bl	8000574 <__aeabi_i2d>
 8007f96:	4602      	mov	r2, r0
 8007f98:	460b      	mov	r3, r1
 8007f9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f9e:	f7f8 f99b 	bl	80002d8 <__aeabi_dsub>
 8007fa2:	3530      	adds	r5, #48	@ 0x30
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007fac:	f806 5b01 	strb.w	r5, [r6], #1
 8007fb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fb4:	f7f8 fdba 	bl	8000b2c <__aeabi_dcmplt>
 8007fb8:	2800      	cmp	r0, #0
 8007fba:	d172      	bne.n	80080a2 <_dtoa_r+0x622>
 8007fbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fc0:	4911      	ldr	r1, [pc, #68]	@ (8008008 <_dtoa_r+0x588>)
 8007fc2:	2000      	movs	r0, #0
 8007fc4:	f7f8 f988 	bl	80002d8 <__aeabi_dsub>
 8007fc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fcc:	f7f8 fdae 	bl	8000b2c <__aeabi_dcmplt>
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	f040 80b4 	bne.w	800813e <_dtoa_r+0x6be>
 8007fd6:	42a6      	cmp	r6, r4
 8007fd8:	f43f af70 	beq.w	8007ebc <_dtoa_r+0x43c>
 8007fdc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800800c <_dtoa_r+0x58c>)
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f7f8 fb30 	bl	8000648 <__aeabi_dmul>
 8007fe8:	4b08      	ldr	r3, [pc, #32]	@ (800800c <_dtoa_r+0x58c>)
 8007fea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007fee:	2200      	movs	r2, #0
 8007ff0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ff4:	f7f8 fb28 	bl	8000648 <__aeabi_dmul>
 8007ff8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ffc:	e7c4      	b.n	8007f88 <_dtoa_r+0x508>
 8007ffe:	bf00      	nop
 8008000:	08009a10 	.word	0x08009a10
 8008004:	080099e8 	.word	0x080099e8
 8008008:	3ff00000 	.word	0x3ff00000
 800800c:	40240000 	.word	0x40240000
 8008010:	401c0000 	.word	0x401c0000
 8008014:	40140000 	.word	0x40140000
 8008018:	3fe00000 	.word	0x3fe00000
 800801c:	4631      	mov	r1, r6
 800801e:	4628      	mov	r0, r5
 8008020:	f7f8 fb12 	bl	8000648 <__aeabi_dmul>
 8008024:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008028:	9413      	str	r4, [sp, #76]	@ 0x4c
 800802a:	4656      	mov	r6, sl
 800802c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008030:	f7f8 fdba 	bl	8000ba8 <__aeabi_d2iz>
 8008034:	4605      	mov	r5, r0
 8008036:	f7f8 fa9d 	bl	8000574 <__aeabi_i2d>
 800803a:	4602      	mov	r2, r0
 800803c:	460b      	mov	r3, r1
 800803e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008042:	f7f8 f949 	bl	80002d8 <__aeabi_dsub>
 8008046:	3530      	adds	r5, #48	@ 0x30
 8008048:	f806 5b01 	strb.w	r5, [r6], #1
 800804c:	4602      	mov	r2, r0
 800804e:	460b      	mov	r3, r1
 8008050:	42a6      	cmp	r6, r4
 8008052:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008056:	f04f 0200 	mov.w	r2, #0
 800805a:	d124      	bne.n	80080a6 <_dtoa_r+0x626>
 800805c:	4baf      	ldr	r3, [pc, #700]	@ (800831c <_dtoa_r+0x89c>)
 800805e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008062:	f7f8 f93b 	bl	80002dc <__adddf3>
 8008066:	4602      	mov	r2, r0
 8008068:	460b      	mov	r3, r1
 800806a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800806e:	f7f8 fd7b 	bl	8000b68 <__aeabi_dcmpgt>
 8008072:	2800      	cmp	r0, #0
 8008074:	d163      	bne.n	800813e <_dtoa_r+0x6be>
 8008076:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800807a:	49a8      	ldr	r1, [pc, #672]	@ (800831c <_dtoa_r+0x89c>)
 800807c:	2000      	movs	r0, #0
 800807e:	f7f8 f92b 	bl	80002d8 <__aeabi_dsub>
 8008082:	4602      	mov	r2, r0
 8008084:	460b      	mov	r3, r1
 8008086:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800808a:	f7f8 fd4f 	bl	8000b2c <__aeabi_dcmplt>
 800808e:	2800      	cmp	r0, #0
 8008090:	f43f af14 	beq.w	8007ebc <_dtoa_r+0x43c>
 8008094:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008096:	1e73      	subs	r3, r6, #1
 8008098:	9313      	str	r3, [sp, #76]	@ 0x4c
 800809a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800809e:	2b30      	cmp	r3, #48	@ 0x30
 80080a0:	d0f8      	beq.n	8008094 <_dtoa_r+0x614>
 80080a2:	4647      	mov	r7, r8
 80080a4:	e03b      	b.n	800811e <_dtoa_r+0x69e>
 80080a6:	4b9e      	ldr	r3, [pc, #632]	@ (8008320 <_dtoa_r+0x8a0>)
 80080a8:	f7f8 face 	bl	8000648 <__aeabi_dmul>
 80080ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080b0:	e7bc      	b.n	800802c <_dtoa_r+0x5ac>
 80080b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80080b6:	4656      	mov	r6, sl
 80080b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080bc:	4620      	mov	r0, r4
 80080be:	4629      	mov	r1, r5
 80080c0:	f7f8 fbec 	bl	800089c <__aeabi_ddiv>
 80080c4:	f7f8 fd70 	bl	8000ba8 <__aeabi_d2iz>
 80080c8:	4680      	mov	r8, r0
 80080ca:	f7f8 fa53 	bl	8000574 <__aeabi_i2d>
 80080ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080d2:	f7f8 fab9 	bl	8000648 <__aeabi_dmul>
 80080d6:	4602      	mov	r2, r0
 80080d8:	460b      	mov	r3, r1
 80080da:	4620      	mov	r0, r4
 80080dc:	4629      	mov	r1, r5
 80080de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80080e2:	f7f8 f8f9 	bl	80002d8 <__aeabi_dsub>
 80080e6:	f806 4b01 	strb.w	r4, [r6], #1
 80080ea:	9d03      	ldr	r5, [sp, #12]
 80080ec:	eba6 040a 	sub.w	r4, r6, sl
 80080f0:	42a5      	cmp	r5, r4
 80080f2:	4602      	mov	r2, r0
 80080f4:	460b      	mov	r3, r1
 80080f6:	d133      	bne.n	8008160 <_dtoa_r+0x6e0>
 80080f8:	f7f8 f8f0 	bl	80002dc <__adddf3>
 80080fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008100:	4604      	mov	r4, r0
 8008102:	460d      	mov	r5, r1
 8008104:	f7f8 fd30 	bl	8000b68 <__aeabi_dcmpgt>
 8008108:	b9c0      	cbnz	r0, 800813c <_dtoa_r+0x6bc>
 800810a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800810e:	4620      	mov	r0, r4
 8008110:	4629      	mov	r1, r5
 8008112:	f7f8 fd01 	bl	8000b18 <__aeabi_dcmpeq>
 8008116:	b110      	cbz	r0, 800811e <_dtoa_r+0x69e>
 8008118:	f018 0f01 	tst.w	r8, #1
 800811c:	d10e      	bne.n	800813c <_dtoa_r+0x6bc>
 800811e:	9902      	ldr	r1, [sp, #8]
 8008120:	4648      	mov	r0, r9
 8008122:	f000 fbbd 	bl	80088a0 <_Bfree>
 8008126:	2300      	movs	r3, #0
 8008128:	7033      	strb	r3, [r6, #0]
 800812a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800812c:	3701      	adds	r7, #1
 800812e:	601f      	str	r7, [r3, #0]
 8008130:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008132:	2b00      	cmp	r3, #0
 8008134:	f000 824b 	beq.w	80085ce <_dtoa_r+0xb4e>
 8008138:	601e      	str	r6, [r3, #0]
 800813a:	e248      	b.n	80085ce <_dtoa_r+0xb4e>
 800813c:	46b8      	mov	r8, r7
 800813e:	4633      	mov	r3, r6
 8008140:	461e      	mov	r6, r3
 8008142:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008146:	2a39      	cmp	r2, #57	@ 0x39
 8008148:	d106      	bne.n	8008158 <_dtoa_r+0x6d8>
 800814a:	459a      	cmp	sl, r3
 800814c:	d1f8      	bne.n	8008140 <_dtoa_r+0x6c0>
 800814e:	2230      	movs	r2, #48	@ 0x30
 8008150:	f108 0801 	add.w	r8, r8, #1
 8008154:	f88a 2000 	strb.w	r2, [sl]
 8008158:	781a      	ldrb	r2, [r3, #0]
 800815a:	3201      	adds	r2, #1
 800815c:	701a      	strb	r2, [r3, #0]
 800815e:	e7a0      	b.n	80080a2 <_dtoa_r+0x622>
 8008160:	4b6f      	ldr	r3, [pc, #444]	@ (8008320 <_dtoa_r+0x8a0>)
 8008162:	2200      	movs	r2, #0
 8008164:	f7f8 fa70 	bl	8000648 <__aeabi_dmul>
 8008168:	2200      	movs	r2, #0
 800816a:	2300      	movs	r3, #0
 800816c:	4604      	mov	r4, r0
 800816e:	460d      	mov	r5, r1
 8008170:	f7f8 fcd2 	bl	8000b18 <__aeabi_dcmpeq>
 8008174:	2800      	cmp	r0, #0
 8008176:	d09f      	beq.n	80080b8 <_dtoa_r+0x638>
 8008178:	e7d1      	b.n	800811e <_dtoa_r+0x69e>
 800817a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800817c:	2a00      	cmp	r2, #0
 800817e:	f000 80ea 	beq.w	8008356 <_dtoa_r+0x8d6>
 8008182:	9a07      	ldr	r2, [sp, #28]
 8008184:	2a01      	cmp	r2, #1
 8008186:	f300 80cd 	bgt.w	8008324 <_dtoa_r+0x8a4>
 800818a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800818c:	2a00      	cmp	r2, #0
 800818e:	f000 80c1 	beq.w	8008314 <_dtoa_r+0x894>
 8008192:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008196:	9c08      	ldr	r4, [sp, #32]
 8008198:	9e00      	ldr	r6, [sp, #0]
 800819a:	9a00      	ldr	r2, [sp, #0]
 800819c:	441a      	add	r2, r3
 800819e:	9200      	str	r2, [sp, #0]
 80081a0:	9a06      	ldr	r2, [sp, #24]
 80081a2:	2101      	movs	r1, #1
 80081a4:	441a      	add	r2, r3
 80081a6:	4648      	mov	r0, r9
 80081a8:	9206      	str	r2, [sp, #24]
 80081aa:	f000 fc2d 	bl	8008a08 <__i2b>
 80081ae:	4605      	mov	r5, r0
 80081b0:	b166      	cbz	r6, 80081cc <_dtoa_r+0x74c>
 80081b2:	9b06      	ldr	r3, [sp, #24]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	dd09      	ble.n	80081cc <_dtoa_r+0x74c>
 80081b8:	42b3      	cmp	r3, r6
 80081ba:	9a00      	ldr	r2, [sp, #0]
 80081bc:	bfa8      	it	ge
 80081be:	4633      	movge	r3, r6
 80081c0:	1ad2      	subs	r2, r2, r3
 80081c2:	9200      	str	r2, [sp, #0]
 80081c4:	9a06      	ldr	r2, [sp, #24]
 80081c6:	1af6      	subs	r6, r6, r3
 80081c8:	1ad3      	subs	r3, r2, r3
 80081ca:	9306      	str	r3, [sp, #24]
 80081cc:	9b08      	ldr	r3, [sp, #32]
 80081ce:	b30b      	cbz	r3, 8008214 <_dtoa_r+0x794>
 80081d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	f000 80c6 	beq.w	8008364 <_dtoa_r+0x8e4>
 80081d8:	2c00      	cmp	r4, #0
 80081da:	f000 80c0 	beq.w	800835e <_dtoa_r+0x8de>
 80081de:	4629      	mov	r1, r5
 80081e0:	4622      	mov	r2, r4
 80081e2:	4648      	mov	r0, r9
 80081e4:	f000 fcc8 	bl	8008b78 <__pow5mult>
 80081e8:	9a02      	ldr	r2, [sp, #8]
 80081ea:	4601      	mov	r1, r0
 80081ec:	4605      	mov	r5, r0
 80081ee:	4648      	mov	r0, r9
 80081f0:	f000 fc20 	bl	8008a34 <__multiply>
 80081f4:	9902      	ldr	r1, [sp, #8]
 80081f6:	4680      	mov	r8, r0
 80081f8:	4648      	mov	r0, r9
 80081fa:	f000 fb51 	bl	80088a0 <_Bfree>
 80081fe:	9b08      	ldr	r3, [sp, #32]
 8008200:	1b1b      	subs	r3, r3, r4
 8008202:	9308      	str	r3, [sp, #32]
 8008204:	f000 80b1 	beq.w	800836a <_dtoa_r+0x8ea>
 8008208:	9a08      	ldr	r2, [sp, #32]
 800820a:	4641      	mov	r1, r8
 800820c:	4648      	mov	r0, r9
 800820e:	f000 fcb3 	bl	8008b78 <__pow5mult>
 8008212:	9002      	str	r0, [sp, #8]
 8008214:	2101      	movs	r1, #1
 8008216:	4648      	mov	r0, r9
 8008218:	f000 fbf6 	bl	8008a08 <__i2b>
 800821c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800821e:	4604      	mov	r4, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	f000 81d8 	beq.w	80085d6 <_dtoa_r+0xb56>
 8008226:	461a      	mov	r2, r3
 8008228:	4601      	mov	r1, r0
 800822a:	4648      	mov	r0, r9
 800822c:	f000 fca4 	bl	8008b78 <__pow5mult>
 8008230:	9b07      	ldr	r3, [sp, #28]
 8008232:	2b01      	cmp	r3, #1
 8008234:	4604      	mov	r4, r0
 8008236:	f300 809f 	bgt.w	8008378 <_dtoa_r+0x8f8>
 800823a:	9b04      	ldr	r3, [sp, #16]
 800823c:	2b00      	cmp	r3, #0
 800823e:	f040 8097 	bne.w	8008370 <_dtoa_r+0x8f0>
 8008242:	9b05      	ldr	r3, [sp, #20]
 8008244:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008248:	2b00      	cmp	r3, #0
 800824a:	f040 8093 	bne.w	8008374 <_dtoa_r+0x8f4>
 800824e:	9b05      	ldr	r3, [sp, #20]
 8008250:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008254:	0d1b      	lsrs	r3, r3, #20
 8008256:	051b      	lsls	r3, r3, #20
 8008258:	b133      	cbz	r3, 8008268 <_dtoa_r+0x7e8>
 800825a:	9b00      	ldr	r3, [sp, #0]
 800825c:	3301      	adds	r3, #1
 800825e:	9300      	str	r3, [sp, #0]
 8008260:	9b06      	ldr	r3, [sp, #24]
 8008262:	3301      	adds	r3, #1
 8008264:	9306      	str	r3, [sp, #24]
 8008266:	2301      	movs	r3, #1
 8008268:	9308      	str	r3, [sp, #32]
 800826a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800826c:	2b00      	cmp	r3, #0
 800826e:	f000 81b8 	beq.w	80085e2 <_dtoa_r+0xb62>
 8008272:	6923      	ldr	r3, [r4, #16]
 8008274:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008278:	6918      	ldr	r0, [r3, #16]
 800827a:	f000 fb79 	bl	8008970 <__hi0bits>
 800827e:	f1c0 0020 	rsb	r0, r0, #32
 8008282:	9b06      	ldr	r3, [sp, #24]
 8008284:	4418      	add	r0, r3
 8008286:	f010 001f 	ands.w	r0, r0, #31
 800828a:	f000 8082 	beq.w	8008392 <_dtoa_r+0x912>
 800828e:	f1c0 0320 	rsb	r3, r0, #32
 8008292:	2b04      	cmp	r3, #4
 8008294:	dd73      	ble.n	800837e <_dtoa_r+0x8fe>
 8008296:	9b00      	ldr	r3, [sp, #0]
 8008298:	f1c0 001c 	rsb	r0, r0, #28
 800829c:	4403      	add	r3, r0
 800829e:	9300      	str	r3, [sp, #0]
 80082a0:	9b06      	ldr	r3, [sp, #24]
 80082a2:	4403      	add	r3, r0
 80082a4:	4406      	add	r6, r0
 80082a6:	9306      	str	r3, [sp, #24]
 80082a8:	9b00      	ldr	r3, [sp, #0]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	dd05      	ble.n	80082ba <_dtoa_r+0x83a>
 80082ae:	9902      	ldr	r1, [sp, #8]
 80082b0:	461a      	mov	r2, r3
 80082b2:	4648      	mov	r0, r9
 80082b4:	f000 fcba 	bl	8008c2c <__lshift>
 80082b8:	9002      	str	r0, [sp, #8]
 80082ba:	9b06      	ldr	r3, [sp, #24]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	dd05      	ble.n	80082cc <_dtoa_r+0x84c>
 80082c0:	4621      	mov	r1, r4
 80082c2:	461a      	mov	r2, r3
 80082c4:	4648      	mov	r0, r9
 80082c6:	f000 fcb1 	bl	8008c2c <__lshift>
 80082ca:	4604      	mov	r4, r0
 80082cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d061      	beq.n	8008396 <_dtoa_r+0x916>
 80082d2:	9802      	ldr	r0, [sp, #8]
 80082d4:	4621      	mov	r1, r4
 80082d6:	f000 fd15 	bl	8008d04 <__mcmp>
 80082da:	2800      	cmp	r0, #0
 80082dc:	da5b      	bge.n	8008396 <_dtoa_r+0x916>
 80082de:	2300      	movs	r3, #0
 80082e0:	9902      	ldr	r1, [sp, #8]
 80082e2:	220a      	movs	r2, #10
 80082e4:	4648      	mov	r0, r9
 80082e6:	f000 fafd 	bl	80088e4 <__multadd>
 80082ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082ec:	9002      	str	r0, [sp, #8]
 80082ee:	f107 38ff 	add.w	r8, r7, #4294967295
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	f000 8177 	beq.w	80085e6 <_dtoa_r+0xb66>
 80082f8:	4629      	mov	r1, r5
 80082fa:	2300      	movs	r3, #0
 80082fc:	220a      	movs	r2, #10
 80082fe:	4648      	mov	r0, r9
 8008300:	f000 faf0 	bl	80088e4 <__multadd>
 8008304:	f1bb 0f00 	cmp.w	fp, #0
 8008308:	4605      	mov	r5, r0
 800830a:	dc6f      	bgt.n	80083ec <_dtoa_r+0x96c>
 800830c:	9b07      	ldr	r3, [sp, #28]
 800830e:	2b02      	cmp	r3, #2
 8008310:	dc49      	bgt.n	80083a6 <_dtoa_r+0x926>
 8008312:	e06b      	b.n	80083ec <_dtoa_r+0x96c>
 8008314:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008316:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800831a:	e73c      	b.n	8008196 <_dtoa_r+0x716>
 800831c:	3fe00000 	.word	0x3fe00000
 8008320:	40240000 	.word	0x40240000
 8008324:	9b03      	ldr	r3, [sp, #12]
 8008326:	1e5c      	subs	r4, r3, #1
 8008328:	9b08      	ldr	r3, [sp, #32]
 800832a:	42a3      	cmp	r3, r4
 800832c:	db09      	blt.n	8008342 <_dtoa_r+0x8c2>
 800832e:	1b1c      	subs	r4, r3, r4
 8008330:	9b03      	ldr	r3, [sp, #12]
 8008332:	2b00      	cmp	r3, #0
 8008334:	f6bf af30 	bge.w	8008198 <_dtoa_r+0x718>
 8008338:	9b00      	ldr	r3, [sp, #0]
 800833a:	9a03      	ldr	r2, [sp, #12]
 800833c:	1a9e      	subs	r6, r3, r2
 800833e:	2300      	movs	r3, #0
 8008340:	e72b      	b.n	800819a <_dtoa_r+0x71a>
 8008342:	9b08      	ldr	r3, [sp, #32]
 8008344:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008346:	9408      	str	r4, [sp, #32]
 8008348:	1ae3      	subs	r3, r4, r3
 800834a:	441a      	add	r2, r3
 800834c:	9e00      	ldr	r6, [sp, #0]
 800834e:	9b03      	ldr	r3, [sp, #12]
 8008350:	920d      	str	r2, [sp, #52]	@ 0x34
 8008352:	2400      	movs	r4, #0
 8008354:	e721      	b.n	800819a <_dtoa_r+0x71a>
 8008356:	9c08      	ldr	r4, [sp, #32]
 8008358:	9e00      	ldr	r6, [sp, #0]
 800835a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800835c:	e728      	b.n	80081b0 <_dtoa_r+0x730>
 800835e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008362:	e751      	b.n	8008208 <_dtoa_r+0x788>
 8008364:	9a08      	ldr	r2, [sp, #32]
 8008366:	9902      	ldr	r1, [sp, #8]
 8008368:	e750      	b.n	800820c <_dtoa_r+0x78c>
 800836a:	f8cd 8008 	str.w	r8, [sp, #8]
 800836e:	e751      	b.n	8008214 <_dtoa_r+0x794>
 8008370:	2300      	movs	r3, #0
 8008372:	e779      	b.n	8008268 <_dtoa_r+0x7e8>
 8008374:	9b04      	ldr	r3, [sp, #16]
 8008376:	e777      	b.n	8008268 <_dtoa_r+0x7e8>
 8008378:	2300      	movs	r3, #0
 800837a:	9308      	str	r3, [sp, #32]
 800837c:	e779      	b.n	8008272 <_dtoa_r+0x7f2>
 800837e:	d093      	beq.n	80082a8 <_dtoa_r+0x828>
 8008380:	9a00      	ldr	r2, [sp, #0]
 8008382:	331c      	adds	r3, #28
 8008384:	441a      	add	r2, r3
 8008386:	9200      	str	r2, [sp, #0]
 8008388:	9a06      	ldr	r2, [sp, #24]
 800838a:	441a      	add	r2, r3
 800838c:	441e      	add	r6, r3
 800838e:	9206      	str	r2, [sp, #24]
 8008390:	e78a      	b.n	80082a8 <_dtoa_r+0x828>
 8008392:	4603      	mov	r3, r0
 8008394:	e7f4      	b.n	8008380 <_dtoa_r+0x900>
 8008396:	9b03      	ldr	r3, [sp, #12]
 8008398:	2b00      	cmp	r3, #0
 800839a:	46b8      	mov	r8, r7
 800839c:	dc20      	bgt.n	80083e0 <_dtoa_r+0x960>
 800839e:	469b      	mov	fp, r3
 80083a0:	9b07      	ldr	r3, [sp, #28]
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	dd1e      	ble.n	80083e4 <_dtoa_r+0x964>
 80083a6:	f1bb 0f00 	cmp.w	fp, #0
 80083aa:	f47f adb1 	bne.w	8007f10 <_dtoa_r+0x490>
 80083ae:	4621      	mov	r1, r4
 80083b0:	465b      	mov	r3, fp
 80083b2:	2205      	movs	r2, #5
 80083b4:	4648      	mov	r0, r9
 80083b6:	f000 fa95 	bl	80088e4 <__multadd>
 80083ba:	4601      	mov	r1, r0
 80083bc:	4604      	mov	r4, r0
 80083be:	9802      	ldr	r0, [sp, #8]
 80083c0:	f000 fca0 	bl	8008d04 <__mcmp>
 80083c4:	2800      	cmp	r0, #0
 80083c6:	f77f ada3 	ble.w	8007f10 <_dtoa_r+0x490>
 80083ca:	4656      	mov	r6, sl
 80083cc:	2331      	movs	r3, #49	@ 0x31
 80083ce:	f806 3b01 	strb.w	r3, [r6], #1
 80083d2:	f108 0801 	add.w	r8, r8, #1
 80083d6:	e59f      	b.n	8007f18 <_dtoa_r+0x498>
 80083d8:	9c03      	ldr	r4, [sp, #12]
 80083da:	46b8      	mov	r8, r7
 80083dc:	4625      	mov	r5, r4
 80083de:	e7f4      	b.n	80083ca <_dtoa_r+0x94a>
 80083e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80083e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f000 8101 	beq.w	80085ee <_dtoa_r+0xb6e>
 80083ec:	2e00      	cmp	r6, #0
 80083ee:	dd05      	ble.n	80083fc <_dtoa_r+0x97c>
 80083f0:	4629      	mov	r1, r5
 80083f2:	4632      	mov	r2, r6
 80083f4:	4648      	mov	r0, r9
 80083f6:	f000 fc19 	bl	8008c2c <__lshift>
 80083fa:	4605      	mov	r5, r0
 80083fc:	9b08      	ldr	r3, [sp, #32]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d05c      	beq.n	80084bc <_dtoa_r+0xa3c>
 8008402:	6869      	ldr	r1, [r5, #4]
 8008404:	4648      	mov	r0, r9
 8008406:	f000 fa0b 	bl	8008820 <_Balloc>
 800840a:	4606      	mov	r6, r0
 800840c:	b928      	cbnz	r0, 800841a <_dtoa_r+0x99a>
 800840e:	4b82      	ldr	r3, [pc, #520]	@ (8008618 <_dtoa_r+0xb98>)
 8008410:	4602      	mov	r2, r0
 8008412:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008416:	f7ff bb4a 	b.w	8007aae <_dtoa_r+0x2e>
 800841a:	692a      	ldr	r2, [r5, #16]
 800841c:	3202      	adds	r2, #2
 800841e:	0092      	lsls	r2, r2, #2
 8008420:	f105 010c 	add.w	r1, r5, #12
 8008424:	300c      	adds	r0, #12
 8008426:	f000 fff7 	bl	8009418 <memcpy>
 800842a:	2201      	movs	r2, #1
 800842c:	4631      	mov	r1, r6
 800842e:	4648      	mov	r0, r9
 8008430:	f000 fbfc 	bl	8008c2c <__lshift>
 8008434:	f10a 0301 	add.w	r3, sl, #1
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	eb0a 030b 	add.w	r3, sl, fp
 800843e:	9308      	str	r3, [sp, #32]
 8008440:	9b04      	ldr	r3, [sp, #16]
 8008442:	f003 0301 	and.w	r3, r3, #1
 8008446:	462f      	mov	r7, r5
 8008448:	9306      	str	r3, [sp, #24]
 800844a:	4605      	mov	r5, r0
 800844c:	9b00      	ldr	r3, [sp, #0]
 800844e:	9802      	ldr	r0, [sp, #8]
 8008450:	4621      	mov	r1, r4
 8008452:	f103 3bff 	add.w	fp, r3, #4294967295
 8008456:	f7ff fa8a 	bl	800796e <quorem>
 800845a:	4603      	mov	r3, r0
 800845c:	3330      	adds	r3, #48	@ 0x30
 800845e:	9003      	str	r0, [sp, #12]
 8008460:	4639      	mov	r1, r7
 8008462:	9802      	ldr	r0, [sp, #8]
 8008464:	9309      	str	r3, [sp, #36]	@ 0x24
 8008466:	f000 fc4d 	bl	8008d04 <__mcmp>
 800846a:	462a      	mov	r2, r5
 800846c:	9004      	str	r0, [sp, #16]
 800846e:	4621      	mov	r1, r4
 8008470:	4648      	mov	r0, r9
 8008472:	f000 fc63 	bl	8008d3c <__mdiff>
 8008476:	68c2      	ldr	r2, [r0, #12]
 8008478:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800847a:	4606      	mov	r6, r0
 800847c:	bb02      	cbnz	r2, 80084c0 <_dtoa_r+0xa40>
 800847e:	4601      	mov	r1, r0
 8008480:	9802      	ldr	r0, [sp, #8]
 8008482:	f000 fc3f 	bl	8008d04 <__mcmp>
 8008486:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008488:	4602      	mov	r2, r0
 800848a:	4631      	mov	r1, r6
 800848c:	4648      	mov	r0, r9
 800848e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008490:	9309      	str	r3, [sp, #36]	@ 0x24
 8008492:	f000 fa05 	bl	80088a0 <_Bfree>
 8008496:	9b07      	ldr	r3, [sp, #28]
 8008498:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800849a:	9e00      	ldr	r6, [sp, #0]
 800849c:	ea42 0103 	orr.w	r1, r2, r3
 80084a0:	9b06      	ldr	r3, [sp, #24]
 80084a2:	4319      	orrs	r1, r3
 80084a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084a6:	d10d      	bne.n	80084c4 <_dtoa_r+0xa44>
 80084a8:	2b39      	cmp	r3, #57	@ 0x39
 80084aa:	d027      	beq.n	80084fc <_dtoa_r+0xa7c>
 80084ac:	9a04      	ldr	r2, [sp, #16]
 80084ae:	2a00      	cmp	r2, #0
 80084b0:	dd01      	ble.n	80084b6 <_dtoa_r+0xa36>
 80084b2:	9b03      	ldr	r3, [sp, #12]
 80084b4:	3331      	adds	r3, #49	@ 0x31
 80084b6:	f88b 3000 	strb.w	r3, [fp]
 80084ba:	e52e      	b.n	8007f1a <_dtoa_r+0x49a>
 80084bc:	4628      	mov	r0, r5
 80084be:	e7b9      	b.n	8008434 <_dtoa_r+0x9b4>
 80084c0:	2201      	movs	r2, #1
 80084c2:	e7e2      	b.n	800848a <_dtoa_r+0xa0a>
 80084c4:	9904      	ldr	r1, [sp, #16]
 80084c6:	2900      	cmp	r1, #0
 80084c8:	db04      	blt.n	80084d4 <_dtoa_r+0xa54>
 80084ca:	9807      	ldr	r0, [sp, #28]
 80084cc:	4301      	orrs	r1, r0
 80084ce:	9806      	ldr	r0, [sp, #24]
 80084d0:	4301      	orrs	r1, r0
 80084d2:	d120      	bne.n	8008516 <_dtoa_r+0xa96>
 80084d4:	2a00      	cmp	r2, #0
 80084d6:	ddee      	ble.n	80084b6 <_dtoa_r+0xa36>
 80084d8:	9902      	ldr	r1, [sp, #8]
 80084da:	9300      	str	r3, [sp, #0]
 80084dc:	2201      	movs	r2, #1
 80084de:	4648      	mov	r0, r9
 80084e0:	f000 fba4 	bl	8008c2c <__lshift>
 80084e4:	4621      	mov	r1, r4
 80084e6:	9002      	str	r0, [sp, #8]
 80084e8:	f000 fc0c 	bl	8008d04 <__mcmp>
 80084ec:	2800      	cmp	r0, #0
 80084ee:	9b00      	ldr	r3, [sp, #0]
 80084f0:	dc02      	bgt.n	80084f8 <_dtoa_r+0xa78>
 80084f2:	d1e0      	bne.n	80084b6 <_dtoa_r+0xa36>
 80084f4:	07da      	lsls	r2, r3, #31
 80084f6:	d5de      	bpl.n	80084b6 <_dtoa_r+0xa36>
 80084f8:	2b39      	cmp	r3, #57	@ 0x39
 80084fa:	d1da      	bne.n	80084b2 <_dtoa_r+0xa32>
 80084fc:	2339      	movs	r3, #57	@ 0x39
 80084fe:	f88b 3000 	strb.w	r3, [fp]
 8008502:	4633      	mov	r3, r6
 8008504:	461e      	mov	r6, r3
 8008506:	3b01      	subs	r3, #1
 8008508:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800850c:	2a39      	cmp	r2, #57	@ 0x39
 800850e:	d04e      	beq.n	80085ae <_dtoa_r+0xb2e>
 8008510:	3201      	adds	r2, #1
 8008512:	701a      	strb	r2, [r3, #0]
 8008514:	e501      	b.n	8007f1a <_dtoa_r+0x49a>
 8008516:	2a00      	cmp	r2, #0
 8008518:	dd03      	ble.n	8008522 <_dtoa_r+0xaa2>
 800851a:	2b39      	cmp	r3, #57	@ 0x39
 800851c:	d0ee      	beq.n	80084fc <_dtoa_r+0xa7c>
 800851e:	3301      	adds	r3, #1
 8008520:	e7c9      	b.n	80084b6 <_dtoa_r+0xa36>
 8008522:	9a00      	ldr	r2, [sp, #0]
 8008524:	9908      	ldr	r1, [sp, #32]
 8008526:	f802 3c01 	strb.w	r3, [r2, #-1]
 800852a:	428a      	cmp	r2, r1
 800852c:	d028      	beq.n	8008580 <_dtoa_r+0xb00>
 800852e:	9902      	ldr	r1, [sp, #8]
 8008530:	2300      	movs	r3, #0
 8008532:	220a      	movs	r2, #10
 8008534:	4648      	mov	r0, r9
 8008536:	f000 f9d5 	bl	80088e4 <__multadd>
 800853a:	42af      	cmp	r7, r5
 800853c:	9002      	str	r0, [sp, #8]
 800853e:	f04f 0300 	mov.w	r3, #0
 8008542:	f04f 020a 	mov.w	r2, #10
 8008546:	4639      	mov	r1, r7
 8008548:	4648      	mov	r0, r9
 800854a:	d107      	bne.n	800855c <_dtoa_r+0xadc>
 800854c:	f000 f9ca 	bl	80088e4 <__multadd>
 8008550:	4607      	mov	r7, r0
 8008552:	4605      	mov	r5, r0
 8008554:	9b00      	ldr	r3, [sp, #0]
 8008556:	3301      	adds	r3, #1
 8008558:	9300      	str	r3, [sp, #0]
 800855a:	e777      	b.n	800844c <_dtoa_r+0x9cc>
 800855c:	f000 f9c2 	bl	80088e4 <__multadd>
 8008560:	4629      	mov	r1, r5
 8008562:	4607      	mov	r7, r0
 8008564:	2300      	movs	r3, #0
 8008566:	220a      	movs	r2, #10
 8008568:	4648      	mov	r0, r9
 800856a:	f000 f9bb 	bl	80088e4 <__multadd>
 800856e:	4605      	mov	r5, r0
 8008570:	e7f0      	b.n	8008554 <_dtoa_r+0xad4>
 8008572:	f1bb 0f00 	cmp.w	fp, #0
 8008576:	bfcc      	ite	gt
 8008578:	465e      	movgt	r6, fp
 800857a:	2601      	movle	r6, #1
 800857c:	4456      	add	r6, sl
 800857e:	2700      	movs	r7, #0
 8008580:	9902      	ldr	r1, [sp, #8]
 8008582:	9300      	str	r3, [sp, #0]
 8008584:	2201      	movs	r2, #1
 8008586:	4648      	mov	r0, r9
 8008588:	f000 fb50 	bl	8008c2c <__lshift>
 800858c:	4621      	mov	r1, r4
 800858e:	9002      	str	r0, [sp, #8]
 8008590:	f000 fbb8 	bl	8008d04 <__mcmp>
 8008594:	2800      	cmp	r0, #0
 8008596:	dcb4      	bgt.n	8008502 <_dtoa_r+0xa82>
 8008598:	d102      	bne.n	80085a0 <_dtoa_r+0xb20>
 800859a:	9b00      	ldr	r3, [sp, #0]
 800859c:	07db      	lsls	r3, r3, #31
 800859e:	d4b0      	bmi.n	8008502 <_dtoa_r+0xa82>
 80085a0:	4633      	mov	r3, r6
 80085a2:	461e      	mov	r6, r3
 80085a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085a8:	2a30      	cmp	r2, #48	@ 0x30
 80085aa:	d0fa      	beq.n	80085a2 <_dtoa_r+0xb22>
 80085ac:	e4b5      	b.n	8007f1a <_dtoa_r+0x49a>
 80085ae:	459a      	cmp	sl, r3
 80085b0:	d1a8      	bne.n	8008504 <_dtoa_r+0xa84>
 80085b2:	2331      	movs	r3, #49	@ 0x31
 80085b4:	f108 0801 	add.w	r8, r8, #1
 80085b8:	f88a 3000 	strb.w	r3, [sl]
 80085bc:	e4ad      	b.n	8007f1a <_dtoa_r+0x49a>
 80085be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800861c <_dtoa_r+0xb9c>
 80085c4:	b11b      	cbz	r3, 80085ce <_dtoa_r+0xb4e>
 80085c6:	f10a 0308 	add.w	r3, sl, #8
 80085ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80085cc:	6013      	str	r3, [r2, #0]
 80085ce:	4650      	mov	r0, sl
 80085d0:	b017      	add	sp, #92	@ 0x5c
 80085d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d6:	9b07      	ldr	r3, [sp, #28]
 80085d8:	2b01      	cmp	r3, #1
 80085da:	f77f ae2e 	ble.w	800823a <_dtoa_r+0x7ba>
 80085de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085e0:	9308      	str	r3, [sp, #32]
 80085e2:	2001      	movs	r0, #1
 80085e4:	e64d      	b.n	8008282 <_dtoa_r+0x802>
 80085e6:	f1bb 0f00 	cmp.w	fp, #0
 80085ea:	f77f aed9 	ble.w	80083a0 <_dtoa_r+0x920>
 80085ee:	4656      	mov	r6, sl
 80085f0:	9802      	ldr	r0, [sp, #8]
 80085f2:	4621      	mov	r1, r4
 80085f4:	f7ff f9bb 	bl	800796e <quorem>
 80085f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80085fc:	f806 3b01 	strb.w	r3, [r6], #1
 8008600:	eba6 020a 	sub.w	r2, r6, sl
 8008604:	4593      	cmp	fp, r2
 8008606:	ddb4      	ble.n	8008572 <_dtoa_r+0xaf2>
 8008608:	9902      	ldr	r1, [sp, #8]
 800860a:	2300      	movs	r3, #0
 800860c:	220a      	movs	r2, #10
 800860e:	4648      	mov	r0, r9
 8008610:	f000 f968 	bl	80088e4 <__multadd>
 8008614:	9002      	str	r0, [sp, #8]
 8008616:	e7eb      	b.n	80085f0 <_dtoa_r+0xb70>
 8008618:	08009918 	.word	0x08009918
 800861c:	0800989c 	.word	0x0800989c

08008620 <_free_r>:
 8008620:	b538      	push	{r3, r4, r5, lr}
 8008622:	4605      	mov	r5, r0
 8008624:	2900      	cmp	r1, #0
 8008626:	d041      	beq.n	80086ac <_free_r+0x8c>
 8008628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800862c:	1f0c      	subs	r4, r1, #4
 800862e:	2b00      	cmp	r3, #0
 8008630:	bfb8      	it	lt
 8008632:	18e4      	addlt	r4, r4, r3
 8008634:	f000 f8e8 	bl	8008808 <__malloc_lock>
 8008638:	4a1d      	ldr	r2, [pc, #116]	@ (80086b0 <_free_r+0x90>)
 800863a:	6813      	ldr	r3, [r2, #0]
 800863c:	b933      	cbnz	r3, 800864c <_free_r+0x2c>
 800863e:	6063      	str	r3, [r4, #4]
 8008640:	6014      	str	r4, [r2, #0]
 8008642:	4628      	mov	r0, r5
 8008644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008648:	f000 b8e4 	b.w	8008814 <__malloc_unlock>
 800864c:	42a3      	cmp	r3, r4
 800864e:	d908      	bls.n	8008662 <_free_r+0x42>
 8008650:	6820      	ldr	r0, [r4, #0]
 8008652:	1821      	adds	r1, r4, r0
 8008654:	428b      	cmp	r3, r1
 8008656:	bf01      	itttt	eq
 8008658:	6819      	ldreq	r1, [r3, #0]
 800865a:	685b      	ldreq	r3, [r3, #4]
 800865c:	1809      	addeq	r1, r1, r0
 800865e:	6021      	streq	r1, [r4, #0]
 8008660:	e7ed      	b.n	800863e <_free_r+0x1e>
 8008662:	461a      	mov	r2, r3
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	b10b      	cbz	r3, 800866c <_free_r+0x4c>
 8008668:	42a3      	cmp	r3, r4
 800866a:	d9fa      	bls.n	8008662 <_free_r+0x42>
 800866c:	6811      	ldr	r1, [r2, #0]
 800866e:	1850      	adds	r0, r2, r1
 8008670:	42a0      	cmp	r0, r4
 8008672:	d10b      	bne.n	800868c <_free_r+0x6c>
 8008674:	6820      	ldr	r0, [r4, #0]
 8008676:	4401      	add	r1, r0
 8008678:	1850      	adds	r0, r2, r1
 800867a:	4283      	cmp	r3, r0
 800867c:	6011      	str	r1, [r2, #0]
 800867e:	d1e0      	bne.n	8008642 <_free_r+0x22>
 8008680:	6818      	ldr	r0, [r3, #0]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	6053      	str	r3, [r2, #4]
 8008686:	4408      	add	r0, r1
 8008688:	6010      	str	r0, [r2, #0]
 800868a:	e7da      	b.n	8008642 <_free_r+0x22>
 800868c:	d902      	bls.n	8008694 <_free_r+0x74>
 800868e:	230c      	movs	r3, #12
 8008690:	602b      	str	r3, [r5, #0]
 8008692:	e7d6      	b.n	8008642 <_free_r+0x22>
 8008694:	6820      	ldr	r0, [r4, #0]
 8008696:	1821      	adds	r1, r4, r0
 8008698:	428b      	cmp	r3, r1
 800869a:	bf04      	itt	eq
 800869c:	6819      	ldreq	r1, [r3, #0]
 800869e:	685b      	ldreq	r3, [r3, #4]
 80086a0:	6063      	str	r3, [r4, #4]
 80086a2:	bf04      	itt	eq
 80086a4:	1809      	addeq	r1, r1, r0
 80086a6:	6021      	streq	r1, [r4, #0]
 80086a8:	6054      	str	r4, [r2, #4]
 80086aa:	e7ca      	b.n	8008642 <_free_r+0x22>
 80086ac:	bd38      	pop	{r3, r4, r5, pc}
 80086ae:	bf00      	nop
 80086b0:	2000049c 	.word	0x2000049c

080086b4 <malloc>:
 80086b4:	4b02      	ldr	r3, [pc, #8]	@ (80086c0 <malloc+0xc>)
 80086b6:	4601      	mov	r1, r0
 80086b8:	6818      	ldr	r0, [r3, #0]
 80086ba:	f000 b825 	b.w	8008708 <_malloc_r>
 80086be:	bf00      	nop
 80086c0:	20000018 	.word	0x20000018

080086c4 <sbrk_aligned>:
 80086c4:	b570      	push	{r4, r5, r6, lr}
 80086c6:	4e0f      	ldr	r6, [pc, #60]	@ (8008704 <sbrk_aligned+0x40>)
 80086c8:	460c      	mov	r4, r1
 80086ca:	6831      	ldr	r1, [r6, #0]
 80086cc:	4605      	mov	r5, r0
 80086ce:	b911      	cbnz	r1, 80086d6 <sbrk_aligned+0x12>
 80086d0:	f000 fe92 	bl	80093f8 <_sbrk_r>
 80086d4:	6030      	str	r0, [r6, #0]
 80086d6:	4621      	mov	r1, r4
 80086d8:	4628      	mov	r0, r5
 80086da:	f000 fe8d 	bl	80093f8 <_sbrk_r>
 80086de:	1c43      	adds	r3, r0, #1
 80086e0:	d103      	bne.n	80086ea <sbrk_aligned+0x26>
 80086e2:	f04f 34ff 	mov.w	r4, #4294967295
 80086e6:	4620      	mov	r0, r4
 80086e8:	bd70      	pop	{r4, r5, r6, pc}
 80086ea:	1cc4      	adds	r4, r0, #3
 80086ec:	f024 0403 	bic.w	r4, r4, #3
 80086f0:	42a0      	cmp	r0, r4
 80086f2:	d0f8      	beq.n	80086e6 <sbrk_aligned+0x22>
 80086f4:	1a21      	subs	r1, r4, r0
 80086f6:	4628      	mov	r0, r5
 80086f8:	f000 fe7e 	bl	80093f8 <_sbrk_r>
 80086fc:	3001      	adds	r0, #1
 80086fe:	d1f2      	bne.n	80086e6 <sbrk_aligned+0x22>
 8008700:	e7ef      	b.n	80086e2 <sbrk_aligned+0x1e>
 8008702:	bf00      	nop
 8008704:	20000498 	.word	0x20000498

08008708 <_malloc_r>:
 8008708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800870c:	1ccd      	adds	r5, r1, #3
 800870e:	f025 0503 	bic.w	r5, r5, #3
 8008712:	3508      	adds	r5, #8
 8008714:	2d0c      	cmp	r5, #12
 8008716:	bf38      	it	cc
 8008718:	250c      	movcc	r5, #12
 800871a:	2d00      	cmp	r5, #0
 800871c:	4606      	mov	r6, r0
 800871e:	db01      	blt.n	8008724 <_malloc_r+0x1c>
 8008720:	42a9      	cmp	r1, r5
 8008722:	d904      	bls.n	800872e <_malloc_r+0x26>
 8008724:	230c      	movs	r3, #12
 8008726:	6033      	str	r3, [r6, #0]
 8008728:	2000      	movs	r0, #0
 800872a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800872e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008804 <_malloc_r+0xfc>
 8008732:	f000 f869 	bl	8008808 <__malloc_lock>
 8008736:	f8d8 3000 	ldr.w	r3, [r8]
 800873a:	461c      	mov	r4, r3
 800873c:	bb44      	cbnz	r4, 8008790 <_malloc_r+0x88>
 800873e:	4629      	mov	r1, r5
 8008740:	4630      	mov	r0, r6
 8008742:	f7ff ffbf 	bl	80086c4 <sbrk_aligned>
 8008746:	1c43      	adds	r3, r0, #1
 8008748:	4604      	mov	r4, r0
 800874a:	d158      	bne.n	80087fe <_malloc_r+0xf6>
 800874c:	f8d8 4000 	ldr.w	r4, [r8]
 8008750:	4627      	mov	r7, r4
 8008752:	2f00      	cmp	r7, #0
 8008754:	d143      	bne.n	80087de <_malloc_r+0xd6>
 8008756:	2c00      	cmp	r4, #0
 8008758:	d04b      	beq.n	80087f2 <_malloc_r+0xea>
 800875a:	6823      	ldr	r3, [r4, #0]
 800875c:	4639      	mov	r1, r7
 800875e:	4630      	mov	r0, r6
 8008760:	eb04 0903 	add.w	r9, r4, r3
 8008764:	f000 fe48 	bl	80093f8 <_sbrk_r>
 8008768:	4581      	cmp	r9, r0
 800876a:	d142      	bne.n	80087f2 <_malloc_r+0xea>
 800876c:	6821      	ldr	r1, [r4, #0]
 800876e:	1a6d      	subs	r5, r5, r1
 8008770:	4629      	mov	r1, r5
 8008772:	4630      	mov	r0, r6
 8008774:	f7ff ffa6 	bl	80086c4 <sbrk_aligned>
 8008778:	3001      	adds	r0, #1
 800877a:	d03a      	beq.n	80087f2 <_malloc_r+0xea>
 800877c:	6823      	ldr	r3, [r4, #0]
 800877e:	442b      	add	r3, r5
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	f8d8 3000 	ldr.w	r3, [r8]
 8008786:	685a      	ldr	r2, [r3, #4]
 8008788:	bb62      	cbnz	r2, 80087e4 <_malloc_r+0xdc>
 800878a:	f8c8 7000 	str.w	r7, [r8]
 800878e:	e00f      	b.n	80087b0 <_malloc_r+0xa8>
 8008790:	6822      	ldr	r2, [r4, #0]
 8008792:	1b52      	subs	r2, r2, r5
 8008794:	d420      	bmi.n	80087d8 <_malloc_r+0xd0>
 8008796:	2a0b      	cmp	r2, #11
 8008798:	d917      	bls.n	80087ca <_malloc_r+0xc2>
 800879a:	1961      	adds	r1, r4, r5
 800879c:	42a3      	cmp	r3, r4
 800879e:	6025      	str	r5, [r4, #0]
 80087a0:	bf18      	it	ne
 80087a2:	6059      	strne	r1, [r3, #4]
 80087a4:	6863      	ldr	r3, [r4, #4]
 80087a6:	bf08      	it	eq
 80087a8:	f8c8 1000 	streq.w	r1, [r8]
 80087ac:	5162      	str	r2, [r4, r5]
 80087ae:	604b      	str	r3, [r1, #4]
 80087b0:	4630      	mov	r0, r6
 80087b2:	f000 f82f 	bl	8008814 <__malloc_unlock>
 80087b6:	f104 000b 	add.w	r0, r4, #11
 80087ba:	1d23      	adds	r3, r4, #4
 80087bc:	f020 0007 	bic.w	r0, r0, #7
 80087c0:	1ac2      	subs	r2, r0, r3
 80087c2:	bf1c      	itt	ne
 80087c4:	1a1b      	subne	r3, r3, r0
 80087c6:	50a3      	strne	r3, [r4, r2]
 80087c8:	e7af      	b.n	800872a <_malloc_r+0x22>
 80087ca:	6862      	ldr	r2, [r4, #4]
 80087cc:	42a3      	cmp	r3, r4
 80087ce:	bf0c      	ite	eq
 80087d0:	f8c8 2000 	streq.w	r2, [r8]
 80087d4:	605a      	strne	r2, [r3, #4]
 80087d6:	e7eb      	b.n	80087b0 <_malloc_r+0xa8>
 80087d8:	4623      	mov	r3, r4
 80087da:	6864      	ldr	r4, [r4, #4]
 80087dc:	e7ae      	b.n	800873c <_malloc_r+0x34>
 80087de:	463c      	mov	r4, r7
 80087e0:	687f      	ldr	r7, [r7, #4]
 80087e2:	e7b6      	b.n	8008752 <_malloc_r+0x4a>
 80087e4:	461a      	mov	r2, r3
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	42a3      	cmp	r3, r4
 80087ea:	d1fb      	bne.n	80087e4 <_malloc_r+0xdc>
 80087ec:	2300      	movs	r3, #0
 80087ee:	6053      	str	r3, [r2, #4]
 80087f0:	e7de      	b.n	80087b0 <_malloc_r+0xa8>
 80087f2:	230c      	movs	r3, #12
 80087f4:	6033      	str	r3, [r6, #0]
 80087f6:	4630      	mov	r0, r6
 80087f8:	f000 f80c 	bl	8008814 <__malloc_unlock>
 80087fc:	e794      	b.n	8008728 <_malloc_r+0x20>
 80087fe:	6005      	str	r5, [r0, #0]
 8008800:	e7d6      	b.n	80087b0 <_malloc_r+0xa8>
 8008802:	bf00      	nop
 8008804:	2000049c 	.word	0x2000049c

08008808 <__malloc_lock>:
 8008808:	4801      	ldr	r0, [pc, #4]	@ (8008810 <__malloc_lock+0x8>)
 800880a:	f7ff b8ae 	b.w	800796a <__retarget_lock_acquire_recursive>
 800880e:	bf00      	nop
 8008810:	20000494 	.word	0x20000494

08008814 <__malloc_unlock>:
 8008814:	4801      	ldr	r0, [pc, #4]	@ (800881c <__malloc_unlock+0x8>)
 8008816:	f7ff b8a9 	b.w	800796c <__retarget_lock_release_recursive>
 800881a:	bf00      	nop
 800881c:	20000494 	.word	0x20000494

08008820 <_Balloc>:
 8008820:	b570      	push	{r4, r5, r6, lr}
 8008822:	69c6      	ldr	r6, [r0, #28]
 8008824:	4604      	mov	r4, r0
 8008826:	460d      	mov	r5, r1
 8008828:	b976      	cbnz	r6, 8008848 <_Balloc+0x28>
 800882a:	2010      	movs	r0, #16
 800882c:	f7ff ff42 	bl	80086b4 <malloc>
 8008830:	4602      	mov	r2, r0
 8008832:	61e0      	str	r0, [r4, #28]
 8008834:	b920      	cbnz	r0, 8008840 <_Balloc+0x20>
 8008836:	4b18      	ldr	r3, [pc, #96]	@ (8008898 <_Balloc+0x78>)
 8008838:	4818      	ldr	r0, [pc, #96]	@ (800889c <_Balloc+0x7c>)
 800883a:	216b      	movs	r1, #107	@ 0x6b
 800883c:	f000 fdfa 	bl	8009434 <__assert_func>
 8008840:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008844:	6006      	str	r6, [r0, #0]
 8008846:	60c6      	str	r6, [r0, #12]
 8008848:	69e6      	ldr	r6, [r4, #28]
 800884a:	68f3      	ldr	r3, [r6, #12]
 800884c:	b183      	cbz	r3, 8008870 <_Balloc+0x50>
 800884e:	69e3      	ldr	r3, [r4, #28]
 8008850:	68db      	ldr	r3, [r3, #12]
 8008852:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008856:	b9b8      	cbnz	r0, 8008888 <_Balloc+0x68>
 8008858:	2101      	movs	r1, #1
 800885a:	fa01 f605 	lsl.w	r6, r1, r5
 800885e:	1d72      	adds	r2, r6, #5
 8008860:	0092      	lsls	r2, r2, #2
 8008862:	4620      	mov	r0, r4
 8008864:	f000 fe04 	bl	8009470 <_calloc_r>
 8008868:	b160      	cbz	r0, 8008884 <_Balloc+0x64>
 800886a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800886e:	e00e      	b.n	800888e <_Balloc+0x6e>
 8008870:	2221      	movs	r2, #33	@ 0x21
 8008872:	2104      	movs	r1, #4
 8008874:	4620      	mov	r0, r4
 8008876:	f000 fdfb 	bl	8009470 <_calloc_r>
 800887a:	69e3      	ldr	r3, [r4, #28]
 800887c:	60f0      	str	r0, [r6, #12]
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1e4      	bne.n	800884e <_Balloc+0x2e>
 8008884:	2000      	movs	r0, #0
 8008886:	bd70      	pop	{r4, r5, r6, pc}
 8008888:	6802      	ldr	r2, [r0, #0]
 800888a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800888e:	2300      	movs	r3, #0
 8008890:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008894:	e7f7      	b.n	8008886 <_Balloc+0x66>
 8008896:	bf00      	nop
 8008898:	080098a9 	.word	0x080098a9
 800889c:	08009929 	.word	0x08009929

080088a0 <_Bfree>:
 80088a0:	b570      	push	{r4, r5, r6, lr}
 80088a2:	69c6      	ldr	r6, [r0, #28]
 80088a4:	4605      	mov	r5, r0
 80088a6:	460c      	mov	r4, r1
 80088a8:	b976      	cbnz	r6, 80088c8 <_Bfree+0x28>
 80088aa:	2010      	movs	r0, #16
 80088ac:	f7ff ff02 	bl	80086b4 <malloc>
 80088b0:	4602      	mov	r2, r0
 80088b2:	61e8      	str	r0, [r5, #28]
 80088b4:	b920      	cbnz	r0, 80088c0 <_Bfree+0x20>
 80088b6:	4b09      	ldr	r3, [pc, #36]	@ (80088dc <_Bfree+0x3c>)
 80088b8:	4809      	ldr	r0, [pc, #36]	@ (80088e0 <_Bfree+0x40>)
 80088ba:	218f      	movs	r1, #143	@ 0x8f
 80088bc:	f000 fdba 	bl	8009434 <__assert_func>
 80088c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088c4:	6006      	str	r6, [r0, #0]
 80088c6:	60c6      	str	r6, [r0, #12]
 80088c8:	b13c      	cbz	r4, 80088da <_Bfree+0x3a>
 80088ca:	69eb      	ldr	r3, [r5, #28]
 80088cc:	6862      	ldr	r2, [r4, #4]
 80088ce:	68db      	ldr	r3, [r3, #12]
 80088d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088d4:	6021      	str	r1, [r4, #0]
 80088d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088da:	bd70      	pop	{r4, r5, r6, pc}
 80088dc:	080098a9 	.word	0x080098a9
 80088e0:	08009929 	.word	0x08009929

080088e4 <__multadd>:
 80088e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088e8:	690d      	ldr	r5, [r1, #16]
 80088ea:	4607      	mov	r7, r0
 80088ec:	460c      	mov	r4, r1
 80088ee:	461e      	mov	r6, r3
 80088f0:	f101 0c14 	add.w	ip, r1, #20
 80088f4:	2000      	movs	r0, #0
 80088f6:	f8dc 3000 	ldr.w	r3, [ip]
 80088fa:	b299      	uxth	r1, r3
 80088fc:	fb02 6101 	mla	r1, r2, r1, r6
 8008900:	0c1e      	lsrs	r6, r3, #16
 8008902:	0c0b      	lsrs	r3, r1, #16
 8008904:	fb02 3306 	mla	r3, r2, r6, r3
 8008908:	b289      	uxth	r1, r1
 800890a:	3001      	adds	r0, #1
 800890c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008910:	4285      	cmp	r5, r0
 8008912:	f84c 1b04 	str.w	r1, [ip], #4
 8008916:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800891a:	dcec      	bgt.n	80088f6 <__multadd+0x12>
 800891c:	b30e      	cbz	r6, 8008962 <__multadd+0x7e>
 800891e:	68a3      	ldr	r3, [r4, #8]
 8008920:	42ab      	cmp	r3, r5
 8008922:	dc19      	bgt.n	8008958 <__multadd+0x74>
 8008924:	6861      	ldr	r1, [r4, #4]
 8008926:	4638      	mov	r0, r7
 8008928:	3101      	adds	r1, #1
 800892a:	f7ff ff79 	bl	8008820 <_Balloc>
 800892e:	4680      	mov	r8, r0
 8008930:	b928      	cbnz	r0, 800893e <__multadd+0x5a>
 8008932:	4602      	mov	r2, r0
 8008934:	4b0c      	ldr	r3, [pc, #48]	@ (8008968 <__multadd+0x84>)
 8008936:	480d      	ldr	r0, [pc, #52]	@ (800896c <__multadd+0x88>)
 8008938:	21ba      	movs	r1, #186	@ 0xba
 800893a:	f000 fd7b 	bl	8009434 <__assert_func>
 800893e:	6922      	ldr	r2, [r4, #16]
 8008940:	3202      	adds	r2, #2
 8008942:	f104 010c 	add.w	r1, r4, #12
 8008946:	0092      	lsls	r2, r2, #2
 8008948:	300c      	adds	r0, #12
 800894a:	f000 fd65 	bl	8009418 <memcpy>
 800894e:	4621      	mov	r1, r4
 8008950:	4638      	mov	r0, r7
 8008952:	f7ff ffa5 	bl	80088a0 <_Bfree>
 8008956:	4644      	mov	r4, r8
 8008958:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800895c:	3501      	adds	r5, #1
 800895e:	615e      	str	r6, [r3, #20]
 8008960:	6125      	str	r5, [r4, #16]
 8008962:	4620      	mov	r0, r4
 8008964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008968:	08009918 	.word	0x08009918
 800896c:	08009929 	.word	0x08009929

08008970 <__hi0bits>:
 8008970:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008974:	4603      	mov	r3, r0
 8008976:	bf36      	itet	cc
 8008978:	0403      	lslcc	r3, r0, #16
 800897a:	2000      	movcs	r0, #0
 800897c:	2010      	movcc	r0, #16
 800897e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008982:	bf3c      	itt	cc
 8008984:	021b      	lslcc	r3, r3, #8
 8008986:	3008      	addcc	r0, #8
 8008988:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800898c:	bf3c      	itt	cc
 800898e:	011b      	lslcc	r3, r3, #4
 8008990:	3004      	addcc	r0, #4
 8008992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008996:	bf3c      	itt	cc
 8008998:	009b      	lslcc	r3, r3, #2
 800899a:	3002      	addcc	r0, #2
 800899c:	2b00      	cmp	r3, #0
 800899e:	db05      	blt.n	80089ac <__hi0bits+0x3c>
 80089a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80089a4:	f100 0001 	add.w	r0, r0, #1
 80089a8:	bf08      	it	eq
 80089aa:	2020      	moveq	r0, #32
 80089ac:	4770      	bx	lr

080089ae <__lo0bits>:
 80089ae:	6803      	ldr	r3, [r0, #0]
 80089b0:	4602      	mov	r2, r0
 80089b2:	f013 0007 	ands.w	r0, r3, #7
 80089b6:	d00b      	beq.n	80089d0 <__lo0bits+0x22>
 80089b8:	07d9      	lsls	r1, r3, #31
 80089ba:	d421      	bmi.n	8008a00 <__lo0bits+0x52>
 80089bc:	0798      	lsls	r0, r3, #30
 80089be:	bf49      	itett	mi
 80089c0:	085b      	lsrmi	r3, r3, #1
 80089c2:	089b      	lsrpl	r3, r3, #2
 80089c4:	2001      	movmi	r0, #1
 80089c6:	6013      	strmi	r3, [r2, #0]
 80089c8:	bf5c      	itt	pl
 80089ca:	6013      	strpl	r3, [r2, #0]
 80089cc:	2002      	movpl	r0, #2
 80089ce:	4770      	bx	lr
 80089d0:	b299      	uxth	r1, r3
 80089d2:	b909      	cbnz	r1, 80089d8 <__lo0bits+0x2a>
 80089d4:	0c1b      	lsrs	r3, r3, #16
 80089d6:	2010      	movs	r0, #16
 80089d8:	b2d9      	uxtb	r1, r3
 80089da:	b909      	cbnz	r1, 80089e0 <__lo0bits+0x32>
 80089dc:	3008      	adds	r0, #8
 80089de:	0a1b      	lsrs	r3, r3, #8
 80089e0:	0719      	lsls	r1, r3, #28
 80089e2:	bf04      	itt	eq
 80089e4:	091b      	lsreq	r3, r3, #4
 80089e6:	3004      	addeq	r0, #4
 80089e8:	0799      	lsls	r1, r3, #30
 80089ea:	bf04      	itt	eq
 80089ec:	089b      	lsreq	r3, r3, #2
 80089ee:	3002      	addeq	r0, #2
 80089f0:	07d9      	lsls	r1, r3, #31
 80089f2:	d403      	bmi.n	80089fc <__lo0bits+0x4e>
 80089f4:	085b      	lsrs	r3, r3, #1
 80089f6:	f100 0001 	add.w	r0, r0, #1
 80089fa:	d003      	beq.n	8008a04 <__lo0bits+0x56>
 80089fc:	6013      	str	r3, [r2, #0]
 80089fe:	4770      	bx	lr
 8008a00:	2000      	movs	r0, #0
 8008a02:	4770      	bx	lr
 8008a04:	2020      	movs	r0, #32
 8008a06:	4770      	bx	lr

08008a08 <__i2b>:
 8008a08:	b510      	push	{r4, lr}
 8008a0a:	460c      	mov	r4, r1
 8008a0c:	2101      	movs	r1, #1
 8008a0e:	f7ff ff07 	bl	8008820 <_Balloc>
 8008a12:	4602      	mov	r2, r0
 8008a14:	b928      	cbnz	r0, 8008a22 <__i2b+0x1a>
 8008a16:	4b05      	ldr	r3, [pc, #20]	@ (8008a2c <__i2b+0x24>)
 8008a18:	4805      	ldr	r0, [pc, #20]	@ (8008a30 <__i2b+0x28>)
 8008a1a:	f240 1145 	movw	r1, #325	@ 0x145
 8008a1e:	f000 fd09 	bl	8009434 <__assert_func>
 8008a22:	2301      	movs	r3, #1
 8008a24:	6144      	str	r4, [r0, #20]
 8008a26:	6103      	str	r3, [r0, #16]
 8008a28:	bd10      	pop	{r4, pc}
 8008a2a:	bf00      	nop
 8008a2c:	08009918 	.word	0x08009918
 8008a30:	08009929 	.word	0x08009929

08008a34 <__multiply>:
 8008a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a38:	4617      	mov	r7, r2
 8008a3a:	690a      	ldr	r2, [r1, #16]
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	bfa8      	it	ge
 8008a42:	463b      	movge	r3, r7
 8008a44:	4689      	mov	r9, r1
 8008a46:	bfa4      	itt	ge
 8008a48:	460f      	movge	r7, r1
 8008a4a:	4699      	movge	r9, r3
 8008a4c:	693d      	ldr	r5, [r7, #16]
 8008a4e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	6879      	ldr	r1, [r7, #4]
 8008a56:	eb05 060a 	add.w	r6, r5, sl
 8008a5a:	42b3      	cmp	r3, r6
 8008a5c:	b085      	sub	sp, #20
 8008a5e:	bfb8      	it	lt
 8008a60:	3101      	addlt	r1, #1
 8008a62:	f7ff fedd 	bl	8008820 <_Balloc>
 8008a66:	b930      	cbnz	r0, 8008a76 <__multiply+0x42>
 8008a68:	4602      	mov	r2, r0
 8008a6a:	4b41      	ldr	r3, [pc, #260]	@ (8008b70 <__multiply+0x13c>)
 8008a6c:	4841      	ldr	r0, [pc, #260]	@ (8008b74 <__multiply+0x140>)
 8008a6e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008a72:	f000 fcdf 	bl	8009434 <__assert_func>
 8008a76:	f100 0414 	add.w	r4, r0, #20
 8008a7a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008a7e:	4623      	mov	r3, r4
 8008a80:	2200      	movs	r2, #0
 8008a82:	4573      	cmp	r3, lr
 8008a84:	d320      	bcc.n	8008ac8 <__multiply+0x94>
 8008a86:	f107 0814 	add.w	r8, r7, #20
 8008a8a:	f109 0114 	add.w	r1, r9, #20
 8008a8e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008a92:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008a96:	9302      	str	r3, [sp, #8]
 8008a98:	1beb      	subs	r3, r5, r7
 8008a9a:	3b15      	subs	r3, #21
 8008a9c:	f023 0303 	bic.w	r3, r3, #3
 8008aa0:	3304      	adds	r3, #4
 8008aa2:	3715      	adds	r7, #21
 8008aa4:	42bd      	cmp	r5, r7
 8008aa6:	bf38      	it	cc
 8008aa8:	2304      	movcc	r3, #4
 8008aaa:	9301      	str	r3, [sp, #4]
 8008aac:	9b02      	ldr	r3, [sp, #8]
 8008aae:	9103      	str	r1, [sp, #12]
 8008ab0:	428b      	cmp	r3, r1
 8008ab2:	d80c      	bhi.n	8008ace <__multiply+0x9a>
 8008ab4:	2e00      	cmp	r6, #0
 8008ab6:	dd03      	ble.n	8008ac0 <__multiply+0x8c>
 8008ab8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d055      	beq.n	8008b6c <__multiply+0x138>
 8008ac0:	6106      	str	r6, [r0, #16]
 8008ac2:	b005      	add	sp, #20
 8008ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ac8:	f843 2b04 	str.w	r2, [r3], #4
 8008acc:	e7d9      	b.n	8008a82 <__multiply+0x4e>
 8008ace:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ad2:	f1ba 0f00 	cmp.w	sl, #0
 8008ad6:	d01f      	beq.n	8008b18 <__multiply+0xe4>
 8008ad8:	46c4      	mov	ip, r8
 8008ada:	46a1      	mov	r9, r4
 8008adc:	2700      	movs	r7, #0
 8008ade:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ae2:	f8d9 3000 	ldr.w	r3, [r9]
 8008ae6:	fa1f fb82 	uxth.w	fp, r2
 8008aea:	b29b      	uxth	r3, r3
 8008aec:	fb0a 330b 	mla	r3, sl, fp, r3
 8008af0:	443b      	add	r3, r7
 8008af2:	f8d9 7000 	ldr.w	r7, [r9]
 8008af6:	0c12      	lsrs	r2, r2, #16
 8008af8:	0c3f      	lsrs	r7, r7, #16
 8008afa:	fb0a 7202 	mla	r2, sl, r2, r7
 8008afe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b08:	4565      	cmp	r5, ip
 8008b0a:	f849 3b04 	str.w	r3, [r9], #4
 8008b0e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008b12:	d8e4      	bhi.n	8008ade <__multiply+0xaa>
 8008b14:	9b01      	ldr	r3, [sp, #4]
 8008b16:	50e7      	str	r7, [r4, r3]
 8008b18:	9b03      	ldr	r3, [sp, #12]
 8008b1a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b1e:	3104      	adds	r1, #4
 8008b20:	f1b9 0f00 	cmp.w	r9, #0
 8008b24:	d020      	beq.n	8008b68 <__multiply+0x134>
 8008b26:	6823      	ldr	r3, [r4, #0]
 8008b28:	4647      	mov	r7, r8
 8008b2a:	46a4      	mov	ip, r4
 8008b2c:	f04f 0a00 	mov.w	sl, #0
 8008b30:	f8b7 b000 	ldrh.w	fp, [r7]
 8008b34:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008b38:	fb09 220b 	mla	r2, r9, fp, r2
 8008b3c:	4452      	add	r2, sl
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b44:	f84c 3b04 	str.w	r3, [ip], #4
 8008b48:	f857 3b04 	ldr.w	r3, [r7], #4
 8008b4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b50:	f8bc 3000 	ldrh.w	r3, [ip]
 8008b54:	fb09 330a 	mla	r3, r9, sl, r3
 8008b58:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008b5c:	42bd      	cmp	r5, r7
 8008b5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b62:	d8e5      	bhi.n	8008b30 <__multiply+0xfc>
 8008b64:	9a01      	ldr	r2, [sp, #4]
 8008b66:	50a3      	str	r3, [r4, r2]
 8008b68:	3404      	adds	r4, #4
 8008b6a:	e79f      	b.n	8008aac <__multiply+0x78>
 8008b6c:	3e01      	subs	r6, #1
 8008b6e:	e7a1      	b.n	8008ab4 <__multiply+0x80>
 8008b70:	08009918 	.word	0x08009918
 8008b74:	08009929 	.word	0x08009929

08008b78 <__pow5mult>:
 8008b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b7c:	4615      	mov	r5, r2
 8008b7e:	f012 0203 	ands.w	r2, r2, #3
 8008b82:	4607      	mov	r7, r0
 8008b84:	460e      	mov	r6, r1
 8008b86:	d007      	beq.n	8008b98 <__pow5mult+0x20>
 8008b88:	4c25      	ldr	r4, [pc, #148]	@ (8008c20 <__pow5mult+0xa8>)
 8008b8a:	3a01      	subs	r2, #1
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b92:	f7ff fea7 	bl	80088e4 <__multadd>
 8008b96:	4606      	mov	r6, r0
 8008b98:	10ad      	asrs	r5, r5, #2
 8008b9a:	d03d      	beq.n	8008c18 <__pow5mult+0xa0>
 8008b9c:	69fc      	ldr	r4, [r7, #28]
 8008b9e:	b97c      	cbnz	r4, 8008bc0 <__pow5mult+0x48>
 8008ba0:	2010      	movs	r0, #16
 8008ba2:	f7ff fd87 	bl	80086b4 <malloc>
 8008ba6:	4602      	mov	r2, r0
 8008ba8:	61f8      	str	r0, [r7, #28]
 8008baa:	b928      	cbnz	r0, 8008bb8 <__pow5mult+0x40>
 8008bac:	4b1d      	ldr	r3, [pc, #116]	@ (8008c24 <__pow5mult+0xac>)
 8008bae:	481e      	ldr	r0, [pc, #120]	@ (8008c28 <__pow5mult+0xb0>)
 8008bb0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008bb4:	f000 fc3e 	bl	8009434 <__assert_func>
 8008bb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bbc:	6004      	str	r4, [r0, #0]
 8008bbe:	60c4      	str	r4, [r0, #12]
 8008bc0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008bc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008bc8:	b94c      	cbnz	r4, 8008bde <__pow5mult+0x66>
 8008bca:	f240 2171 	movw	r1, #625	@ 0x271
 8008bce:	4638      	mov	r0, r7
 8008bd0:	f7ff ff1a 	bl	8008a08 <__i2b>
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bda:	4604      	mov	r4, r0
 8008bdc:	6003      	str	r3, [r0, #0]
 8008bde:	f04f 0900 	mov.w	r9, #0
 8008be2:	07eb      	lsls	r3, r5, #31
 8008be4:	d50a      	bpl.n	8008bfc <__pow5mult+0x84>
 8008be6:	4631      	mov	r1, r6
 8008be8:	4622      	mov	r2, r4
 8008bea:	4638      	mov	r0, r7
 8008bec:	f7ff ff22 	bl	8008a34 <__multiply>
 8008bf0:	4631      	mov	r1, r6
 8008bf2:	4680      	mov	r8, r0
 8008bf4:	4638      	mov	r0, r7
 8008bf6:	f7ff fe53 	bl	80088a0 <_Bfree>
 8008bfa:	4646      	mov	r6, r8
 8008bfc:	106d      	asrs	r5, r5, #1
 8008bfe:	d00b      	beq.n	8008c18 <__pow5mult+0xa0>
 8008c00:	6820      	ldr	r0, [r4, #0]
 8008c02:	b938      	cbnz	r0, 8008c14 <__pow5mult+0x9c>
 8008c04:	4622      	mov	r2, r4
 8008c06:	4621      	mov	r1, r4
 8008c08:	4638      	mov	r0, r7
 8008c0a:	f7ff ff13 	bl	8008a34 <__multiply>
 8008c0e:	6020      	str	r0, [r4, #0]
 8008c10:	f8c0 9000 	str.w	r9, [r0]
 8008c14:	4604      	mov	r4, r0
 8008c16:	e7e4      	b.n	8008be2 <__pow5mult+0x6a>
 8008c18:	4630      	mov	r0, r6
 8008c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c1e:	bf00      	nop
 8008c20:	080099dc 	.word	0x080099dc
 8008c24:	080098a9 	.word	0x080098a9
 8008c28:	08009929 	.word	0x08009929

08008c2c <__lshift>:
 8008c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c30:	460c      	mov	r4, r1
 8008c32:	6849      	ldr	r1, [r1, #4]
 8008c34:	6923      	ldr	r3, [r4, #16]
 8008c36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c3a:	68a3      	ldr	r3, [r4, #8]
 8008c3c:	4607      	mov	r7, r0
 8008c3e:	4691      	mov	r9, r2
 8008c40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c44:	f108 0601 	add.w	r6, r8, #1
 8008c48:	42b3      	cmp	r3, r6
 8008c4a:	db0b      	blt.n	8008c64 <__lshift+0x38>
 8008c4c:	4638      	mov	r0, r7
 8008c4e:	f7ff fde7 	bl	8008820 <_Balloc>
 8008c52:	4605      	mov	r5, r0
 8008c54:	b948      	cbnz	r0, 8008c6a <__lshift+0x3e>
 8008c56:	4602      	mov	r2, r0
 8008c58:	4b28      	ldr	r3, [pc, #160]	@ (8008cfc <__lshift+0xd0>)
 8008c5a:	4829      	ldr	r0, [pc, #164]	@ (8008d00 <__lshift+0xd4>)
 8008c5c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008c60:	f000 fbe8 	bl	8009434 <__assert_func>
 8008c64:	3101      	adds	r1, #1
 8008c66:	005b      	lsls	r3, r3, #1
 8008c68:	e7ee      	b.n	8008c48 <__lshift+0x1c>
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	f100 0114 	add.w	r1, r0, #20
 8008c70:	f100 0210 	add.w	r2, r0, #16
 8008c74:	4618      	mov	r0, r3
 8008c76:	4553      	cmp	r3, sl
 8008c78:	db33      	blt.n	8008ce2 <__lshift+0xb6>
 8008c7a:	6920      	ldr	r0, [r4, #16]
 8008c7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c80:	f104 0314 	add.w	r3, r4, #20
 8008c84:	f019 091f 	ands.w	r9, r9, #31
 8008c88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c90:	d02b      	beq.n	8008cea <__lshift+0xbe>
 8008c92:	f1c9 0e20 	rsb	lr, r9, #32
 8008c96:	468a      	mov	sl, r1
 8008c98:	2200      	movs	r2, #0
 8008c9a:	6818      	ldr	r0, [r3, #0]
 8008c9c:	fa00 f009 	lsl.w	r0, r0, r9
 8008ca0:	4310      	orrs	r0, r2
 8008ca2:	f84a 0b04 	str.w	r0, [sl], #4
 8008ca6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008caa:	459c      	cmp	ip, r3
 8008cac:	fa22 f20e 	lsr.w	r2, r2, lr
 8008cb0:	d8f3      	bhi.n	8008c9a <__lshift+0x6e>
 8008cb2:	ebac 0304 	sub.w	r3, ip, r4
 8008cb6:	3b15      	subs	r3, #21
 8008cb8:	f023 0303 	bic.w	r3, r3, #3
 8008cbc:	3304      	adds	r3, #4
 8008cbe:	f104 0015 	add.w	r0, r4, #21
 8008cc2:	4560      	cmp	r0, ip
 8008cc4:	bf88      	it	hi
 8008cc6:	2304      	movhi	r3, #4
 8008cc8:	50ca      	str	r2, [r1, r3]
 8008cca:	b10a      	cbz	r2, 8008cd0 <__lshift+0xa4>
 8008ccc:	f108 0602 	add.w	r6, r8, #2
 8008cd0:	3e01      	subs	r6, #1
 8008cd2:	4638      	mov	r0, r7
 8008cd4:	612e      	str	r6, [r5, #16]
 8008cd6:	4621      	mov	r1, r4
 8008cd8:	f7ff fde2 	bl	80088a0 <_Bfree>
 8008cdc:	4628      	mov	r0, r5
 8008cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ce2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	e7c5      	b.n	8008c76 <__lshift+0x4a>
 8008cea:	3904      	subs	r1, #4
 8008cec:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cf0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cf4:	459c      	cmp	ip, r3
 8008cf6:	d8f9      	bhi.n	8008cec <__lshift+0xc0>
 8008cf8:	e7ea      	b.n	8008cd0 <__lshift+0xa4>
 8008cfa:	bf00      	nop
 8008cfc:	08009918 	.word	0x08009918
 8008d00:	08009929 	.word	0x08009929

08008d04 <__mcmp>:
 8008d04:	690a      	ldr	r2, [r1, #16]
 8008d06:	4603      	mov	r3, r0
 8008d08:	6900      	ldr	r0, [r0, #16]
 8008d0a:	1a80      	subs	r0, r0, r2
 8008d0c:	b530      	push	{r4, r5, lr}
 8008d0e:	d10e      	bne.n	8008d2e <__mcmp+0x2a>
 8008d10:	3314      	adds	r3, #20
 8008d12:	3114      	adds	r1, #20
 8008d14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d24:	4295      	cmp	r5, r2
 8008d26:	d003      	beq.n	8008d30 <__mcmp+0x2c>
 8008d28:	d205      	bcs.n	8008d36 <__mcmp+0x32>
 8008d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d2e:	bd30      	pop	{r4, r5, pc}
 8008d30:	42a3      	cmp	r3, r4
 8008d32:	d3f3      	bcc.n	8008d1c <__mcmp+0x18>
 8008d34:	e7fb      	b.n	8008d2e <__mcmp+0x2a>
 8008d36:	2001      	movs	r0, #1
 8008d38:	e7f9      	b.n	8008d2e <__mcmp+0x2a>
	...

08008d3c <__mdiff>:
 8008d3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d40:	4689      	mov	r9, r1
 8008d42:	4606      	mov	r6, r0
 8008d44:	4611      	mov	r1, r2
 8008d46:	4648      	mov	r0, r9
 8008d48:	4614      	mov	r4, r2
 8008d4a:	f7ff ffdb 	bl	8008d04 <__mcmp>
 8008d4e:	1e05      	subs	r5, r0, #0
 8008d50:	d112      	bne.n	8008d78 <__mdiff+0x3c>
 8008d52:	4629      	mov	r1, r5
 8008d54:	4630      	mov	r0, r6
 8008d56:	f7ff fd63 	bl	8008820 <_Balloc>
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	b928      	cbnz	r0, 8008d6a <__mdiff+0x2e>
 8008d5e:	4b3f      	ldr	r3, [pc, #252]	@ (8008e5c <__mdiff+0x120>)
 8008d60:	f240 2137 	movw	r1, #567	@ 0x237
 8008d64:	483e      	ldr	r0, [pc, #248]	@ (8008e60 <__mdiff+0x124>)
 8008d66:	f000 fb65 	bl	8009434 <__assert_func>
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d70:	4610      	mov	r0, r2
 8008d72:	b003      	add	sp, #12
 8008d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d78:	bfbc      	itt	lt
 8008d7a:	464b      	movlt	r3, r9
 8008d7c:	46a1      	movlt	r9, r4
 8008d7e:	4630      	mov	r0, r6
 8008d80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008d84:	bfba      	itte	lt
 8008d86:	461c      	movlt	r4, r3
 8008d88:	2501      	movlt	r5, #1
 8008d8a:	2500      	movge	r5, #0
 8008d8c:	f7ff fd48 	bl	8008820 <_Balloc>
 8008d90:	4602      	mov	r2, r0
 8008d92:	b918      	cbnz	r0, 8008d9c <__mdiff+0x60>
 8008d94:	4b31      	ldr	r3, [pc, #196]	@ (8008e5c <__mdiff+0x120>)
 8008d96:	f240 2145 	movw	r1, #581	@ 0x245
 8008d9a:	e7e3      	b.n	8008d64 <__mdiff+0x28>
 8008d9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008da0:	6926      	ldr	r6, [r4, #16]
 8008da2:	60c5      	str	r5, [r0, #12]
 8008da4:	f109 0310 	add.w	r3, r9, #16
 8008da8:	f109 0514 	add.w	r5, r9, #20
 8008dac:	f104 0e14 	add.w	lr, r4, #20
 8008db0:	f100 0b14 	add.w	fp, r0, #20
 8008db4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008db8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008dbc:	9301      	str	r3, [sp, #4]
 8008dbe:	46d9      	mov	r9, fp
 8008dc0:	f04f 0c00 	mov.w	ip, #0
 8008dc4:	9b01      	ldr	r3, [sp, #4]
 8008dc6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008dca:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008dce:	9301      	str	r3, [sp, #4]
 8008dd0:	fa1f f38a 	uxth.w	r3, sl
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	b283      	uxth	r3, r0
 8008dd8:	1acb      	subs	r3, r1, r3
 8008dda:	0c00      	lsrs	r0, r0, #16
 8008ddc:	4463      	add	r3, ip
 8008dde:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008de2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008dec:	4576      	cmp	r6, lr
 8008dee:	f849 3b04 	str.w	r3, [r9], #4
 8008df2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008df6:	d8e5      	bhi.n	8008dc4 <__mdiff+0x88>
 8008df8:	1b33      	subs	r3, r6, r4
 8008dfa:	3b15      	subs	r3, #21
 8008dfc:	f023 0303 	bic.w	r3, r3, #3
 8008e00:	3415      	adds	r4, #21
 8008e02:	3304      	adds	r3, #4
 8008e04:	42a6      	cmp	r6, r4
 8008e06:	bf38      	it	cc
 8008e08:	2304      	movcc	r3, #4
 8008e0a:	441d      	add	r5, r3
 8008e0c:	445b      	add	r3, fp
 8008e0e:	461e      	mov	r6, r3
 8008e10:	462c      	mov	r4, r5
 8008e12:	4544      	cmp	r4, r8
 8008e14:	d30e      	bcc.n	8008e34 <__mdiff+0xf8>
 8008e16:	f108 0103 	add.w	r1, r8, #3
 8008e1a:	1b49      	subs	r1, r1, r5
 8008e1c:	f021 0103 	bic.w	r1, r1, #3
 8008e20:	3d03      	subs	r5, #3
 8008e22:	45a8      	cmp	r8, r5
 8008e24:	bf38      	it	cc
 8008e26:	2100      	movcc	r1, #0
 8008e28:	440b      	add	r3, r1
 8008e2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e2e:	b191      	cbz	r1, 8008e56 <__mdiff+0x11a>
 8008e30:	6117      	str	r7, [r2, #16]
 8008e32:	e79d      	b.n	8008d70 <__mdiff+0x34>
 8008e34:	f854 1b04 	ldr.w	r1, [r4], #4
 8008e38:	46e6      	mov	lr, ip
 8008e3a:	0c08      	lsrs	r0, r1, #16
 8008e3c:	fa1c fc81 	uxtah	ip, ip, r1
 8008e40:	4471      	add	r1, lr
 8008e42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008e46:	b289      	uxth	r1, r1
 8008e48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008e4c:	f846 1b04 	str.w	r1, [r6], #4
 8008e50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e54:	e7dd      	b.n	8008e12 <__mdiff+0xd6>
 8008e56:	3f01      	subs	r7, #1
 8008e58:	e7e7      	b.n	8008e2a <__mdiff+0xee>
 8008e5a:	bf00      	nop
 8008e5c:	08009918 	.word	0x08009918
 8008e60:	08009929 	.word	0x08009929

08008e64 <__d2b>:
 8008e64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e68:	460f      	mov	r7, r1
 8008e6a:	2101      	movs	r1, #1
 8008e6c:	ec59 8b10 	vmov	r8, r9, d0
 8008e70:	4616      	mov	r6, r2
 8008e72:	f7ff fcd5 	bl	8008820 <_Balloc>
 8008e76:	4604      	mov	r4, r0
 8008e78:	b930      	cbnz	r0, 8008e88 <__d2b+0x24>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	4b23      	ldr	r3, [pc, #140]	@ (8008f0c <__d2b+0xa8>)
 8008e7e:	4824      	ldr	r0, [pc, #144]	@ (8008f10 <__d2b+0xac>)
 8008e80:	f240 310f 	movw	r1, #783	@ 0x30f
 8008e84:	f000 fad6 	bl	8009434 <__assert_func>
 8008e88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e90:	b10d      	cbz	r5, 8008e96 <__d2b+0x32>
 8008e92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e96:	9301      	str	r3, [sp, #4]
 8008e98:	f1b8 0300 	subs.w	r3, r8, #0
 8008e9c:	d023      	beq.n	8008ee6 <__d2b+0x82>
 8008e9e:	4668      	mov	r0, sp
 8008ea0:	9300      	str	r3, [sp, #0]
 8008ea2:	f7ff fd84 	bl	80089ae <__lo0bits>
 8008ea6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008eaa:	b1d0      	cbz	r0, 8008ee2 <__d2b+0x7e>
 8008eac:	f1c0 0320 	rsb	r3, r0, #32
 8008eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8008eb4:	430b      	orrs	r3, r1
 8008eb6:	40c2      	lsrs	r2, r0
 8008eb8:	6163      	str	r3, [r4, #20]
 8008eba:	9201      	str	r2, [sp, #4]
 8008ebc:	9b01      	ldr	r3, [sp, #4]
 8008ebe:	61a3      	str	r3, [r4, #24]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	bf0c      	ite	eq
 8008ec4:	2201      	moveq	r2, #1
 8008ec6:	2202      	movne	r2, #2
 8008ec8:	6122      	str	r2, [r4, #16]
 8008eca:	b1a5      	cbz	r5, 8008ef6 <__d2b+0x92>
 8008ecc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008ed0:	4405      	add	r5, r0
 8008ed2:	603d      	str	r5, [r7, #0]
 8008ed4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ed8:	6030      	str	r0, [r6, #0]
 8008eda:	4620      	mov	r0, r4
 8008edc:	b003      	add	sp, #12
 8008ede:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ee2:	6161      	str	r1, [r4, #20]
 8008ee4:	e7ea      	b.n	8008ebc <__d2b+0x58>
 8008ee6:	a801      	add	r0, sp, #4
 8008ee8:	f7ff fd61 	bl	80089ae <__lo0bits>
 8008eec:	9b01      	ldr	r3, [sp, #4]
 8008eee:	6163      	str	r3, [r4, #20]
 8008ef0:	3020      	adds	r0, #32
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	e7e8      	b.n	8008ec8 <__d2b+0x64>
 8008ef6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008efa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008efe:	6038      	str	r0, [r7, #0]
 8008f00:	6918      	ldr	r0, [r3, #16]
 8008f02:	f7ff fd35 	bl	8008970 <__hi0bits>
 8008f06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f0a:	e7e5      	b.n	8008ed8 <__d2b+0x74>
 8008f0c:	08009918 	.word	0x08009918
 8008f10:	08009929 	.word	0x08009929

08008f14 <__sfputc_r>:
 8008f14:	6893      	ldr	r3, [r2, #8]
 8008f16:	3b01      	subs	r3, #1
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	b410      	push	{r4}
 8008f1c:	6093      	str	r3, [r2, #8]
 8008f1e:	da08      	bge.n	8008f32 <__sfputc_r+0x1e>
 8008f20:	6994      	ldr	r4, [r2, #24]
 8008f22:	42a3      	cmp	r3, r4
 8008f24:	db01      	blt.n	8008f2a <__sfputc_r+0x16>
 8008f26:	290a      	cmp	r1, #10
 8008f28:	d103      	bne.n	8008f32 <__sfputc_r+0x1e>
 8008f2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f2e:	f7fe bc0a 	b.w	8007746 <__swbuf_r>
 8008f32:	6813      	ldr	r3, [r2, #0]
 8008f34:	1c58      	adds	r0, r3, #1
 8008f36:	6010      	str	r0, [r2, #0]
 8008f38:	7019      	strb	r1, [r3, #0]
 8008f3a:	4608      	mov	r0, r1
 8008f3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f40:	4770      	bx	lr

08008f42 <__sfputs_r>:
 8008f42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f44:	4606      	mov	r6, r0
 8008f46:	460f      	mov	r7, r1
 8008f48:	4614      	mov	r4, r2
 8008f4a:	18d5      	adds	r5, r2, r3
 8008f4c:	42ac      	cmp	r4, r5
 8008f4e:	d101      	bne.n	8008f54 <__sfputs_r+0x12>
 8008f50:	2000      	movs	r0, #0
 8008f52:	e007      	b.n	8008f64 <__sfputs_r+0x22>
 8008f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f58:	463a      	mov	r2, r7
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f7ff ffda 	bl	8008f14 <__sfputc_r>
 8008f60:	1c43      	adds	r3, r0, #1
 8008f62:	d1f3      	bne.n	8008f4c <__sfputs_r+0xa>
 8008f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f68 <_vfiprintf_r>:
 8008f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f6c:	460d      	mov	r5, r1
 8008f6e:	b09d      	sub	sp, #116	@ 0x74
 8008f70:	4614      	mov	r4, r2
 8008f72:	4698      	mov	r8, r3
 8008f74:	4606      	mov	r6, r0
 8008f76:	b118      	cbz	r0, 8008f80 <_vfiprintf_r+0x18>
 8008f78:	6a03      	ldr	r3, [r0, #32]
 8008f7a:	b90b      	cbnz	r3, 8008f80 <_vfiprintf_r+0x18>
 8008f7c:	f7fe fafa 	bl	8007574 <__sinit>
 8008f80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f82:	07d9      	lsls	r1, r3, #31
 8008f84:	d405      	bmi.n	8008f92 <_vfiprintf_r+0x2a>
 8008f86:	89ab      	ldrh	r3, [r5, #12]
 8008f88:	059a      	lsls	r2, r3, #22
 8008f8a:	d402      	bmi.n	8008f92 <_vfiprintf_r+0x2a>
 8008f8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f8e:	f7fe fcec 	bl	800796a <__retarget_lock_acquire_recursive>
 8008f92:	89ab      	ldrh	r3, [r5, #12]
 8008f94:	071b      	lsls	r3, r3, #28
 8008f96:	d501      	bpl.n	8008f9c <_vfiprintf_r+0x34>
 8008f98:	692b      	ldr	r3, [r5, #16]
 8008f9a:	b99b      	cbnz	r3, 8008fc4 <_vfiprintf_r+0x5c>
 8008f9c:	4629      	mov	r1, r5
 8008f9e:	4630      	mov	r0, r6
 8008fa0:	f7fe fc10 	bl	80077c4 <__swsetup_r>
 8008fa4:	b170      	cbz	r0, 8008fc4 <_vfiprintf_r+0x5c>
 8008fa6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fa8:	07dc      	lsls	r4, r3, #31
 8008faa:	d504      	bpl.n	8008fb6 <_vfiprintf_r+0x4e>
 8008fac:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb0:	b01d      	add	sp, #116	@ 0x74
 8008fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb6:	89ab      	ldrh	r3, [r5, #12]
 8008fb8:	0598      	lsls	r0, r3, #22
 8008fba:	d4f7      	bmi.n	8008fac <_vfiprintf_r+0x44>
 8008fbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fbe:	f7fe fcd5 	bl	800796c <__retarget_lock_release_recursive>
 8008fc2:	e7f3      	b.n	8008fac <_vfiprintf_r+0x44>
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fc8:	2320      	movs	r3, #32
 8008fca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fce:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fd2:	2330      	movs	r3, #48	@ 0x30
 8008fd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009184 <_vfiprintf_r+0x21c>
 8008fd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fdc:	f04f 0901 	mov.w	r9, #1
 8008fe0:	4623      	mov	r3, r4
 8008fe2:	469a      	mov	sl, r3
 8008fe4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fe8:	b10a      	cbz	r2, 8008fee <_vfiprintf_r+0x86>
 8008fea:	2a25      	cmp	r2, #37	@ 0x25
 8008fec:	d1f9      	bne.n	8008fe2 <_vfiprintf_r+0x7a>
 8008fee:	ebba 0b04 	subs.w	fp, sl, r4
 8008ff2:	d00b      	beq.n	800900c <_vfiprintf_r+0xa4>
 8008ff4:	465b      	mov	r3, fp
 8008ff6:	4622      	mov	r2, r4
 8008ff8:	4629      	mov	r1, r5
 8008ffa:	4630      	mov	r0, r6
 8008ffc:	f7ff ffa1 	bl	8008f42 <__sfputs_r>
 8009000:	3001      	adds	r0, #1
 8009002:	f000 80a7 	beq.w	8009154 <_vfiprintf_r+0x1ec>
 8009006:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009008:	445a      	add	r2, fp
 800900a:	9209      	str	r2, [sp, #36]	@ 0x24
 800900c:	f89a 3000 	ldrb.w	r3, [sl]
 8009010:	2b00      	cmp	r3, #0
 8009012:	f000 809f 	beq.w	8009154 <_vfiprintf_r+0x1ec>
 8009016:	2300      	movs	r3, #0
 8009018:	f04f 32ff 	mov.w	r2, #4294967295
 800901c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009020:	f10a 0a01 	add.w	sl, sl, #1
 8009024:	9304      	str	r3, [sp, #16]
 8009026:	9307      	str	r3, [sp, #28]
 8009028:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800902c:	931a      	str	r3, [sp, #104]	@ 0x68
 800902e:	4654      	mov	r4, sl
 8009030:	2205      	movs	r2, #5
 8009032:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009036:	4853      	ldr	r0, [pc, #332]	@ (8009184 <_vfiprintf_r+0x21c>)
 8009038:	f7f7 f8f2 	bl	8000220 <memchr>
 800903c:	9a04      	ldr	r2, [sp, #16]
 800903e:	b9d8      	cbnz	r0, 8009078 <_vfiprintf_r+0x110>
 8009040:	06d1      	lsls	r1, r2, #27
 8009042:	bf44      	itt	mi
 8009044:	2320      	movmi	r3, #32
 8009046:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800904a:	0713      	lsls	r3, r2, #28
 800904c:	bf44      	itt	mi
 800904e:	232b      	movmi	r3, #43	@ 0x2b
 8009050:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009054:	f89a 3000 	ldrb.w	r3, [sl]
 8009058:	2b2a      	cmp	r3, #42	@ 0x2a
 800905a:	d015      	beq.n	8009088 <_vfiprintf_r+0x120>
 800905c:	9a07      	ldr	r2, [sp, #28]
 800905e:	4654      	mov	r4, sl
 8009060:	2000      	movs	r0, #0
 8009062:	f04f 0c0a 	mov.w	ip, #10
 8009066:	4621      	mov	r1, r4
 8009068:	f811 3b01 	ldrb.w	r3, [r1], #1
 800906c:	3b30      	subs	r3, #48	@ 0x30
 800906e:	2b09      	cmp	r3, #9
 8009070:	d94b      	bls.n	800910a <_vfiprintf_r+0x1a2>
 8009072:	b1b0      	cbz	r0, 80090a2 <_vfiprintf_r+0x13a>
 8009074:	9207      	str	r2, [sp, #28]
 8009076:	e014      	b.n	80090a2 <_vfiprintf_r+0x13a>
 8009078:	eba0 0308 	sub.w	r3, r0, r8
 800907c:	fa09 f303 	lsl.w	r3, r9, r3
 8009080:	4313      	orrs	r3, r2
 8009082:	9304      	str	r3, [sp, #16]
 8009084:	46a2      	mov	sl, r4
 8009086:	e7d2      	b.n	800902e <_vfiprintf_r+0xc6>
 8009088:	9b03      	ldr	r3, [sp, #12]
 800908a:	1d19      	adds	r1, r3, #4
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	9103      	str	r1, [sp, #12]
 8009090:	2b00      	cmp	r3, #0
 8009092:	bfbb      	ittet	lt
 8009094:	425b      	neglt	r3, r3
 8009096:	f042 0202 	orrlt.w	r2, r2, #2
 800909a:	9307      	strge	r3, [sp, #28]
 800909c:	9307      	strlt	r3, [sp, #28]
 800909e:	bfb8      	it	lt
 80090a0:	9204      	strlt	r2, [sp, #16]
 80090a2:	7823      	ldrb	r3, [r4, #0]
 80090a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80090a6:	d10a      	bne.n	80090be <_vfiprintf_r+0x156>
 80090a8:	7863      	ldrb	r3, [r4, #1]
 80090aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80090ac:	d132      	bne.n	8009114 <_vfiprintf_r+0x1ac>
 80090ae:	9b03      	ldr	r3, [sp, #12]
 80090b0:	1d1a      	adds	r2, r3, #4
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	9203      	str	r2, [sp, #12]
 80090b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090ba:	3402      	adds	r4, #2
 80090bc:	9305      	str	r3, [sp, #20]
 80090be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009194 <_vfiprintf_r+0x22c>
 80090c2:	7821      	ldrb	r1, [r4, #0]
 80090c4:	2203      	movs	r2, #3
 80090c6:	4650      	mov	r0, sl
 80090c8:	f7f7 f8aa 	bl	8000220 <memchr>
 80090cc:	b138      	cbz	r0, 80090de <_vfiprintf_r+0x176>
 80090ce:	9b04      	ldr	r3, [sp, #16]
 80090d0:	eba0 000a 	sub.w	r0, r0, sl
 80090d4:	2240      	movs	r2, #64	@ 0x40
 80090d6:	4082      	lsls	r2, r0
 80090d8:	4313      	orrs	r3, r2
 80090da:	3401      	adds	r4, #1
 80090dc:	9304      	str	r3, [sp, #16]
 80090de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090e2:	4829      	ldr	r0, [pc, #164]	@ (8009188 <_vfiprintf_r+0x220>)
 80090e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090e8:	2206      	movs	r2, #6
 80090ea:	f7f7 f899 	bl	8000220 <memchr>
 80090ee:	2800      	cmp	r0, #0
 80090f0:	d03f      	beq.n	8009172 <_vfiprintf_r+0x20a>
 80090f2:	4b26      	ldr	r3, [pc, #152]	@ (800918c <_vfiprintf_r+0x224>)
 80090f4:	bb1b      	cbnz	r3, 800913e <_vfiprintf_r+0x1d6>
 80090f6:	9b03      	ldr	r3, [sp, #12]
 80090f8:	3307      	adds	r3, #7
 80090fa:	f023 0307 	bic.w	r3, r3, #7
 80090fe:	3308      	adds	r3, #8
 8009100:	9303      	str	r3, [sp, #12]
 8009102:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009104:	443b      	add	r3, r7
 8009106:	9309      	str	r3, [sp, #36]	@ 0x24
 8009108:	e76a      	b.n	8008fe0 <_vfiprintf_r+0x78>
 800910a:	fb0c 3202 	mla	r2, ip, r2, r3
 800910e:	460c      	mov	r4, r1
 8009110:	2001      	movs	r0, #1
 8009112:	e7a8      	b.n	8009066 <_vfiprintf_r+0xfe>
 8009114:	2300      	movs	r3, #0
 8009116:	3401      	adds	r4, #1
 8009118:	9305      	str	r3, [sp, #20]
 800911a:	4619      	mov	r1, r3
 800911c:	f04f 0c0a 	mov.w	ip, #10
 8009120:	4620      	mov	r0, r4
 8009122:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009126:	3a30      	subs	r2, #48	@ 0x30
 8009128:	2a09      	cmp	r2, #9
 800912a:	d903      	bls.n	8009134 <_vfiprintf_r+0x1cc>
 800912c:	2b00      	cmp	r3, #0
 800912e:	d0c6      	beq.n	80090be <_vfiprintf_r+0x156>
 8009130:	9105      	str	r1, [sp, #20]
 8009132:	e7c4      	b.n	80090be <_vfiprintf_r+0x156>
 8009134:	fb0c 2101 	mla	r1, ip, r1, r2
 8009138:	4604      	mov	r4, r0
 800913a:	2301      	movs	r3, #1
 800913c:	e7f0      	b.n	8009120 <_vfiprintf_r+0x1b8>
 800913e:	ab03      	add	r3, sp, #12
 8009140:	9300      	str	r3, [sp, #0]
 8009142:	462a      	mov	r2, r5
 8009144:	4b12      	ldr	r3, [pc, #72]	@ (8009190 <_vfiprintf_r+0x228>)
 8009146:	a904      	add	r1, sp, #16
 8009148:	4630      	mov	r0, r6
 800914a:	f7fd fdd1 	bl	8006cf0 <_printf_float>
 800914e:	4607      	mov	r7, r0
 8009150:	1c78      	adds	r0, r7, #1
 8009152:	d1d6      	bne.n	8009102 <_vfiprintf_r+0x19a>
 8009154:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009156:	07d9      	lsls	r1, r3, #31
 8009158:	d405      	bmi.n	8009166 <_vfiprintf_r+0x1fe>
 800915a:	89ab      	ldrh	r3, [r5, #12]
 800915c:	059a      	lsls	r2, r3, #22
 800915e:	d402      	bmi.n	8009166 <_vfiprintf_r+0x1fe>
 8009160:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009162:	f7fe fc03 	bl	800796c <__retarget_lock_release_recursive>
 8009166:	89ab      	ldrh	r3, [r5, #12]
 8009168:	065b      	lsls	r3, r3, #25
 800916a:	f53f af1f 	bmi.w	8008fac <_vfiprintf_r+0x44>
 800916e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009170:	e71e      	b.n	8008fb0 <_vfiprintf_r+0x48>
 8009172:	ab03      	add	r3, sp, #12
 8009174:	9300      	str	r3, [sp, #0]
 8009176:	462a      	mov	r2, r5
 8009178:	4b05      	ldr	r3, [pc, #20]	@ (8009190 <_vfiprintf_r+0x228>)
 800917a:	a904      	add	r1, sp, #16
 800917c:	4630      	mov	r0, r6
 800917e:	f7fe f84f 	bl	8007220 <_printf_i>
 8009182:	e7e4      	b.n	800914e <_vfiprintf_r+0x1e6>
 8009184:	08009982 	.word	0x08009982
 8009188:	0800998c 	.word	0x0800998c
 800918c:	08006cf1 	.word	0x08006cf1
 8009190:	08008f43 	.word	0x08008f43
 8009194:	08009988 	.word	0x08009988

08009198 <__sflush_r>:
 8009198:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800919c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091a0:	0716      	lsls	r6, r2, #28
 80091a2:	4605      	mov	r5, r0
 80091a4:	460c      	mov	r4, r1
 80091a6:	d454      	bmi.n	8009252 <__sflush_r+0xba>
 80091a8:	684b      	ldr	r3, [r1, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	dc02      	bgt.n	80091b4 <__sflush_r+0x1c>
 80091ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	dd48      	ble.n	8009246 <__sflush_r+0xae>
 80091b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091b6:	2e00      	cmp	r6, #0
 80091b8:	d045      	beq.n	8009246 <__sflush_r+0xae>
 80091ba:	2300      	movs	r3, #0
 80091bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80091c0:	682f      	ldr	r7, [r5, #0]
 80091c2:	6a21      	ldr	r1, [r4, #32]
 80091c4:	602b      	str	r3, [r5, #0]
 80091c6:	d030      	beq.n	800922a <__sflush_r+0x92>
 80091c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80091ca:	89a3      	ldrh	r3, [r4, #12]
 80091cc:	0759      	lsls	r1, r3, #29
 80091ce:	d505      	bpl.n	80091dc <__sflush_r+0x44>
 80091d0:	6863      	ldr	r3, [r4, #4]
 80091d2:	1ad2      	subs	r2, r2, r3
 80091d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80091d6:	b10b      	cbz	r3, 80091dc <__sflush_r+0x44>
 80091d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80091da:	1ad2      	subs	r2, r2, r3
 80091dc:	2300      	movs	r3, #0
 80091de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091e0:	6a21      	ldr	r1, [r4, #32]
 80091e2:	4628      	mov	r0, r5
 80091e4:	47b0      	blx	r6
 80091e6:	1c43      	adds	r3, r0, #1
 80091e8:	89a3      	ldrh	r3, [r4, #12]
 80091ea:	d106      	bne.n	80091fa <__sflush_r+0x62>
 80091ec:	6829      	ldr	r1, [r5, #0]
 80091ee:	291d      	cmp	r1, #29
 80091f0:	d82b      	bhi.n	800924a <__sflush_r+0xb2>
 80091f2:	4a2a      	ldr	r2, [pc, #168]	@ (800929c <__sflush_r+0x104>)
 80091f4:	40ca      	lsrs	r2, r1
 80091f6:	07d6      	lsls	r6, r2, #31
 80091f8:	d527      	bpl.n	800924a <__sflush_r+0xb2>
 80091fa:	2200      	movs	r2, #0
 80091fc:	6062      	str	r2, [r4, #4]
 80091fe:	04d9      	lsls	r1, r3, #19
 8009200:	6922      	ldr	r2, [r4, #16]
 8009202:	6022      	str	r2, [r4, #0]
 8009204:	d504      	bpl.n	8009210 <__sflush_r+0x78>
 8009206:	1c42      	adds	r2, r0, #1
 8009208:	d101      	bne.n	800920e <__sflush_r+0x76>
 800920a:	682b      	ldr	r3, [r5, #0]
 800920c:	b903      	cbnz	r3, 8009210 <__sflush_r+0x78>
 800920e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009210:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009212:	602f      	str	r7, [r5, #0]
 8009214:	b1b9      	cbz	r1, 8009246 <__sflush_r+0xae>
 8009216:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800921a:	4299      	cmp	r1, r3
 800921c:	d002      	beq.n	8009224 <__sflush_r+0x8c>
 800921e:	4628      	mov	r0, r5
 8009220:	f7ff f9fe 	bl	8008620 <_free_r>
 8009224:	2300      	movs	r3, #0
 8009226:	6363      	str	r3, [r4, #52]	@ 0x34
 8009228:	e00d      	b.n	8009246 <__sflush_r+0xae>
 800922a:	2301      	movs	r3, #1
 800922c:	4628      	mov	r0, r5
 800922e:	47b0      	blx	r6
 8009230:	4602      	mov	r2, r0
 8009232:	1c50      	adds	r0, r2, #1
 8009234:	d1c9      	bne.n	80091ca <__sflush_r+0x32>
 8009236:	682b      	ldr	r3, [r5, #0]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d0c6      	beq.n	80091ca <__sflush_r+0x32>
 800923c:	2b1d      	cmp	r3, #29
 800923e:	d001      	beq.n	8009244 <__sflush_r+0xac>
 8009240:	2b16      	cmp	r3, #22
 8009242:	d11e      	bne.n	8009282 <__sflush_r+0xea>
 8009244:	602f      	str	r7, [r5, #0]
 8009246:	2000      	movs	r0, #0
 8009248:	e022      	b.n	8009290 <__sflush_r+0xf8>
 800924a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800924e:	b21b      	sxth	r3, r3
 8009250:	e01b      	b.n	800928a <__sflush_r+0xf2>
 8009252:	690f      	ldr	r7, [r1, #16]
 8009254:	2f00      	cmp	r7, #0
 8009256:	d0f6      	beq.n	8009246 <__sflush_r+0xae>
 8009258:	0793      	lsls	r3, r2, #30
 800925a:	680e      	ldr	r6, [r1, #0]
 800925c:	bf08      	it	eq
 800925e:	694b      	ldreq	r3, [r1, #20]
 8009260:	600f      	str	r7, [r1, #0]
 8009262:	bf18      	it	ne
 8009264:	2300      	movne	r3, #0
 8009266:	eba6 0807 	sub.w	r8, r6, r7
 800926a:	608b      	str	r3, [r1, #8]
 800926c:	f1b8 0f00 	cmp.w	r8, #0
 8009270:	dde9      	ble.n	8009246 <__sflush_r+0xae>
 8009272:	6a21      	ldr	r1, [r4, #32]
 8009274:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009276:	4643      	mov	r3, r8
 8009278:	463a      	mov	r2, r7
 800927a:	4628      	mov	r0, r5
 800927c:	47b0      	blx	r6
 800927e:	2800      	cmp	r0, #0
 8009280:	dc08      	bgt.n	8009294 <__sflush_r+0xfc>
 8009282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800928a:	81a3      	strh	r3, [r4, #12]
 800928c:	f04f 30ff 	mov.w	r0, #4294967295
 8009290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009294:	4407      	add	r7, r0
 8009296:	eba8 0800 	sub.w	r8, r8, r0
 800929a:	e7e7      	b.n	800926c <__sflush_r+0xd4>
 800929c:	20400001 	.word	0x20400001

080092a0 <_fflush_r>:
 80092a0:	b538      	push	{r3, r4, r5, lr}
 80092a2:	690b      	ldr	r3, [r1, #16]
 80092a4:	4605      	mov	r5, r0
 80092a6:	460c      	mov	r4, r1
 80092a8:	b913      	cbnz	r3, 80092b0 <_fflush_r+0x10>
 80092aa:	2500      	movs	r5, #0
 80092ac:	4628      	mov	r0, r5
 80092ae:	bd38      	pop	{r3, r4, r5, pc}
 80092b0:	b118      	cbz	r0, 80092ba <_fflush_r+0x1a>
 80092b2:	6a03      	ldr	r3, [r0, #32]
 80092b4:	b90b      	cbnz	r3, 80092ba <_fflush_r+0x1a>
 80092b6:	f7fe f95d 	bl	8007574 <__sinit>
 80092ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0f3      	beq.n	80092aa <_fflush_r+0xa>
 80092c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80092c4:	07d0      	lsls	r0, r2, #31
 80092c6:	d404      	bmi.n	80092d2 <_fflush_r+0x32>
 80092c8:	0599      	lsls	r1, r3, #22
 80092ca:	d402      	bmi.n	80092d2 <_fflush_r+0x32>
 80092cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092ce:	f7fe fb4c 	bl	800796a <__retarget_lock_acquire_recursive>
 80092d2:	4628      	mov	r0, r5
 80092d4:	4621      	mov	r1, r4
 80092d6:	f7ff ff5f 	bl	8009198 <__sflush_r>
 80092da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092dc:	07da      	lsls	r2, r3, #31
 80092de:	4605      	mov	r5, r0
 80092e0:	d4e4      	bmi.n	80092ac <_fflush_r+0xc>
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	059b      	lsls	r3, r3, #22
 80092e6:	d4e1      	bmi.n	80092ac <_fflush_r+0xc>
 80092e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092ea:	f7fe fb3f 	bl	800796c <__retarget_lock_release_recursive>
 80092ee:	e7dd      	b.n	80092ac <_fflush_r+0xc>

080092f0 <__swhatbuf_r>:
 80092f0:	b570      	push	{r4, r5, r6, lr}
 80092f2:	460c      	mov	r4, r1
 80092f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092f8:	2900      	cmp	r1, #0
 80092fa:	b096      	sub	sp, #88	@ 0x58
 80092fc:	4615      	mov	r5, r2
 80092fe:	461e      	mov	r6, r3
 8009300:	da0d      	bge.n	800931e <__swhatbuf_r+0x2e>
 8009302:	89a3      	ldrh	r3, [r4, #12]
 8009304:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009308:	f04f 0100 	mov.w	r1, #0
 800930c:	bf14      	ite	ne
 800930e:	2340      	movne	r3, #64	@ 0x40
 8009310:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009314:	2000      	movs	r0, #0
 8009316:	6031      	str	r1, [r6, #0]
 8009318:	602b      	str	r3, [r5, #0]
 800931a:	b016      	add	sp, #88	@ 0x58
 800931c:	bd70      	pop	{r4, r5, r6, pc}
 800931e:	466a      	mov	r2, sp
 8009320:	f000 f848 	bl	80093b4 <_fstat_r>
 8009324:	2800      	cmp	r0, #0
 8009326:	dbec      	blt.n	8009302 <__swhatbuf_r+0x12>
 8009328:	9901      	ldr	r1, [sp, #4]
 800932a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800932e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009332:	4259      	negs	r1, r3
 8009334:	4159      	adcs	r1, r3
 8009336:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800933a:	e7eb      	b.n	8009314 <__swhatbuf_r+0x24>

0800933c <__smakebuf_r>:
 800933c:	898b      	ldrh	r3, [r1, #12]
 800933e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009340:	079d      	lsls	r5, r3, #30
 8009342:	4606      	mov	r6, r0
 8009344:	460c      	mov	r4, r1
 8009346:	d507      	bpl.n	8009358 <__smakebuf_r+0x1c>
 8009348:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800934c:	6023      	str	r3, [r4, #0]
 800934e:	6123      	str	r3, [r4, #16]
 8009350:	2301      	movs	r3, #1
 8009352:	6163      	str	r3, [r4, #20]
 8009354:	b003      	add	sp, #12
 8009356:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009358:	ab01      	add	r3, sp, #4
 800935a:	466a      	mov	r2, sp
 800935c:	f7ff ffc8 	bl	80092f0 <__swhatbuf_r>
 8009360:	9f00      	ldr	r7, [sp, #0]
 8009362:	4605      	mov	r5, r0
 8009364:	4639      	mov	r1, r7
 8009366:	4630      	mov	r0, r6
 8009368:	f7ff f9ce 	bl	8008708 <_malloc_r>
 800936c:	b948      	cbnz	r0, 8009382 <__smakebuf_r+0x46>
 800936e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009372:	059a      	lsls	r2, r3, #22
 8009374:	d4ee      	bmi.n	8009354 <__smakebuf_r+0x18>
 8009376:	f023 0303 	bic.w	r3, r3, #3
 800937a:	f043 0302 	orr.w	r3, r3, #2
 800937e:	81a3      	strh	r3, [r4, #12]
 8009380:	e7e2      	b.n	8009348 <__smakebuf_r+0xc>
 8009382:	89a3      	ldrh	r3, [r4, #12]
 8009384:	6020      	str	r0, [r4, #0]
 8009386:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800938a:	81a3      	strh	r3, [r4, #12]
 800938c:	9b01      	ldr	r3, [sp, #4]
 800938e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009392:	b15b      	cbz	r3, 80093ac <__smakebuf_r+0x70>
 8009394:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009398:	4630      	mov	r0, r6
 800939a:	f000 f81d 	bl	80093d8 <_isatty_r>
 800939e:	b128      	cbz	r0, 80093ac <__smakebuf_r+0x70>
 80093a0:	89a3      	ldrh	r3, [r4, #12]
 80093a2:	f023 0303 	bic.w	r3, r3, #3
 80093a6:	f043 0301 	orr.w	r3, r3, #1
 80093aa:	81a3      	strh	r3, [r4, #12]
 80093ac:	89a3      	ldrh	r3, [r4, #12]
 80093ae:	431d      	orrs	r5, r3
 80093b0:	81a5      	strh	r5, [r4, #12]
 80093b2:	e7cf      	b.n	8009354 <__smakebuf_r+0x18>

080093b4 <_fstat_r>:
 80093b4:	b538      	push	{r3, r4, r5, lr}
 80093b6:	4d07      	ldr	r5, [pc, #28]	@ (80093d4 <_fstat_r+0x20>)
 80093b8:	2300      	movs	r3, #0
 80093ba:	4604      	mov	r4, r0
 80093bc:	4608      	mov	r0, r1
 80093be:	4611      	mov	r1, r2
 80093c0:	602b      	str	r3, [r5, #0]
 80093c2:	f7fa f904 	bl	80035ce <_fstat>
 80093c6:	1c43      	adds	r3, r0, #1
 80093c8:	d102      	bne.n	80093d0 <_fstat_r+0x1c>
 80093ca:	682b      	ldr	r3, [r5, #0]
 80093cc:	b103      	cbz	r3, 80093d0 <_fstat_r+0x1c>
 80093ce:	6023      	str	r3, [r4, #0]
 80093d0:	bd38      	pop	{r3, r4, r5, pc}
 80093d2:	bf00      	nop
 80093d4:	20000490 	.word	0x20000490

080093d8 <_isatty_r>:
 80093d8:	b538      	push	{r3, r4, r5, lr}
 80093da:	4d06      	ldr	r5, [pc, #24]	@ (80093f4 <_isatty_r+0x1c>)
 80093dc:	2300      	movs	r3, #0
 80093de:	4604      	mov	r4, r0
 80093e0:	4608      	mov	r0, r1
 80093e2:	602b      	str	r3, [r5, #0]
 80093e4:	f7fa f903 	bl	80035ee <_isatty>
 80093e8:	1c43      	adds	r3, r0, #1
 80093ea:	d102      	bne.n	80093f2 <_isatty_r+0x1a>
 80093ec:	682b      	ldr	r3, [r5, #0]
 80093ee:	b103      	cbz	r3, 80093f2 <_isatty_r+0x1a>
 80093f0:	6023      	str	r3, [r4, #0]
 80093f2:	bd38      	pop	{r3, r4, r5, pc}
 80093f4:	20000490 	.word	0x20000490

080093f8 <_sbrk_r>:
 80093f8:	b538      	push	{r3, r4, r5, lr}
 80093fa:	4d06      	ldr	r5, [pc, #24]	@ (8009414 <_sbrk_r+0x1c>)
 80093fc:	2300      	movs	r3, #0
 80093fe:	4604      	mov	r4, r0
 8009400:	4608      	mov	r0, r1
 8009402:	602b      	str	r3, [r5, #0]
 8009404:	f7fa f90c 	bl	8003620 <_sbrk>
 8009408:	1c43      	adds	r3, r0, #1
 800940a:	d102      	bne.n	8009412 <_sbrk_r+0x1a>
 800940c:	682b      	ldr	r3, [r5, #0]
 800940e:	b103      	cbz	r3, 8009412 <_sbrk_r+0x1a>
 8009410:	6023      	str	r3, [r4, #0]
 8009412:	bd38      	pop	{r3, r4, r5, pc}
 8009414:	20000490 	.word	0x20000490

08009418 <memcpy>:
 8009418:	440a      	add	r2, r1
 800941a:	4291      	cmp	r1, r2
 800941c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009420:	d100      	bne.n	8009424 <memcpy+0xc>
 8009422:	4770      	bx	lr
 8009424:	b510      	push	{r4, lr}
 8009426:	f811 4b01 	ldrb.w	r4, [r1], #1
 800942a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800942e:	4291      	cmp	r1, r2
 8009430:	d1f9      	bne.n	8009426 <memcpy+0xe>
 8009432:	bd10      	pop	{r4, pc}

08009434 <__assert_func>:
 8009434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009436:	4614      	mov	r4, r2
 8009438:	461a      	mov	r2, r3
 800943a:	4b09      	ldr	r3, [pc, #36]	@ (8009460 <__assert_func+0x2c>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4605      	mov	r5, r0
 8009440:	68d8      	ldr	r0, [r3, #12]
 8009442:	b14c      	cbz	r4, 8009458 <__assert_func+0x24>
 8009444:	4b07      	ldr	r3, [pc, #28]	@ (8009464 <__assert_func+0x30>)
 8009446:	9100      	str	r1, [sp, #0]
 8009448:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800944c:	4906      	ldr	r1, [pc, #24]	@ (8009468 <__assert_func+0x34>)
 800944e:	462b      	mov	r3, r5
 8009450:	f000 f842 	bl	80094d8 <fiprintf>
 8009454:	f000 f852 	bl	80094fc <abort>
 8009458:	4b04      	ldr	r3, [pc, #16]	@ (800946c <__assert_func+0x38>)
 800945a:	461c      	mov	r4, r3
 800945c:	e7f3      	b.n	8009446 <__assert_func+0x12>
 800945e:	bf00      	nop
 8009460:	20000018 	.word	0x20000018
 8009464:	0800999d 	.word	0x0800999d
 8009468:	080099aa 	.word	0x080099aa
 800946c:	080099d8 	.word	0x080099d8

08009470 <_calloc_r>:
 8009470:	b570      	push	{r4, r5, r6, lr}
 8009472:	fba1 5402 	umull	r5, r4, r1, r2
 8009476:	b934      	cbnz	r4, 8009486 <_calloc_r+0x16>
 8009478:	4629      	mov	r1, r5
 800947a:	f7ff f945 	bl	8008708 <_malloc_r>
 800947e:	4606      	mov	r6, r0
 8009480:	b928      	cbnz	r0, 800948e <_calloc_r+0x1e>
 8009482:	4630      	mov	r0, r6
 8009484:	bd70      	pop	{r4, r5, r6, pc}
 8009486:	220c      	movs	r2, #12
 8009488:	6002      	str	r2, [r0, #0]
 800948a:	2600      	movs	r6, #0
 800948c:	e7f9      	b.n	8009482 <_calloc_r+0x12>
 800948e:	462a      	mov	r2, r5
 8009490:	4621      	mov	r1, r4
 8009492:	f7fe f9ed 	bl	8007870 <memset>
 8009496:	e7f4      	b.n	8009482 <_calloc_r+0x12>

08009498 <__ascii_mbtowc>:
 8009498:	b082      	sub	sp, #8
 800949a:	b901      	cbnz	r1, 800949e <__ascii_mbtowc+0x6>
 800949c:	a901      	add	r1, sp, #4
 800949e:	b142      	cbz	r2, 80094b2 <__ascii_mbtowc+0x1a>
 80094a0:	b14b      	cbz	r3, 80094b6 <__ascii_mbtowc+0x1e>
 80094a2:	7813      	ldrb	r3, [r2, #0]
 80094a4:	600b      	str	r3, [r1, #0]
 80094a6:	7812      	ldrb	r2, [r2, #0]
 80094a8:	1e10      	subs	r0, r2, #0
 80094aa:	bf18      	it	ne
 80094ac:	2001      	movne	r0, #1
 80094ae:	b002      	add	sp, #8
 80094b0:	4770      	bx	lr
 80094b2:	4610      	mov	r0, r2
 80094b4:	e7fb      	b.n	80094ae <__ascii_mbtowc+0x16>
 80094b6:	f06f 0001 	mvn.w	r0, #1
 80094ba:	e7f8      	b.n	80094ae <__ascii_mbtowc+0x16>

080094bc <__ascii_wctomb>:
 80094bc:	4603      	mov	r3, r0
 80094be:	4608      	mov	r0, r1
 80094c0:	b141      	cbz	r1, 80094d4 <__ascii_wctomb+0x18>
 80094c2:	2aff      	cmp	r2, #255	@ 0xff
 80094c4:	d904      	bls.n	80094d0 <__ascii_wctomb+0x14>
 80094c6:	228a      	movs	r2, #138	@ 0x8a
 80094c8:	601a      	str	r2, [r3, #0]
 80094ca:	f04f 30ff 	mov.w	r0, #4294967295
 80094ce:	4770      	bx	lr
 80094d0:	700a      	strb	r2, [r1, #0]
 80094d2:	2001      	movs	r0, #1
 80094d4:	4770      	bx	lr
	...

080094d8 <fiprintf>:
 80094d8:	b40e      	push	{r1, r2, r3}
 80094da:	b503      	push	{r0, r1, lr}
 80094dc:	4601      	mov	r1, r0
 80094de:	ab03      	add	r3, sp, #12
 80094e0:	4805      	ldr	r0, [pc, #20]	@ (80094f8 <fiprintf+0x20>)
 80094e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80094e6:	6800      	ldr	r0, [r0, #0]
 80094e8:	9301      	str	r3, [sp, #4]
 80094ea:	f7ff fd3d 	bl	8008f68 <_vfiprintf_r>
 80094ee:	b002      	add	sp, #8
 80094f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80094f4:	b003      	add	sp, #12
 80094f6:	4770      	bx	lr
 80094f8:	20000018 	.word	0x20000018

080094fc <abort>:
 80094fc:	b508      	push	{r3, lr}
 80094fe:	2006      	movs	r0, #6
 8009500:	f000 f82c 	bl	800955c <raise>
 8009504:	2001      	movs	r0, #1
 8009506:	f7fa f812 	bl	800352e <_exit>

0800950a <_raise_r>:
 800950a:	291f      	cmp	r1, #31
 800950c:	b538      	push	{r3, r4, r5, lr}
 800950e:	4605      	mov	r5, r0
 8009510:	460c      	mov	r4, r1
 8009512:	d904      	bls.n	800951e <_raise_r+0x14>
 8009514:	2316      	movs	r3, #22
 8009516:	6003      	str	r3, [r0, #0]
 8009518:	f04f 30ff 	mov.w	r0, #4294967295
 800951c:	bd38      	pop	{r3, r4, r5, pc}
 800951e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009520:	b112      	cbz	r2, 8009528 <_raise_r+0x1e>
 8009522:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009526:	b94b      	cbnz	r3, 800953c <_raise_r+0x32>
 8009528:	4628      	mov	r0, r5
 800952a:	f000 f831 	bl	8009590 <_getpid_r>
 800952e:	4622      	mov	r2, r4
 8009530:	4601      	mov	r1, r0
 8009532:	4628      	mov	r0, r5
 8009534:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009538:	f000 b818 	b.w	800956c <_kill_r>
 800953c:	2b01      	cmp	r3, #1
 800953e:	d00a      	beq.n	8009556 <_raise_r+0x4c>
 8009540:	1c59      	adds	r1, r3, #1
 8009542:	d103      	bne.n	800954c <_raise_r+0x42>
 8009544:	2316      	movs	r3, #22
 8009546:	6003      	str	r3, [r0, #0]
 8009548:	2001      	movs	r0, #1
 800954a:	e7e7      	b.n	800951c <_raise_r+0x12>
 800954c:	2100      	movs	r1, #0
 800954e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009552:	4620      	mov	r0, r4
 8009554:	4798      	blx	r3
 8009556:	2000      	movs	r0, #0
 8009558:	e7e0      	b.n	800951c <_raise_r+0x12>
	...

0800955c <raise>:
 800955c:	4b02      	ldr	r3, [pc, #8]	@ (8009568 <raise+0xc>)
 800955e:	4601      	mov	r1, r0
 8009560:	6818      	ldr	r0, [r3, #0]
 8009562:	f7ff bfd2 	b.w	800950a <_raise_r>
 8009566:	bf00      	nop
 8009568:	20000018 	.word	0x20000018

0800956c <_kill_r>:
 800956c:	b538      	push	{r3, r4, r5, lr}
 800956e:	4d07      	ldr	r5, [pc, #28]	@ (800958c <_kill_r+0x20>)
 8009570:	2300      	movs	r3, #0
 8009572:	4604      	mov	r4, r0
 8009574:	4608      	mov	r0, r1
 8009576:	4611      	mov	r1, r2
 8009578:	602b      	str	r3, [r5, #0]
 800957a:	f7f9 ffc8 	bl	800350e <_kill>
 800957e:	1c43      	adds	r3, r0, #1
 8009580:	d102      	bne.n	8009588 <_kill_r+0x1c>
 8009582:	682b      	ldr	r3, [r5, #0]
 8009584:	b103      	cbz	r3, 8009588 <_kill_r+0x1c>
 8009586:	6023      	str	r3, [r4, #0]
 8009588:	bd38      	pop	{r3, r4, r5, pc}
 800958a:	bf00      	nop
 800958c:	20000490 	.word	0x20000490

08009590 <_getpid_r>:
 8009590:	f7f9 bfb5 	b.w	80034fe <_getpid>

08009594 <_init>:
 8009594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009596:	bf00      	nop
 8009598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800959a:	bc08      	pop	{r3}
 800959c:	469e      	mov	lr, r3
 800959e:	4770      	bx	lr

080095a0 <_fini>:
 80095a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095a2:	bf00      	nop
 80095a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095a6:	bc08      	pop	{r3}
 80095a8:	469e      	mov	lr, r3
 80095aa:	4770      	bx	lr
