

================================================================
== Vivado HLS Report for 'mvprod_layer_1'
================================================================
* Date:           Sat Oct 26 22:26:20 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.286|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------------------------------------------+
    |    Latency    |    Interval   |                   Pipeline                  |
    |  min  |  max  |  min  |  max  |                     Type                    |
    +-------+-------+-------+-------+---------------------------------------------+
    |  10031|  10032|  10025|  10025| loop rewind(delay=4 initiation interval(s)) |
    +-------+-------+-------+-------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- outer_inner  |  10031|  10031|         8|          1|          1|  10025|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "br label %.reset"   --->   Operation 10 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_5 = phi i1 [ false, %0 ], [ %tmp_s, %._crit_edge47 ], [ false, %2 ]" [../src/mlp.cpp:78]   --->   Operation 11 'phi' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%n4 = phi i9 [ 0, %0 ], [ %n, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 12 'phi' 'n4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%m2 = phi i5 [ 0, %0 ], [ %m_mid2, %._crit_edge47 ], [ 0, %2 ]" [../src/mlp.cpp:78]   --->   Operation 13 'phi' 'm2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i14 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 14 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.10ns)   --->   "%m = add i5 %m2, 1" [../src/mlp.cpp:76]   --->   Operation 15 'add' 'm' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.37ns)   --->   "%n_mid2 = select i1 %tmp_5, i9 0, i9 %n4" [../src/mlp.cpp:78]   --->   Operation 16 'select' 'n_mid2' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.62ns)   --->   "%m_mid2 = select i1 %tmp_5, i5 %m, i5 %m2" [../src/mlp.cpp:78]   --->   Operation 17 'select' 'm_mid2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i5 %m_mid2 to i14" [../src/mlp.cpp:83]   --->   Operation 18 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [3/3] (1.02ns)   --->   "%tmp = mul i14 %tmp_10_cast, 401" [../src/mlp.cpp:83]   --->   Operation 19 'mul' 'tmp' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (1.34ns)   --->   "%indvar_flatten_next = add i14 %indvar_flatten1, 1"   --->   Operation 20 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%n = add i9 %n_mid2, 1" [../src/mlp.cpp:78]   --->   Operation 21 'add' 'n' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.98ns)   --->   "%tmp_s = icmp eq i9 %n, -111" [../src/mlp.cpp:78]   --->   Operation 22 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.19ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten1, -6360"   --->   Operation 23 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %.reset" [../src/mlp.cpp:90]   --->   Operation 24 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 25 [2/3] (1.02ns)   --->   "%tmp = mul i14 %tmp_10_cast, 401" [../src/mlp.cpp:83]   --->   Operation 25 'mul' 'tmp' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i9 %n_mid2 to i14" [../src/mlp.cpp:83]   --->   Operation 26 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/3] (0.00ns)   --->   "%tmp = mul i14 %tmp_10_cast, 401" [../src/mlp.cpp:83]   --->   Operation 27 'mul' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 28 [1/1] (2.70ns)   --->   "%tmp_13 = add i14 %tmp_9_cast, %tmp" [../src/mlp.cpp:83]   --->   Operation 28 'add' 'tmp_13' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 29 [1/1] (0.98ns)   --->   "%tmp_8 = icmp eq i9 %n_mid2, 0" [../src/mlp.cpp:80]   --->   Operation 29 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9 = zext i9 %n_mid2 to i64" [../src/mlp.cpp:83]   --->   Operation 30 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i14 %tmp_13 to i64" [../src/mlp.cpp:83]   --->   Operation 31 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%matrix_V_addr = getelementptr [10025 x i18]* %matrix_V, i64 0, i64 %tmp_13_cast" [../src/mlp.cpp:83]   --->   Operation 32 'getelementptr' 'matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [401 x i18]* %input_V, i64 0, i64 %tmp_9" [../src/mlp.cpp:83]   --->   Operation 33 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:83]   --->   Operation 34 'load' 'input_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_5 : Operation 35 [2/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:83]   --->   Operation 35 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_5 : Operation 36 [1/1] (0.98ns)   --->   "%tmp_15 = icmp eq i9 %n_mid2, -112" [../src/mlp.cpp:85]   --->   Operation 36 'icmp' 'tmp_15' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %1, label %._crit_edge47" [../src/mlp.cpp:85]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.28>
ST_6 : Operation 38 [1/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:83]   --->   Operation 38 'load' 'input_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %input_V_load to i36" [../src/mlp.cpp:83]   --->   Operation 39 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:83]   --->   Operation 40 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%OP2_V = sext i18 %matrix_V_load to i36" [../src/mlp.cpp:83]   --->   Operation 41 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [3/3] (1.02ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:83]   --->   Operation 42 'mul' 'p_Val2_s' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.02>
ST_7 : Operation 43 [2/3] (1.02ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:83]   --->   Operation 43 'mul' 'p_Val2_s' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.26>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%acc_s = phi i18 [ 0, %0 ], [ %acc_V, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 44 'phi' 'acc_s' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_8 : Operation 45 [1/3] (0.00ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:83]   --->   Operation 45 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 46 [1/1] (0.56ns)   --->   "%tmp_14 = select i1 %tmp_8, i18 0, i18 %acc_s" [../src/mlp.cpp:80]   --->   Operation 46 'select' 'tmp_14' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_14, i20 0)" [../src/mlp.cpp:83]   --->   Operation 47 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i38 %tmp_11 to i39" [../src/mlp.cpp:83]   --->   Operation 48 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_12 = sext i36 %p_Val2_s to i39" [../src/mlp.cpp:83]   --->   Operation 49 'sext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (2.70ns)   --->   "%p_Val2_6 = add nsw i39 %tmp_37_cast, %tmp_12" [../src/mlp.cpp:83]   --->   Operation 50 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%acc_V = call i18 @_ssdm_op_PartSelect.i18.i39.i32.i32(i39 %p_Val2_6, i32 20, i32 37)" [../src/mlp.cpp:83]   --->   Operation 51 'partselect' 'acc_V' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.14>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @outer_inner_str)"   --->   Operation 52 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [../src/mlp.cpp:79]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [../src/mlp.cpp:79]   --->   Operation 54 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../src/mlp.cpp:80]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_10 = zext i5 %m_mid2 to i64" [../src/mlp.cpp:83]   --->   Operation 56 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10025, i64 10025, i64 10025)"   --->   Operation 57 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr [25 x i18]* %result_V, i64 0, i64 %tmp_10" [../src/mlp.cpp:86]   --->   Operation 58 'getelementptr' 'result_V_addr' <Predicate = (tmp_15)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (1.14ns)   --->   "store i18 %acc_V, i18* %result_V_addr, align 4" [../src/mlp.cpp:86]   --->   Operation 59 'store' <Predicate = (tmp_15)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge47" [../src/mlp.cpp:86]   --->   Operation 60 'br' <Predicate = (tmp_15)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_7)" [../src/mlp.cpp:87]   --->   Operation 61 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/mlp.cpp:90]   --->   Operation 63 'return' <Predicate = (exitcond_flatten)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp_5', ../src/mlp.cpp:78) with incoming values : ('tmp_s', ../src/mlp.cpp:78) [6]  (0.872 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'phi' operation ('m2', ../src/mlp.cpp:78) with incoming values : ('m_mid2', ../src/mlp.cpp:78) [9]  (0 ns)
	'add' operation ('m', ../src/mlp.cpp:76) [11]  (1.1 ns)
	'select' operation ('m_mid2', ../src/mlp.cpp:78) [14]  (0.625 ns)
	'mul' operation ('tmp', ../src/mlp.cpp:83) [23]  (1.02 ns)

 <State 3>: 1.02ns
The critical path consists of the following:
	'mul' operation ('tmp', ../src/mlp.cpp:83) [23]  (1.02 ns)

 <State 4>: 2.7ns
The critical path consists of the following:
	'add' operation ('tmp_13', ../src/mlp.cpp:83) [24]  (2.7 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('input_V_addr', ../src/mlp.cpp:83) [27]  (0 ns)
	'load' operation ('input_V_load', ../src/mlp.cpp:83) on array 'input_V' [28]  (2.27 ns)

 <State 6>: 3.29ns
The critical path consists of the following:
	'load' operation ('input_V_load', ../src/mlp.cpp:83) on array 'input_V' [28]  (2.27 ns)
	'mul' operation ('__Val2__', ../src/mlp.cpp:83) [32]  (1.02 ns)

 <State 7>: 1.02ns
The critical path consists of the following:
	'mul' operation ('__Val2__', ../src/mlp.cpp:83) [32]  (1.02 ns)

 <State 8>: 3.26ns
The critical path consists of the following:
	'phi' operation ('acc.V') with incoming values : ('acc.V', ../src/mlp.cpp:83) [8]  (0 ns)
	'select' operation ('tmp_14', ../src/mlp.cpp:80) [33]  (0.563 ns)
	'add' operation ('__Val2__', ../src/mlp.cpp:83) [37]  (2.7 ns)

 <State 9>: 1.15ns
The critical path consists of the following:
	'getelementptr' operation ('result_V_addr', ../src/mlp.cpp:86) [44]  (0 ns)
	'store' operation (../src/mlp.cpp:86) of variable 'acc.V', ../src/mlp.cpp:83 on array 'result_V' [45]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
