@W: MT530 :"d:\libero-work\h_kaohe\hdl\xulie.v":43:0:43:5|Found inferred clock xulie_1110|Clk which controls 5 sequential elements including current_state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
