Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon May 20 20:13:06 2019
| Host         : pisit-neon running 64-bit KDE neon Unstable Edition
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: KEY2 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 386 register/latch pins with no clock driven by root clock pin: clock_gen/cpu_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ssd/cd/clkDiv_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 935 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 75 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.935        0.000                      0                  321        0.123        0.000                      0                  321        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.935        0.000                      0                  321        0.123        0.000                      0                  321        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 0.870ns (15.193%)  route 4.856ns (84.807%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.565     5.086    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  vga/vga_sync_unit/v_count_reg_reg[1]_rep__0/Q
                         net (fo=118, routed)         2.756     8.261    vga/vga_sync_unit/v_count_reg_reg[1]_rep__0_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.299     8.560 r  vga/vga_sync_unit/v_count_reg[8]_i_2/O
                         net (fo=14, routed)          1.484    10.044    vga/vga_sync_unit/v_count_reg[8]_i_2_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.152    10.196 r  vga/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.617    10.812    vga/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.445    14.786    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.263    14.748    vga/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.966ns (16.121%)  route 5.026ns (83.879%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.565     5.086    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  vga/vga_sync_unit/v_count_reg_reg[1]_rep__0/Q
                         net (fo=118, routed)         2.756     8.261    vga/vga_sync_unit/v_count_reg_reg[1]_rep__0_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.299     8.560 f  vga/vga_sync_unit/v_count_reg[8]_i_2/O
                         net (fo=14, routed)          1.473    10.033    vga/vga_sync_unit/v_count_reg[8]_i_2_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.157 r  vga/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.798    10.954    vga/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X31Y45         LUT4 (Prop_lut4_I3_O)        0.124    11.078 r  vga/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    11.078    vga/vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X31Y45         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.445    14.786    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)        0.029    15.080    vga/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.321ns (43.503%)  route 3.014ns (56.497%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.546     5.067    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  ssd/cd/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ssd/cd/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.120    ssd/cd/counter_reg[5]
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.757 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.757    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  ssd/cd/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.874    ssd/cd/counter_reg[0]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  ssd/cd/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.991    ssd/cd/counter_reg[0]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  ssd/cd/counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.108    ssd/cd/counter_reg[0]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.431 f  ssd/cd/counter_reg[0]_i_5/O[1]
                         net (fo=1, routed)           0.701     8.132    ssd/cd/p_0_in[22]
    SLICE_X33Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.438 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.405     8.843    ssd/cd/counter[0]_i_16_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.967 f  ssd/cd/counter[0]_i_7/O
                         net (fo=1, routed)           0.486     9.453    ssd/cd/counter[0]_i_7_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.577 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.826    10.403    ssd/cd/clear
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.427    14.768    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[0]/C
                         clock pessimism              0.275    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    14.579    ssd/cd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.321ns (43.503%)  route 3.014ns (56.497%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.546     5.067    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  ssd/cd/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ssd/cd/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.120    ssd/cd/counter_reg[5]
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.757 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.757    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  ssd/cd/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.874    ssd/cd/counter_reg[0]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  ssd/cd/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.991    ssd/cd/counter_reg[0]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  ssd/cd/counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.108    ssd/cd/counter_reg[0]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.431 f  ssd/cd/counter_reg[0]_i_5/O[1]
                         net (fo=1, routed)           0.701     8.132    ssd/cd/p_0_in[22]
    SLICE_X33Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.438 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.405     8.843    ssd/cd/counter[0]_i_16_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.967 f  ssd/cd/counter[0]_i_7/O
                         net (fo=1, routed)           0.486     9.453    ssd/cd/counter[0]_i_7_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.577 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.826    10.403    ssd/cd/clear
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.427    14.768    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[1]/C
                         clock pessimism              0.275    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    14.579    ssd/cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.321ns (43.503%)  route 3.014ns (56.497%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.546     5.067    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  ssd/cd/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ssd/cd/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.120    ssd/cd/counter_reg[5]
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.757 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.757    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  ssd/cd/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.874    ssd/cd/counter_reg[0]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  ssd/cd/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.991    ssd/cd/counter_reg[0]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  ssd/cd/counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.108    ssd/cd/counter_reg[0]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.431 f  ssd/cd/counter_reg[0]_i_5/O[1]
                         net (fo=1, routed)           0.701     8.132    ssd/cd/p_0_in[22]
    SLICE_X33Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.438 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.405     8.843    ssd/cd/counter[0]_i_16_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.967 f  ssd/cd/counter[0]_i_7/O
                         net (fo=1, routed)           0.486     9.453    ssd/cd/counter[0]_i_7_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.577 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.826    10.403    ssd/cd/clear
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.427    14.768    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[2]/C
                         clock pessimism              0.275    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    14.579    ssd/cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.321ns (43.503%)  route 3.014ns (56.497%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.546     5.067    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  ssd/cd/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ssd/cd/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.120    ssd/cd/counter_reg[5]
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.757 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.757    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  ssd/cd/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.874    ssd/cd/counter_reg[0]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  ssd/cd/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.991    ssd/cd/counter_reg[0]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  ssd/cd/counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.108    ssd/cd/counter_reg[0]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.431 f  ssd/cd/counter_reg[0]_i_5/O[1]
                         net (fo=1, routed)           0.701     8.132    ssd/cd/p_0_in[22]
    SLICE_X33Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.438 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.405     8.843    ssd/cd/counter[0]_i_16_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.967 f  ssd/cd/counter[0]_i_7/O
                         net (fo=1, routed)           0.486     9.453    ssd/cd/counter[0]_i_7_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.577 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.826    10.403    ssd/cd/clear
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.427    14.768    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[3]/C
                         clock pessimism              0.275    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X35Y25         FDRE (Setup_fdre_C_R)       -0.429    14.579    ssd/cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 2.396ns (44.985%)  route 2.930ns (55.015%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.544     5.065    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.063    ssd/cd/counter_reg[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.658 r  ssd/cd/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.658    ssd/cd/counter_reg[0]_i_13_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.775    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  ssd/cd/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.892    ssd/cd/counter_reg[0]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  ssd/cd/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.009    ssd/cd/counter_reg[0]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  ssd/cd/counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    ssd/cd/counter_reg[0]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.449 f  ssd/cd/counter_reg[0]_i_5/O[1]
                         net (fo=1, routed)           0.701     8.149    ssd/cd/p_0_in[22]
    SLICE_X33Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.455 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.405     8.861    ssd/cd/counter[0]_i_16_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_7/O
                         net (fo=1, routed)           0.486     9.470    ssd/cd/counter[0]_i_7_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.594 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.797    10.391    ssd/cd/clear
    SLICE_X35Y31         FDRE                                         r  ssd/cd/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.434    14.775    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  ssd/cd/counter_reg[24]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X35Y31         FDRE (Setup_fdre_C_R)       -0.429    14.586    ssd/cd/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 2.396ns (44.985%)  route 2.930ns (55.015%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.544     5.065    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.063    ssd/cd/counter_reg[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.658 r  ssd/cd/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.658    ssd/cd/counter_reg[0]_i_13_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.775    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  ssd/cd/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.892    ssd/cd/counter_reg[0]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  ssd/cd/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.009    ssd/cd/counter_reg[0]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  ssd/cd/counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    ssd/cd/counter_reg[0]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.449 f  ssd/cd/counter_reg[0]_i_5/O[1]
                         net (fo=1, routed)           0.701     8.149    ssd/cd/p_0_in[22]
    SLICE_X33Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.455 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.405     8.861    ssd/cd/counter[0]_i_16_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_7/O
                         net (fo=1, routed)           0.486     9.470    ssd/cd/counter[0]_i_7_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.594 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.797    10.391    ssd/cd/clear
    SLICE_X35Y31         FDRE                                         r  ssd/cd/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.434    14.775    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  ssd/cd/counter_reg[25]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X35Y31         FDRE (Setup_fdre_C_R)       -0.429    14.586    ssd/cd/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 2.396ns (44.985%)  route 2.930ns (55.015%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.544     5.065    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.063    ssd/cd/counter_reg[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.658 r  ssd/cd/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.658    ssd/cd/counter_reg[0]_i_13_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.775    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  ssd/cd/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.892    ssd/cd/counter_reg[0]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  ssd/cd/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.009    ssd/cd/counter_reg[0]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  ssd/cd/counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    ssd/cd/counter_reg[0]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.449 f  ssd/cd/counter_reg[0]_i_5/O[1]
                         net (fo=1, routed)           0.701     8.149    ssd/cd/p_0_in[22]
    SLICE_X33Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.455 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.405     8.861    ssd/cd/counter[0]_i_16_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_7/O
                         net (fo=1, routed)           0.486     9.470    ssd/cd/counter[0]_i_7_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.594 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.797    10.391    ssd/cd/clear
    SLICE_X35Y31         FDRE                                         r  ssd/cd/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.434    14.775    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  ssd/cd/counter_reg[26]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X35Y31         FDRE (Setup_fdre_C_R)       -0.429    14.586    ssd/cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.396ns (45.957%)  route 2.818ns (54.043%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.544     5.065    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.063    ssd/cd/counter_reg[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.658 r  ssd/cd/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.658    ssd/cd/counter_reg[0]_i_13_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.775    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.892 r  ssd/cd/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.892    ssd/cd/counter_reg[0]_i_15_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  ssd/cd/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.009    ssd/cd/counter_reg[0]_i_12_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  ssd/cd/counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    ssd/cd/counter_reg[0]_i_4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.449 f  ssd/cd/counter_reg[0]_i_5/O[1]
                         net (fo=1, routed)           0.701     8.149    ssd/cd/p_0_in[22]
    SLICE_X33Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.455 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.405     8.861    ssd/cd/counter[0]_i_16_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_7/O
                         net (fo=1, routed)           0.486     9.470    ssd/cd/counter[0]_i_7_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.594 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.685    10.279    ssd/cd/clear
    SLICE_X35Y26         FDRE                                         r  ssd/cd/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.429    14.770    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  ssd/cd/counter_reg[4]/C
                         clock pessimism              0.275    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y26         FDRE (Setup_fdre_C_R)       -0.429    14.581    ssd/cd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  4.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.184ns (35.729%)  route 0.331ns (64.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.550     1.433    CLOCK_100_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  keycodev_reg[2]/Q
                         net (fo=11, routed)          0.331     1.905    tx_con/Q[2]
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.043     1.948 r  tx_con/pbuf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.948    tx_con/tbuf[2]
    SLICE_X30Y25         FDRE                                         r  tx_con/pbuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.816     1.943    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  tx_con/pbuf_reg[2]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.131     1.825    tx_con/pbuf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.978%)  route 0.331ns (64.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.550     1.433    CLOCK_100_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  keycodev_reg[2]/Q
                         net (fo=11, routed)          0.331     1.905    tx_con/Q[2]
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.950 r  tx_con/pbuf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.950    tx_con/tbuf[1]
    SLICE_X30Y25         FDRE                                         r  tx_con/pbuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.816     1.943    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  tx_con/pbuf_reg[1]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.121     1.815    tx_con/pbuf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.183ns (35.809%)  route 0.328ns (64.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.550     1.433    CLOCK_100_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  keycodev_reg[6]/Q
                         net (fo=11, routed)          0.328     1.902    tx_con/Q[6]
    SLICE_X31Y26         LUT3 (Prop_lut3_I2_O)        0.042     1.944 r  tx_con/pbuf[14]_i_1/O
                         net (fo=1, routed)           0.000     1.944    tx_con/tbuf[14]
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.817     1.944    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[14]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.107     1.802    tx_con/pbuf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 keycodev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.773%)  route 0.349ns (65.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.550     1.433    CLOCK_100_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  keycodev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  keycodev_reg[0]/Q
                         net (fo=8, routed)           0.349     1.923    tx_con/Q[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.968 r  tx_con/pbuf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.968    tx_con/tbuf[0]
    SLICE_X30Y25         FDRE                                         r  tx_con/pbuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.816     1.943    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  tx_con/pbuf_reg[0]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X30Y25         FDRE (Hold_fdre_C_D)         0.120     1.814    tx_con/pbuf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.183%)  route 0.328ns (63.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.550     1.433    CLOCK_100_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  keycodev_reg[6]/Q
                         net (fo=11, routed)          0.328     1.902    tx_con/Q[6]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.947 r  tx_con/pbuf[12]_i_1/O
                         net (fo=1, routed)           0.000     1.947    tx_con/tbuf[12]
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.817     1.944    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[12]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.091     1.786    tx_con/pbuf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 keycodev_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.190ns (35.261%)  route 0.349ns (64.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.550     1.433    CLOCK_100_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  keycodev_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  keycodev_reg[11]/Q
                         net (fo=10, routed)          0.349     1.923    tx_con/Q[11]
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.049     1.972 r  tx_con/pbuf[19]_i_1/O
                         net (fo=1, routed)           0.000     1.972    tx_con/tbuf[19]
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.817     1.944    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[19]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.107     1.802    tx_con/pbuf_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 keycodev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.490%)  route 0.338ns (64.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.550     1.433    CLOCK_100_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  keycodev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  keycodev_reg[4]/Q
                         net (fo=8, routed)           0.338     1.912    tx_con/Q[4]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.045     1.957 r  tx_con/pbuf[10]_i_1/O
                         net (fo=1, routed)           0.000     1.957    tx_con/tbuf[10]
    SLICE_X31Y25         FDRE                                         r  tx_con/pbuf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.816     1.943    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  tx_con/pbuf_reg[10]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X31Y25         FDRE (Hold_fdre_C_D)         0.091     1.785    tx_con/pbuf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keycodev_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.183ns (33.650%)  route 0.361ns (66.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.553     1.436    CLOCK_100_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  keycodev_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  keycodev_reg[12]/Q
                         net (fo=8, routed)           0.361     1.938    tx_con/Q[12]
    SLICE_X31Y26         LUT4 (Prop_lut4_I0_O)        0.042     1.980 r  tx_con/pbuf[25]_i_1/O
                         net (fo=1, routed)           0.000     1.980    tx_con/tbuf[25]
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.817     1.944    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[25]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.107     1.802    tx_con/pbuf_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 keycodev_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.777%)  route 0.349ns (65.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.550     1.433    CLOCK_100_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  keycodev_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  keycodev_reg[11]/Q
                         net (fo=10, routed)          0.349     1.923    tx_con/Q[11]
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.968 r  tx_con/pbuf[16]_i_1/O
                         net (fo=1, routed)           0.000     1.968    tx_con/tbuf[16]
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.817     1.944    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  tx_con/pbuf_reg[16]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.092     1.787    tx_con/pbuf_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tx_con/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.517%)  route 0.132ns (41.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.553     1.436    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  tx_con/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  tx_con/sel_reg[2]/Q
                         net (fo=16, routed)          0.132     1.709    tx_con/sel_reg_n_0_[2]
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.754 r  tx_con/shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    get_tx/D[1]
    SLICE_X30Y27         FDRE                                         r  get_tx/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.819     1.946    get_tx/CLOCK_100_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  get_tx/shift_reg[2]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.121     1.570    get_tx/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   clock_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   clock_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   clock_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   clock_gen/cpu_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y25   ssd/cd/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y25   ssd/cd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y44   vga/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y44   vga/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   clock_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   clock_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   clock_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   clock_gen/cpu_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   ssd/cd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   vga/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   vga/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   vga/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   vga/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   get_tx/cd_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   get_tx/cd_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   get_tx/cd_count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   get_tx/cd_count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   ssd/cd/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   ssd/cd/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   ssd/cd/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   ssd/cd/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   get_tx/running_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   get_tx/shift_reg[0]/C



