<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86RegisterInfo.cpp source code [llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86RegisterInfo.cpp.html'>X86RegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86RegisterInfo.cpp - X86 Register Information --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the X86 implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>// This file is responsible for the frame pointer elimination optimization</i></td></tr>
<tr><th id="11">11</th><td><i>// on X86.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86FrameLowering.h.html">"X86FrameLowering.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86MachineFunctionInfo.h.html">"X86MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html">"llvm/CodeGen/LiveRegMatrix.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html">"X86GenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="43">43</th><td><dfn class="tu decl def" id="EnableBasePointer" title='EnableBasePointer' data-type='cl::opt&lt;bool&gt;' data-ref="EnableBasePointer" data-ref-filename="EnableBasePointer">EnableBasePointer</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"x86-use-base-pointer"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="44">44</th><td>          <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable use of a base pointer for complex stack frames"</q>));</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE" title='llvm::X86RegisterInfo::X86RegisterInfo' data-ref="_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE" data-ref-filename="_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE">X86RegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1TT" data-ref-filename="1TT">TT</dfn>)</td></tr>
<tr><th id="47">47</th><td>    : <a class="type" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86GenRegisterInfo" title='llvm::X86GenRegisterInfo' data-ref="llvm::X86GenRegisterInfo" data-ref-filename="llvm..X86GenRegisterInfo">X86GenRegisterInfo</a><a class="ref fn" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#_ZN4llvm18X86GenRegisterInfoC1Ejjjjj" title='llvm::X86GenRegisterInfo::X86GenRegisterInfo' data-ref="_ZN4llvm18X86GenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm18X86GenRegisterInfoC1Ejjjjj">(</a>(<a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT" data-ref-filename="1TT">TT</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isArch64BitEv" title='llvm::Triple::isArch64Bit' data-ref="_ZNK4llvm6Triple11isArch64BitEv" data-ref-filename="_ZNK4llvm6Triple11isArch64BitEv">isArch64Bit</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EIP" title='llvm::X86::EIP' data-ref="llvm::X86::EIP" data-ref-filename="llvm..X86..EIP">EIP</a>),</td></tr>
<tr><th id="48">48</th><td>                         <span class="namespace">X86_MC::</span><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb" title='llvm::X86_MC::getDwarfRegFlavour' data-ref="_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb" data-ref-filename="_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb">getDwarfRegFlavour</a>(<a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT" data-ref-filename="1TT">TT</a>, <b>false</b>),</td></tr>
<tr><th id="49">49</th><td>                         <span class="namespace">X86_MC::</span><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb" title='llvm::X86_MC::getDwarfRegFlavour' data-ref="_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb" data-ref-filename="_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb">getDwarfRegFlavour</a>(<a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT" data-ref-filename="1TT">TT</a>, <b>true</b>),</td></tr>
<tr><th id="50">50</th><td>                         (<a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT" data-ref-filename="1TT">TT</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isArch64BitEv" title='llvm::Triple::isArch64Bit' data-ref="_ZNK4llvm6Triple11isArch64BitEv" data-ref-filename="_ZNK4llvm6Triple11isArch64BitEv">isArch64Bit</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EIP" title='llvm::X86::EIP' data-ref="llvm::X86::EIP" data-ref-filename="llvm..X86..EIP">EIP</a>)) {</td></tr>
<tr><th id="51">51</th><td>  <span class="namespace">X86_MC::</span><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE" title='llvm::X86_MC::initLLVMToSEHAndCVRegMapping' data-ref="_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE">initLLVMToSEHAndCVRegMapping</a>(<b>this</b>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i>// Cache some information.</i></td></tr>
<tr><th id="54">54</th><td>  <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a> = <a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT" data-ref-filename="1TT">TT</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isArch64BitEv" title='llvm::Triple::isArch64Bit' data-ref="_ZNK4llvm6Triple11isArch64BitEv" data-ref-filename="_ZNK4llvm6Triple11isArch64BitEv">isArch64Bit</a>();</td></tr>
<tr><th id="55">55</th><td>  <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a> = <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a> &amp;&amp; <a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT" data-ref-filename="1TT">TT</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSWindowsEv" title='llvm::Triple::isOSWindows' data-ref="_ZNK4llvm6Triple11isOSWindowsEv" data-ref-filename="_ZNK4llvm6Triple11isOSWindowsEv">isOSWindows</a>();</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i>// Use a callee-saved register as the base pointer.  These registers must</i></td></tr>
<tr><th id="58">58</th><td><i>  // not conflict with any ABI requirements.  For example, in 32-bit mode PIC</i></td></tr>
<tr><th id="59">59</th><td><i>  // requires GOT in the EBX register before function calls via PLT GOT pointer.</i></td></tr>
<tr><th id="60">60</th><td>  <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="61">61</th><td>    <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::SlotSize" title='llvm::X86RegisterInfo::SlotSize' data-ref="llvm::X86RegisterInfo::SlotSize" data-ref-filename="llvm..X86RegisterInfo..SlotSize">SlotSize</a> = <var>8</var>;</td></tr>
<tr><th id="62">62</th><td>    <i>// This matches the simplified 32-bit pointer code in the data layout</i></td></tr>
<tr><th id="63">63</th><td><i>    // computation.</i></td></tr>
<tr><th id="64">64</th><td><i>    // FIXME: Should use the data layout?</i></td></tr>
<tr><th id="65">65</th><td>    <em>bool</em> <dfn class="local col2 decl" id="2Use64BitReg" title='Use64BitReg' data-type='bool' data-ref="2Use64BitReg" data-ref-filename="2Use64BitReg">Use64BitReg</dfn> = <a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT" data-ref-filename="1TT">TT</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv" data-ref-filename="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() != <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::GNUX32" title='llvm::Triple::GNUX32' data-ref="llvm::Triple::GNUX32" data-ref-filename="llvm..Triple..GNUX32">GNUX32</a>;</td></tr>
<tr><th id="66">66</th><td>    <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::StackPtr" title='llvm::X86RegisterInfo::StackPtr' data-ref="llvm::X86RegisterInfo::StackPtr" data-ref-filename="llvm..X86RegisterInfo..StackPtr">StackPtr</a> = <a class="local col2 ref" href="#2Use64BitReg" title='Use64BitReg' data-ref="2Use64BitReg" data-ref-filename="2Use64BitReg">Use64BitReg</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSP" title='llvm::X86::RSP' data-ref="llvm::X86::RSP" data-ref-filename="llvm..X86..RSP">RSP</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ESP" title='llvm::X86::ESP' data-ref="llvm::X86::ESP" data-ref-filename="llvm..X86..ESP">ESP</a>;</td></tr>
<tr><th id="67">67</th><td>    <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr" data-ref-filename="llvm..X86RegisterInfo..FramePtr">FramePtr</a> = <a class="local col2 ref" href="#2Use64BitReg" title='Use64BitReg' data-ref="2Use64BitReg" data-ref-filename="2Use64BitReg">Use64BitReg</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RBP" title='llvm::X86::RBP' data-ref="llvm::X86::RBP" data-ref-filename="llvm..X86..RBP">RBP</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EBP" title='llvm::X86::EBP' data-ref="llvm::X86::EBP" data-ref-filename="llvm..X86..EBP">EBP</a>;</td></tr>
<tr><th id="68">68</th><td>    <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::BasePtr" title='llvm::X86RegisterInfo::BasePtr' data-ref="llvm::X86RegisterInfo::BasePtr" data-ref-filename="llvm..X86RegisterInfo..BasePtr">BasePtr</a> = <a class="local col2 ref" href="#2Use64BitReg" title='Use64BitReg' data-ref="2Use64BitReg" data-ref-filename="2Use64BitReg">Use64BitReg</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RBX" title='llvm::X86::RBX' data-ref="llvm::X86::RBX" data-ref-filename="llvm..X86..RBX">RBX</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EBX" title='llvm::X86::EBX' data-ref="llvm::X86::EBX" data-ref-filename="llvm..X86..EBX">EBX</a>;</td></tr>
<tr><th id="69">69</th><td>  } <b>else</b> {</td></tr>
<tr><th id="70">70</th><td>    <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::SlotSize" title='llvm::X86RegisterInfo::SlotSize' data-ref="llvm::X86RegisterInfo::SlotSize" data-ref-filename="llvm..X86RegisterInfo..SlotSize">SlotSize</a> = <var>4</var>;</td></tr>
<tr><th id="71">71</th><td>    <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::StackPtr" title='llvm::X86RegisterInfo::StackPtr' data-ref="llvm::X86RegisterInfo::StackPtr" data-ref-filename="llvm..X86RegisterInfo..StackPtr">StackPtr</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ESP" title='llvm::X86::ESP' data-ref="llvm::X86::ESP" data-ref-filename="llvm..X86..ESP">ESP</a>;</td></tr>
<tr><th id="72">72</th><td>    <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr" data-ref-filename="llvm..X86RegisterInfo..FramePtr">FramePtr</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EBP" title='llvm::X86::EBP' data-ref="llvm::X86::EBP" data-ref-filename="llvm..X86..EBP">EBP</a>;</td></tr>
<tr><th id="73">73</th><td>    <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::BasePtr" title='llvm::X86RegisterInfo::BasePtr' data-ref="llvm::X86RegisterInfo::BasePtr" data-ref-filename="llvm..X86RegisterInfo..BasePtr">BasePtr</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ESI" title='llvm::X86::ESI' data-ref="llvm::X86::ESI" data-ref-filename="llvm..X86..ESI">ESI</a>;</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td>}</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>int</em></td></tr>
<tr><th id="78">78</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15X86RegisterInfo12getSEHRegNumEj" title='llvm::X86RegisterInfo::getSEHRegNum' data-ref="_ZNK4llvm15X86RegisterInfo12getSEHRegNumEj" data-ref-filename="_ZNK4llvm15X86RegisterInfo12getSEHRegNumEj">getSEHRegNum</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3i" title='i' data-type='unsigned int' data-ref="3i" data-ref-filename="3i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="79">79</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col3 ref" href="#3i" title='i' data-ref="3i" data-ref-filename="3i">i</a>);</td></tr>
<tr><th id="80">80</th><td>}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="83">83</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::X86RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC" data-ref-filename="4RC">RC</dfn>,</td></tr>
<tr><th id="84">84</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="5Idx" title='Idx' data-type='unsigned int' data-ref="5Idx" data-ref-filename="5Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="85">85</th><td>  <i>// The sub_8bit sub-register index is more constrained in 32-bit mode.</i></td></tr>
<tr><th id="86">86</th><td><i>  // It behaves just like the sub_8bit_hi index.</i></td></tr>
<tr><th id="87">87</th><td>  <b>if</b> (!<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a> &amp;&amp; <a class="local col5 ref" href="#5Idx" title='Idx' data-ref="5Idx" data-ref-filename="5Idx">Idx</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit" title='llvm::X86::sub_8bit' data-ref="llvm::X86::sub_8bit" data-ref-filename="llvm..X86..sub_8bit">sub_8bit</a>)</td></tr>
<tr><th id="88">88</th><td>    <a class="local col5 ref" href="#5Idx" title='Idx' data-ref="5Idx" data-ref-filename="5Idx">Idx</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit_hi" title='llvm::X86::sub_8bit_hi' data-ref="llvm::X86::sub_8bit_hi" data-ref-filename="llvm..X86..sub_8bit_hi">sub_8bit_hi</a>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i>// Forward to TableGen's default version.</i></td></tr>
<tr><th id="91">91</th><td>  <b>return</b> <a class="type" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86GenRegisterInfo" title='llvm::X86GenRegisterInfo' data-ref="llvm::X86GenRegisterInfo" data-ref-filename="llvm..X86GenRegisterInfo">X86GenRegisterInfo</a>::<a class="virtual member fn" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#_ZNK4llvm18X86GenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::X86GenRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm18X86GenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm18X86GenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC" data-ref-filename="4RC">RC</a>, <a class="local col5 ref" href="#5Idx" title='Idx' data-ref="5Idx" data-ref-filename="5Idx">Idx</a>);</td></tr>
<tr><th id="92">92</th><td>}</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="95">95</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::X86RegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm15X86RegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" data-ref-filename="_ZNK4llvm15X86RegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="6A" title='A' data-type='const llvm::TargetRegisterClass *' data-ref="6A" data-ref-filename="6A">A</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="7B" title='B' data-type='const llvm::TargetRegisterClass *' data-ref="7B" data-ref-filename="7B">B</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                          <em>unsigned</em> <dfn class="local col8 decl" id="8SubIdx" title='SubIdx' data-type='unsigned int' data-ref="8SubIdx" data-ref-filename="8SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="98">98</th><td>  <i>// The sub_8bit sub-register index is more constrained in 32-bit mode.</i></td></tr>
<tr><th id="99">99</th><td>  <b>if</b> (!<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a> &amp;&amp; <a class="local col8 ref" href="#8SubIdx" title='SubIdx' data-ref="8SubIdx" data-ref-filename="8SubIdx">SubIdx</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit" title='llvm::X86::sub_8bit' data-ref="llvm::X86::sub_8bit" data-ref-filename="llvm..X86..sub_8bit">sub_8bit</a>) {</td></tr>
<tr><th id="100">100</th><td>    <a class="local col6 ref" href="#6A" title='A' data-ref="6A" data-ref-filename="6A">A</a> = <a class="type" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86GenRegisterInfo" title='llvm::X86GenRegisterInfo' data-ref="llvm::X86GenRegisterInfo" data-ref-filename="llvm..X86GenRegisterInfo">X86GenRegisterInfo</a>::<a class="virtual member fn" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#_ZNK4llvm18X86GenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::X86GenRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm18X86GenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm18X86GenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col6 ref" href="#6A" title='A' data-ref="6A" data-ref-filename="6A">A</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit_hi" title='llvm::X86::sub_8bit_hi' data-ref="llvm::X86::sub_8bit_hi" data-ref-filename="llvm..X86..sub_8bit_hi">sub_8bit_hi</a>);</td></tr>
<tr><th id="101">101</th><td>    <b>if</b> (!<a class="local col6 ref" href="#6A" title='A' data-ref="6A" data-ref-filename="6A">A</a>)</td></tr>
<tr><th id="102">102</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <a class="type" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86GenRegisterInfo" title='llvm::X86GenRegisterInfo' data-ref="llvm::X86GenRegisterInfo" data-ref-filename="llvm..X86GenRegisterInfo">X86GenRegisterInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" data-ref-filename="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col6 ref" href="#6A" title='A' data-ref="6A" data-ref-filename="6A">A</a>, <a class="local col7 ref" href="#7B" title='B' data-ref="7B" data-ref-filename="7B">B</a>, <a class="local col8 ref" href="#8SubIdx" title='SubIdx' data-ref="8SubIdx" data-ref-filename="8SubIdx">SubIdx</a>);</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="108">108</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="9RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="9RC" data-ref-filename="9RC">RC</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="10MF" data-ref-filename="10MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>  <i>// Don't allow super-classes of GR8_NOREX.  This class is only used after</i></td></tr>
<tr><th id="111">111</th><td><i>  // extracting sub_8bit_hi sub-registers.  The H sub-registers cannot be copied</i></td></tr>
<tr><th id="112">112</th><td><i>  // to the full GR8 register class in 64-bit mode, so we cannot allow the</i></td></tr>
<tr><th id="113">113</th><td><i>  // reigster class inflation.</i></td></tr>
<tr><th id="114">114</th><td><i>  //</i></td></tr>
<tr><th id="115">115</th><td><i>  // The GR8_NOREX class is always used in a way that won't be constrained to a</i></td></tr>
<tr><th id="116">116</th><td><i>  // sub-class, so sub-classes like GR8_ABCD_L are allowed to expand to the</i></td></tr>
<tr><th id="117">117</th><td><i>  // full GR8 class.</i></td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (<a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR8_NOREXRegClass" title='llvm::X86::GR8_NOREXRegClass' data-ref="llvm::X86::GR8_NOREXRegClass" data-ref-filename="llvm..X86..GR8_NOREXRegClass">GR8_NOREXRegClass</a>)</td></tr>
<tr><th id="119">119</th><td>    <b>return</b> <a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col1 decl" id="11Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="11Subtarget" data-ref-filename="11Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#10MF" title='MF' data-ref="10MF" data-ref-filename="10MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="12Super" title='Super' data-type='const llvm::TargetRegisterClass *' data-ref="12Super" data-ref-filename="12Super">Super</dfn> = <a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a>;</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a>::<a class="typedef" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::sc_iterator" title='llvm::TargetRegisterClass::sc_iterator' data-type='const llvm::TargetRegisterClass *const *' data-ref="llvm::TargetRegisterClass::sc_iterator" data-ref-filename="llvm..TargetRegisterClass..sc_iterator">sc_iterator</a> <dfn class="local col3 decl" id="13I" title='I' data-type='TargetRegisterClass::sc_iterator' data-ref="13I" data-ref-filename="13I">I</dfn> = <a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15getSuperClassesEv" title='llvm::TargetRegisterClass::getSuperClasses' data-ref="_ZNK4llvm19TargetRegisterClass15getSuperClassesEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass15getSuperClassesEv">getSuperClasses</a>();</td></tr>
<tr><th id="125">125</th><td>  <b>do</b> {</td></tr>
<tr><th id="126">126</th><td>    <b>switch</b> (<a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="127">127</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FR32RegClassID" title='llvm::X86::FR32RegClassID' data-ref="llvm::X86::FR32RegClassID" data-ref-filename="llvm..X86..FR32RegClassID">FR32RegClassID</a>:</td></tr>
<tr><th id="128">128</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FR64RegClassID" title='llvm::X86::FR64RegClassID' data-ref="llvm::X86::FR64RegClassID" data-ref-filename="llvm..X86..FR64RegClassID">FR64RegClassID</a>:</td></tr>
<tr><th id="129">129</th><td>      <i>// If AVX-512 isn't supported we should only inflate to these classes.</i></td></tr>
<tr><th id="130">130</th><td>      <b>if</b> (!<a class="local col1 ref" href="#11Subtarget" title='Subtarget' data-ref="11Subtarget" data-ref-filename="11Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev" data-ref-filename="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>() &amp;&amp;</td></tr>
<tr><th id="131">131</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>) == <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a>))</td></tr>
<tr><th id="132">132</th><td>        <b>return</b> <a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>;</td></tr>
<tr><th id="133">133</th><td>      <b>break</b>;</td></tr>
<tr><th id="134">134</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128RegClassID" title='llvm::X86::VR128RegClassID' data-ref="llvm::X86::VR128RegClassID" data-ref-filename="llvm..X86..VR128RegClassID">VR128RegClassID</a>:</td></tr>
<tr><th id="135">135</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR256RegClassID" title='llvm::X86::VR256RegClassID' data-ref="llvm::X86::VR256RegClassID" data-ref-filename="llvm..X86..VR256RegClassID">VR256RegClassID</a>:</td></tr>
<tr><th id="136">136</th><td>      <i>// If VLX isn't supported we should only inflate to these classes.</i></td></tr>
<tr><th id="137">137</th><td>      <b>if</b> (!<a class="local col1 ref" href="#11Subtarget" title='Subtarget' data-ref="11Subtarget" data-ref-filename="11Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>() &amp;&amp;</td></tr>
<tr><th id="138">138</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>) == <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a>))</td></tr>
<tr><th id="139">139</th><td>        <b>return</b> <a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>;</td></tr>
<tr><th id="140">140</th><td>      <b>break</b>;</td></tr>
<tr><th id="141">141</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128XRegClassID" title='llvm::X86::VR128XRegClassID' data-ref="llvm::X86::VR128XRegClassID" data-ref-filename="llvm..X86..VR128XRegClassID">VR128XRegClassID</a>:</td></tr>
<tr><th id="142">142</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR256XRegClassID" title='llvm::X86::VR256XRegClassID' data-ref="llvm::X86::VR256XRegClassID" data-ref-filename="llvm..X86..VR256XRegClassID">VR256XRegClassID</a>:</td></tr>
<tr><th id="143">143</th><td>      <i>// If VLX isn't support we shouldn't inflate to these classes.</i></td></tr>
<tr><th id="144">144</th><td>      <b>if</b> (<a class="local col1 ref" href="#11Subtarget" title='Subtarget' data-ref="11Subtarget" data-ref-filename="11Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>() &amp;&amp;</td></tr>
<tr><th id="145">145</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>) == <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a>))</td></tr>
<tr><th id="146">146</th><td>        <b>return</b> <a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>;</td></tr>
<tr><th id="147">147</th><td>      <b>break</b>;</td></tr>
<tr><th id="148">148</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FR32XRegClassID" title='llvm::X86::FR32XRegClassID' data-ref="llvm::X86::FR32XRegClassID" data-ref-filename="llvm..X86..FR32XRegClassID">FR32XRegClassID</a>:</td></tr>
<tr><th id="149">149</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FR64XRegClassID" title='llvm::X86::FR64XRegClassID' data-ref="llvm::X86::FR64XRegClassID" data-ref-filename="llvm..X86..FR64XRegClassID">FR64XRegClassID</a>:</td></tr>
<tr><th id="150">150</th><td>      <i>// If AVX-512 isn't support we shouldn't inflate to these classes.</i></td></tr>
<tr><th id="151">151</th><td>      <b>if</b> (<a class="local col1 ref" href="#11Subtarget" title='Subtarget' data-ref="11Subtarget" data-ref-filename="11Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev" data-ref-filename="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>() &amp;&amp;</td></tr>
<tr><th id="152">152</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>) == <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a>))</td></tr>
<tr><th id="153">153</th><td>        <b>return</b> <a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>;</td></tr>
<tr><th id="154">154</th><td>      <b>break</b>;</td></tr>
<tr><th id="155">155</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR8RegClassID" title='llvm::X86::GR8RegClassID' data-ref="llvm::X86::GR8RegClassID" data-ref-filename="llvm..X86..GR8RegClassID">GR8RegClassID</a>:</td></tr>
<tr><th id="156">156</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR16RegClassID" title='llvm::X86::GR16RegClassID' data-ref="llvm::X86::GR16RegClassID" data-ref-filename="llvm..X86..GR16RegClassID">GR16RegClassID</a>:</td></tr>
<tr><th id="157">157</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClassID" title='llvm::X86::GR32RegClassID' data-ref="llvm::X86::GR32RegClassID" data-ref-filename="llvm..X86..GR32RegClassID">GR32RegClassID</a>:</td></tr>
<tr><th id="158">158</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClassID" title='llvm::X86::GR64RegClassID' data-ref="llvm::X86::GR64RegClassID" data-ref-filename="llvm..X86..GR64RegClassID">GR64RegClassID</a>:</td></tr>
<tr><th id="159">159</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RFP32RegClassID" title='llvm::X86::RFP32RegClassID' data-ref="llvm::X86::RFP32RegClassID" data-ref-filename="llvm..X86..RFP32RegClassID">RFP32RegClassID</a>:</td></tr>
<tr><th id="160">160</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RFP64RegClassID" title='llvm::X86::RFP64RegClassID' data-ref="llvm::X86::RFP64RegClassID" data-ref-filename="llvm..X86..RFP64RegClassID">RFP64RegClassID</a>:</td></tr>
<tr><th id="161">161</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RFP80RegClassID" title='llvm::X86::RFP80RegClassID' data-ref="llvm::X86::RFP80RegClassID" data-ref-filename="llvm..X86..RFP80RegClassID">RFP80RegClassID</a>:</td></tr>
<tr><th id="162">162</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512_0_15RegClassID" title='llvm::X86::VR512_0_15RegClassID' data-ref="llvm::X86::VR512_0_15RegClassID" data-ref-filename="llvm..X86..VR512_0_15RegClassID">VR512_0_15RegClassID</a>:</td></tr>
<tr><th id="163">163</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClassID" title='llvm::X86::VR512RegClassID' data-ref="llvm::X86::VR512RegClassID" data-ref-filename="llvm..X86..VR512RegClassID">VR512RegClassID</a>:</td></tr>
<tr><th id="164">164</th><td>      <i>// Don't return a super-class that would shrink the spill size.</i></td></tr>
<tr><th id="165">165</th><td><i>      // That can happen with the vector and float classes.</i></td></tr>
<tr><th id="166">166</th><td>      <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>) == <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a>))</td></tr>
<tr><th id="167">167</th><td>        <b>return</b> <a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>;</td></tr>
<tr><th id="168">168</th><td>    }</td></tr>
<tr><th id="169">169</th><td>    <a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a> = *<a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a>++;</td></tr>
<tr><th id="170">170</th><td>  } <b>while</b> (<a class="local col2 ref" href="#12Super" title='Super' data-ref="12Super" data-ref-filename="12Super">Super</a>);</td></tr>
<tr><th id="171">171</th><td>  <b>return</b> <a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC" data-ref-filename="9RC">RC</a>;</td></tr>
<tr><th id="172">172</th><td>}</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="175">175</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::X86RegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm15X86RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15X86RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="14MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="14MF" data-ref-filename="14MF">MF</dfn>,</td></tr>
<tr><th id="176">176</th><td>                                    <em>unsigned</em> <dfn class="local col5 decl" id="15Kind" title='Kind' data-type='unsigned int' data-ref="15Kind" data-ref-filename="15Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="177">177</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col6 decl" id="16Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="16Subtarget" data-ref-filename="16Subtarget">Subtarget</dfn> = <a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF" data-ref-filename="14MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="178">178</th><td>  <b>switch</b> (<a class="local col5 ref" href="#15Kind" title='Kind' data-ref="15Kind" data-ref-filename="15Kind">Kind</a>) {</td></tr>
<tr><th id="179">179</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected Kind in getPointerRegClass!"</q>);</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> <var>0</var>: <i>// Normal GPRs.</i></td></tr>
<tr><th id="181">181</th><td>    <b>if</b> (<a class="local col6 ref" href="#16Subtarget" title='Subtarget' data-ref="16Subtarget" data-ref-filename="16Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" title='llvm::X86Subtarget::isTarget64BitLP64' data-ref="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" data-ref-filename="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev">isTarget64BitLP64</a>())</td></tr>
<tr><th id="182">182</th><td>      <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>;</td></tr>
<tr><th id="183">183</th><td>    <i>// If the target is 64bit but we have been told to use 32bit addresses,</i></td></tr>
<tr><th id="184">184</th><td><i>    // we can still use 64-bit register as long as we know the high bits</i></td></tr>
<tr><th id="185">185</th><td><i>    // are zeros.</i></td></tr>
<tr><th id="186">186</th><td><i>    // Reflect that in the returned register class.</i></td></tr>
<tr><th id="187">187</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="188">188</th><td>      <i>// When the target also allows 64-bit frame pointer and we do have a</i></td></tr>
<tr><th id="189">189</th><td><i>      // frame, this is fine to use it for the address accesses as well.</i></td></tr>
<tr><th id="190">190</th><td>      <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering" data-ref-filename="llvm..X86FrameLowering">X86FrameLowering</a> *<dfn class="local col7 decl" id="17TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="17TFI" data-ref-filename="17TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::X86GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF" data-ref-filename="14MF">MF</a>);</td></tr>
<tr><th id="191">191</th><td>      <b>return</b> <a class="local col7 ref" href="#17TFI" title='TFI' data-ref="17TFI" data-ref-filename="17TFI">TFI</a>-&gt;<a class="virtual ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::hasFP' data-ref="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF" data-ref-filename="14MF">MF</a>) &amp;&amp; <a class="local col7 ref" href="#17TFI" title='TFI' data-ref="17TFI" data-ref-filename="17TFI">TFI</a>-&gt;<a class="ref field" href="X86FrameLowering.h.html#llvm::X86FrameLowering::Uses64BitFramePtr" title='llvm::X86FrameLowering::Uses64BitFramePtr' data-ref="llvm::X86FrameLowering::Uses64BitFramePtr" data-ref-filename="llvm..X86FrameLowering..Uses64BitFramePtr">Uses64BitFramePtr</a></td></tr>
<tr><th id="192">192</th><td>                 ? &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::LOW32_ADDR_ACCESS_RBPRegClass" title='llvm::X86::LOW32_ADDR_ACCESS_RBPRegClass' data-ref="llvm::X86::LOW32_ADDR_ACCESS_RBPRegClass" data-ref-filename="llvm..X86..LOW32_ADDR_ACCESS_RBPRegClass">LOW32_ADDR_ACCESS_RBPRegClass</a></td></tr>
<tr><th id="193">193</th><td>                 : &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::LOW32_ADDR_ACCESSRegClass" title='llvm::X86::LOW32_ADDR_ACCESSRegClass' data-ref="llvm::X86::LOW32_ADDR_ACCESSRegClass" data-ref-filename="llvm..X86..LOW32_ADDR_ACCESSRegClass">LOW32_ADDR_ACCESSRegClass</a>;</td></tr>
<tr><th id="194">194</th><td>    }</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>;</td></tr>
<tr><th id="196">196</th><td>  <b>case</b> <var>1</var>: <i>// Normal GPRs except the stack pointer (for encoding reasons).</i></td></tr>
<tr><th id="197">197</th><td>    <b>if</b> (<a class="local col6 ref" href="#16Subtarget" title='Subtarget' data-ref="16Subtarget" data-ref-filename="16Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" title='llvm::X86Subtarget::isTarget64BitLP64' data-ref="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" data-ref-filename="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev">isTarget64BitLP64</a>())</td></tr>
<tr><th id="198">198</th><td>      <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOSPRegClass" title='llvm::X86::GR64_NOSPRegClass' data-ref="llvm::X86::GR64_NOSPRegClass" data-ref-filename="llvm..X86..GR64_NOSPRegClass">GR64_NOSPRegClass</a>;</td></tr>
<tr><th id="199">199</th><td>    <i>// NOSP does not contain RIP, so no special case here.</i></td></tr>
<tr><th id="200">200</th><td>    <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32_NOSPRegClass" title='llvm::X86::GR32_NOSPRegClass' data-ref="llvm::X86::GR32_NOSPRegClass" data-ref-filename="llvm..X86..GR32_NOSPRegClass">GR32_NOSPRegClass</a>;</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> <var>2</var>: <i>// NOREX GPRs.</i></td></tr>
<tr><th id="202">202</th><td>    <b>if</b> (<a class="local col6 ref" href="#16Subtarget" title='Subtarget' data-ref="16Subtarget" data-ref-filename="16Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" title='llvm::X86Subtarget::isTarget64BitLP64' data-ref="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" data-ref-filename="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev">isTarget64BitLP64</a>())</td></tr>
<tr><th id="203">203</th><td>      <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOREXRegClass" title='llvm::X86::GR64_NOREXRegClass' data-ref="llvm::X86::GR64_NOREXRegClass" data-ref-filename="llvm..X86..GR64_NOREXRegClass">GR64_NOREXRegClass</a>;</td></tr>
<tr><th id="204">204</th><td>    <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32_NOREXRegClass" title='llvm::X86::GR32_NOREXRegClass' data-ref="llvm::X86::GR32_NOREXRegClass" data-ref-filename="llvm..X86..GR32_NOREXRegClass">GR32_NOREXRegClass</a>;</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <var>3</var>: <i>// NOREX GPRs except the stack pointer (for encoding reasons).</i></td></tr>
<tr><th id="206">206</th><td>    <b>if</b> (<a class="local col6 ref" href="#16Subtarget" title='Subtarget' data-ref="16Subtarget" data-ref-filename="16Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" title='llvm::X86Subtarget::isTarget64BitLP64' data-ref="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" data-ref-filename="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev">isTarget64BitLP64</a>())</td></tr>
<tr><th id="207">207</th><td>      <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOREX_NOSPRegClass" title='llvm::X86::GR64_NOREX_NOSPRegClass' data-ref="llvm::X86::GR64_NOREX_NOSPRegClass" data-ref-filename="llvm..X86..GR64_NOREX_NOSPRegClass">GR64_NOREX_NOSPRegClass</a>;</td></tr>
<tr><th id="208">208</th><td>    <i>// NOSP does not contain RIP, so no special case here.</i></td></tr>
<tr><th id="209">209</th><td>    <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32_NOREX_NOSPRegClass" title='llvm::X86::GR32_NOREX_NOSPRegClass' data-ref="llvm::X86::GR32_NOREX_NOSPRegClass" data-ref-filename="llvm..X86..GR32_NOREX_NOSPRegClass">GR32_NOREX_NOSPRegClass</a>;</td></tr>
<tr><th id="210">210</th><td>  <b>case</b> <var>4</var>: <i>// Available for tailcall (not callee-saved GPRs).</i></td></tr>
<tr><th id="211">211</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getGPRsForTailCall' data-ref="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE">getGPRsForTailCall</a>(<a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF" data-ref-filename="14MF">MF</a>);</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td>}</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><em>bool</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::X86RegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" data-ref-filename="_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="18DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="18DefRC" data-ref-filename="18DefRC">DefRC</dfn>,</td></tr>
<tr><th id="216">216</th><td>                                           <em>unsigned</em> <dfn class="local col9 decl" id="19DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="19DefSubReg" data-ref-filename="19DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="217">217</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="20SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="20SrcRC" data-ref-filename="20SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="218">218</th><td>                                           <em>unsigned</em> <dfn class="local col1 decl" id="21SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="21SrcSubReg" data-ref-filename="21SrcSubReg">SrcSubReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="219">219</th><td>  <i>// Prevent rewriting a copy where the destination size is larger than the</i></td></tr>
<tr><th id="220">220</th><td><i>  // input size. See PR41619.</i></td></tr>
<tr><th id="221">221</th><td><i>  // FIXME: Should this be factored into the base implementation somehow.</i></td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (<a class="local col8 ref" href="#18DefRC" title='DefRC' data-ref="18DefRC" data-ref-filename="18DefRC">DefRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>) &amp;&amp; <a class="local col9 ref" href="#19DefSubReg" title='DefSubReg' data-ref="19DefSubReg" data-ref-filename="19DefSubReg">DefSubReg</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="223">223</th><td>      <a class="local col0 ref" href="#20SrcRC" title='SrcRC' data-ref="20SrcRC" data-ref-filename="20SrcRC">SrcRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>) &amp;&amp; <a class="local col1 ref" href="#21SrcSubReg" title='SrcSubReg' data-ref="21SrcSubReg" data-ref-filename="21SrcSubReg">SrcSubReg</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_32bit" title='llvm::X86::sub_32bit' data-ref="llvm::X86::sub_32bit" data-ref-filename="llvm..X86..sub_32bit">sub_32bit</a>)</td></tr>
<tr><th id="224">224</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::TargetRegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm18TargetRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" data-ref-filename="_ZNK4llvm18TargetRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</a>(<a class="local col8 ref" href="#18DefRC" title='DefRC' data-ref="18DefRC" data-ref-filename="18DefRC">DefRC</a>, <a class="local col9 ref" href="#19DefSubReg" title='DefSubReg' data-ref="19DefSubReg" data-ref-filename="19DefSubReg">DefSubReg</a>,</td></tr>
<tr><th id="227">227</th><td>                                                  <a class="local col0 ref" href="#20SrcRC" title='SrcRC' data-ref="20SrcRC" data-ref-filename="20SrcRC">SrcRC</a>, <a class="local col1 ref" href="#21SrcSubReg" title='SrcSubReg' data-ref="21SrcSubReg" data-ref-filename="21SrcSubReg">SrcSubReg</a>);</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="231">231</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getGPRsForTailCall' data-ref="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE">getGPRsForTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="22MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="22MF" data-ref-filename="22MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="232">232</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col3 decl" id="23F" title='F' data-type='const llvm::Function &amp;' data-ref="23F" data-ref-filename="23F">F</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF" data-ref-filename="22MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="233">233</th><td>  <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a> || (<a class="local col3 ref" href="#23F" title='F' data-ref="23F" data-ref-filename="23F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64" data-ref-filename="llvm..CallingConv..Win64">Win64</a>))</td></tr>
<tr><th id="234">234</th><td>    <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_TCW64RegClass" title='llvm::X86::GR64_TCW64RegClass' data-ref="llvm::X86::GR64_TCW64RegClass" data-ref-filename="llvm..X86..GR64_TCW64RegClass">GR64_TCW64RegClass</a>;</td></tr>
<tr><th id="235">235</th><td>  <b>else</b> <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="236">236</th><td>    <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_TCRegClass" title='llvm::X86::GR64_TCRegClass' data-ref="llvm::X86::GR64_TCRegClass" data-ref-filename="llvm..X86..GR64_TCRegClass">GR64_TCRegClass</a>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <em>bool</em> <dfn class="local col4 decl" id="24hasHipeCC" title='hasHipeCC' data-type='bool' data-ref="24hasHipeCC" data-ref-filename="24hasHipeCC">hasHipeCC</dfn> = (<a class="local col3 ref" href="#23F" title='F' data-ref="23F" data-ref-filename="23F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HiPE" title='llvm::CallingConv::HiPE' data-ref="llvm::CallingConv::HiPE" data-ref-filename="llvm..CallingConv..HiPE">HiPE</a>);</td></tr>
<tr><th id="239">239</th><td>  <b>if</b> (<a class="local col4 ref" href="#24hasHipeCC" title='hasHipeCC' data-ref="24hasHipeCC" data-ref-filename="24hasHipeCC">hasHipeCC</a>)</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>;</td></tr>
<tr><th id="241">241</th><td>  <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32_TCRegClass" title='llvm::X86::GR32_TCRegClass' data-ref="llvm::X86::GR32_TCRegClass" data-ref-filename="llvm..X86..GR32_TCRegClass">GR32_TCRegClass</a>;</td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="245">245</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::X86RegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm15X86RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm15X86RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="25RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="25RC" data-ref-filename="25RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="246">246</th><td>  <b>if</b> (<a class="local col5 ref" href="#25RC" title='RC' data-ref="25RC" data-ref-filename="25RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CCRRegClass" title='llvm::X86::CCRRegClass' data-ref="llvm::X86::CCRRegClass" data-ref-filename="llvm..X86..CCRRegClass">CCRRegClass</a>) {</td></tr>
<tr><th id="247">247</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="248">248</th><td>      <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>;</td></tr>
<tr><th id="249">249</th><td>    <b>else</b></td></tr>
<tr><th id="250">250</th><td>      <b>return</b> &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>;</td></tr>
<tr><th id="251">251</th><td>  }</td></tr>
<tr><th id="252">252</th><td>  <b>return</b> <a class="local col5 ref" href="#25RC" title='RC' data-ref="25RC" data-ref-filename="25RC">RC</a>;</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><em>unsigned</em></td></tr>
<tr><th id="256">256</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm15X86RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="26RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="26RC" data-ref-filename="26RC">RC</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="27MF" data-ref-filename="27MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="258">258</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering" data-ref-filename="llvm..X86FrameLowering">X86FrameLowering</a> *<dfn class="local col8 decl" id="28TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="28TFI" data-ref-filename="28TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::X86GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29FPDiff" title='FPDiff' data-type='unsigned int' data-ref="29FPDiff" data-ref-filename="29FPDiff">FPDiff</dfn> = <a class="local col8 ref" href="#28TFI" title='TFI' data-ref="28TFI" data-ref-filename="28TFI">TFI</a>-&gt;<a class="virtual ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::hasFP' data-ref="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="261">261</th><td>  <b>switch</b> (<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC" data-ref-filename="26RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="262">262</th><td>  <b>default</b>:</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClassID" title='llvm::X86::GR32RegClassID' data-ref="llvm::X86::GR32RegClassID" data-ref-filename="llvm..X86..GR32RegClassID">GR32RegClassID</a>:</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <var>4</var> - <a class="local col9 ref" href="#29FPDiff" title='FPDiff' data-ref="29FPDiff" data-ref-filename="29FPDiff">FPDiff</a>;</td></tr>
<tr><th id="266">266</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClassID" title='llvm::X86::GR64RegClassID' data-ref="llvm::X86::GR64RegClassID" data-ref-filename="llvm..X86..GR64RegClassID">GR64RegClassID</a>:</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <var>12</var> - <a class="local col9 ref" href="#29FPDiff" title='FPDiff' data-ref="29FPDiff" data-ref-filename="29FPDiff">FPDiff</a>;</td></tr>
<tr><th id="268">268</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128RegClassID" title='llvm::X86::VR128RegClassID' data-ref="llvm::X86::VR128RegClassID" data-ref-filename="llvm..X86..VR128RegClassID">VR128RegClassID</a>:</td></tr>
<tr><th id="269">269</th><td>    <b>return</b> <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a> ? <var>10</var> : <var>4</var>;</td></tr>
<tr><th id="270">270</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR64RegClassID" title='llvm::X86::VR64RegClassID' data-ref="llvm::X86::VR64RegClassID" data-ref-filename="llvm..X86..VR64RegClassID">VR64RegClassID</a>:</td></tr>
<tr><th id="271">271</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="272">272</th><td>  }</td></tr>
<tr><th id="273">273</th><td>}</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="276">276</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm15X86RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="30MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="30MF" data-ref-filename="30MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="277">277</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF &amp;&amp; <q>"MachineFunction required"</q>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col1 decl" id="31Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="31Subtarget" data-ref-filename="31Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF" data-ref-filename="30MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="280">280</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col2 decl" id="32F" title='F' data-type='const llvm::Function &amp;' data-ref="32F" data-ref-filename="32F">F</dfn> = <a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF" data-ref-filename="30MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="281">281</th><td>  <em>bool</em> <dfn class="local col3 decl" id="33HasSSE" title='HasSSE' data-type='bool' data-ref="33HasSSE" data-ref-filename="33HasSSE">HasSSE</dfn> = <a class="local col1 ref" href="#31Subtarget" title='Subtarget' data-ref="31Subtarget" data-ref-filename="31Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev" data-ref-filename="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>();</td></tr>
<tr><th id="282">282</th><td>  <em>bool</em> <dfn class="local col4 decl" id="34HasAVX" title='HasAVX' data-type='bool' data-ref="34HasAVX" data-ref-filename="34HasAVX">HasAVX</dfn> = <a class="local col1 ref" href="#31Subtarget" title='Subtarget' data-ref="31Subtarget" data-ref-filename="31Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="283">283</th><td>  <em>bool</em> <dfn class="local col5 decl" id="35HasAVX512" title='HasAVX512' data-type='bool' data-ref="35HasAVX512" data-ref-filename="35HasAVX512">HasAVX512</dfn> = <a class="local col1 ref" href="#31Subtarget" title='Subtarget' data-ref="31Subtarget" data-ref-filename="31Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev" data-ref-filename="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="284">284</th><td>  <em>bool</em> <dfn class="local col6 decl" id="36CallsEHReturn" title='CallsEHReturn' data-type='bool' data-ref="36CallsEHReturn" data-ref-filename="36CallsEHReturn">CallsEHReturn</dfn> = <a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF" data-ref-filename="30MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13callsEHReturnEv" title='llvm::MachineFunction::callsEHReturn' data-ref="_ZNK4llvm15MachineFunction13callsEHReturnEv" data-ref-filename="_ZNK4llvm15MachineFunction13callsEHReturnEv">callsEHReturn</a>();</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col7 decl" id="37CC" title='CC' data-type='CallingConv::ID' data-ref="37CC" data-ref-filename="37CC">CC</dfn> = <a class="local col2 ref" href="#32F" title='F' data-ref="32F" data-ref-filename="32F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i>// If attribute NoCallerSavedRegisters exists then we set X86_INTR calling</i></td></tr>
<tr><th id="289">289</th><td><i>  // convention because it has the CSR list.</i></td></tr>
<tr><th id="290">290</th><td>  <b>if</b> (<a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF" data-ref-filename="30MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"no_caller_saved_registers"</q>))</td></tr>
<tr><th id="291">291</th><td>    <a class="local col7 ref" href="#37CC" title='CC' data-ref="37CC" data-ref-filename="37CC">CC</a> = <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_INTR" title='llvm::CallingConv::X86_INTR' data-ref="llvm::CallingConv::X86_INTR" data-ref-filename="llvm..CallingConv..X86_INTR">X86_INTR</a>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <b>switch</b> (<a class="local col7 ref" href="#37CC" title='CC' data-ref="37CC" data-ref-filename="37CC">CC</a>) {</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC" data-ref-filename="llvm..CallingConv..GHC">GHC</a>:</td></tr>
<tr><th id="295">295</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HiPE" title='llvm::CallingConv::HiPE' data-ref="llvm::CallingConv::HiPE" data-ref-filename="llvm..CallingConv..HiPE">HiPE</a>:</td></tr>
<tr><th id="296">296</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_NoRegs_SaveList" title='llvm::CSR_NoRegs_SaveList' data-ref="llvm::CSR_NoRegs_SaveList" data-ref-filename="llvm..CSR_NoRegs_SaveList">CSR_NoRegs_SaveList</a>;</td></tr>
<tr><th id="297">297</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg" data-ref-filename="llvm..CallingConv..AnyReg">AnyReg</a>:</td></tr>
<tr><th id="298">298</th><td>    <b>if</b> (<a class="local col4 ref" href="#34HasAVX" title='HasAVX' data-ref="34HasAVX" data-ref-filename="34HasAVX">HasAVX</a>)</td></tr>
<tr><th id="299">299</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_AVX_SaveList" title='llvm::CSR_64_AllRegs_AVX_SaveList' data-ref="llvm::CSR_64_AllRegs_AVX_SaveList" data-ref-filename="llvm..CSR_64_AllRegs_AVX_SaveList">CSR_64_AllRegs_AVX_SaveList</a>;</td></tr>
<tr><th id="300">300</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_SaveList" title='llvm::CSR_64_AllRegs_SaveList' data-ref="llvm::CSR_64_AllRegs_SaveList" data-ref-filename="llvm..CSR_64_AllRegs_SaveList">CSR_64_AllRegs_SaveList</a>;</td></tr>
<tr><th id="301">301</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveMost" title='llvm::CallingConv::PreserveMost' data-ref="llvm::CallingConv::PreserveMost" data-ref-filename="llvm..CallingConv..PreserveMost">PreserveMost</a>:</td></tr>
<tr><th id="302">302</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_RT_MostRegs_SaveList" title='llvm::CSR_64_RT_MostRegs_SaveList' data-ref="llvm::CSR_64_RT_MostRegs_SaveList" data-ref-filename="llvm..CSR_64_RT_MostRegs_SaveList">CSR_64_RT_MostRegs_SaveList</a>;</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveAll" title='llvm::CallingConv::PreserveAll' data-ref="llvm::CallingConv::PreserveAll" data-ref-filename="llvm..CallingConv..PreserveAll">PreserveAll</a>:</td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (<a class="local col4 ref" href="#34HasAVX" title='HasAVX' data-ref="34HasAVX" data-ref-filename="34HasAVX">HasAVX</a>)</td></tr>
<tr><th id="305">305</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_RT_AllRegs_AVX_SaveList" title='llvm::CSR_64_RT_AllRegs_AVX_SaveList' data-ref="llvm::CSR_64_RT_AllRegs_AVX_SaveList" data-ref-filename="llvm..CSR_64_RT_AllRegs_AVX_SaveList">CSR_64_RT_AllRegs_AVX_SaveList</a>;</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_RT_AllRegs_SaveList" title='llvm::CSR_64_RT_AllRegs_SaveList' data-ref="llvm::CSR_64_RT_AllRegs_SaveList" data-ref-filename="llvm..CSR_64_RT_AllRegs_SaveList">CSR_64_RT_AllRegs_SaveList</a>;</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS" data-ref-filename="llvm..CallingConv..CXX_FAST_TLS">CXX_FAST_TLS</a>:</td></tr>
<tr><th id="308">308</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="309">309</th><td>      <b>return</b> <a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF" data-ref-filename="30MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo10isSplitCSREv" title='llvm::X86MachineFunctionInfo::isSplitCSR' data-ref="_ZNK4llvm22X86MachineFunctionInfo10isSplitCSREv" data-ref-filename="_ZNK4llvm22X86MachineFunctionInfo10isSplitCSREv">isSplitCSR</a>() ?</td></tr>
<tr><th id="310">310</th><td>             <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_CXX_TLS_Darwin_PE_SaveList" title='llvm::CSR_64_CXX_TLS_Darwin_PE_SaveList' data-ref="llvm::CSR_64_CXX_TLS_Darwin_PE_SaveList" data-ref-filename="llvm..CSR_64_CXX_TLS_Darwin_PE_SaveList">CSR_64_CXX_TLS_Darwin_PE_SaveList</a> : <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_TLS_Darwin_SaveList" title='llvm::CSR_64_TLS_Darwin_SaveList' data-ref="llvm::CSR_64_TLS_Darwin_SaveList" data-ref-filename="llvm..CSR_64_TLS_Darwin_SaveList">CSR_64_TLS_Darwin_SaveList</a>;</td></tr>
<tr><th id="311">311</th><td>    <b>break</b>;</td></tr>
<tr><th id="312">312</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Intel_OCL_BI" title='llvm::CallingConv::Intel_OCL_BI' data-ref="llvm::CallingConv::Intel_OCL_BI" data-ref-filename="llvm..CallingConv..Intel_OCL_BI">Intel_OCL_BI</a>: {</td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="local col5 ref" href="#35HasAVX512" title='HasAVX512' data-ref="35HasAVX512" data-ref-filename="35HasAVX512">HasAVX512</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a>)</td></tr>
<tr><th id="314">314</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_Intel_OCL_BI_AVX512_SaveList" title='llvm::CSR_Win64_Intel_OCL_BI_AVX512_SaveList' data-ref="llvm::CSR_Win64_Intel_OCL_BI_AVX512_SaveList" data-ref-filename="llvm..CSR_Win64_Intel_OCL_BI_AVX512_SaveList">CSR_Win64_Intel_OCL_BI_AVX512_SaveList</a>;</td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (<a class="local col5 ref" href="#35HasAVX512" title='HasAVX512' data-ref="35HasAVX512" data-ref-filename="35HasAVX512">HasAVX512</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="316">316</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_Intel_OCL_BI_AVX512_SaveList" title='llvm::CSR_64_Intel_OCL_BI_AVX512_SaveList' data-ref="llvm::CSR_64_Intel_OCL_BI_AVX512_SaveList" data-ref-filename="llvm..CSR_64_Intel_OCL_BI_AVX512_SaveList">CSR_64_Intel_OCL_BI_AVX512_SaveList</a>;</td></tr>
<tr><th id="317">317</th><td>    <b>if</b> (<a class="local col4 ref" href="#34HasAVX" title='HasAVX' data-ref="34HasAVX" data-ref-filename="34HasAVX">HasAVX</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a>)</td></tr>
<tr><th id="318">318</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_Intel_OCL_BI_AVX_SaveList" title='llvm::CSR_Win64_Intel_OCL_BI_AVX_SaveList' data-ref="llvm::CSR_Win64_Intel_OCL_BI_AVX_SaveList" data-ref-filename="llvm..CSR_Win64_Intel_OCL_BI_AVX_SaveList">CSR_Win64_Intel_OCL_BI_AVX_SaveList</a>;</td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (<a class="local col4 ref" href="#34HasAVX" title='HasAVX' data-ref="34HasAVX" data-ref-filename="34HasAVX">HasAVX</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="320">320</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_Intel_OCL_BI_AVX_SaveList" title='llvm::CSR_64_Intel_OCL_BI_AVX_SaveList' data-ref="llvm::CSR_64_Intel_OCL_BI_AVX_SaveList" data-ref-filename="llvm..CSR_64_Intel_OCL_BI_AVX_SaveList">CSR_64_Intel_OCL_BI_AVX_SaveList</a>;</td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (!<a class="local col4 ref" href="#34HasAVX" title='HasAVX' data-ref="34HasAVX" data-ref-filename="34HasAVX">HasAVX</a> &amp;&amp; !<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="322">322</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_Intel_OCL_BI_SaveList" title='llvm::CSR_64_Intel_OCL_BI_SaveList' data-ref="llvm::CSR_64_Intel_OCL_BI_SaveList" data-ref-filename="llvm..CSR_64_Intel_OCL_BI_SaveList">CSR_64_Intel_OCL_BI_SaveList</a>;</td></tr>
<tr><th id="323">323</th><td>    <b>break</b>;</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HHVM" title='llvm::CallingConv::HHVM' data-ref="llvm::CallingConv::HHVM" data-ref-filename="llvm..CallingConv..HHVM">HHVM</a>:</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_HHVM_SaveList" title='llvm::CSR_64_HHVM_SaveList' data-ref="llvm::CSR_64_HHVM_SaveList" data-ref-filename="llvm..CSR_64_HHVM_SaveList">CSR_64_HHVM_SaveList</a>;</td></tr>
<tr><th id="327">327</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_RegCall" title='llvm::CallingConv::X86_RegCall' data-ref="llvm::CallingConv::X86_RegCall" data-ref-filename="llvm..CallingConv..X86_RegCall">X86_RegCall</a>:</td></tr>
<tr><th id="328">328</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="329">329</th><td>      <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a>) {</td></tr>
<tr><th id="330">330</th><td>        <b>return</b> (<a class="local col3 ref" href="#33HasSSE" title='HasSSE' data-ref="33HasSSE" data-ref-filename="33HasSSE">HasSSE</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_RegCall_SaveList" title='llvm::CSR_Win64_RegCall_SaveList' data-ref="llvm::CSR_Win64_RegCall_SaveList" data-ref-filename="llvm..CSR_Win64_RegCall_SaveList">CSR_Win64_RegCall_SaveList</a> :</td></tr>
<tr><th id="331">331</th><td>                         <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_RegCall_NoSSE_SaveList" title='llvm::CSR_Win64_RegCall_NoSSE_SaveList' data-ref="llvm::CSR_Win64_RegCall_NoSSE_SaveList" data-ref-filename="llvm..CSR_Win64_RegCall_NoSSE_SaveList">CSR_Win64_RegCall_NoSSE_SaveList</a>);</td></tr>
<tr><th id="332">332</th><td>      } <b>else</b> {</td></tr>
<tr><th id="333">333</th><td>        <b>return</b> (<a class="local col3 ref" href="#33HasSSE" title='HasSSE' data-ref="33HasSSE" data-ref-filename="33HasSSE">HasSSE</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_SysV64_RegCall_SaveList" title='llvm::CSR_SysV64_RegCall_SaveList' data-ref="llvm::CSR_SysV64_RegCall_SaveList" data-ref-filename="llvm..CSR_SysV64_RegCall_SaveList">CSR_SysV64_RegCall_SaveList</a> :</td></tr>
<tr><th id="334">334</th><td>                         <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_SysV64_RegCall_NoSSE_SaveList" title='llvm::CSR_SysV64_RegCall_NoSSE_SaveList' data-ref="llvm::CSR_SysV64_RegCall_NoSSE_SaveList" data-ref-filename="llvm..CSR_SysV64_RegCall_NoSSE_SaveList">CSR_SysV64_RegCall_NoSSE_SaveList</a>);</td></tr>
<tr><th id="335">335</th><td>      }</td></tr>
<tr><th id="336">336</th><td>    } <b>else</b> {</td></tr>
<tr><th id="337">337</th><td>      <b>return</b> (<a class="local col3 ref" href="#33HasSSE" title='HasSSE' data-ref="33HasSSE" data-ref-filename="33HasSSE">HasSSE</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_RegCall_SaveList" title='llvm::CSR_32_RegCall_SaveList' data-ref="llvm::CSR_32_RegCall_SaveList" data-ref-filename="llvm..CSR_32_RegCall_SaveList">CSR_32_RegCall_SaveList</a> :</td></tr>
<tr><th id="338">338</th><td>                       <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_RegCall_NoSSE_SaveList" title='llvm::CSR_32_RegCall_NoSSE_SaveList' data-ref="llvm::CSR_32_RegCall_NoSSE_SaveList" data-ref-filename="llvm..CSR_32_RegCall_NoSSE_SaveList">CSR_32_RegCall_NoSSE_SaveList</a>);</td></tr>
<tr><th id="339">339</th><td>    }</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CFGuard_Check" title='llvm::CallingConv::CFGuard_Check' data-ref="llvm::CallingConv::CFGuard_Check" data-ref-filename="llvm..CallingConv..CFGuard_Check">CFGuard_Check</a>:</td></tr>
<tr><th id="341">341</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Is64Bit &amp;&amp; <q>"CFGuard check mechanism only used on 32-bit X86"</q>);</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> (<a class="local col3 ref" href="#33HasSSE" title='HasSSE' data-ref="33HasSSE" data-ref-filename="33HasSSE">HasSSE</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win32_CFGuard_Check_SaveList" title='llvm::CSR_Win32_CFGuard_Check_SaveList' data-ref="llvm::CSR_Win32_CFGuard_Check_SaveList" data-ref-filename="llvm..CSR_Win32_CFGuard_Check_SaveList">CSR_Win32_CFGuard_Check_SaveList</a></td></tr>
<tr><th id="343">343</th><td>                   : <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win32_CFGuard_Check_NoSSE_SaveList" title='llvm::CSR_Win32_CFGuard_Check_NoSSE_SaveList' data-ref="llvm::CSR_Win32_CFGuard_Check_NoSSE_SaveList" data-ref-filename="llvm..CSR_Win32_CFGuard_Check_NoSSE_SaveList">CSR_Win32_CFGuard_Check_NoSSE_SaveList</a>);</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold" data-ref-filename="llvm..CallingConv..Cold">Cold</a>:</td></tr>
<tr><th id="345">345</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="346">346</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_MostRegs_SaveList" title='llvm::CSR_64_MostRegs_SaveList' data-ref="llvm::CSR_64_MostRegs_SaveList" data-ref-filename="llvm..CSR_64_MostRegs_SaveList">CSR_64_MostRegs_SaveList</a>;</td></tr>
<tr><th id="347">347</th><td>    <b>break</b>;</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64" data-ref-filename="llvm..CallingConv..Win64">Win64</a>:</td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (!<a class="local col3 ref" href="#33HasSSE" title='HasSSE' data-ref="33HasSSE" data-ref-filename="33HasSSE">HasSSE</a>)</td></tr>
<tr><th id="350">350</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_NoSSE_SaveList" title='llvm::CSR_Win64_NoSSE_SaveList' data-ref="llvm::CSR_Win64_NoSSE_SaveList" data-ref-filename="llvm..CSR_Win64_NoSSE_SaveList">CSR_Win64_NoSSE_SaveList</a>;</td></tr>
<tr><th id="351">351</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_SaveList" title='llvm::CSR_Win64_SaveList' data-ref="llvm::CSR_Win64_SaveList" data-ref-filename="llvm..CSR_Win64_SaveList">CSR_Win64_SaveList</a>;</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_64_SysV" title='llvm::CallingConv::X86_64_SysV' data-ref="llvm::CallingConv::X86_64_SysV" data-ref-filename="llvm..CallingConv..X86_64_SysV">X86_64_SysV</a>:</td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (<a class="local col6 ref" href="#36CallsEHReturn" title='CallsEHReturn' data-ref="36CallsEHReturn" data-ref-filename="36CallsEHReturn">CallsEHReturn</a>)</td></tr>
<tr><th id="354">354</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64EHRet_SaveList" title='llvm::CSR_64EHRet_SaveList' data-ref="llvm::CSR_64EHRet_SaveList" data-ref-filename="llvm..CSR_64EHRet_SaveList">CSR_64EHRet_SaveList</a>;</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_SaveList" title='llvm::CSR_64_SaveList' data-ref="llvm::CSR_64_SaveList" data-ref-filename="llvm..CSR_64_SaveList">CSR_64_SaveList</a>;</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_INTR" title='llvm::CallingConv::X86_INTR' data-ref="llvm::CallingConv::X86_INTR" data-ref-filename="llvm..CallingConv..X86_INTR">X86_INTR</a>:</td></tr>
<tr><th id="357">357</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="358">358</th><td>      <b>if</b> (<a class="local col5 ref" href="#35HasAVX512" title='HasAVX512' data-ref="35HasAVX512" data-ref-filename="35HasAVX512">HasAVX512</a>)</td></tr>
<tr><th id="359">359</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_AVX512_SaveList" title='llvm::CSR_64_AllRegs_AVX512_SaveList' data-ref="llvm::CSR_64_AllRegs_AVX512_SaveList" data-ref-filename="llvm..CSR_64_AllRegs_AVX512_SaveList">CSR_64_AllRegs_AVX512_SaveList</a>;</td></tr>
<tr><th id="360">360</th><td>      <b>if</b> (<a class="local col4 ref" href="#34HasAVX" title='HasAVX' data-ref="34HasAVX" data-ref-filename="34HasAVX">HasAVX</a>)</td></tr>
<tr><th id="361">361</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_AVX_SaveList" title='llvm::CSR_64_AllRegs_AVX_SaveList' data-ref="llvm::CSR_64_AllRegs_AVX_SaveList" data-ref-filename="llvm..CSR_64_AllRegs_AVX_SaveList">CSR_64_AllRegs_AVX_SaveList</a>;</td></tr>
<tr><th id="362">362</th><td>      <b>if</b> (<a class="local col3 ref" href="#33HasSSE" title='HasSSE' data-ref="33HasSSE" data-ref-filename="33HasSSE">HasSSE</a>)</td></tr>
<tr><th id="363">363</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_SaveList" title='llvm::CSR_64_AllRegs_SaveList' data-ref="llvm::CSR_64_AllRegs_SaveList" data-ref-filename="llvm..CSR_64_AllRegs_SaveList">CSR_64_AllRegs_SaveList</a>;</td></tr>
<tr><th id="364">364</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_NoSSE_SaveList" title='llvm::CSR_64_AllRegs_NoSSE_SaveList' data-ref="llvm::CSR_64_AllRegs_NoSSE_SaveList" data-ref-filename="llvm..CSR_64_AllRegs_NoSSE_SaveList">CSR_64_AllRegs_NoSSE_SaveList</a>;</td></tr>
<tr><th id="365">365</th><td>    } <b>else</b> {</td></tr>
<tr><th id="366">366</th><td>      <b>if</b> (<a class="local col5 ref" href="#35HasAVX512" title='HasAVX512' data-ref="35HasAVX512" data-ref-filename="35HasAVX512">HasAVX512</a>)</td></tr>
<tr><th id="367">367</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_AllRegs_AVX512_SaveList" title='llvm::CSR_32_AllRegs_AVX512_SaveList' data-ref="llvm::CSR_32_AllRegs_AVX512_SaveList" data-ref-filename="llvm..CSR_32_AllRegs_AVX512_SaveList">CSR_32_AllRegs_AVX512_SaveList</a>;</td></tr>
<tr><th id="368">368</th><td>      <b>if</b> (<a class="local col4 ref" href="#34HasAVX" title='HasAVX' data-ref="34HasAVX" data-ref-filename="34HasAVX">HasAVX</a>)</td></tr>
<tr><th id="369">369</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_AllRegs_AVX_SaveList" title='llvm::CSR_32_AllRegs_AVX_SaveList' data-ref="llvm::CSR_32_AllRegs_AVX_SaveList" data-ref-filename="llvm..CSR_32_AllRegs_AVX_SaveList">CSR_32_AllRegs_AVX_SaveList</a>;</td></tr>
<tr><th id="370">370</th><td>      <b>if</b> (<a class="local col3 ref" href="#33HasSSE" title='HasSSE' data-ref="33HasSSE" data-ref-filename="33HasSSE">HasSSE</a>)</td></tr>
<tr><th id="371">371</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_AllRegs_SSE_SaveList" title='llvm::CSR_32_AllRegs_SSE_SaveList' data-ref="llvm::CSR_32_AllRegs_SSE_SaveList" data-ref-filename="llvm..CSR_32_AllRegs_SSE_SaveList">CSR_32_AllRegs_SSE_SaveList</a>;</td></tr>
<tr><th id="372">372</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_AllRegs_SaveList" title='llvm::CSR_32_AllRegs_SaveList' data-ref="llvm::CSR_32_AllRegs_SaveList" data-ref-filename="llvm..CSR_32_AllRegs_SaveList">CSR_32_AllRegs_SaveList</a>;</td></tr>
<tr><th id="373">373</th><td>    }</td></tr>
<tr><th id="374">374</th><td>  <b>default</b>:</td></tr>
<tr><th id="375">375</th><td>    <b>break</b>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="379">379</th><td>    <em>bool</em> <dfn class="local col8 decl" id="38IsSwiftCC" title='IsSwiftCC' data-type='bool' data-ref="38IsSwiftCC" data-ref-filename="38IsSwiftCC">IsSwiftCC</dfn> = <a class="local col1 ref" href="#31Subtarget" title='Subtarget' data-ref="31Subtarget" data-ref-filename="31Subtarget">Subtarget</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17getTargetLoweringEv" title='llvm::X86Subtarget::getTargetLowering' data-ref="_ZNK4llvm12X86Subtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm12X86Subtarget17getTargetLoweringEv">getTargetLowering</a>()-&gt;<a class="virtual ref fn" href="X86ISelLowering.h.html#_ZNK4llvm17X86TargetLowering17supportSwiftErrorEv" title='llvm::X86TargetLowering::supportSwiftError' data-ref="_ZNK4llvm17X86TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm17X86TargetLowering17supportSwiftErrorEv">supportSwiftError</a>() &amp;&amp;</td></tr>
<tr><th id="380">380</th><td>                     <a class="local col2 ref" href="#32F" title='F' data-ref="32F" data-ref-filename="32F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" title='llvm::AttributeList::hasAttrSomewhere' data-ref="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" data-ref-filename="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj">hasAttrSomewhere</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#68" title='llvm::Attribute::SwiftError' data-ref="llvm::Attribute::SwiftError" data-ref-filename="llvm..Attribute..SwiftError">SwiftError</a>);</td></tr>
<tr><th id="381">381</th><td>    <b>if</b> (<a class="local col8 ref" href="#38IsSwiftCC" title='IsSwiftCC' data-ref="38IsSwiftCC" data-ref-filename="38IsSwiftCC">IsSwiftCC</a>)</td></tr>
<tr><th id="382">382</th><td>      <b>return</b> <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_SwiftError_SaveList" title='llvm::CSR_Win64_SwiftError_SaveList' data-ref="llvm::CSR_Win64_SwiftError_SaveList" data-ref-filename="llvm..CSR_Win64_SwiftError_SaveList">CSR_Win64_SwiftError_SaveList</a></td></tr>
<tr><th id="383">383</th><td>                     : <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_SwiftError_SaveList" title='llvm::CSR_64_SwiftError_SaveList' data-ref="llvm::CSR_64_SwiftError_SaveList" data-ref-filename="llvm..CSR_64_SwiftError_SaveList">CSR_64_SwiftError_SaveList</a>;</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a>)</td></tr>
<tr><th id="386">386</th><td>      <b>return</b> <a class="local col3 ref" href="#33HasSSE" title='HasSSE' data-ref="33HasSSE" data-ref-filename="33HasSSE">HasSSE</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_SaveList" title='llvm::CSR_Win64_SaveList' data-ref="llvm::CSR_Win64_SaveList" data-ref-filename="llvm..CSR_Win64_SaveList">CSR_Win64_SaveList</a> : <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_NoSSE_SaveList" title='llvm::CSR_Win64_NoSSE_SaveList' data-ref="llvm::CSR_Win64_NoSSE_SaveList" data-ref-filename="llvm..CSR_Win64_NoSSE_SaveList">CSR_Win64_NoSSE_SaveList</a>;</td></tr>
<tr><th id="387">387</th><td>    <b>if</b> (<a class="local col6 ref" href="#36CallsEHReturn" title='CallsEHReturn' data-ref="36CallsEHReturn" data-ref-filename="36CallsEHReturn">CallsEHReturn</a>)</td></tr>
<tr><th id="388">388</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64EHRet_SaveList" title='llvm::CSR_64EHRet_SaveList' data-ref="llvm::CSR_64EHRet_SaveList" data-ref-filename="llvm..CSR_64EHRet_SaveList">CSR_64EHRet_SaveList</a>;</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_SaveList" title='llvm::CSR_64_SaveList' data-ref="llvm::CSR_64_SaveList" data-ref-filename="llvm..CSR_64_SaveList">CSR_64_SaveList</a>;</td></tr>
<tr><th id="390">390</th><td>  }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <b>return</b> <a class="local col6 ref" href="#36CallsEHReturn" title='CallsEHReturn' data-ref="36CallsEHReturn" data-ref-filename="36CallsEHReturn">CallsEHReturn</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32EHRet_SaveList" title='llvm::CSR_32EHRet_SaveList' data-ref="llvm::CSR_32EHRet_SaveList" data-ref-filename="llvm..CSR_32EHRet_SaveList">CSR_32EHRet_SaveList</a> : <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_SaveList" title='llvm::CSR_32_SaveList' data-ref="llvm::CSR_32_SaveList" data-ref-filename="llvm..CSR_32_SaveList">CSR_32_SaveList</a>;</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15X86RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm15X86RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(</td></tr>
<tr><th id="396">396</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="39MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="39MF" data-ref-filename="39MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="397">397</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF &amp;&amp; <q>"Invalid MachineFunction pointer."</q>);</td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF" data-ref-filename="39MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS" data-ref-filename="llvm..CallingConv..CXX_FAST_TLS">CXX_FAST_TLS</a> &amp;&amp;</td></tr>
<tr><th id="399">399</th><td>      <a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF" data-ref-filename="39MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo10isSplitCSREv" title='llvm::X86MachineFunctionInfo::isSplitCSR' data-ref="_ZNK4llvm22X86MachineFunctionInfo10isSplitCSREv" data-ref-filename="_ZNK4llvm22X86MachineFunctionInfo10isSplitCSREv">isSplitCSR</a>())</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList" title='llvm::CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList' data-ref="llvm::CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList" data-ref-filename="llvm..CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList">CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList</a>;</td></tr>
<tr><th id="401">401</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="402">402</th><td>}</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="405">405</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::X86RegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="40MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="40MF" data-ref-filename="40MF">MF</dfn>,</td></tr>
<tr><th id="406">406</th><td>                                      <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col1 decl" id="41CC" title='CC' data-type='CallingConv::ID' data-ref="41CC" data-ref-filename="41CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="407">407</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col2 decl" id="42Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="42Subtarget" data-ref-filename="42Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF" data-ref-filename="40MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="local col3 decl" id="43HasSSE" title='HasSSE' data-type='bool' data-ref="43HasSSE" data-ref-filename="43HasSSE">HasSSE</dfn> = <a class="local col2 ref" href="#42Subtarget" title='Subtarget' data-ref="42Subtarget" data-ref-filename="42Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev" data-ref-filename="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>();</td></tr>
<tr><th id="409">409</th><td>  <em>bool</em> <dfn class="local col4 decl" id="44HasAVX" title='HasAVX' data-type='bool' data-ref="44HasAVX" data-ref-filename="44HasAVX">HasAVX</dfn> = <a class="local col2 ref" href="#42Subtarget" title='Subtarget' data-ref="42Subtarget" data-ref-filename="42Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <dfn class="local col5 decl" id="45HasAVX512" title='HasAVX512' data-type='bool' data-ref="45HasAVX512" data-ref-filename="45HasAVX512">HasAVX512</dfn> = <a class="local col2 ref" href="#42Subtarget" title='Subtarget' data-ref="42Subtarget" data-ref-filename="42Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev" data-ref-filename="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <b>switch</b> (<a class="local col1 ref" href="#41CC" title='CC' data-ref="41CC" data-ref-filename="41CC">CC</a>) {</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC" data-ref-filename="llvm..CallingConv..GHC">GHC</a>:</td></tr>
<tr><th id="414">414</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HiPE" title='llvm::CallingConv::HiPE' data-ref="llvm::CallingConv::HiPE" data-ref-filename="llvm..CallingConv..HiPE">HiPE</a>:</td></tr>
<tr><th id="415">415</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_NoRegs_RegMask" title='llvm::CSR_NoRegs_RegMask' data-ref="llvm::CSR_NoRegs_RegMask" data-ref-filename="llvm..CSR_NoRegs_RegMask">CSR_NoRegs_RegMask</a>;</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg" data-ref-filename="llvm..CallingConv..AnyReg">AnyReg</a>:</td></tr>
<tr><th id="417">417</th><td>    <b>if</b> (<a class="local col4 ref" href="#44HasAVX" title='HasAVX' data-ref="44HasAVX" data-ref-filename="44HasAVX">HasAVX</a>)</td></tr>
<tr><th id="418">418</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_AVX_RegMask" title='llvm::CSR_64_AllRegs_AVX_RegMask' data-ref="llvm::CSR_64_AllRegs_AVX_RegMask" data-ref-filename="llvm..CSR_64_AllRegs_AVX_RegMask">CSR_64_AllRegs_AVX_RegMask</a>;</td></tr>
<tr><th id="419">419</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_RegMask" title='llvm::CSR_64_AllRegs_RegMask' data-ref="llvm::CSR_64_AllRegs_RegMask" data-ref-filename="llvm..CSR_64_AllRegs_RegMask">CSR_64_AllRegs_RegMask</a>;</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveMost" title='llvm::CallingConv::PreserveMost' data-ref="llvm::CallingConv::PreserveMost" data-ref-filename="llvm..CallingConv..PreserveMost">PreserveMost</a>:</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_RT_MostRegs_RegMask" title='llvm::CSR_64_RT_MostRegs_RegMask' data-ref="llvm::CSR_64_RT_MostRegs_RegMask" data-ref-filename="llvm..CSR_64_RT_MostRegs_RegMask">CSR_64_RT_MostRegs_RegMask</a>;</td></tr>
<tr><th id="422">422</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveAll" title='llvm::CallingConv::PreserveAll' data-ref="llvm::CallingConv::PreserveAll" data-ref-filename="llvm..CallingConv..PreserveAll">PreserveAll</a>:</td></tr>
<tr><th id="423">423</th><td>    <b>if</b> (<a class="local col4 ref" href="#44HasAVX" title='HasAVX' data-ref="44HasAVX" data-ref-filename="44HasAVX">HasAVX</a>)</td></tr>
<tr><th id="424">424</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_RT_AllRegs_AVX_RegMask" title='llvm::CSR_64_RT_AllRegs_AVX_RegMask' data-ref="llvm::CSR_64_RT_AllRegs_AVX_RegMask" data-ref-filename="llvm..CSR_64_RT_AllRegs_AVX_RegMask">CSR_64_RT_AllRegs_AVX_RegMask</a>;</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_RT_AllRegs_RegMask" title='llvm::CSR_64_RT_AllRegs_RegMask' data-ref="llvm::CSR_64_RT_AllRegs_RegMask" data-ref-filename="llvm..CSR_64_RT_AllRegs_RegMask">CSR_64_RT_AllRegs_RegMask</a>;</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS" data-ref-filename="llvm..CallingConv..CXX_FAST_TLS">CXX_FAST_TLS</a>:</td></tr>
<tr><th id="427">427</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="428">428</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_TLS_Darwin_RegMask" title='llvm::CSR_64_TLS_Darwin_RegMask' data-ref="llvm::CSR_64_TLS_Darwin_RegMask" data-ref-filename="llvm..CSR_64_TLS_Darwin_RegMask">CSR_64_TLS_Darwin_RegMask</a>;</td></tr>
<tr><th id="429">429</th><td>    <b>break</b>;</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Intel_OCL_BI" title='llvm::CallingConv::Intel_OCL_BI' data-ref="llvm::CallingConv::Intel_OCL_BI" data-ref-filename="llvm..CallingConv..Intel_OCL_BI">Intel_OCL_BI</a>: {</td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="local col5 ref" href="#45HasAVX512" title='HasAVX512' data-ref="45HasAVX512" data-ref-filename="45HasAVX512">HasAVX512</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a>)</td></tr>
<tr><th id="432">432</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_Intel_OCL_BI_AVX512_RegMask" title='llvm::CSR_Win64_Intel_OCL_BI_AVX512_RegMask' data-ref="llvm::CSR_Win64_Intel_OCL_BI_AVX512_RegMask" data-ref-filename="llvm..CSR_Win64_Intel_OCL_BI_AVX512_RegMask">CSR_Win64_Intel_OCL_BI_AVX512_RegMask</a>;</td></tr>
<tr><th id="433">433</th><td>    <b>if</b> (<a class="local col5 ref" href="#45HasAVX512" title='HasAVX512' data-ref="45HasAVX512" data-ref-filename="45HasAVX512">HasAVX512</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="434">434</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_Intel_OCL_BI_AVX512_RegMask" title='llvm::CSR_64_Intel_OCL_BI_AVX512_RegMask' data-ref="llvm::CSR_64_Intel_OCL_BI_AVX512_RegMask" data-ref-filename="llvm..CSR_64_Intel_OCL_BI_AVX512_RegMask">CSR_64_Intel_OCL_BI_AVX512_RegMask</a>;</td></tr>
<tr><th id="435">435</th><td>    <b>if</b> (<a class="local col4 ref" href="#44HasAVX" title='HasAVX' data-ref="44HasAVX" data-ref-filename="44HasAVX">HasAVX</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a>)</td></tr>
<tr><th id="436">436</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_Intel_OCL_BI_AVX_RegMask" title='llvm::CSR_Win64_Intel_OCL_BI_AVX_RegMask' data-ref="llvm::CSR_Win64_Intel_OCL_BI_AVX_RegMask" data-ref-filename="llvm..CSR_Win64_Intel_OCL_BI_AVX_RegMask">CSR_Win64_Intel_OCL_BI_AVX_RegMask</a>;</td></tr>
<tr><th id="437">437</th><td>    <b>if</b> (<a class="local col4 ref" href="#44HasAVX" title='HasAVX' data-ref="44HasAVX" data-ref-filename="44HasAVX">HasAVX</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="438">438</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_Intel_OCL_BI_AVX_RegMask" title='llvm::CSR_64_Intel_OCL_BI_AVX_RegMask' data-ref="llvm::CSR_64_Intel_OCL_BI_AVX_RegMask" data-ref-filename="llvm..CSR_64_Intel_OCL_BI_AVX_RegMask">CSR_64_Intel_OCL_BI_AVX_RegMask</a>;</td></tr>
<tr><th id="439">439</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44HasAVX" title='HasAVX' data-ref="44HasAVX" data-ref-filename="44HasAVX">HasAVX</a> &amp;&amp; !<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a> &amp;&amp; <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="440">440</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_Intel_OCL_BI_RegMask" title='llvm::CSR_64_Intel_OCL_BI_RegMask' data-ref="llvm::CSR_64_Intel_OCL_BI_RegMask" data-ref-filename="llvm..CSR_64_Intel_OCL_BI_RegMask">CSR_64_Intel_OCL_BI_RegMask</a>;</td></tr>
<tr><th id="441">441</th><td>    <b>break</b>;</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::HHVM" title='llvm::CallingConv::HHVM' data-ref="llvm::CallingConv::HHVM" data-ref-filename="llvm..CallingConv..HHVM">HHVM</a>:</td></tr>
<tr><th id="444">444</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_HHVM_RegMask" title='llvm::CSR_64_HHVM_RegMask' data-ref="llvm::CSR_64_HHVM_RegMask" data-ref-filename="llvm..CSR_64_HHVM_RegMask">CSR_64_HHVM_RegMask</a>;</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_RegCall" title='llvm::CallingConv::X86_RegCall' data-ref="llvm::CallingConv::X86_RegCall" data-ref-filename="llvm..CallingConv..X86_RegCall">X86_RegCall</a>:</td></tr>
<tr><th id="446">446</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="447">447</th><td>      <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a>) {</td></tr>
<tr><th id="448">448</th><td>        <b>return</b> (<a class="local col3 ref" href="#43HasSSE" title='HasSSE' data-ref="43HasSSE" data-ref-filename="43HasSSE">HasSSE</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_RegCall_RegMask" title='llvm::CSR_Win64_RegCall_RegMask' data-ref="llvm::CSR_Win64_RegCall_RegMask" data-ref-filename="llvm..CSR_Win64_RegCall_RegMask">CSR_Win64_RegCall_RegMask</a> :</td></tr>
<tr><th id="449">449</th><td>                         <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_RegCall_NoSSE_RegMask" title='llvm::CSR_Win64_RegCall_NoSSE_RegMask' data-ref="llvm::CSR_Win64_RegCall_NoSSE_RegMask" data-ref-filename="llvm..CSR_Win64_RegCall_NoSSE_RegMask">CSR_Win64_RegCall_NoSSE_RegMask</a>);</td></tr>
<tr><th id="450">450</th><td>      } <b>else</b> {</td></tr>
<tr><th id="451">451</th><td>        <b>return</b> (<a class="local col3 ref" href="#43HasSSE" title='HasSSE' data-ref="43HasSSE" data-ref-filename="43HasSSE">HasSSE</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_SysV64_RegCall_RegMask" title='llvm::CSR_SysV64_RegCall_RegMask' data-ref="llvm::CSR_SysV64_RegCall_RegMask" data-ref-filename="llvm..CSR_SysV64_RegCall_RegMask">CSR_SysV64_RegCall_RegMask</a> :</td></tr>
<tr><th id="452">452</th><td>                         <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_SysV64_RegCall_NoSSE_RegMask" title='llvm::CSR_SysV64_RegCall_NoSSE_RegMask' data-ref="llvm::CSR_SysV64_RegCall_NoSSE_RegMask" data-ref-filename="llvm..CSR_SysV64_RegCall_NoSSE_RegMask">CSR_SysV64_RegCall_NoSSE_RegMask</a>);</td></tr>
<tr><th id="453">453</th><td>      }</td></tr>
<tr><th id="454">454</th><td>    } <b>else</b> {</td></tr>
<tr><th id="455">455</th><td>      <b>return</b> (<a class="local col3 ref" href="#43HasSSE" title='HasSSE' data-ref="43HasSSE" data-ref-filename="43HasSSE">HasSSE</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_RegCall_RegMask" title='llvm::CSR_32_RegCall_RegMask' data-ref="llvm::CSR_32_RegCall_RegMask" data-ref-filename="llvm..CSR_32_RegCall_RegMask">CSR_32_RegCall_RegMask</a> :</td></tr>
<tr><th id="456">456</th><td>                       <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_RegCall_NoSSE_RegMask" title='llvm::CSR_32_RegCall_NoSSE_RegMask' data-ref="llvm::CSR_32_RegCall_NoSSE_RegMask" data-ref-filename="llvm..CSR_32_RegCall_NoSSE_RegMask">CSR_32_RegCall_NoSSE_RegMask</a>);</td></tr>
<tr><th id="457">457</th><td>    }</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CFGuard_Check" title='llvm::CallingConv::CFGuard_Check' data-ref="llvm::CallingConv::CFGuard_Check" data-ref-filename="llvm..CallingConv..CFGuard_Check">CFGuard_Check</a>:</td></tr>
<tr><th id="459">459</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Is64Bit &amp;&amp; <q>"CFGuard check mechanism only used on 32-bit X86"</q>);</td></tr>
<tr><th id="460">460</th><td>    <b>return</b> (<a class="local col3 ref" href="#43HasSSE" title='HasSSE' data-ref="43HasSSE" data-ref-filename="43HasSSE">HasSSE</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win32_CFGuard_Check_RegMask" title='llvm::CSR_Win32_CFGuard_Check_RegMask' data-ref="llvm::CSR_Win32_CFGuard_Check_RegMask" data-ref-filename="llvm..CSR_Win32_CFGuard_Check_RegMask">CSR_Win32_CFGuard_Check_RegMask</a></td></tr>
<tr><th id="461">461</th><td>                   : <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win32_CFGuard_Check_NoSSE_RegMask" title='llvm::CSR_Win32_CFGuard_Check_NoSSE_RegMask' data-ref="llvm::CSR_Win32_CFGuard_Check_NoSSE_RegMask" data-ref-filename="llvm..CSR_Win32_CFGuard_Check_NoSSE_RegMask">CSR_Win32_CFGuard_Check_NoSSE_RegMask</a>);</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold" data-ref-filename="llvm..CallingConv..Cold">Cold</a>:</td></tr>
<tr><th id="463">463</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="464">464</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_MostRegs_RegMask" title='llvm::CSR_64_MostRegs_RegMask' data-ref="llvm::CSR_64_MostRegs_RegMask" data-ref-filename="llvm..CSR_64_MostRegs_RegMask">CSR_64_MostRegs_RegMask</a>;</td></tr>
<tr><th id="465">465</th><td>    <b>break</b>;</td></tr>
<tr><th id="466">466</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64" data-ref-filename="llvm..CallingConv..Win64">Win64</a>:</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_RegMask" title='llvm::CSR_Win64_RegMask' data-ref="llvm::CSR_Win64_RegMask" data-ref-filename="llvm..CSR_Win64_RegMask">CSR_Win64_RegMask</a>;</td></tr>
<tr><th id="468">468</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_64_SysV" title='llvm::CallingConv::X86_64_SysV' data-ref="llvm::CallingConv::X86_64_SysV" data-ref-filename="llvm..CallingConv..X86_64_SysV">X86_64_SysV</a>:</td></tr>
<tr><th id="469">469</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_RegMask" title='llvm::CSR_64_RegMask' data-ref="llvm::CSR_64_RegMask" data-ref-filename="llvm..CSR_64_RegMask">CSR_64_RegMask</a>;</td></tr>
<tr><th id="470">470</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_INTR" title='llvm::CallingConv::X86_INTR' data-ref="llvm::CallingConv::X86_INTR" data-ref-filename="llvm..CallingConv..X86_INTR">X86_INTR</a>:</td></tr>
<tr><th id="471">471</th><td>    <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="472">472</th><td>      <b>if</b> (<a class="local col5 ref" href="#45HasAVX512" title='HasAVX512' data-ref="45HasAVX512" data-ref-filename="45HasAVX512">HasAVX512</a>)</td></tr>
<tr><th id="473">473</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_AVX512_RegMask" title='llvm::CSR_64_AllRegs_AVX512_RegMask' data-ref="llvm::CSR_64_AllRegs_AVX512_RegMask" data-ref-filename="llvm..CSR_64_AllRegs_AVX512_RegMask">CSR_64_AllRegs_AVX512_RegMask</a>;</td></tr>
<tr><th id="474">474</th><td>      <b>if</b> (<a class="local col4 ref" href="#44HasAVX" title='HasAVX' data-ref="44HasAVX" data-ref-filename="44HasAVX">HasAVX</a>)</td></tr>
<tr><th id="475">475</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_AVX_RegMask" title='llvm::CSR_64_AllRegs_AVX_RegMask' data-ref="llvm::CSR_64_AllRegs_AVX_RegMask" data-ref-filename="llvm..CSR_64_AllRegs_AVX_RegMask">CSR_64_AllRegs_AVX_RegMask</a>;</td></tr>
<tr><th id="476">476</th><td>      <b>if</b> (<a class="local col3 ref" href="#43HasSSE" title='HasSSE' data-ref="43HasSSE" data-ref-filename="43HasSSE">HasSSE</a>)</td></tr>
<tr><th id="477">477</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_RegMask" title='llvm::CSR_64_AllRegs_RegMask' data-ref="llvm::CSR_64_AllRegs_RegMask" data-ref-filename="llvm..CSR_64_AllRegs_RegMask">CSR_64_AllRegs_RegMask</a>;</td></tr>
<tr><th id="478">478</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_NoSSE_RegMask" title='llvm::CSR_64_AllRegs_NoSSE_RegMask' data-ref="llvm::CSR_64_AllRegs_NoSSE_RegMask" data-ref-filename="llvm..CSR_64_AllRegs_NoSSE_RegMask">CSR_64_AllRegs_NoSSE_RegMask</a>;</td></tr>
<tr><th id="479">479</th><td>    } <b>else</b> {</td></tr>
<tr><th id="480">480</th><td>      <b>if</b> (<a class="local col5 ref" href="#45HasAVX512" title='HasAVX512' data-ref="45HasAVX512" data-ref-filename="45HasAVX512">HasAVX512</a>)</td></tr>
<tr><th id="481">481</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_AllRegs_AVX512_RegMask" title='llvm::CSR_32_AllRegs_AVX512_RegMask' data-ref="llvm::CSR_32_AllRegs_AVX512_RegMask" data-ref-filename="llvm..CSR_32_AllRegs_AVX512_RegMask">CSR_32_AllRegs_AVX512_RegMask</a>;</td></tr>
<tr><th id="482">482</th><td>      <b>if</b> (<a class="local col4 ref" href="#44HasAVX" title='HasAVX' data-ref="44HasAVX" data-ref-filename="44HasAVX">HasAVX</a>)</td></tr>
<tr><th id="483">483</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_AllRegs_AVX_RegMask" title='llvm::CSR_32_AllRegs_AVX_RegMask' data-ref="llvm::CSR_32_AllRegs_AVX_RegMask" data-ref-filename="llvm..CSR_32_AllRegs_AVX_RegMask">CSR_32_AllRegs_AVX_RegMask</a>;</td></tr>
<tr><th id="484">484</th><td>      <b>if</b> (<a class="local col3 ref" href="#43HasSSE" title='HasSSE' data-ref="43HasSSE" data-ref-filename="43HasSSE">HasSSE</a>)</td></tr>
<tr><th id="485">485</th><td>        <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_AllRegs_SSE_RegMask" title='llvm::CSR_32_AllRegs_SSE_RegMask' data-ref="llvm::CSR_32_AllRegs_SSE_RegMask" data-ref-filename="llvm..CSR_32_AllRegs_SSE_RegMask">CSR_32_AllRegs_SSE_RegMask</a>;</td></tr>
<tr><th id="486">486</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_AllRegs_RegMask" title='llvm::CSR_32_AllRegs_RegMask' data-ref="llvm::CSR_32_AllRegs_RegMask" data-ref-filename="llvm..CSR_32_AllRegs_RegMask">CSR_32_AllRegs_RegMask</a>;</td></tr>
<tr><th id="487">487</th><td>    }</td></tr>
<tr><th id="488">488</th><td>  <b>default</b>:</td></tr>
<tr><th id="489">489</th><td>    <b>break</b>;</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i>// Unlike getCalleeSavedRegs(), we don't have MMI so we can't check</i></td></tr>
<tr><th id="493">493</th><td><i>  // callsEHReturn().</i></td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="495">495</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col6 decl" id="46F" title='F' data-type='const llvm::Function &amp;' data-ref="46F" data-ref-filename="46F">F</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF" data-ref-filename="40MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="496">496</th><td>    <em>bool</em> <dfn class="local col7 decl" id="47IsSwiftCC" title='IsSwiftCC' data-type='bool' data-ref="47IsSwiftCC" data-ref-filename="47IsSwiftCC">IsSwiftCC</dfn> = <a class="local col2 ref" href="#42Subtarget" title='Subtarget' data-ref="42Subtarget" data-ref-filename="42Subtarget">Subtarget</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17getTargetLoweringEv" title='llvm::X86Subtarget::getTargetLowering' data-ref="_ZNK4llvm12X86Subtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm12X86Subtarget17getTargetLoweringEv">getTargetLowering</a>()-&gt;<a class="virtual ref fn" href="X86ISelLowering.h.html#_ZNK4llvm17X86TargetLowering17supportSwiftErrorEv" title='llvm::X86TargetLowering::supportSwiftError' data-ref="_ZNK4llvm17X86TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm17X86TargetLowering17supportSwiftErrorEv">supportSwiftError</a>() &amp;&amp;</td></tr>
<tr><th id="497">497</th><td>                     <a class="local col6 ref" href="#46F" title='F' data-ref="46F" data-ref-filename="46F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" title='llvm::AttributeList::hasAttrSomewhere' data-ref="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" data-ref-filename="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj">hasAttrSomewhere</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#68" title='llvm::Attribute::SwiftError' data-ref="llvm::Attribute::SwiftError" data-ref-filename="llvm..Attribute..SwiftError">SwiftError</a>);</td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (<a class="local col7 ref" href="#47IsSwiftCC" title='IsSwiftCC' data-ref="47IsSwiftCC" data-ref-filename="47IsSwiftCC">IsSwiftCC</a>)</td></tr>
<tr><th id="499">499</th><td>      <b>return</b> <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_SwiftError_RegMask" title='llvm::CSR_Win64_SwiftError_RegMask' data-ref="llvm::CSR_Win64_SwiftError_RegMask" data-ref-filename="llvm..CSR_Win64_SwiftError_RegMask">CSR_Win64_SwiftError_RegMask</a> : <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_SwiftError_RegMask" title='llvm::CSR_64_SwiftError_RegMask' data-ref="llvm::CSR_64_SwiftError_RegMask" data-ref-filename="llvm..CSR_64_SwiftError_RegMask">CSR_64_SwiftError_RegMask</a>;</td></tr>
<tr><th id="500">500</th><td>    <b>return</b> <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64" data-ref-filename="llvm..X86RegisterInfo..IsWin64">IsWin64</a> ? <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_Win64_RegMask" title='llvm::CSR_Win64_RegMask' data-ref="llvm::CSR_Win64_RegMask" data-ref-filename="llvm..CSR_Win64_RegMask">CSR_Win64_RegMask</a> : <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_RegMask" title='llvm::CSR_64_RegMask' data-ref="llvm::CSR_64_RegMask" data-ref-filename="llvm..CSR_64_RegMask">CSR_64_RegMask</a>;</td></tr>
<tr><th id="501">501</th><td>  }</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_32_RegMask" title='llvm::CSR_32_RegMask' data-ref="llvm::CSR_32_RegMask" data-ref-filename="llvm..CSR_32_RegMask">CSR_32_RegMask</a>;</td></tr>
<tr><th id="504">504</th><td>}</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>*</td></tr>
<tr><th id="507">507</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo18getNoPreservedMaskEv" title='llvm::X86RegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo18getNoPreservedMaskEv" data-ref-filename="_ZNK4llvm15X86RegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="508">508</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_NoRegs_RegMask" title='llvm::CSR_NoRegs_RegMask' data-ref="llvm::CSR_NoRegs_RegMask" data-ref-filename="llvm..CSR_NoRegs_RegMask">CSR_NoRegs_RegMask</a>;</td></tr>
<tr><th id="509">509</th><td>}</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15X86RegisterInfo29getDarwinTLSCallPreservedMaskEv" title='llvm::X86RegisterInfo::getDarwinTLSCallPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo29getDarwinTLSCallPreservedMaskEv" data-ref-filename="_ZNK4llvm15X86RegisterInfo29getDarwinTLSCallPreservedMaskEv">getDarwinTLSCallPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="512">512</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::CSR_64_TLS_Darwin_RegMask" title='llvm::CSR_64_TLS_Darwin_RegMask' data-ref="llvm::CSR_64_TLS_Darwin_RegMask" data-ref-filename="llvm..CSR_64_TLS_Darwin_RegMask">CSR_64_TLS_Darwin_RegMask</a>;</td></tr>
<tr><th id="513">513</th><td>}</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getReservedRegs' data-ref="_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="48MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="48MF" data-ref-filename="48MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="516">516</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col9 decl" id="49Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="517">517</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering" data-ref-filename="llvm..X86FrameLowering">X86FrameLowering</a> *<dfn class="local col0 decl" id="50TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="50TFI" data-ref-filename="50TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::X86GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>);</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <i>// Set the floating point control register as reserved.</i></td></tr>
<tr><th id="520">520</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FPCW" title='llvm::X86::FPCW' data-ref="llvm::X86::FPCW" data-ref-filename="llvm..X86..FPCW">FPCW</a>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <i>// Set the floating point status register as reserved.</i></td></tr>
<tr><th id="523">523</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FPSW" title='llvm::X86::FPSW' data-ref="llvm::X86::FPSW" data-ref-filename="llvm..X86..FPSW">FPSW</a>);</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <i>// Set the SIMD floating point control register as reserved.</i></td></tr>
<tr><th id="526">526</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::MXCSR" title='llvm::X86::MXCSR' data-ref="llvm::X86::MXCSR" data-ref-filename="llvm..X86..MXCSR">MXCSR</a>);</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <i>// Set the stack-pointer register and its aliases as reserved.</i></td></tr>
<tr><th id="529">529</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> &amp;<dfn class="local col1 decl" id="51SubReg" title='SubReg' data-type='const llvm::MCPhysReg &amp;' data-ref="51SubReg" data-ref-filename="51SubReg">SubReg</dfn> : <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE" title='llvm::MCRegisterInfo::subregs_inclusive' data-ref="_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE">subregs_inclusive</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSP" title='llvm::X86::RSP' data-ref="llvm::X86::RSP" data-ref-filename="llvm..X86..RSP">RSP</a>))</td></tr>
<tr><th id="530">530</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col1 ref" href="#51SubReg" title='SubReg' data-ref="51SubReg" data-ref-filename="51SubReg">SubReg</a>);</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <i>// Set the Shadow Stack Pointer as reserved.</i></td></tr>
<tr><th id="533">533</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SSP" title='llvm::X86::SSP' data-ref="llvm::X86::SSP" data-ref-filename="llvm..X86..SSP">SSP</a>);</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <i>// Set the instruction pointer register and its aliases as reserved.</i></td></tr>
<tr><th id="536">536</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> &amp;<dfn class="local col2 decl" id="52SubReg" title='SubReg' data-type='const llvm::MCPhysReg &amp;' data-ref="52SubReg" data-ref-filename="52SubReg">SubReg</dfn> : <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE" title='llvm::MCRegisterInfo::subregs_inclusive' data-ref="_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE">subregs_inclusive</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>))</td></tr>
<tr><th id="537">537</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col2 ref" href="#52SubReg" title='SubReg' data-ref="52SubReg" data-ref-filename="52SubReg">SubReg</a>);</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <i>// Set the frame-pointer register and its aliases as reserved if needed.</i></td></tr>
<tr><th id="540">540</th><td>  <b>if</b> (<a class="local col0 ref" href="#50TFI" title='TFI' data-ref="50TFI" data-ref-filename="50TFI">TFI</a>-&gt;<a class="virtual ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::hasFP' data-ref="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>)) {</td></tr>
<tr><th id="541">541</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> &amp;<dfn class="local col3 decl" id="53SubReg" title='SubReg' data-type='const llvm::MCPhysReg &amp;' data-ref="53SubReg" data-ref-filename="53SubReg">SubReg</dfn> : <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE" title='llvm::MCRegisterInfo::subregs_inclusive' data-ref="_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE">subregs_inclusive</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RBP" title='llvm::X86::RBP' data-ref="llvm::X86::RBP" data-ref-filename="llvm..X86..RBP">RBP</a>))</td></tr>
<tr><th id="542">542</th><td>      <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col3 ref" href="#53SubReg" title='SubReg' data-ref="53SubReg" data-ref-filename="53SubReg">SubReg</a>);</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <i>// Set the base-pointer register and its aliases as reserved if needed.</i></td></tr>
<tr><th id="546">546</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>)) {</td></tr>
<tr><th id="547">547</th><td>    <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col4 decl" id="54CC" title='CC' data-type='CallingConv::ID' data-ref="54CC" data-ref-filename="54CC">CC</dfn> = <a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="548">548</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="55RegMask" title='RegMask' data-type='const uint32_t *' data-ref="55RegMask" data-ref-filename="55RegMask">RegMask</dfn> = <a class="virtual member fn" href="#_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::X86RegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>, <a class="local col4 ref" href="#54CC" title='CC' data-ref="54CC" data-ref-filename="54CC">CC</a>);</td></tr>
<tr><th id="549">549</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjNS_10MCRegisterE" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjNS_10MCRegisterE" data-ref-filename="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjNS_10MCRegisterE">clobbersPhysReg</a>(<a class="local col5 ref" href="#55RegMask" title='RegMask' data-ref="55RegMask" data-ref-filename="55RegMask">RegMask</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="member fn" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv" title='llvm::X86RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv">getBaseRegister</a>()))</td></tr>
<tr><th id="550">550</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="551">551</th><td>        <q>"Stack realignment in presence of dynamic allocas is not supported with"</q></td></tr>
<tr><th id="552">552</th><td>        <q>"this calling convention."</q>);</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="56BasePtr" title='BasePtr' data-type='llvm::Register' data-ref="56BasePtr" data-ref-filename="56BasePtr">BasePtr</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="member fn" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv" title='llvm::X86RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv">getBaseRegister</a>(), <var>64</var>);</td></tr>
<tr><th id="555">555</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> &amp;<dfn class="local col7 decl" id="57SubReg" title='SubReg' data-type='const llvm::MCPhysReg &amp;' data-ref="57SubReg" data-ref-filename="57SubReg">SubReg</dfn> : <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE" title='llvm::MCRegisterInfo::subregs_inclusive' data-ref="_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo17subregs_inclusiveENS_10MCRegisterE">subregs_inclusive</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#56BasePtr" title='BasePtr' data-ref="56BasePtr" data-ref-filename="56BasePtr">BasePtr</a>))</td></tr>
<tr><th id="556">556</th><td>      <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col7 ref" href="#57SubReg" title='SubReg' data-ref="57SubReg" data-ref-filename="57SubReg">SubReg</a>);</td></tr>
<tr><th id="557">557</th><td>  }</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <i>// Mark the segment registers as reserved.</i></td></tr>
<tr><th id="560">560</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CS" title='llvm::X86::CS' data-ref="llvm::X86::CS" data-ref-filename="llvm..X86..CS">CS</a>);</td></tr>
<tr><th id="561">561</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SS" title='llvm::X86::SS' data-ref="llvm::X86::SS" data-ref-filename="llvm..X86..SS">SS</a>);</td></tr>
<tr><th id="562">562</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DS" title='llvm::X86::DS' data-ref="llvm::X86::DS" data-ref-filename="llvm..X86..DS">DS</a>);</td></tr>
<tr><th id="563">563</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ES" title='llvm::X86::ES' data-ref="llvm::X86::ES" data-ref-filename="llvm..X86..ES">ES</a>);</td></tr>
<tr><th id="564">564</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FS" title='llvm::X86::FS' data-ref="llvm::X86::FS" data-ref-filename="llvm..X86..FS">FS</a>);</td></tr>
<tr><th id="565">565</th><td>  <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GS" title='llvm::X86::GS' data-ref="llvm::X86::GS" data-ref-filename="llvm..X86..GS">GS</a>);</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <i>// Mark the floating point stack registers as reserved.</i></td></tr>
<tr><th id="568">568</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="58n" title='n' data-type='unsigned int' data-ref="58n" data-ref-filename="58n">n</dfn> = <var>0</var>; <a class="local col8 ref" href="#58n" title='n' data-ref="58n" data-ref-filename="58n">n</a> != <var>8</var>; ++<a class="local col8 ref" href="#58n" title='n' data-ref="58n" data-ref-filename="58n">n</a>)</td></tr>
<tr><th id="569">569</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ST0" title='llvm::X86::ST0' data-ref="llvm::X86::ST0" data-ref-filename="llvm..X86..ST0">ST0</a> + <a class="local col8 ref" href="#58n" title='n' data-ref="58n" data-ref-filename="58n">n</a>);</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <i>// Reserve the registers that only exist in 64-bit mode.</i></td></tr>
<tr><th id="572">572</th><td>  <b>if</b> (!<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a>) {</td></tr>
<tr><th id="573">573</th><td>    <i>// These 8-bit registers are part of the x86-64 extension even though their</i></td></tr>
<tr><th id="574">574</th><td><i>    // super-registers are old 32-bits.</i></td></tr>
<tr><th id="575">575</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SIL" title='llvm::X86::SIL' data-ref="llvm::X86::SIL" data-ref-filename="llvm..X86..SIL">SIL</a>);</td></tr>
<tr><th id="576">576</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DIL" title='llvm::X86::DIL' data-ref="llvm::X86::DIL" data-ref-filename="llvm..X86..DIL">DIL</a>);</td></tr>
<tr><th id="577">577</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::BPL" title='llvm::X86::BPL' data-ref="llvm::X86::BPL" data-ref-filename="llvm..X86..BPL">BPL</a>);</td></tr>
<tr><th id="578">578</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SPL" title='llvm::X86::SPL' data-ref="llvm::X86::SPL" data-ref-filename="llvm..X86..SPL">SPL</a>);</td></tr>
<tr><th id="579">579</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SIH" title='llvm::X86::SIH' data-ref="llvm::X86::SIH" data-ref-filename="llvm..X86..SIH">SIH</a>);</td></tr>
<tr><th id="580">580</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DIH" title='llvm::X86::DIH' data-ref="llvm::X86::DIH" data-ref-filename="llvm..X86..DIH">DIH</a>);</td></tr>
<tr><th id="581">581</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::BPH" title='llvm::X86::BPH' data-ref="llvm::X86::BPH" data-ref-filename="llvm..X86..BPH">BPH</a>);</td></tr>
<tr><th id="582">582</th><td>    <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SPH" title='llvm::X86::SPH' data-ref="llvm::X86::SPH" data-ref-filename="llvm..X86..SPH">SPH</a>);</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="59n" title='n' data-type='unsigned int' data-ref="59n" data-ref-filename="59n">n</dfn> = <var>0</var>; <a class="local col9 ref" href="#59n" title='n' data-ref="59n" data-ref-filename="59n">n</a> != <var>8</var>; ++<a class="local col9 ref" href="#59n" title='n' data-ref="59n" data-ref-filename="59n">n</a>) {</td></tr>
<tr><th id="585">585</th><td>      <i>// R8, R9, ...</i></td></tr>
<tr><th id="586">586</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator" data-ref-filename="llvm..MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col0 decl" id="60AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="60AI" data-ref-filename="60AI">AI</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R8" title='llvm::X86::R8' data-ref="llvm::X86::R8" data-ref-filename="llvm..X86..R8">R8</a> + <a class="local col9 ref" href="#59n" title='n' data-ref="59n" data-ref-filename="59n">n</a>, <b>this</b>, <b>true</b>); <a class="local col0 ref" href="#60AI" title='AI' data-ref="60AI" data-ref-filename="60AI">AI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv" data-ref-filename="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv" data-ref-filename="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col0 ref" href="#60AI" title='AI' data-ref="60AI" data-ref-filename="60AI">AI</a>)</td></tr>
<tr><th id="587">587</th><td>        <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv" data-ref-filename="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col0 ref" href="#60AI" title='AI' data-ref="60AI" data-ref-filename="60AI">AI</a>);</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>      <i>// XMM8, XMM9, ...</i></td></tr>
<tr><th id="590">590</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator" data-ref-filename="llvm..MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="61AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="61AI" data-ref-filename="61AI">AI</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::XMM8" title='llvm::X86::XMM8' data-ref="llvm::X86::XMM8" data-ref-filename="llvm..X86..XMM8">XMM8</a> + <a class="local col9 ref" href="#59n" title='n' data-ref="59n" data-ref-filename="59n">n</a>, <b>this</b>, <b>true</b>); <a class="local col1 ref" href="#61AI" title='AI' data-ref="61AI" data-ref-filename="61AI">AI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv" data-ref-filename="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv" data-ref-filename="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#61AI" title='AI' data-ref="61AI" data-ref-filename="61AI">AI</a>)</td></tr>
<tr><th id="591">591</th><td>        <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv" data-ref-filename="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#61AI" title='AI' data-ref="61AI" data-ref-filename="61AI">AI</a>);</td></tr>
<tr><th id="592">592</th><td>    }</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td>  <b>if</b> (!<a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit" data-ref-filename="llvm..X86RegisterInfo..Is64Bit">Is64Bit</a> || !<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;().<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev" data-ref-filename="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>()) {</td></tr>
<tr><th id="595">595</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="62n" title='n' data-type='unsigned int' data-ref="62n" data-ref-filename="62n">n</dfn> = <var>16</var>; <a class="local col2 ref" href="#62n" title='n' data-ref="62n" data-ref-filename="62n">n</a> != <var>32</var>; ++<a class="local col2 ref" href="#62n" title='n' data-ref="62n" data-ref-filename="62n">n</a>) {</td></tr>
<tr><th id="596">596</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator" data-ref-filename="llvm..MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col3 decl" id="63AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="63AI" data-ref-filename="63AI">AI</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::XMM0" title='llvm::X86::XMM0' data-ref="llvm::X86::XMM0" data-ref-filename="llvm..X86..XMM0">XMM0</a> + <a class="local col2 ref" href="#62n" title='n' data-ref="62n" data-ref-filename="62n">n</a>, <b>this</b>, <b>true</b>); <a class="local col3 ref" href="#63AI" title='AI' data-ref="63AI" data-ref-filename="63AI">AI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv" data-ref-filename="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv" data-ref-filename="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col3 ref" href="#63AI" title='AI' data-ref="63AI" data-ref-filename="63AI">AI</a>)</td></tr>
<tr><th id="597">597</th><td>        <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv" data-ref-filename="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col3 ref" href="#63AI" title='AI' data-ref="63AI" data-ref-filename="63AI">AI</a>);</td></tr>
<tr><th id="598">598</th><td>    }</td></tr>
<tr><th id="599">599</th><td>  }</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(checkAllSuperRegsMarked(Reserved,</td></tr>
<tr><th id="602">602</th><td>                                 {X86::SIL, X86::DIL, X86::BPL, X86::SPL,</td></tr>
<tr><th id="603">603</th><td>                                  X86::SIH, X86::DIH, X86::BPH, X86::SPH}));</td></tr>
<tr><th id="604">604</th><td>  <b>return</b> <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved" data-ref-filename="49Reserved">Reserved</a>;</td></tr>
<tr><th id="605">605</th><td>}</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><em>void</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo25adjustStackMapLiveOutMaskEPj" title='llvm::X86RegisterInfo::adjustStackMapLiveOutMask' data-ref="_ZNK4llvm15X86RegisterInfo25adjustStackMapLiveOutMaskEPj" data-ref-filename="_ZNK4llvm15X86RegisterInfo25adjustStackMapLiveOutMaskEPj">adjustStackMapLiveOutMask</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="64Mask" title='Mask' data-type='uint32_t *' data-ref="64Mask" data-ref-filename="64Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="608">608</th><td>  <i>// Check if the EFLAGS register is marked as live-out. This shouldn't happen,</i></td></tr>
<tr><th id="609">609</th><td><i>  // because the calling convention defines the EFLAGS register as NOT</i></td></tr>
<tr><th id="610">610</th><td><i>  // preserved.</i></td></tr>
<tr><th id="611">611</th><td><i>  //</i></td></tr>
<tr><th id="612">612</th><td><i>  // Unfortunatelly the EFLAGS show up as live-out after branch folding. Adding</i></td></tr>
<tr><th id="613">613</th><td><i>  // an assert to track this and clear the register afterwards to avoid</i></td></tr>
<tr><th id="614">614</th><td><i>  // unnecessary crashes during release builds.</i></td></tr>
<tr><th id="615">615</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(Mask[X86::EFLAGS / <var>32</var>] &amp; (<var>1U</var> &lt;&lt; (X86::EFLAGS % <var>32</var>))) &amp;&amp;</td></tr>
<tr><th id="616">616</th><td>         <q>"EFLAGS are not live-out from a patchpoint."</q>);</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <i>// Also clean other registers that don't need preserving (IP).</i></td></tr>
<tr><th id="619">619</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="65Reg" title='Reg' data-type='llvm::X86::(anonymous enum at /fast/tmp/llvm-proj-12/build/lib/Target/X86/X86GenRegisterInfo.inc:19:1)' data-ref="65Reg" data-ref-filename="65Reg">Reg</dfn> : {<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EIP" title='llvm::X86::EIP' data-ref="llvm::X86::EIP" data-ref-filename="llvm..X86..EIP">EIP</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::IP" title='llvm::X86::IP' data-ref="llvm::X86::IP" data-ref-filename="llvm..X86..IP">IP</a>})</td></tr>
<tr><th id="620">620</th><td>    <a class="local col4 ref" href="#64Mask" title='Mask' data-ref="64Mask" data-ref-filename="64Mask">Mask</a>[<a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg" data-ref-filename="65Reg">Reg</a> / <var>32</var>] &amp;= ~(<var>1U</var> &lt;&lt; (<a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg" data-ref-filename="65Reg">Reg</a> % <var>32</var>));</td></tr>
<tr><th id="621">621</th><td>}</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><i  data-doc="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="624">624</th><td><i  data-doc="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">// Stack Frame Processing methods</i></td></tr>
<tr><th id="625">625</th><td><i  data-doc="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE" title='CantUseSP' data-type='bool CantUseSP(const llvm::MachineFrameInfo &amp; MFI)' data-ref="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">CantUseSP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="66MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="66MFI" data-ref-filename="66MFI">MFI</dfn>) {</td></tr>
<tr><th id="628">628</th><td>  <b>return</b> <a class="local col6 ref" href="#66MFI" title='MFI' data-ref="66MFI" data-ref-filename="66MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() || <a class="local col6 ref" href="#66MFI" title='MFI' data-ref="66MFI" data-ref-filename="66MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo21hasOpaqueSPAdjustmentEv" title='llvm::MachineFrameInfo::hasOpaqueSPAdjustment' data-ref="_ZNK4llvm16MachineFrameInfo21hasOpaqueSPAdjustmentEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo21hasOpaqueSPAdjustmentEv">hasOpaqueSPAdjustment</a>();</td></tr>
<tr><th id="629">629</th><td>}</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><em>bool</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="67MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="67MF" data-ref-filename="67MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="632">632</th><td>  <em>const</em> <a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a> *<dfn class="local col8 decl" id="68X86FI" title='X86FI' data-type='const llvm::X86MachineFunctionInfo *' data-ref="68X86FI" data-ref-filename="68X86FI">X86FI</dfn> = <a class="local col7 ref" href="#67MF" title='MF' data-ref="67MF" data-ref-filename="67MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="633">633</th><td>  <b>if</b> (<a class="local col8 ref" href="#68X86FI" title='X86FI' data-ref="68X86FI" data-ref-filename="68X86FI">X86FI</a>-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo19hasPreallocatedCallEv" title='llvm::X86MachineFunctionInfo::hasPreallocatedCall' data-ref="_ZNK4llvm22X86MachineFunctionInfo19hasPreallocatedCallEv" data-ref-filename="_ZNK4llvm22X86MachineFunctionInfo19hasPreallocatedCallEv">hasPreallocatedCall</a>())</td></tr>
<tr><th id="634">634</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="69MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="69MFI" data-ref-filename="69MFI">MFI</dfn> = <a class="local col7 ref" href="#67MF" title='MF' data-ref="67MF" data-ref-filename="67MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableBasePointer" title='EnableBasePointer' data-use='m' data-ref="EnableBasePointer" data-ref-filename="EnableBasePointer">EnableBasePointer</a>)</td></tr>
<tr><th id="639">639</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <i>// When we need stack realignment, we can't address the stack from the frame</i></td></tr>
<tr><th id="642">642</th><td><i>  // pointer.  When we have dynamic allocas or stack-adjusting inline asm, we</i></td></tr>
<tr><th id="643">643</th><td><i>  // can't address variables from the stack pointer.  MS inline asm can</i></td></tr>
<tr><th id="644">644</th><td><i>  // reference locals while also adjusting the stack pointer.  When we can't</i></td></tr>
<tr><th id="645">645</th><td><i>  // use both the SP and the FP, we need a separate base pointer register.</i></td></tr>
<tr><th id="646">646</th><td>  <em>bool</em> <dfn class="local col0 decl" id="70CantUseFP" title='CantUseFP' data-type='bool' data-ref="70CantUseFP" data-ref-filename="70CantUseFP">CantUseFP</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col7 ref" href="#67MF" title='MF' data-ref="67MF" data-ref-filename="67MF">MF</a>);</td></tr>
<tr><th id="647">647</th><td>  <b>return</b> <a class="local col0 ref" href="#70CantUseFP" title='CantUseFP' data-ref="70CantUseFP" data-ref-filename="70CantUseFP">CantUseFP</a> &amp;&amp; <a class="tu ref fn" href="#_ZL9CantUseSPRKN4llvm16MachineFrameInfoE" title='CantUseSP' data-use='c' data-ref="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">CantUseSP</a>(<a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>);</td></tr>
<tr><th id="648">648</th><td>}</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><em>bool</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::canRealignStack' data-ref="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="71MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="71MF" data-ref-filename="71MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="651">651</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::canRealignStack' data-ref="_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF" data-ref-filename="71MF">MF</a>))</td></tr>
<tr><th id="652">652</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="72MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="72MFI" data-ref-filename="72MFI">MFI</dfn> = <a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF" data-ref-filename="71MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="655">655</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="73MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="73MRI" data-ref-filename="73MRI">MRI</dfn> = &amp;<a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF" data-ref-filename="71MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>  <i>// Stack realignment requires a frame pointer.  If we already started</i></td></tr>
<tr><th id="658">658</th><td><i>  // register allocation with frame pointer elimination, it is too late now.</i></td></tr>
<tr><th id="659">659</th><td>  <b>if</b> (!<a class="local col3 ref" href="#73MRI" title='MRI' data-ref="73MRI" data-ref-filename="73MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13canReserveRegENS_10MCRegisterE" title='llvm::MachineRegisterInfo::canReserveReg' data-ref="_ZNK4llvm19MachineRegisterInfo13canReserveRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13canReserveRegENS_10MCRegisterE">canReserveReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr" data-ref-filename="llvm..X86RegisterInfo..FramePtr">FramePtr</a>))</td></tr>
<tr><th id="660">660</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <i>// If a base pointer is necessary.  Check that it isn't too late to reserve</i></td></tr>
<tr><th id="663">663</th><td><i>  // it.</i></td></tr>
<tr><th id="664">664</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL9CantUseSPRKN4llvm16MachineFrameInfoE" title='CantUseSP' data-use='c' data-ref="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE" data-ref-filename="_ZL9CantUseSPRKN4llvm16MachineFrameInfoE">CantUseSP</a>(<a class="local col2 ref" href="#72MFI" title='MFI' data-ref="72MFI" data-ref-filename="72MFI">MFI</a>))</td></tr>
<tr><th id="665">665</th><td>    <b>return</b> <a class="local col3 ref" href="#73MRI" title='MRI' data-ref="73MRI" data-ref-filename="73MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13canReserveRegENS_10MCRegisterE" title='llvm::MachineRegisterInfo::canReserveReg' data-ref="_ZNK4llvm19MachineRegisterInfo13canReserveRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13canReserveRegENS_10MCRegisterE">canReserveReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::BasePtr" title='llvm::X86RegisterInfo::BasePtr' data-ref="llvm::X86RegisterInfo::BasePtr" data-ref-filename="llvm..X86RegisterInfo..BasePtr">BasePtr</a>);</td></tr>
<tr><th id="666">666</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="667">667</th><td>}</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><i  data-doc="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">// tryOptimizeLEAtoMOV - helper function that tries to replace a LEA instruction</i></td></tr>
<tr><th id="670">670</th><td><i  data-doc="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">// of the form 'lea (%esp), %ebx' --&gt; 'mov %esp, %ebx'.</i></td></tr>
<tr><th id="671">671</th><td><i  data-doc="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">// TODO: In this case we should be really trying first to entirely eliminate</i></td></tr>
<tr><th id="672">672</th><td><i  data-doc="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">// this instruction which is a plain copy.</i></td></tr>
<tr><th id="673">673</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='tryOptimizeLEAtoMOV' data-type='bool tryOptimizeLEAtoMOV(MachineBasicBlock::iterator II)' data-ref="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">tryOptimizeLEAtoMOV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="74II" title='II' data-type='MachineBasicBlock::iterator' data-ref="74II" data-ref-filename="74II">II</dfn>) {</td></tr>
<tr><th id="674">674</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="75MI" data-ref-filename="75MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#74II" title='II' data-ref="74II" data-ref-filename="74II">II</a>;</td></tr>
<tr><th id="675">675</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76Opc" title='Opc' data-type='unsigned int' data-ref="76Opc" data-ref-filename="76Opc">Opc</dfn> = <a class="local col4 ref" href="#74II" title='II' data-ref="74II" data-ref-filename="74II">II</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="676">676</th><td>  <i>// Check if this is a LEA of the form 'lea (%esp), %ebx'</i></td></tr>
<tr><th id="677">677</th><td>  <b>if</b> ((<a class="local col6 ref" href="#76Opc" title='Opc' data-ref="76Opc" data-ref-filename="76Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a> &amp;&amp; <a class="local col6 ref" href="#76Opc" title='Opc' data-ref="76Opc" data-ref-filename="76Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a> &amp;&amp; <a class="local col6 ref" href="#76Opc" title='Opc' data-ref="76Opc" data-ref-filename="76Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a>) ||</td></tr>
<tr><th id="678">678</th><td>      <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>1</var> ||</td></tr>
<tr><th id="679">679</th><td>      <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a> ||</td></tr>
<tr><th id="680">680</th><td>      <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var> ||</td></tr>
<tr><th id="681">681</th><td>      <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>)</td></tr>
<tr><th id="682">682</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="683">683</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="77BasePtr" title='BasePtr' data-type='llvm::Register' data-ref="77BasePtr" data-ref-filename="77BasePtr">BasePtr</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="684">684</th><td>  <i>// In X32 mode, ensure the base-pointer is a 32-bit operand, so the LEA will</i></td></tr>
<tr><th id="685">685</th><td><i>  // be replaced with a 32-bit operand MOV which will zero extend the upper</i></td></tr>
<tr><th id="686">686</th><td><i>  // 32-bits of the super register.</i></td></tr>
<tr><th id="687">687</th><td>  <b>if</b> (<a class="local col6 ref" href="#76Opc" title='Opc' data-ref="76Opc" data-ref-filename="76Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a>)</td></tr>
<tr><th id="688">688</th><td>    <a class="local col7 ref" href="#77BasePtr" title='BasePtr' data-ref="77BasePtr" data-ref-filename="77BasePtr">BasePtr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#77BasePtr" title='BasePtr' data-ref="77BasePtr" data-ref-filename="77BasePtr">BasePtr</a>, <var>32</var>);</td></tr>
<tr><th id="689">689</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="78NewDestReg" title='NewDestReg' data-type='llvm::Register' data-ref="78NewDestReg" data-ref-filename="78NewDestReg">NewDestReg</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="690">690</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a> *<dfn class="local col9 decl" id="79TII" title='TII' data-type='const llvm::X86InstrInfo *' data-ref="79TII" data-ref-filename="79TII">TII</dfn> =</td></tr>
<tr><th id="691">691</th><td>      <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;().<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="692">692</th><td>  <a class="local col9 ref" href="#79TII" title='TII' data-ref="79TII" data-ref-filename="79TII">TII</a>-&gt;<a class="virtual ref fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::X86InstrInfo::copyPhysReg' data-ref="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'>*<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#74II" title='II' data-ref="74II" data-ref-filename="74II">II</a>, <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#78NewDestReg" title='NewDestReg' data-ref="78NewDestReg" data-ref-filename="78NewDestReg">NewDestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#77BasePtr" title='BasePtr' data-ref="77BasePtr" data-ref-filename="77BasePtr">BasePtr</a>,</td></tr>
<tr><th id="693">693</th><td>                   <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="694">694</th><td>  <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="695">695</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="696">696</th><td>}</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isFuncletReturnInstrRN4llvm12MachineInstrE" title='isFuncletReturnInstr' data-type='bool isFuncletReturnInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZL20isFuncletReturnInstrRN4llvm12MachineInstrE" data-ref-filename="_ZL20isFuncletReturnInstrRN4llvm12MachineInstrE">isFuncletReturnInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="80MI" data-ref-filename="80MI">MI</dfn>) {</td></tr>
<tr><th id="699">699</th><td>  <b>switch</b> (<a class="local col0 ref" href="#80MI" title='MI' data-ref="80MI" data-ref-filename="80MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="700">700</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CATCHRET" title='llvm::X86::CATCHRET' data-ref="llvm::X86::CATCHRET" data-ref-filename="llvm..X86..CATCHRET">CATCHRET</a>:</td></tr>
<tr><th id="701">701</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CLEANUPRET" title='llvm::X86::CLEANUPRET' data-ref="llvm::X86::CLEANUPRET" data-ref-filename="llvm..X86..CLEANUPRET">CLEANUPRET</a>:</td></tr>
<tr><th id="702">702</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="703">703</th><td>  <b>default</b>:</td></tr>
<tr><th id="704">704</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="705">705</th><td>  }</td></tr>
<tr><th id="706">706</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"impossible"</q>);</td></tr>
<tr><th id="707">707</th><td>}</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><em>void</em></td></tr>
<tr><th id="710">710</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::X86RegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm15X86RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm15X86RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="81II" title='II' data-type='MachineBasicBlock::iterator' data-ref="81II" data-ref-filename="81II">II</dfn>,</td></tr>
<tr><th id="711">711</th><td>                                     <em>int</em> <dfn class="local col2 decl" id="82SPAdj" title='SPAdj' data-type='int' data-ref="82SPAdj" data-ref-filename="82SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="83FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="712">712</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col4 decl" id="84RS" title='RS' data-type='llvm::RegScavenger *' data-ref="84RS" data-ref-filename="84RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="713">713</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="85MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="85MI" data-ref-filename="85MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#81II" title='II' data-ref="81II" data-ref-filename="81II">II</a>;</td></tr>
<tr><th id="714">714</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="86MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="86MBB" data-ref-filename="86MBB">MBB</dfn> = *<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="715">715</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="87MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="87MF" data-ref-filename="87MF">MF</dfn> = *<a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="716">716</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="88MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="88MBBI" data-ref-filename="88MBBI">MBBI</dfn> = <a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="717">717</th><td>  <em>bool</em> <dfn class="local col9 decl" id="89IsEHFuncletEpilogue" title='IsEHFuncletEpilogue' data-type='bool' data-ref="89IsEHFuncletEpilogue" data-ref-filename="89IsEHFuncletEpilogue">IsEHFuncletEpilogue</dfn> = <a class="local col8 ref" href="#88MBBI" title='MBBI' data-ref="88MBBI" data-ref-filename="88MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <b>false</b></td></tr>
<tr><th id="718">718</th><td>                                               : <a class="tu ref fn" href="#_ZL20isFuncletReturnInstrRN4llvm12MachineInstrE" title='isFuncletReturnInstr' data-use='c' data-ref="_ZL20isFuncletReturnInstrRN4llvm12MachineInstrE" data-ref-filename="_ZL20isFuncletReturnInstrRN4llvm12MachineInstrE">isFuncletReturnInstr</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#88MBBI" title='MBBI' data-ref="88MBBI" data-ref-filename="88MBBI">MBBI</a></span>);</td></tr>
<tr><th id="719">719</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering" data-ref-filename="llvm..X86FrameLowering">X86FrameLowering</a> *<dfn class="local col0 decl" id="90TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="90TFI" data-ref-filename="90TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::X86GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF" data-ref-filename="87MF">MF</a>);</td></tr>
<tr><th id="720">720</th><td>  <em>int</em> <dfn class="local col1 decl" id="91FrameIndex" title='FrameIndex' data-type='int' data-ref="91FrameIndex" data-ref-filename="91FrameIndex">FrameIndex</dfn> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <i>// Determine base register and offset.</i></td></tr>
<tr><th id="723">723</th><td>  <em>int</em> <dfn class="local col2 decl" id="92FIOffset" title='FIOffset' data-type='int' data-ref="92FIOffset" data-ref-filename="92FIOffset">FIOffset</dfn>;</td></tr>
<tr><th id="724">724</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="93BasePtr" title='BasePtr' data-type='llvm::Register' data-ref="93BasePtr" data-ref-filename="93BasePtr">BasePtr</dfn>;</td></tr>
<tr><th id="725">725</th><td>  <b>if</b> (<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>()) {</td></tr>
<tr><th id="726">726</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!needsStackRealignment(MF) ||</td></tr>
<tr><th id="727">727</th><td>           MF.getFrameInfo().isFixedObjectIndex(FrameIndex)) &amp;&amp;</td></tr>
<tr><th id="728">728</th><td>           <q>"Return instruction can only reference SP relative frame objects"</q>);</td></tr>
<tr><th id="729">729</th><td>    <a class="local col2 ref" href="#92FIOffset" title='FIOffset' data-ref="92FIOffset" data-ref-filename="92FIOffset">FIOffset</a> =</td></tr>
<tr><th id="730">730</th><td>        <a class="local col0 ref" href="#90TFI" title='TFI' data-ref="90TFI" data-ref-filename="90TFI">TFI</a>-&gt;<a class="ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering24getFrameIndexReferenceSPERKNS_15MachineFunctionEiRNS_8RegisterEi" title='llvm::X86FrameLowering::getFrameIndexReferenceSP' data-ref="_ZNK4llvm16X86FrameLowering24getFrameIndexReferenceSPERKNS_15MachineFunctionEiRNS_8RegisterEi" data-ref-filename="_ZNK4llvm16X86FrameLowering24getFrameIndexReferenceSPERKNS_15MachineFunctionEiRNS_8RegisterEi">getFrameIndexReferenceSP</a>(<a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF" data-ref-filename="87MF">MF</a>, <a class="local col1 ref" href="#91FrameIndex" title='FrameIndex' data-ref="91FrameIndex" data-ref-filename="91FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col3 ref" href="#93BasePtr" title='BasePtr' data-ref="93BasePtr" data-ref-filename="93BasePtr">BasePtr</a></span>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>();</td></tr>
<tr><th id="731">731</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#90TFI" title='TFI' data-ref="90TFI" data-ref-filename="90TFI">TFI</a>-&gt;<a class="ref field" href="X86FrameLowering.h.html#llvm::X86FrameLowering::Is64Bit" title='llvm::X86FrameLowering::Is64Bit' data-ref="llvm::X86FrameLowering::Is64Bit" data-ref-filename="llvm..X86FrameLowering..Is64Bit">Is64Bit</a> &amp;&amp; (<a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock16isEHFuncletEntryEv" title='llvm::MachineBasicBlock::isEHFuncletEntry' data-ref="_ZNK4llvm17MachineBasicBlock16isEHFuncletEntryEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock16isEHFuncletEntryEv">isEHFuncletEntry</a>() || <a class="local col9 ref" href="#89IsEHFuncletEpilogue" title='IsEHFuncletEpilogue' data-ref="89IsEHFuncletEpilogue" data-ref-filename="89IsEHFuncletEpilogue">IsEHFuncletEpilogue</a>)) {</td></tr>
<tr><th id="732">732</th><td>    <a class="local col2 ref" href="#92FIOffset" title='FIOffset' data-ref="92FIOffset" data-ref-filename="92FIOffset">FIOffset</a> = <a class="local col0 ref" href="#90TFI" title='TFI' data-ref="90TFI" data-ref-filename="90TFI">TFI</a>-&gt;<a class="ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering23getWin64EHFrameIndexRefERKNS_15MachineFunctionEiRNS_8RegisterE" title='llvm::X86FrameLowering::getWin64EHFrameIndexRef' data-ref="_ZNK4llvm16X86FrameLowering23getWin64EHFrameIndexRefERKNS_15MachineFunctionEiRNS_8RegisterE" data-ref-filename="_ZNK4llvm16X86FrameLowering23getWin64EHFrameIndexRefERKNS_15MachineFunctionEiRNS_8RegisterE">getWin64EHFrameIndexRef</a>(<a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF" data-ref-filename="87MF">MF</a>, <a class="local col1 ref" href="#91FrameIndex" title='FrameIndex' data-ref="91FrameIndex" data-ref-filename="91FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col3 ref" href="#93BasePtr" title='BasePtr' data-ref="93BasePtr" data-ref-filename="93BasePtr">BasePtr</a></span>);</td></tr>
<tr><th id="733">733</th><td>  } <b>else</b> {</td></tr>
<tr><th id="734">734</th><td>    <a class="local col2 ref" href="#92FIOffset" title='FIOffset' data-ref="92FIOffset" data-ref-filename="92FIOffset">FIOffset</a> = <a class="local col0 ref" href="#90TFI" title='TFI' data-ref="90TFI" data-ref-filename="90TFI">TFI</a>-&gt;<a class="virtual ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" title='llvm::X86FrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm16X86FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" data-ref-filename="_ZNK4llvm16X86FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE">getFrameIndexReference</a>(<a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF" data-ref-filename="87MF">MF</a>, <a class="local col1 ref" href="#91FrameIndex" title='FrameIndex' data-ref="91FrameIndex" data-ref-filename="91FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col3 ref" href="#93BasePtr" title='BasePtr' data-ref="93BasePtr" data-ref-filename="93BasePtr">BasePtr</a></span>).<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>();</td></tr>
<tr><th id="735">735</th><td>  }</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <i>// LOCAL_ESCAPE uses a single offset, with no register. It only works in the</i></td></tr>
<tr><th id="738">738</th><td><i>  // simple FP case, and doesn't work with stack realignment. On 32-bit, the</i></td></tr>
<tr><th id="739">739</th><td><i>  // offset is from the traditional base pointer location.  On 64-bit, the</i></td></tr>
<tr><th id="740">740</th><td><i>  // offset is from the SP at the end of the prologue, not the FP location. This</i></td></tr>
<tr><th id="741">741</th><td><i>  // matches the behavior of llvm.frameaddress.</i></td></tr>
<tr><th id="742">742</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94Opc" title='Opc' data-type='unsigned int' data-ref="94Opc" data-ref-filename="94Opc">Opc</dfn> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="743">743</th><td>  <b>if</b> (<a class="local col4 ref" href="#94Opc" title='Opc' data-ref="94Opc" data-ref-filename="94Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#152" title='llvm::TargetOpcode::LOCAL_ESCAPE' data-ref="llvm::TargetOpcode::LOCAL_ESCAPE" data-ref-filename="llvm..TargetOpcode..LOCAL_ESCAPE">LOCAL_ESCAPE</a>) {</td></tr>
<tr><th id="744">744</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="95FI" title='FI' data-type='llvm::MachineOperand &amp;' data-ref="95FI" data-ref-filename="95FI">FI</dfn> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="745">745</th><td>    <a class="local col5 ref" href="#95FI" title='FI' data-ref="95FI" data-ref-filename="95FI">FI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col2 ref" href="#92FIOffset" title='FIOffset' data-ref="92FIOffset" data-ref-filename="92FIOffset">FIOffset</a>);</td></tr>
<tr><th id="746">746</th><td>    <b>return</b>;</td></tr>
<tr><th id="747">747</th><td>  }</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <i>// For LEA64_32r when BasePtr is 32-bits (X32) we can use full-size 64-bit</i></td></tr>
<tr><th id="750">750</th><td><i>  // register as source operand, semantic is the same and destination is</i></td></tr>
<tr><th id="751">751</th><td><i>  // 32-bits. It saves one byte per lea in code since 0x67 prefix is avoided.</i></td></tr>
<tr><th id="752">752</th><td><i>  // Don't change BasePtr since it is used later for stack adjustment.</i></td></tr>
<tr><th id="753">753</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="96MachineBasePtr" title='MachineBasePtr' data-type='llvm::Register' data-ref="96MachineBasePtr" data-ref-filename="96MachineBasePtr">MachineBasePtr</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93BasePtr" title='BasePtr' data-ref="93BasePtr" data-ref-filename="93BasePtr">BasePtr</a>;</td></tr>
<tr><th id="754">754</th><td>  <b>if</b> (<a class="local col4 ref" href="#94Opc" title='Opc' data-ref="94Opc" data-ref-filename="94Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a> &amp;&amp; <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93BasePtr" title='BasePtr' data-ref="93BasePtr" data-ref-filename="93BasePtr">BasePtr</a>))</td></tr>
<tr><th id="755">755</th><td>    <a class="local col6 ref" href="#96MachineBasePtr" title='MachineBasePtr' data-ref="96MachineBasePtr" data-ref-filename="96MachineBasePtr">MachineBasePtr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#93BasePtr" title='BasePtr' data-ref="93BasePtr" data-ref-filename="93BasePtr">BasePtr</a>, <var>64</var>);</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <i>// This must be part of a four operand memory reference.  Replace the</i></td></tr>
<tr><th id="758">758</th><td><i>  // FrameIndex with base register.  Add an offset to the offset.</i></td></tr>
<tr><th id="759">759</th><td>  <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#96MachineBasePtr" title='MachineBasePtr' data-ref="96MachineBasePtr" data-ref-filename="96MachineBasePtr">MachineBasePtr</a>, <b>false</b>);</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>  <b>if</b> (<a class="local col3 ref" href="#93BasePtr" title='BasePtr' data-ref="93BasePtr" data-ref-filename="93BasePtr">BasePtr</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEj" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEj" data-ref-filename="_ZNK4llvm8RegistereqEj">==</a> <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::StackPtr" title='llvm::X86RegisterInfo::StackPtr' data-ref="llvm::X86RegisterInfo::StackPtr" data-ref-filename="llvm..X86RegisterInfo..StackPtr">StackPtr</a>)</td></tr>
<tr><th id="762">762</th><td>    <a class="local col2 ref" href="#92FIOffset" title='FIOffset' data-ref="92FIOffset" data-ref-filename="92FIOffset">FIOffset</a> += <a class="local col2 ref" href="#82SPAdj" title='SPAdj' data-ref="82SPAdj" data-ref-filename="82SPAdj">SPAdj</a>;</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <i>// The frame index format for stackmaps and patchpoints is different from the</i></td></tr>
<tr><th id="765">765</th><td><i>  // X86 format. It only has a FI and an offset.</i></td></tr>
<tr><th id="766">766</th><td>  <b>if</b> (<a class="local col4 ref" href="#94Opc" title='Opc' data-ref="94Opc" data-ref-filename="94Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#119" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP" data-ref-filename="llvm..TargetOpcode..STACKMAP">STACKMAP</a> || <a class="local col4 ref" href="#94Opc" title='Opc' data-ref="94Opc" data-ref-filename="94Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#129" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT" data-ref-filename="llvm..TargetOpcode..PATCHPOINT">PATCHPOINT</a>) {</td></tr>
<tr><th id="767">767</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BasePtr == FramePtr &amp;&amp; <q>"Expected the FP as base register"</q>);</td></tr>
<tr><th id="768">768</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="97Offset" title='Offset' data-type='int64_t' data-ref="97Offset" data-ref-filename="97Offset">Offset</dfn> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col2 ref" href="#92FIOffset" title='FIOffset' data-ref="92FIOffset" data-ref-filename="92FIOffset">FIOffset</a>;</td></tr>
<tr><th id="769">769</th><td>    <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col7 ref" href="#97Offset" title='Offset' data-ref="97Offset" data-ref-filename="97Offset">Offset</a>);</td></tr>
<tr><th id="770">770</th><td>    <b>return</b>;</td></tr>
<tr><th id="771">771</th><td>  }</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <b>if</b> (<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a>+<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="774">774</th><td>    <i>// Offset is a 32-bit integer.</i></td></tr>
<tr><th id="775">775</th><td>    <em>int</em> <dfn class="local col8 decl" id="98Imm" title='Imm' data-type='int' data-ref="98Imm" data-ref-filename="98Imm">Imm</dfn> = (<em>int</em>)(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a> + <var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="776">776</th><td>    <em>int</em> <dfn class="local col9 decl" id="99Offset" title='Offset' data-type='int' data-ref="99Offset" data-ref-filename="99Offset">Offset</dfn> = <a class="local col2 ref" href="#92FIOffset" title='FIOffset' data-ref="92FIOffset" data-ref-filename="92FIOffset">FIOffset</a> + <a class="local col8 ref" href="#98Imm" title='Imm' data-ref="98Imm" data-ref-filename="98Imm">Imm</a>;</td></tr>
<tr><th id="777">777</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!Is64Bit || isInt&lt;<var>32</var>&gt;((<em>long</em> <em>long</em>)FIOffset + Imm)) &amp;&amp;</td></tr>
<tr><th id="778">778</th><td>           <q>"Requesting 64-bit offset in 32-bit immediate!"</q>);</td></tr>
<tr><th id="779">779</th><td>    <b>if</b> (<a class="local col9 ref" href="#99Offset" title='Offset' data-ref="99Offset" data-ref-filename="99Offset">Offset</a> != <var>0</var> || !<a class="tu ref fn" href="#_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='tryOptimizeLEAtoMOV' data-use='c' data-ref="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZL19tryOptimizeLEAtoMOVN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">tryOptimizeLEAtoMOV</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#81II" title='II' data-ref="81II" data-ref-filename="81II">II</a>))</td></tr>
<tr><th id="780">780</th><td>      <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a> + <var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col9 ref" href="#99Offset" title='Offset' data-ref="99Offset" data-ref-filename="99Offset">Offset</a>);</td></tr>
<tr><th id="781">781</th><td>  } <b>else</b> {</td></tr>
<tr><th id="782">782</th><td>    <i>// Offset is symbolic. This is extremely rare.</i></td></tr>
<tr><th id="783">783</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="100Offset" title='Offset' data-type='uint64_t' data-ref="100Offset" data-ref-filename="100Offset">Offset</dfn> = <a class="local col2 ref" href="#92FIOffset" title='FIOffset' data-ref="92FIOffset" data-ref-filename="92FIOffset">FIOffset</a> +</td></tr>
<tr><th id="784">784</th><td>      (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a>+<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>();</td></tr>
<tr><th id="785">785</th><td>    <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI" data-ref-filename="85MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83FIOperandNum" title='FIOperandNum' data-ref="83FIOperandNum" data-ref-filename="83FIOperandNum">FIOperandNum</a> + <var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl" data-ref-filename="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col0 ref" href="#100Offset" title='Offset' data-ref="100Offset" data-ref-filename="100Offset">Offset</a>);</td></tr>
<tr><th id="786">786</th><td>  }</td></tr>
<tr><th id="787">787</th><td>}</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><em>unsigned</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15X86RegisterInfo22findDeadCallerSavedRegERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::X86RegisterInfo::findDeadCallerSavedReg' data-ref="_ZNK4llvm15X86RegisterInfo22findDeadCallerSavedRegERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15X86RegisterInfo22findDeadCallerSavedRegERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDeadCallerSavedReg</dfn>(</td></tr>
<tr><th id="790">790</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="101MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="101MBB" data-ref-filename="101MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col2 decl" id="102MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="102MBBI" data-ref-filename="102MBBI">MBBI</dfn>) <em>const</em> {</td></tr>
<tr><th id="791">791</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="103MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="103MF" data-ref-filename="103MF">MF</dfn> = <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB" data-ref-filename="101MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="792">792</th><td>  <b>if</b> (<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13callsEHReturnEv" title='llvm::MachineFunction::callsEHReturn' data-ref="_ZNK4llvm15MachineFunction13callsEHReturnEv" data-ref-filename="_ZNK4llvm15MachineFunction13callsEHReturnEv">callsEHReturn</a>())</td></tr>
<tr><th id="793">793</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col4 decl" id="104AvailableRegs" title='AvailableRegs' data-type='const llvm::TargetRegisterClass &amp;' data-ref="104AvailableRegs" data-ref-filename="104AvailableRegs">AvailableRegs</dfn> = *<a class="member fn" href="#_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getGPRsForTailCall' data-ref="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE">getGPRsForTailCall</a>(*<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>);</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <b>if</b> (<a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI" data-ref-filename="102MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB" data-ref-filename="101MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="798">798</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <b>switch</b> (<a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI" data-ref-filename="102MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="801">801</th><td>  <b>default</b>:</td></tr>
<tr><th id="802">802</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="803">803</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#179" title='llvm::TargetOpcode::PATCHABLE_RET' data-ref="llvm::TargetOpcode::PATCHABLE_RET" data-ref-filename="llvm..TargetOpcode..PATCHABLE_RET">PATCHABLE_RET</a>:</td></tr>
<tr><th id="804">804</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RET" title='llvm::X86::RET' data-ref="llvm::X86::RET" data-ref-filename="llvm..X86..RET">RET</a>:</td></tr>
<tr><th id="805">805</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RETL" title='llvm::X86::RETL' data-ref="llvm::X86::RETL" data-ref-filename="llvm..X86..RETL">RETL</a>:</td></tr>
<tr><th id="806">806</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RETQ" title='llvm::X86::RETQ' data-ref="llvm::X86::RETQ" data-ref-filename="llvm..X86..RETQ">RETQ</a>:</td></tr>
<tr><th id="807">807</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RETIL" title='llvm::X86::RETIL' data-ref="llvm::X86::RETIL" data-ref-filename="llvm..X86..RETIL">RETIL</a>:</td></tr>
<tr><th id="808">808</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RETIQ" title='llvm::X86::RETIQ' data-ref="llvm::X86::RETIQ" data-ref-filename="llvm..X86..RETIQ">RETIQ</a>:</td></tr>
<tr><th id="809">809</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNdi" title='llvm::X86::TCRETURNdi' data-ref="llvm::X86::TCRETURNdi" data-ref-filename="llvm..X86..TCRETURNdi">TCRETURNdi</a>:</td></tr>
<tr><th id="810">810</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNri" title='llvm::X86::TCRETURNri' data-ref="llvm::X86::TCRETURNri" data-ref-filename="llvm..X86..TCRETURNri">TCRETURNri</a>:</td></tr>
<tr><th id="811">811</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNmi" title='llvm::X86::TCRETURNmi' data-ref="llvm::X86::TCRETURNmi" data-ref-filename="llvm..X86..TCRETURNmi">TCRETURNmi</a>:</td></tr>
<tr><th id="812">812</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNdi64" title='llvm::X86::TCRETURNdi64' data-ref="llvm::X86::TCRETURNdi64" data-ref-filename="llvm..X86..TCRETURNdi64">TCRETURNdi64</a>:</td></tr>
<tr><th id="813">813</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNri64" title='llvm::X86::TCRETURNri64' data-ref="llvm::X86::TCRETURNri64" data-ref-filename="llvm..X86..TCRETURNri64">TCRETURNri64</a>:</td></tr>
<tr><th id="814">814</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNmi64" title='llvm::X86::TCRETURNmi64' data-ref="llvm::X86::TCRETURNmi64" data-ref-filename="llvm..X86..TCRETURNmi64">TCRETURNmi64</a>:</td></tr>
<tr><th id="815">815</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EH_RETURN" title='llvm::X86::EH_RETURN' data-ref="llvm::X86::EH_RETURN" data-ref-filename="llvm..X86..EH_RETURN">EH_RETURN</a>:</td></tr>
<tr><th id="816">816</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EH_RETURN64" title='llvm::X86::EH_RETURN64' data-ref="llvm::X86::EH_RETURN64" data-ref-filename="llvm..X86..EH_RETURN64">EH_RETURN64</a>: {</td></tr>
<tr><th id="817">817</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev" data-ref-filename="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col5 decl" id="105Uses" title='Uses' data-type='SmallSet&lt;uint16_t, 8&gt;' data-ref="105Uses" data-ref-filename="105Uses">Uses</dfn>;</td></tr>
<tr><th id="818">818</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="106I" title='I' data-type='unsigned int' data-ref="106I" data-ref-filename="106I">I</dfn> = <var>0</var>, <dfn class="local col7 decl" id="107E" title='E' data-type='unsigned int' data-ref="107E" data-ref-filename="107E">E</dfn> = <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI" data-ref-filename="102MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#106I" title='I' data-ref="106I" data-ref-filename="106I">I</a> != <a class="local col7 ref" href="#107E" title='E' data-ref="107E" data-ref-filename="107E">E</a>; ++<a class="local col6 ref" href="#106I" title='I' data-ref="106I" data-ref-filename="106I">I</a>) {</td></tr>
<tr><th id="819">819</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="108MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="108MO" data-ref-filename="108MO">MO</dfn> = <a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI" data-ref-filename="102MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#106I" title='I' data-ref="106I" data-ref-filename="106I">I</a>);</td></tr>
<tr><th id="820">820</th><td>      <b>if</b> (!<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO" data-ref-filename="108MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO" data-ref-filename="108MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="821">821</th><td>        <b>continue</b>;</td></tr>
<tr><th id="822">822</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="109Reg" title='Reg' data-type='llvm::Register' data-ref="109Reg" data-ref-filename="109Reg">Reg</dfn> = <a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO" data-ref-filename="108MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="823">823</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#109Reg" title='Reg' data-ref="109Reg" data-ref-filename="109Reg">Reg</a>)</td></tr>
<tr><th id="824">824</th><td>        <b>continue</b>;</td></tr>
<tr><th id="825">825</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator" data-ref-filename="llvm..MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col0 decl" id="110AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="110AI" data-ref-filename="110AI">AI</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#109Reg" title='Reg' data-ref="109Reg" data-ref-filename="109Reg">Reg</a>, <b>this</b>, <b>true</b>); <a class="local col0 ref" href="#110AI" title='AI' data-ref="110AI" data-ref-filename="110AI">AI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv" data-ref-filename="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv" data-ref-filename="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col0 ref" href="#110AI" title='AI' data-ref="110AI" data-ref-filename="110AI">AI</a>)</td></tr>
<tr><th id="826">826</th><td>        <a class="local col5 ref" href="#105Uses" title='Uses' data-ref="105Uses" data-ref-filename="105Uses">Uses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_" data-ref-filename="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv" data-ref-filename="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col0 ref" href="#110AI" title='AI' data-ref="110AI" data-ref-filename="110AI">AI</a>);</td></tr>
<tr><th id="827">827</th><td>    }</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="111CS" title='CS' data-type='unsigned short' data-ref="111CS" data-ref-filename="111CS">CS</dfn> : <a class="local col4 ref" href="#104AvailableRegs" title='AvailableRegs' data-ref="104AvailableRegs" data-ref-filename="104AvailableRegs">AvailableRegs</a>)</td></tr>
<tr><th id="830">830</th><td>      <b>if</b> (!<a class="local col5 ref" href="#105Uses" title='Uses' data-ref="105Uses" data-ref-filename="105Uses">Uses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_" data-ref-filename="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col1 ref" href="#111CS" title='CS' data-ref="111CS" data-ref-filename="111CS">CS</a>) &amp;&amp; <a class="local col1 ref" href="#111CS" title='CS' data-ref="111CS" data-ref-filename="111CS">CS</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a> &amp;&amp; <a class="local col1 ref" href="#111CS" title='CS' data-ref="111CS" data-ref-filename="111CS">CS</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSP" title='llvm::X86::RSP' data-ref="llvm::X86::RSP" data-ref-filename="llvm..X86..RSP">RSP</a> &amp;&amp; <a class="local col1 ref" href="#111CS" title='CS' data-ref="111CS" data-ref-filename="111CS">CS</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ESP" title='llvm::X86::ESP' data-ref="llvm::X86::ESP" data-ref-filename="llvm..X86..ESP">ESP</a>)</td></tr>
<tr><th id="831">831</th><td>        <b>return</b> <a class="local col1 ref" href="#111CS" title='CS' data-ref="111CS" data-ref-filename="111CS">CS</a>;</td></tr>
<tr><th id="832">832</th><td>  }</td></tr>
<tr><th id="833">833</th><td>  }</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="836">836</th><td>}</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="112MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="112MF" data-ref-filename="112MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="839">839</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering" data-ref-filename="llvm..X86FrameLowering">X86FrameLowering</a> *<dfn class="local col3 decl" id="113TFI" title='TFI' data-type='const llvm::X86FrameLowering *' data-ref="113TFI" data-ref-filename="113TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::X86GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18X86GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col2 ref" href="#112MF" title='MF' data-ref="112MF" data-ref-filename="112MF">MF</a>);</td></tr>
<tr><th id="840">840</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#113TFI" title='TFI' data-ref="113TFI" data-ref-filename="113TFI">TFI</a>-&gt;<a class="virtual ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::hasFP' data-ref="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col2 ref" href="#112MF" title='MF' data-ref="112MF" data-ref-filename="112MF">MF</a>) ? <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr" data-ref-filename="llvm..X86RegisterInfo..FramePtr">FramePtr</a> : <a class="member field" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo::StackPtr" title='llvm::X86RegisterInfo::StackPtr' data-ref="llvm::X86RegisterInfo::StackPtr" data-ref-filename="llvm..X86RegisterInfo..StackPtr">StackPtr</a>;</td></tr>
<tr><th id="841">841</th><td>}</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td><em>unsigned</em></td></tr>
<tr><th id="844">844</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15X86RegisterInfo24getPtrSizedFrameRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getPtrSizedFrameRegister' data-ref="_ZNK4llvm15X86RegisterInfo24getPtrSizedFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo24getPtrSizedFrameRegisterERKNS_15MachineFunctionE">getPtrSizedFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="114MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="114MF" data-ref-filename="114MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="845">845</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col5 decl" id="115Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</dfn> = <a class="local col4 ref" href="#114MF" title='MF' data-ref="114MF" data-ref-filename="114MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="846">846</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="116FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="116FrameReg" data-ref-filename="116FrameReg">FrameReg</dfn> = <a class="virtual member fn" href="#_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col4 ref" href="#114MF" title='MF' data-ref="114MF" data-ref-filename="114MF">MF</a>);</td></tr>
<tr><th id="847">847</th><td>  <b>if</b> (<a class="local col5 ref" href="#115Subtarget" title='Subtarget' data-ref="115Subtarget" data-ref-filename="115Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev" title='llvm::X86Subtarget::isTarget64BitILP32' data-ref="_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev" data-ref-filename="_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev">isTarget64BitILP32</a>())</td></tr>
<tr><th id="848">848</th><td>    <a class="local col6 ref" href="#116FrameReg" title='FrameReg' data-ref="116FrameReg" data-ref-filename="116FrameReg">FrameReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#116FrameReg" title='FrameReg' data-ref="116FrameReg" data-ref-filename="116FrameReg">FrameReg</a>, <var>32</var>);</td></tr>
<tr><th id="849">849</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#116FrameReg" title='FrameReg' data-ref="116FrameReg" data-ref-filename="116FrameReg">FrameReg</a>;</td></tr>
<tr><th id="850">850</th><td>}</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td><em>unsigned</em></td></tr>
<tr><th id="853">853</th><td><a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15X86RegisterInfo24getPtrSizedStackRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getPtrSizedStackRegister' data-ref="_ZNK4llvm15X86RegisterInfo24getPtrSizedStackRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo24getPtrSizedStackRegisterERKNS_15MachineFunctionE">getPtrSizedStackRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="117MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="117MF" data-ref-filename="117MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="854">854</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col8 decl" id="118Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="118Subtarget" data-ref-filename="118Subtarget">Subtarget</dfn> = <a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="855">855</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="119StackReg" title='StackReg' data-type='llvm::Register' data-ref="119StackReg" data-ref-filename="119StackReg">StackReg</dfn> = <a class="member fn" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo16getStackRegisterEv" title='llvm::X86RegisterInfo::getStackRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getStackRegisterEv" data-ref-filename="_ZNK4llvm15X86RegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="856">856</th><td>  <b>if</b> (<a class="local col8 ref" href="#118Subtarget" title='Subtarget' data-ref="118Subtarget" data-ref-filename="118Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev" title='llvm::X86Subtarget::isTarget64BitILP32' data-ref="_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev" data-ref-filename="_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev">isTarget64BitILP32</a>())</td></tr>
<tr><th id="857">857</th><td>    <a class="local col9 ref" href="#119StackReg" title='StackReg' data-ref="119StackReg" data-ref-filename="119StackReg">StackReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#119StackReg" title='StackReg' data-ref="119StackReg" data-ref-filename="119StackReg">StackReg</a>, <var>32</var>);</td></tr>
<tr><th id="858">858</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#119StackReg" title='StackReg' data-ref="119StackReg" data-ref-filename="119StackReg">StackReg</a>;</td></tr>
<tr><th id="859">859</th><td>}</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#llvm::ShapeT" title='llvm::ShapeT' data-ref="llvm::ShapeT" data-ref-filename="llvm..ShapeT">ShapeT</a> <dfn class="tu decl def fn" id="_ZL12getTileShapeN4llvm8RegisterEPNS_10VirtRegMapEPKNS_19MachineRegisterInfoE" title='getTileShape' data-type='llvm::ShapeT getTileShape(llvm::Register VirtReg, llvm::VirtRegMap * VRM, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL12getTileShapeN4llvm8RegisterEPNS_10VirtRegMapEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZL12getTileShapeN4llvm8RegisterEPNS_10VirtRegMapEPKNS_19MachineRegisterInfoE">getTileShape</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="120VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="120VirtReg" data-ref-filename="120VirtReg">VirtReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="local col1 decl" id="121VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="121VRM" data-ref-filename="121VRM">VRM</dfn>,</td></tr>
<tr><th id="862">862</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="122MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="122MRI" data-ref-filename="122MRI">MRI</dfn>) {</td></tr>
<tr><th id="863">863</th><td>  <b>if</b> (<a class="local col1 ref" href="#121VRM" title='VRM' data-ref="121VRM" data-ref-filename="121VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap8hasShapeENS_8RegisterE" title='llvm::VirtRegMap::hasShape' data-ref="_ZNK4llvm10VirtRegMap8hasShapeENS_8RegisterE" data-ref-filename="_ZNK4llvm10VirtRegMap8hasShapeENS_8RegisterE">hasShape</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#120VirtReg" title='VirtReg' data-ref="120VirtReg" data-ref-filename="120VirtReg">VirtReg</a>))</td></tr>
<tr><th id="864">864</th><td>    <b>return</b> <a class="local col1 ref" href="#121VRM" title='VRM' data-ref="121VRM" data-ref-filename="121VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap8getShapeENS_8RegisterE" title='llvm::VirtRegMap::getShape' data-ref="_ZNK4llvm10VirtRegMap8getShapeENS_8RegisterE" data-ref-filename="_ZNK4llvm10VirtRegMap8getShapeENS_8RegisterE">getShape</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#120VirtReg" title='VirtReg' data-ref="120VirtReg" data-ref-filename="120VirtReg">VirtReg</a>);</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="123Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="123Def" data-ref-filename="123Def">Def</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col2 ref" href="#122MRI" title='MRI' data-ref="122MRI" data-ref-filename="122MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9def_beginENS_8RegisterE">def_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#120VirtReg" title='VirtReg' data-ref="120VirtReg" data-ref-filename="120VirtReg">VirtReg</a>);</td></tr>
<tr><th id="867">867</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="124MI" title='MI' data-type='llvm::MachineInstr *' data-ref="124MI" data-ref-filename="124MI">MI</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt;(<a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def" data-ref-filename="123Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>());</td></tr>
<tr><th id="868">868</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="125OpCode" title='OpCode' data-type='unsigned int' data-ref="125OpCode" data-ref-filename="125OpCode">OpCode</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="869">869</th><td>  <b>switch</b> (<a class="local col5 ref" href="#125OpCode" title='OpCode' data-ref="125OpCode" data-ref-filename="125OpCode">OpCode</a>) {</td></tr>
<tr><th id="870">870</th><td>  <b>default</b>:</td></tr>
<tr><th id="871">871</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected machine instruction on tile register!"</q>);</td></tr>
<tr><th id="872">872</th><td>    <b>break</b>;</td></tr>
<tr><th id="873">873</th><td>  <i>// We only collect the tile shape that is defined.</i></td></tr>
<tr><th id="874">874</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTILELOADDV" title='llvm::X86::PTILELOADDV' data-ref="llvm::X86::PTILELOADDV" data-ref-filename="llvm..X86..PTILELOADDV">PTILELOADDV</a>:</td></tr>
<tr><th id="875">875</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTDPBSSDV" title='llvm::X86::PTDPBSSDV' data-ref="llvm::X86::PTDPBSSDV" data-ref-filename="llvm..X86..PTDPBSSDV">PTDPBSSDV</a>:</td></tr>
<tr><th id="876">876</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTILEZEROV" title='llvm::X86::PTILEZEROV' data-ref="llvm::X86::PTILEZEROV" data-ref-filename="llvm..X86..PTILEZEROV">PTILEZEROV</a>:</td></tr>
<tr><th id="877">877</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="126MO1" title='MO1' data-type='llvm::MachineOperand &amp;' data-ref="126MO1" data-ref-filename="126MO1">MO1</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="878">878</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="127MO2" title='MO2' data-type='llvm::MachineOperand &amp;' data-ref="127MO2" data-ref-filename="127MO2">MO2</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="879">879</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#llvm::ShapeT" title='llvm::ShapeT' data-ref="llvm::ShapeT" data-ref-filename="llvm..ShapeT">ShapeT</a> <dfn class="local col8 decl" id="128Shape" title='Shape' data-type='llvm::ShapeT' data-ref="128Shape" data-ref-filename="128Shape">Shape</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#_ZN4llvm6ShapeTC1EPNS_14MachineOperandES2_PKNS_19MachineRegisterInfoE" title='llvm::ShapeT::ShapeT' data-ref="_ZN4llvm6ShapeTC1EPNS_14MachineOperandES2_PKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm6ShapeTC1EPNS_14MachineOperandES2_PKNS_19MachineRegisterInfoE">(</a>&amp;<a class="local col6 ref" href="#126MO1" title='MO1' data-ref="126MO1" data-ref-filename="126MO1">MO1</a>, &amp;<a class="local col7 ref" href="#127MO2" title='MO2' data-ref="127MO2" data-ref-filename="127MO2">MO2</a>, <a class="local col2 ref" href="#122MRI" title='MRI' data-ref="122MRI" data-ref-filename="122MRI">MRI</a>);</td></tr>
<tr><th id="880">880</th><td>    <a class="local col1 ref" href="#121VRM" title='VRM' data-ref="121VRM" data-ref-filename="121VRM">VRM</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZN4llvm10VirtRegMap16assignVirt2ShapeENS_8RegisterENS_6ShapeTE" title='llvm::VirtRegMap::assignVirt2Shape' data-ref="_ZN4llvm10VirtRegMap16assignVirt2ShapeENS_8RegisterENS_6ShapeTE" data-ref-filename="_ZN4llvm10VirtRegMap16assignVirt2ShapeENS_8RegisterENS_6ShapeTE">assignVirt2Shape</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#120VirtReg" title='VirtReg' data-ref="120VirtReg" data-ref-filename="120VirtReg">VirtReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#31" title='llvm::ShapeT::ShapeT' data-ref="_ZN4llvm6ShapeTC1ERKS0_" data-ref-filename="_ZN4llvm6ShapeTC1ERKS0_"></a><a class="local col8 ref" href="#128Shape" title='Shape' data-ref="128Shape" data-ref-filename="128Shape">Shape</a>);</td></tr>
<tr><th id="881">881</th><td>    <b>return</b> <a class="local col8 ref" href="#128Shape" title='Shape' data-ref="128Shape" data-ref-filename="128Shape">Shape</a>;</td></tr>
<tr><th id="882">882</th><td>  }</td></tr>
<tr><th id="883">883</th><td>}</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><em>bool</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::X86RegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" data-ref-filename="_ZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="129VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="129VirtReg" data-ref-filename="129VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="886">886</th><td>                                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col0 decl" id="130Order" title='Order' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="130Order" data-ref-filename="130Order">Order</dfn>,</td></tr>
<tr><th id="887">887</th><td>                                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; &amp;<dfn class="local col1 decl" id="131Hints" title='Hints' data-type='SmallVectorImpl&lt;llvm::MCPhysReg&gt; &amp;' data-ref="131Hints" data-ref-filename="131Hints">Hints</dfn>,</td></tr>
<tr><th id="888">888</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="132MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="132MF" data-ref-filename="132MF">MF</dfn>,</td></tr>
<tr><th id="889">889</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="local col3 decl" id="133VRM" title='VRM' data-type='const llvm::VirtRegMap *' data-ref="133VRM" data-ref-filename="133VRM">VRM</dfn>,</td></tr>
<tr><th id="890">890</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix" data-ref-filename="llvm..LiveRegMatrix">LiveRegMatrix</a> *<dfn class="local col4 decl" id="134Matrix" title='Matrix' data-type='const llvm::LiveRegMatrix *' data-ref="134Matrix" data-ref-filename="134Matrix">Matrix</dfn>) <em>const</em> {</td></tr>
<tr><th id="891">891</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="135MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="135MRI" data-ref-filename="135MRI">MRI</dfn> = &amp;<a class="local col2 ref" href="#132MF" title='MF' data-ref="132MF" data-ref-filename="132MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="892">892</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="136RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="136RC" data-ref-filename="136RC">RC</dfn> = *<a class="local col5 ref" href="#135MRI" title='MRI' data-ref="135MRI" data-ref-filename="135MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129VirtReg" title='VirtReg' data-ref="129VirtReg" data-ref-filename="129VirtReg">VirtReg</a>);</td></tr>
<tr><th id="893">893</th><td>  <em>bool</em> <dfn class="local col7 decl" id="137BaseImplRetVal" title='BaseImplRetVal' data-type='bool' data-ref="137BaseImplRetVal" data-ref-filename="137BaseImplRetVal">BaseImplRetVal</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::TargetRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</a>(</td></tr>
<tr><th id="894">894</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129VirtReg" title='VirtReg' data-ref="129VirtReg" data-ref-filename="129VirtReg">VirtReg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefItEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefItEC1ERKS1_"></a><a class="local col0 ref" href="#130Order" title='Order' data-ref="130Order" data-ref-filename="130Order">Order</a>, <span class='refarg'><a class="local col1 ref" href="#131Hints" title='Hints' data-ref="131Hints" data-ref-filename="131Hints">Hints</a></span>, <a class="local col2 ref" href="#132MF" title='MF' data-ref="132MF" data-ref-filename="132MF">MF</a>, <a class="local col3 ref" href="#133VRM" title='VRM' data-ref="133VRM" data-ref-filename="133VRM">VRM</a>, <a class="local col4 ref" href="#134Matrix" title='Matrix' data-ref="134Matrix" data-ref-filename="134Matrix">Matrix</a>);</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <b>if</b> (<a class="local col6 ref" href="#136RC" title='RC' data-ref="136RC" data-ref-filename="136RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::TILERegClassID" title='llvm::X86::TILERegClassID' data-ref="llvm::X86::TILERegClassID" data-ref-filename="llvm..X86..TILERegClassID">TILERegClassID</a>)</td></tr>
<tr><th id="897">897</th><td>    <b>return</b> <a class="local col7 ref" href="#137BaseImplRetVal" title='BaseImplRetVal' data-ref="137BaseImplRetVal" data-ref-filename="137BaseImplRetVal">BaseImplRetVal</a>;</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#llvm::ShapeT" title='llvm::ShapeT' data-ref="llvm::ShapeT" data-ref-filename="llvm..ShapeT">ShapeT</a> <dfn class="local col8 decl" id="138VirtShape" title='VirtShape' data-type='llvm::ShapeT' data-ref="138VirtShape" data-ref-filename="138VirtShape">VirtShape</dfn> = <a class="tu ref fn" href="#_ZL12getTileShapeN4llvm8RegisterEPNS_10VirtRegMapEPKNS_19MachineRegisterInfoE" title='getTileShape' data-use='c' data-ref="_ZL12getTileShapeN4llvm8RegisterEPNS_10VirtRegMapEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZL12getTileShapeN4llvm8RegisterEPNS_10VirtRegMapEPKNS_19MachineRegisterInfoE">getTileShape</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129VirtReg" title='VirtReg' data-ref="129VirtReg" data-ref-filename="129VirtReg">VirtReg</a>, <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *&gt;(<a class="local col3 ref" href="#133VRM" title='VRM' data-ref="133VRM" data-ref-filename="133VRM">VRM</a>), <a class="local col5 ref" href="#135MRI" title='MRI' data-ref="135MRI" data-ref-filename="135MRI">MRI</a>);</td></tr>
<tr><th id="900">900</th><td>  <em>auto</em> <dfn class="local col9 decl" id="139AddHint" title='AddHint' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/X86/X86RegisterInfo.cpp:900:18)' data-ref="139AddHint" data-ref-filename="139AddHint">AddHint</dfn> = [&amp;](<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="140PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="140PhysReg" data-ref-filename="140PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="901">901</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="141VReg" title='VReg' data-type='llvm::Register' data-ref="141VReg" data-ref-filename="141VReg">VReg</dfn> = <a class="local col4 ref" href="#134Matrix" title='Matrix' data-ref="134Matrix" data-ref-filename="134Matrix">Matrix</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZNK4llvm13LiveRegMatrix10getOneVRegEj" title='llvm::LiveRegMatrix::getOneVReg' data-ref="_ZNK4llvm13LiveRegMatrix10getOneVRegEj" data-ref-filename="_ZNK4llvm13LiveRegMatrix10getOneVRegEj">getOneVReg</a>(<a class="local col0 ref" href="#140PhysReg" title='PhysReg' data-ref="140PhysReg" data-ref-filename="140PhysReg">PhysReg</a>);</td></tr>
<tr><th id="902">902</th><td>    <b>if</b> (<a class="local col1 ref" href="#141VReg" title='VReg' data-ref="141VReg" data-ref-filename="141VReg">VReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEj" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEj" data-ref-filename="_ZNK4llvm8RegistereqEj">==</a> <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>::<a class="ref" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister::NoRegister" title='llvm::MCRegister::NoRegister' data-ref="llvm::MCRegister::NoRegister" data-ref-filename="llvm..MCRegister..NoRegister">NoRegister</a>) { <i>// Not allocated yet</i></td></tr>
<tr><th id="903">903</th><td>      <a class="local col1 ref" href="#131Hints" title='Hints' data-ref="131Hints" data-ref-filename="131Hints">Hints</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col0 ref" href="#140PhysReg" title='PhysReg' data-ref="140PhysReg" data-ref-filename="140PhysReg">PhysReg</a>);</td></tr>
<tr><th id="904">904</th><td>      <b>return</b>;</td></tr>
<tr><th id="905">905</th><td>    }</td></tr>
<tr><th id="906">906</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#llvm::ShapeT" title='llvm::ShapeT' data-ref="llvm::ShapeT" data-ref-filename="llvm..ShapeT">ShapeT</a> <dfn class="local col2 decl" id="142PhysShape" title='PhysShape' data-type='llvm::ShapeT' data-ref="142PhysShape" data-ref-filename="142PhysShape">PhysShape</dfn> = <a class="tu ref fn" href="#_ZL12getTileShapeN4llvm8RegisterEPNS_10VirtRegMapEPKNS_19MachineRegisterInfoE" title='getTileShape' data-use='c' data-ref="_ZL12getTileShapeN4llvm8RegisterEPNS_10VirtRegMapEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZL12getTileShapeN4llvm8RegisterEPNS_10VirtRegMapEPKNS_19MachineRegisterInfoE">getTileShape</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#141VReg" title='VReg' data-ref="141VReg" data-ref-filename="141VReg">VReg</a>, <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *&gt;(<a class="local col3 ref" href="#133VRM" title='VRM' data-ref="133VRM" data-ref-filename="133VRM">VRM</a>), <a class="local col5 ref" href="#135MRI" title='MRI' data-ref="135MRI" data-ref-filename="135MRI">MRI</a>);</td></tr>
<tr><th id="907">907</th><td>    <b>if</b> (<a class="local col2 ref" href="#142PhysShape" title='PhysShape' data-ref="142PhysShape" data-ref-filename="142PhysShape">PhysShape</a> <a class="ref fn" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#_ZN4llvm6ShapeTeqERKS0_" title='llvm::ShapeT::operator==' data-ref="_ZN4llvm6ShapeTeqERKS0_" data-ref-filename="_ZN4llvm6ShapeTeqERKS0_">==</a> <a class="local col8 ref" href="#138VirtShape" title='VirtShape' data-ref="138VirtShape" data-ref-filename="138VirtShape">VirtShape</a>)</td></tr>
<tr><th id="908">908</th><td>      <a class="local col1 ref" href="#131Hints" title='Hints' data-ref="131Hints" data-ref-filename="131Hints">Hints</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col0 ref" href="#140PhysReg" title='PhysReg' data-ref="140PhysReg" data-ref-filename="140PhysReg">PhysReg</a>);</td></tr>
<tr><th id="909">909</th><td>  };</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev" data-ref-filename="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col3 decl" id="143CopyHints" title='CopyHints' data-type='SmallSet&lt;llvm::MCPhysReg, 4&gt;' data-ref="143CopyHints" data-ref-filename="143CopyHints">CopyHints</dfn>;</td></tr>
<tr><th id="912">912</th><td>  <a class="local col3 ref" href="#143CopyHints" title='CopyHints' data-ref="143CopyHints" data-ref-filename="143CopyHints">CopyHints</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertETL0__S1_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertETL0__S1_" data-ref-filename="_ZN4llvm8SmallSet6insertETL0__S1_">insert</a>(<a class="local col1 ref" href="#131Hints" title='Hints' data-ref="131Hints" data-ref-filename="131Hints">Hints</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col1 ref" href="#131Hints" title='Hints' data-ref="131Hints" data-ref-filename="131Hints">Hints</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="913">913</th><td>  <a class="local col1 ref" href="#131Hints" title='Hints' data-ref="131Hints" data-ref-filename="131Hints">Hints</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="914">914</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="144Hint" title='Hint' data-type='unsigned short' data-ref="144Hint" data-ref-filename="144Hint">Hint</dfn> : <a class="local col3 ref" href="#143CopyHints" title='CopyHints' data-ref="143CopyHints" data-ref-filename="143CopyHints">CopyHints</a>) {</td></tr>
<tr><th id="915">915</th><td>    <b>if</b> (<a class="local col6 ref" href="#136RC" title='RC' data-ref="136RC" data-ref-filename="136RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#144Hint" title='Hint' data-ref="144Hint" data-ref-filename="144Hint">Hint</a>) &amp;&amp; !<a class="local col5 ref" href="#135MRI" title='MRI' data-ref="135MRI" data-ref-filename="135MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE">isReserved</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#144Hint" title='Hint' data-ref="144Hint" data-ref-filename="144Hint">Hint</a>))</td></tr>
<tr><th id="916">916</th><td>      <a class="local col9 ref" href="#139AddHint" title='AddHint' data-ref="139AddHint" data-ref-filename="139AddHint">AddHint</a><a class="tu ref fn" href="#_ZZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS876604" title='llvm::X86RegisterInfo::getRegAllocationHints(llvm::Register, ArrayRef&lt;llvm::MCPhysReg&gt;, SmallVectorImpl&lt;llvm::MCPhysReg&gt; &amp;, const llvm::MachineFunction &amp;, const llvm::VirtRegMap *, const llvm::LiveRegMatrix *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS876604" data-ref-filename="_ZZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS876604">(<a class="local col4 ref" href="#144Hint" title='Hint' data-ref="144Hint" data-ref-filename="144Hint">Hint</a>)</a>;</td></tr>
<tr><th id="917">917</th><td>  }</td></tr>
<tr><th id="918">918</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="145PhysReg" title='PhysReg' data-type='llvm::MCPhysReg' data-ref="145PhysReg" data-ref-filename="145PhysReg">PhysReg</dfn> : <a class="local col0 ref" href="#130Order" title='Order' data-ref="130Order" data-ref-filename="130Order">Order</a>) {</td></tr>
<tr><th id="919">919</th><td>    <b>if</b> (!<a class="local col3 ref" href="#143CopyHints" title='CopyHints' data-ref="143CopyHints" data-ref-filename="143CopyHints">CopyHints</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_" data-ref-filename="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col5 ref" href="#145PhysReg" title='PhysReg' data-ref="145PhysReg" data-ref-filename="145PhysReg">PhysReg</a>) &amp;&amp; <a class="local col6 ref" href="#136RC" title='RC' data-ref="136RC" data-ref-filename="136RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#145PhysReg" title='PhysReg' data-ref="145PhysReg" data-ref-filename="145PhysReg">PhysReg</a>) &amp;&amp;</td></tr>
<tr><th id="920">920</th><td>        !<a class="local col5 ref" href="#135MRI" title='MRI' data-ref="135MRI" data-ref-filename="135MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE">isReserved</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col5 ref" href="#145PhysReg" title='PhysReg' data-ref="145PhysReg" data-ref-filename="145PhysReg">PhysReg</a>))</td></tr>
<tr><th id="921">921</th><td>      <a class="local col9 ref" href="#139AddHint" title='AddHint' data-ref="139AddHint" data-ref-filename="139AddHint">AddHint</a><a class="tu ref fn" href="#_ZZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS876604" title='llvm::X86RegisterInfo::getRegAllocationHints(llvm::Register, ArrayRef&lt;llvm::MCPhysReg&gt;, SmallVectorImpl&lt;llvm::MCPhysReg&gt; &amp;, const llvm::MachineFunction &amp;, const llvm::VirtRegMap *, const llvm::LiveRegMatrix *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS876604" data-ref-filename="_ZZNK4llvm15X86RegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS876604">(<a class="local col5 ref" href="#145PhysReg" title='PhysReg' data-ref="145PhysReg" data-ref-filename="145PhysReg">PhysReg</a>)</a>;</td></tr>
<tr><th id="922">922</th><td>  }</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "tile-hint"</u></td></tr>
<tr><th id="925">925</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="926">926</th><td>    dbgs() &lt;&lt; <q>"Hints for virtual register "</q> &lt;&lt; format_hex(VirtReg, <var>8</var>) &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="927">927</th><td>    <b>for</b> (<em>auto</em> Hint : Hints) {</td></tr>
<tr><th id="928">928</th><td>      dbgs() &lt;&lt; <q>"tmm"</q> &lt;&lt; Hint &lt;&lt; <q>","</q>;</td></tr>
<tr><th id="929">929</th><td>    }</td></tr>
<tr><th id="930">930</th><td>    dbgs() &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="931">931</th><td>  });</td></tr>
<tr><th id="932">932</th><td><u>#undef <a class="macro" href="#924" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a></u></td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="935">935</th><td>}</td></tr>
<tr><th id="936">936</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>