Protel Design System Design Rule Check
PCB File : F:\tuanphong\PLC\PCB1.PcbDoc
Date     : 10/15/2021
Time     : 10:36:51 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=7mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (IsPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (354.779mil,2309.22mil) on Top Overlay And Pad L1-1(134.307mil,2313.157mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-1(449mil,3961.795mil) on Top Layer And Track (376mil,3935mil)(421mil,3935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-1(449mil,3961.795mil) on Top Layer And Track (477mil,3935mil)(522mil,3935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-1(1268.764mil,1222.073mil) on Top Layer And Track (1185.237mil,1199.073mil)(1292.237mil,1199.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C1-2(1587.37mil,2526.648mil) on Top Layer And Track (1552.237mil,2505.144mil)(1552.237mil,2558.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C1-2(1587.37mil,2526.648mil) on Top Layer And Track (1552.237mil,2558.073mil)(1622.237mil,2558.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(1587.37mil,2526.648mil) on Top Layer And Track (1560.37mil,2480.239mil)(1560.37mil,2498.239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(1587.37mil,2526.648mil) on Top Layer And Track (1614.37mil,2480.239mil)(1614.37mil,2498.239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C1-2(1587.37mil,2526.648mil) on Top Layer And Track (1622.237mil,2505.144mil)(1622.237mil,2558.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C12-1(1468.764mil,992.073mil) on Top Layer And Track (1385.237mil,1015.073mil)(1492.237mil,1015.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C12-1(1468.764mil,992.073mil) on Top Layer And Track (1385.237mil,969.073mil)(1492.237mil,969.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C12-1(1468.764mil,992.073mil) on Top Layer And Track (1435.237mil,1008.073mil)(1443.237mil,1008.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C12-1(1468.764mil,992.073mil) on Top Layer And Track (1435.237mil,976.073mil)(1443.237mil,976.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C12-1(1468.764mil,992.073mil) on Top Layer And Track (1492.237mil,969.073mil)(1492.237mil,1015.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-1(2776.764mil,2446.601mil) on Top Layer And Track (2693.237mil,2423.601mil)(2800.237mil,2423.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-1(2776.764mil,2446.601mil) on Top Layer And Track (2693.237mil,2469.601mil)(2800.237mil,2469.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C13-1(2776.764mil,2446.601mil) on Top Layer And Track (2743.237mil,2430.601mil)(2751.237mil,2430.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C13-1(2776.764mil,2446.601mil) on Top Layer And Track (2743.237mil,2462.601mil)(2751.237mil,2462.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C13-1(2776.764mil,2446.601mil) on Top Layer And Track (2800.237mil,2423.601mil)(2800.237mil,2469.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C15-1(554.709mil,3337.073mil) on Top Layer And Track (531.237mil,3314.073mil)(531.237mil,3360.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C15-1(554.709mil,3337.073mil) on Top Layer And Track (531.237mil,3314.073mil)(638.237mil,3314.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C15-1(554.709mil,3337.073mil) on Top Layer And Track (531.237mil,3360.073mil)(638.237mil,3360.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C15-1(554.709mil,3337.073mil) on Top Layer And Track (580.237mil,3321.073mil)(588.237mil,3321.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C15-1(554.709mil,3337.073mil) on Top Layer And Track (580.237mil,3353.073mil)(588.237mil,3353.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-2(1592.103mil,2186.498mil) on Top Layer And Track (1557.237mil,2155.073mil)(1557.237mil,2208.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C7-2(1592.103mil,2186.498mil) on Top Layer And Track (1557.237mil,2155.073mil)(1627.237mil,2155.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(1592.103mil,2186.498mil) on Top Layer And Track (1565.103mil,2214.908mil)(1565.103mil,2232.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(1592.103mil,2186.498mil) on Top Layer And Track (1619.103mil,2214.908mil)(1619.103mil,2232.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-2(1592.103mil,2186.498mil) on Top Layer And Track (1627.237mil,2155.073mil)(1627.237mil,2208.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C8-2(1409.709mil,1082.073mil) on Top Layer And Track (1385.237mil,1059.073mil)(1385.237mil,1105.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-2(1409.709mil,1082.073mil) on Top Layer And Track (1385.237mil,1059.073mil)(1492.237mil,1059.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-2(1409.709mil,1082.073mil) on Top Layer And Track (1385.237mil,1105.073mil)(1492.237mil,1105.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-2(1409.709mil,1082.073mil) on Top Layer And Track (1435.237mil,1066.073mil)(1443.237mil,1066.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-2(1409.709mil,1082.073mil) on Top Layer And Track (1435.237mil,1098.073mil)(1443.237mil,1098.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C9-1(1408.709mil,902.073mil) on Top Layer And Track (1385.237mil,879.073mil)(1385.237mil,925.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-1(1408.709mil,902.073mil) on Top Layer And Track (1385.237mil,879.073mil)(1492.237mil,879.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-1(1408.709mil,902.073mil) on Top Layer And Track (1385.237mil,925.073mil)(1492.237mil,925.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C9-1(1408.709mil,902.073mil) on Top Layer And Track (1434.237mil,886.073mil)(1442.237mil,886.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C9-1(1408.709mil,902.073mil) on Top Layer And Track (1434.237mil,918.073mil)(1442.237mil,918.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(252.977mil,2642.073mil) on Top Layer And Track (162.426mil,2622.388mil)(189.985mil,2642.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(252.977mil,2642.073mil) on Top Layer And Track (162.426mil,2657.821mil)(189.985mil,2642.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(252.977mil,2642.073mil) on Top Layer And Track (189.985mil,2622.388mil)(189.985mil,2661.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-2(252.977mil,2642.073mil) on Top Layer And Track (189.985mil,2642.073mil)(193.922mil,2642.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(252.977mil,2642.073mil) on Top Layer And Track (314.237mil,2577.073mil)(314.237mil,2632.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(252.977mil,2642.073mil) on Top Layer And Track (314.237mil,2632.073mil)(321.874mil,2632.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(252.977mil,2642.073mil) on Top Layer And Track (314.237mil,2652.073mil)(314.237mil,2707.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(252.977mil,2642.073mil) on Top Layer And Track (314.237mil,2652.073mil)(321.874mil,2652.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad IC1-1(1314mil,1062.299mil) on Top Layer And Track (944.118mil,1017.024mil)(1333.882mil,1017.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad IC1-14(1214mil,849.701mil) on Top Layer And Track (944.118mil,894.976mil)(1333.882mil,894.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad IC1-16(1314mil,849.701mil) on Top Layer And Track (944.118mil,894.976mil)(1333.882mil,894.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad IC1-3(1214mil,1062.299mil) on Top Layer And Track (944.118mil,1017.024mil)(1333.882mil,1017.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad IC1-8(964mil,1062.299mil) on Top Layer And Track (944.118mil,1017.024mil)(1333.882mil,1017.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad IC1-9(964mil,849.701mil) on Top Layer And Track (944.118mil,894.976mil)(1333.882mil,894.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(134.307mil,2313.157mil) on Top Layer And Track (114.622mil,2073mil)(114.622mil,2549.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R11-1(3277.709mil,2241.073mil) on Top Layer And Track (3254.237mil,2218.073mil)(3254.237mil,2264.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R11-1(3277.709mil,2241.073mil) on Top Layer And Track (3254.237mil,2218.073mil)(3361.237mil,2218.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R11-1(3277.709mil,2241.073mil) on Top Layer And Track (3254.237mil,2264.073mil)(3361.237mil,2264.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R11-1(3277.709mil,2241.073mil) on Top Layer And Track (3303.237mil,2225.073mil)(3311.237mil,2225.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R11-1(3277.709mil,2241.073mil) on Top Layer And Track (3303.237mil,2257.073mil)(3311.237mil,2257.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R13-1(3277.709mil,2308.073mil) on Top Layer And Track (3254.237mil,2285.073mil)(3254.237mil,2331.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-1(3277.709mil,2308.073mil) on Top Layer And Track (3254.237mil,2285.073mil)(3361.237mil,2285.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-1(3277.709mil,2308.073mil) on Top Layer And Track (3303.237mil,2292.073mil)(3311.237mil,2292.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-1(3277.709mil,2308.073mil) on Top Layer And Track (3303.237mil,2324.073mil)(3311.237mil,2324.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-2(3336.764mil,2308.073mil) on Top Layer And Track (3254.237mil,2285.073mil)(3361.237mil,2285.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-2(3336.764mil,2308.073mil) on Top Layer And Track (3254.237mil,2331.073mil)(3361.237mil,2331.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-2(3336.764mil,2308.073mil) on Top Layer And Track (3303.237mil,2292.073mil)(3311.237mil,2292.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-2(3336.764mil,2308.073mil) on Top Layer And Track (3303.237mil,2324.073mil)(3311.237mil,2324.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R13-2(3336.764mil,2308.073mil) on Top Layer And Track (3361.237mil,2285.073mil)(3361.237mil,2331.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R15-2(2719.709mil,2329.601mil) on Top Layer And Track (2695.237mil,2306.601mil)(2695.237mil,2352.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-2(2719.709mil,2329.601mil) on Top Layer And Track (2695.237mil,2306.601mil)(2802.237mil,2306.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-2(2719.709mil,2329.601mil) on Top Layer And Track (2695.237mil,2352.601mil)(2802.237mil,2352.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-2(2719.709mil,2329.601mil) on Top Layer And Track (2745.237mil,2313.601mil)(2753.237mil,2313.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-2(2719.709mil,2329.601mil) on Top Layer And Track (2745.237mil,2345.601mil)(2753.237mil,2345.601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R16-2(2718.472mil,2390mil) on Top Layer And Track (2694mil,2367mil)(2694mil,2413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R16-2(2718.472mil,2390mil) on Top Layer And Track (2694mil,2367mil)(2801mil,2367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R16-2(2718.472mil,2390mil) on Top Layer And Track (2694mil,2413mil)(2801mil,2413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R16-2(2718.472mil,2390mil) on Top Layer And Track (2744mil,2374mil)(2752mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R16-2(2718.472mil,2390mil) on Top Layer And Track (2744mil,2406mil)(2752mil,2406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-2(4138.764mil,2565.073mil) on Top Layer And Track (4056.237mil,2542.073mil)(4163.237mil,2542.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-2(4138.764mil,2565.073mil) on Top Layer And Track (4056.237mil,2588.073mil)(4163.237mil,2588.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-2(4138.764mil,2565.073mil) on Top Layer And Track (4105.237mil,2549.073mil)(4113.237mil,2549.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-2(4138.764mil,2565.073mil) on Top Layer And Track (4105.237mil,2581.073mil)(4113.237mil,2581.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R2-2(4138.764mil,2565.073mil) on Top Layer And Track (4163.237mil,2542.073mil)(4163.237mil,2588.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R24-1(1704.237mil,1173.601mil) on Top Layer And Track (1681.237mil,1090.073mil)(1681.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R24-1(1704.237mil,1173.601mil) on Top Layer And Track (1681.237mil,1197.073mil)(1727.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R24-1(1704.237mil,1173.601mil) on Top Layer And Track (1688.237mil,1140.073mil)(1688.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R24-1(1704.237mil,1173.601mil) on Top Layer And Track (1720.237mil,1140.073mil)(1720.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R24-1(1704.237mil,1173.601mil) on Top Layer And Track (1727.237mil,1090.073mil)(1727.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R24-2(1704.237mil,1114.546mil) on Top Layer And Track (1681.237mil,1090.073mil)(1681.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R24-2(1704.237mil,1114.546mil) on Top Layer And Track (1681.237mil,1090.073mil)(1727.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R24-2(1704.237mil,1114.546mil) on Top Layer And Track (1688.237mil,1140.073mil)(1688.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R24-2(1704.237mil,1114.546mil) on Top Layer And Track (1720.237mil,1140.073mil)(1720.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R24-2(1704.237mil,1114.546mil) on Top Layer And Track (1727.237mil,1090.073mil)(1727.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R25-2(2933.237mil,1114.546mil) on Top Layer And Track (2910.237mil,1090.073mil)(2910.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R25-2(2933.237mil,1114.546mil) on Top Layer And Track (2910.237mil,1090.073mil)(2956.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R25-2(2933.237mil,1114.546mil) on Top Layer And Track (2917.237mil,1140.073mil)(2917.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R25-2(2933.237mil,1114.546mil) on Top Layer And Track (2949.237mil,1140.073mil)(2949.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R25-2(2933.237mil,1114.546mil) on Top Layer And Track (2956.237mil,1090.073mil)(2956.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R27-1(2980.709mil,1832.073mil) on Top Layer And Track (2957.237mil,1809.073mil)(2957.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R27-1(2980.709mil,1832.073mil) on Top Layer And Track (2957.237mil,1809.073mil)(3064.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R27-1(2980.709mil,1832.073mil) on Top Layer And Track (2957.237mil,1855.073mil)(3064.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R27-1(2980.709mil,1832.073mil) on Top Layer And Track (3006.237mil,1816.073mil)(3014.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R27-1(2980.709mil,1832.073mil) on Top Layer And Track (3006.237mil,1848.073mil)(3014.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R28-1(3025.237mil,1173.601mil) on Top Layer And Track (3002.237mil,1090.073mil)(3002.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R28-1(3025.237mil,1173.601mil) on Top Layer And Track (3009.237mil,1140.073mil)(3009.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R28-1(3025.237mil,1173.601mil) on Top Layer And Track (3048.237mil,1090.073mil)(3048.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R29-1(1781.709mil,1832.073mil) on Top Layer And Track (1758.237mil,1809.073mil)(1758.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R29-1(1781.709mil,1832.073mil) on Top Layer And Track (1758.237mil,1809.073mil)(1865.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R29-1(1781.709mil,1832.073mil) on Top Layer And Track (1758.237mil,1855.073mil)(1865.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R29-1(1781.709mil,1832.073mil) on Top Layer And Track (1807.237mil,1816.073mil)(1815.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R29-1(1781.709mil,1832.073mil) on Top Layer And Track (1807.237mil,1848.073mil)(1815.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R29-2(1840.764mil,1832.073mil) on Top Layer And Track (1758.237mil,1809.073mil)(1865.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R29-2(1840.764mil,1832.073mil) on Top Layer And Track (1758.237mil,1855.073mil)(1865.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R29-2(1840.764mil,1832.073mil) on Top Layer And Track (1807.237mil,1816.073mil)(1815.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R29-2(1840.764mil,1832.073mil) on Top Layer And Track (1807.237mil,1848.073mil)(1815.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R29-2(1840.764mil,1832.073mil) on Top Layer And Track (1865.237mil,1809.073mil)(1865.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R30-1(1821.237mil,1173.601mil) on Top Layer And Track (1798.237mil,1090.073mil)(1798.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R30-2(1821.237mil,1114.546mil) on Top Layer And Track (1798.237mil,1090.073mil)(1798.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R30-2(1821.237mil,1114.546mil) on Top Layer And Track (1798.237mil,1090.073mil)(1844.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R30-2(1821.237mil,1114.546mil) on Top Layer And Track (1805.237mil,1140.073mil)(1805.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R30-2(1821.237mil,1114.546mil) on Top Layer And Track (1837.237mil,1140.073mil)(1837.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R30-2(1821.237mil,1114.546mil) on Top Layer And Track (1844.237mil,1090.073mil)(1844.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R31-1(4204.709mil,1835.073mil) on Top Layer And Track (4181.237mil,1812.073mil)(4181.237mil,1858.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R31-1(4204.709mil,1835.073mil) on Top Layer And Track (4181.237mil,1812.073mil)(4288.237mil,1812.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R31-1(4204.709mil,1835.073mil) on Top Layer And Track (4181.237mil,1858.073mil)(4288.237mil,1858.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R31-1(4204.709mil,1835.073mil) on Top Layer And Track (4230.237mil,1819.073mil)(4238.237mil,1819.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R31-1(4204.709mil,1835.073mil) on Top Layer And Track (4230.237mil,1851.073mil)(4238.237mil,1851.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R33-1(3163.237mil,1173.601mil) on Top Layer And Track (3140.237mil,1090.073mil)(3140.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R33-1(3163.237mil,1173.601mil) on Top Layer And Track (3140.237mil,1197.073mil)(3186.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R33-1(3163.237mil,1173.601mil) on Top Layer And Track (3147.237mil,1140.073mil)(3147.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R33-1(3163.237mil,1173.601mil) on Top Layer And Track (3179.237mil,1140.073mil)(3179.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R33-1(3163.237mil,1173.601mil) on Top Layer And Track (3186.237mil,1090.073mil)(3186.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R34-1(3198.709mil,1832.073mil) on Top Layer And Track (3175.237mil,1809.073mil)(3175.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R34-1(3198.709mil,1832.073mil) on Top Layer And Track (3175.237mil,1809.073mil)(3282.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R34-1(3198.709mil,1832.073mil) on Top Layer And Track (3175.237mil,1855.073mil)(3282.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R34-1(3198.709mil,1832.073mil) on Top Layer And Track (3224.237mil,1816.073mil)(3232.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R34-1(3198.709mil,1832.073mil) on Top Layer And Track (3224.237mil,1848.073mil)(3232.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R34-2(3257.764mil,1832.073mil) on Top Layer And Track (3175.237mil,1809.073mil)(3282.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R34-2(3257.764mil,1832.073mil) on Top Layer And Track (3175.237mil,1855.073mil)(3282.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R34-2(3257.764mil,1832.073mil) on Top Layer And Track (3224.237mil,1816.073mil)(3232.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R34-2(3257.764mil,1832.073mil) on Top Layer And Track (3224.237mil,1848.073mil)(3232.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R34-2(3257.764mil,1832.073mil) on Top Layer And Track (3282.237mil,1809.073mil)(3282.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R35-1(3293.237mil,1173.601mil) on Top Layer And Track (3270.237mil,1090.073mil)(3270.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R35-1(3293.237mil,1173.601mil) on Top Layer And Track (3270.237mil,1197.073mil)(3316.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R35-1(3293.237mil,1173.601mil) on Top Layer And Track (3277.237mil,1140.073mil)(3277.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R35-1(3293.237mil,1173.601mil) on Top Layer And Track (3309.237mil,1140.073mil)(3309.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R35-1(3293.237mil,1173.601mil) on Top Layer And Track (3316.237mil,1090.073mil)(3316.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R35-2(3293.237mil,1114.546mil) on Top Layer And Track (3270.237mil,1090.073mil)(3270.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R35-2(3293.237mil,1114.546mil) on Top Layer And Track (3270.237mil,1090.073mil)(3316.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R35-2(3293.237mil,1114.546mil) on Top Layer And Track (3277.237mil,1140.073mil)(3277.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R35-2(3293.237mil,1114.546mil) on Top Layer And Track (3309.237mil,1140.073mil)(3309.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R35-2(3293.237mil,1114.546mil) on Top Layer And Track (3316.237mil,1090.073mil)(3316.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R36-2(1951.237mil,1114.546mil) on Top Layer And Track (1928.237mil,1090.073mil)(1928.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R36-2(1951.237mil,1114.546mil) on Top Layer And Track (1928.237mil,1090.073mil)(1974.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R36-2(1951.237mil,1114.546mil) on Top Layer And Track (1935.237mil,1140.073mil)(1935.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R36-2(1951.237mil,1114.546mil) on Top Layer And Track (1967.237mil,1140.073mil)(1967.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R36-2(1951.237mil,1114.546mil) on Top Layer And Track (1974.237mil,1090.073mil)(1974.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R37-2(2069.764mil,1832.073mil) on Top Layer And Track (1987.237mil,1809.073mil)(2094.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R37-2(2069.764mil,1832.073mil) on Top Layer And Track (1987.237mil,1855.073mil)(2094.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R37-2(2069.764mil,1832.073mil) on Top Layer And Track (2036.237mil,1816.073mil)(2044.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R37-2(2069.764mil,1832.073mil) on Top Layer And Track (2036.237mil,1848.073mil)(2044.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R37-2(2069.764mil,1832.073mil) on Top Layer And Track (2094.237mil,1809.073mil)(2094.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R38-1(2052.237mil,1173.601mil) on Top Layer And Track (2029.237mil,1090.073mil)(2029.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R38-1(2052.237mil,1173.601mil) on Top Layer And Track (2029.237mil,1197.073mil)(2075.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R38-1(2052.237mil,1173.601mil) on Top Layer And Track (2036.237mil,1140.073mil)(2036.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R38-1(2052.237mil,1173.601mil) on Top Layer And Track (2068.237mil,1140.073mil)(2068.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R38-1(2052.237mil,1173.601mil) on Top Layer And Track (2075.237mil,1090.073mil)(2075.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R38-2(2052.237mil,1114.546mil) on Top Layer And Track (2029.237mil,1090.073mil)(2029.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R38-2(2052.237mil,1114.546mil) on Top Layer And Track (2029.237mil,1090.073mil)(2075.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R38-2(2052.237mil,1114.546mil) on Top Layer And Track (2036.237mil,1140.073mil)(2036.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R38-2(2052.237mil,1114.546mil) on Top Layer And Track (2068.237mil,1140.073mil)(2068.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R38-2(2052.237mil,1114.546mil) on Top Layer And Track (2075.237mil,1090.073mil)(2075.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R39-1(3415.237mil,1173.601mil) on Top Layer And Track (3392.237mil,1090.073mil)(3392.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R39-1(3415.237mil,1173.601mil) on Top Layer And Track (3392.237mil,1197.073mil)(3438.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R39-1(3415.237mil,1173.601mil) on Top Layer And Track (3399.237mil,1140.073mil)(3399.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R39-1(3415.237mil,1173.601mil) on Top Layer And Track (3431.237mil,1140.073mil)(3431.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R39-1(3415.237mil,1173.601mil) on Top Layer And Track (3438.237mil,1090.073mil)(3438.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R39-2(3415.237mil,1114.546mil) on Top Layer And Track (3392.237mil,1090.073mil)(3392.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R39-2(3415.237mil,1114.546mil) on Top Layer And Track (3392.237mil,1090.073mil)(3438.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R39-2(3415.237mil,1114.546mil) on Top Layer And Track (3399.237mil,1140.073mil)(3399.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R39-2(3415.237mil,1114.546mil) on Top Layer And Track (3431.237mil,1140.073mil)(3431.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R39-2(3415.237mil,1114.546mil) on Top Layer And Track (3438.237mil,1090.073mil)(3438.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R40-2(3496.764mil,1832.073mil) on Top Layer And Track (3414.237mil,1809.073mil)(3521.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R40-2(3496.764mil,1832.073mil) on Top Layer And Track (3414.237mil,1855.073mil)(3521.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R40-2(3496.764mil,1832.073mil) on Top Layer And Track (3463.237mil,1816.073mil)(3471.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R40-2(3496.764mil,1832.073mil) on Top Layer And Track (3463.237mil,1848.073mil)(3471.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R40-2(3496.764mil,1832.073mil) on Top Layer And Track (3521.237mil,1809.073mil)(3521.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.377mil < 10mil) Between Pad R4-1(4080.709mil,2664.073mil) on Top Layer And Text "R2" (4089.008mil,2601.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R4-1(4080.709mil,2664.073mil) on Top Layer And Track (4057.237mil,2641.073mil)(4057.237mil,2687.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-1(4080.709mil,2664.073mil) on Top Layer And Track (4057.237mil,2641.073mil)(4164.237mil,2641.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-1(4080.709mil,2664.073mil) on Top Layer And Track (4057.237mil,2687.073mil)(4164.237mil,2687.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-1(4080.709mil,2664.073mil) on Top Layer And Track (4106.237mil,2648.073mil)(4114.237mil,2648.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-1(4080.709mil,2664.073mil) on Top Layer And Track (4106.237mil,2680.073mil)(4114.237mil,2680.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R42-1(2183.237mil,1173.601mil) on Top Layer And Track (2160.237mil,1090.073mil)(2160.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R42-1(2183.237mil,1173.601mil) on Top Layer And Track (2160.237mil,1197.073mil)(2206.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R42-1(2183.237mil,1173.601mil) on Top Layer And Track (2167.237mil,1140.073mil)(2167.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R42-1(2183.237mil,1173.601mil) on Top Layer And Track (2199.237mil,1140.073mil)(2199.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R42-1(2183.237mil,1173.601mil) on Top Layer And Track (2206.237mil,1090.073mil)(2206.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R43-1(2254.709mil,1832.073mil) on Top Layer And Track (2231.237mil,1809.073mil)(2231.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R43-1(2254.709mil,1832.073mil) on Top Layer And Track (2231.237mil,1809.073mil)(2338.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R43-1(2254.709mil,1832.073mil) on Top Layer And Track (2231.237mil,1855.073mil)(2338.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R43-1(2254.709mil,1832.073mil) on Top Layer And Track (2280.237mil,1816.073mil)(2288.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R43-1(2254.709mil,1832.073mil) on Top Layer And Track (2280.237mil,1848.073mil)(2288.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R43-2(2313.764mil,1832.073mil) on Top Layer And Track (2231.237mil,1809.073mil)(2338.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R43-2(2313.764mil,1832.073mil) on Top Layer And Track (2231.237mil,1855.073mil)(2338.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R43-2(2313.764mil,1832.073mil) on Top Layer And Track (2280.237mil,1816.073mil)(2288.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R43-2(2313.764mil,1832.073mil) on Top Layer And Track (2280.237mil,1848.073mil)(2288.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R43-2(2313.764mil,1832.073mil) on Top Layer And Track (2338.237mil,1809.073mil)(2338.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R44-1(2281.237mil,1173.601mil) on Top Layer And Track (2258.237mil,1090.073mil)(2258.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R44-1(2281.237mil,1173.601mil) on Top Layer And Track (2258.237mil,1197.073mil)(2304.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R44-1(2281.237mil,1173.601mil) on Top Layer And Track (2265.237mil,1140.073mil)(2265.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R44-1(2281.237mil,1173.601mil) on Top Layer And Track (2297.237mil,1140.073mil)(2297.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R44-1(2281.237mil,1173.601mil) on Top Layer And Track (2304.237mil,1090.073mil)(2304.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R44-2(2281.237mil,1114.546mil) on Top Layer And Track (2258.237mil,1090.073mil)(2258.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R44-2(2281.237mil,1114.546mil) on Top Layer And Track (2258.237mil,1090.073mil)(2304.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R44-2(2281.237mil,1114.546mil) on Top Layer And Track (2265.237mil,1140.073mil)(2265.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R44-2(2281.237mil,1114.546mil) on Top Layer And Track (2297.237mil,1140.073mil)(2297.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R44-2(2281.237mil,1114.546mil) on Top Layer And Track (2304.237mil,1090.073mil)(2304.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R45-2(3665.237mil,1114.546mil) on Top Layer And Track (3642.237mil,1090.073mil)(3642.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R45-2(3665.237mil,1114.546mil) on Top Layer And Track (3642.237mil,1090.073mil)(3688.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R45-2(3665.237mil,1114.546mil) on Top Layer And Track (3649.237mil,1140.073mil)(3649.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R45-2(3665.237mil,1114.546mil) on Top Layer And Track (3681.237mil,1140.073mil)(3681.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R45-2(3665.237mil,1114.546mil) on Top Layer And Track (3688.237mil,1090.073mil)(3688.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R46-2(3786.764mil,1832.073mil) on Top Layer And Track (3704.237mil,1809.073mil)(3811.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R46-2(3786.764mil,1832.073mil) on Top Layer And Track (3704.237mil,1855.073mil)(3811.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R46-2(3786.764mil,1832.073mil) on Top Layer And Track (3753.237mil,1816.073mil)(3761.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R46-2(3786.764mil,1832.073mil) on Top Layer And Track (3753.237mil,1848.073mil)(3761.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R46-2(3786.764mil,1832.073mil) on Top Layer And Track (3811.237mil,1809.073mil)(3811.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R47-1(3787.237mil,1173.601mil) on Top Layer And Track (3764.237mil,1090.073mil)(3764.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R47-1(3787.237mil,1173.601mil) on Top Layer And Track (3764.237mil,1197.073mil)(3810.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R47-1(3787.237mil,1173.601mil) on Top Layer And Track (3771.237mil,1140.073mil)(3771.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R47-1(3787.237mil,1173.601mil) on Top Layer And Track (3803.237mil,1140.073mil)(3803.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R47-1(3787.237mil,1173.601mil) on Top Layer And Track (3810.237mil,1090.073mil)(3810.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R47-2(3787.237mil,1114.546mil) on Top Layer And Track (3764.237mil,1090.073mil)(3764.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R47-2(3787.237mil,1114.546mil) on Top Layer And Track (3764.237mil,1090.073mil)(3810.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R47-2(3787.237mil,1114.546mil) on Top Layer And Track (3771.237mil,1140.073mil)(3771.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R47-2(3787.237mil,1114.546mil) on Top Layer And Track (3803.237mil,1140.073mil)(3803.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R47-2(3787.237mil,1114.546mil) on Top Layer And Track (3810.237mil,1090.073mil)(3810.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R48-1(2419.237mil,1173.601mil) on Top Layer And Track (2396.237mil,1090.073mil)(2396.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R48-1(2419.237mil,1173.601mil) on Top Layer And Track (2396.237mil,1197.073mil)(2442.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R48-1(2419.237mil,1173.601mil) on Top Layer And Track (2403.237mil,1140.073mil)(2403.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R48-1(2419.237mil,1173.601mil) on Top Layer And Track (2435.237mil,1140.073mil)(2435.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R48-1(2419.237mil,1173.601mil) on Top Layer And Track (2442.237mil,1090.073mil)(2442.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R48-2(2419.237mil,1114.546mil) on Top Layer And Track (2396.237mil,1090.073mil)(2396.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R48-2(2419.237mil,1114.546mil) on Top Layer And Track (2396.237mil,1090.073mil)(2442.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R48-2(2419.237mil,1114.546mil) on Top Layer And Track (2403.237mil,1140.073mil)(2403.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R48-2(2419.237mil,1114.546mil) on Top Layer And Track (2435.237mil,1140.073mil)(2435.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R48-2(2419.237mil,1114.546mil) on Top Layer And Track (2442.237mil,1090.073mil)(2442.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R49-1(2482.709mil,1832.073mil) on Top Layer And Track (2459.237mil,1809.073mil)(2459.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R49-1(2482.709mil,1832.073mil) on Top Layer And Track (2459.237mil,1809.073mil)(2566.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R49-1(2482.709mil,1832.073mil) on Top Layer And Track (2459.237mil,1855.073mil)(2566.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R49-1(2482.709mil,1832.073mil) on Top Layer And Track (2508.237mil,1816.073mil)(2516.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R49-1(2482.709mil,1832.073mil) on Top Layer And Track (2508.237mil,1848.073mil)(2516.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R50-1(2519.237mil,1173.601mil) on Top Layer And Track (2496.237mil,1090.073mil)(2496.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R50-1(2519.237mil,1173.601mil) on Top Layer And Track (2496.237mil,1197.073mil)(2542.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R50-1(2519.237mil,1173.601mil) on Top Layer And Track (2503.237mil,1140.073mil)(2503.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R50-1(2519.237mil,1173.601mil) on Top Layer And Track (2535.237mil,1140.073mil)(2535.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R50-1(2519.237mil,1173.601mil) on Top Layer And Track (2542.237mil,1090.073mil)(2542.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-2(4138.764mil,2307.073mil) on Top Layer And Track (4056.237mil,2284.073mil)(4163.237mil,2284.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-2(4138.764mil,2307.073mil) on Top Layer And Track (4056.237mil,2330.073mil)(4163.237mil,2330.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-2(4138.764mil,2307.073mil) on Top Layer And Track (4105.237mil,2291.073mil)(4113.237mil,2291.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-2(4138.764mil,2307.073mil) on Top Layer And Track (4105.237mil,2323.073mil)(4113.237mil,2323.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R5-2(4138.764mil,2307.073mil) on Top Layer And Track (4163.237mil,2284.073mil)(4163.237mil,2330.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R52-1(3973.709mil,1835.073mil) on Top Layer And Track (3950.237mil,1812.073mil)(3950.237mil,1858.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R52-1(3973.709mil,1835.073mil) on Top Layer And Track (3950.237mil,1812.073mil)(4057.237mil,1812.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R52-1(3973.709mil,1835.073mil) on Top Layer And Track (3950.237mil,1858.073mil)(4057.237mil,1858.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R52-1(3973.709mil,1835.073mil) on Top Layer And Track (3999.237mil,1819.073mil)(4007.237mil,1819.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R52-1(3973.709mil,1835.073mil) on Top Layer And Track (3999.237mil,1851.073mil)(4007.237mil,1851.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R52-2(4032.764mil,1835.073mil) on Top Layer And Track (3950.237mil,1812.073mil)(4057.237mil,1812.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R52-2(4032.764mil,1835.073mil) on Top Layer And Track (3950.237mil,1858.073mil)(4057.237mil,1858.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R52-2(4032.764mil,1835.073mil) on Top Layer And Track (3999.237mil,1819.073mil)(4007.237mil,1819.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R52-2(4032.764mil,1835.073mil) on Top Layer And Track (3999.237mil,1851.073mil)(4007.237mil,1851.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R52-2(4032.764mil,1835.073mil) on Top Layer And Track (4057.237mil,1812.073mil)(4057.237mil,1858.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R54-1(2658.237mil,1173.601mil) on Top Layer And Track (2635.237mil,1090.073mil)(2635.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R54-1(2658.237mil,1173.601mil) on Top Layer And Track (2635.237mil,1197.073mil)(2681.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R54-1(2658.237mil,1173.601mil) on Top Layer And Track (2642.237mil,1140.073mil)(2642.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R54-1(2658.237mil,1173.601mil) on Top Layer And Track (2674.237mil,1140.073mil)(2674.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R54-1(2658.237mil,1173.601mil) on Top Layer And Track (2681.237mil,1090.073mil)(2681.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R54-2(2658.237mil,1114.546mil) on Top Layer And Track (2635.237mil,1090.073mil)(2635.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R54-2(2658.237mil,1114.546mil) on Top Layer And Track (2635.237mil,1090.073mil)(2681.237mil,1090.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R54-2(2658.237mil,1114.546mil) on Top Layer And Track (2642.237mil,1140.073mil)(2642.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R54-2(2658.237mil,1114.546mil) on Top Layer And Track (2674.237mil,1140.073mil)(2674.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R54-2(2658.237mil,1114.546mil) on Top Layer And Track (2681.237mil,1090.073mil)(2681.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R55-1(2736.709mil,1832.073mil) on Top Layer And Track (2713.237mil,1809.073mil)(2713.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R55-1(2736.709mil,1832.073mil) on Top Layer And Track (2713.237mil,1809.073mil)(2820.237mil,1809.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R55-1(2736.709mil,1832.073mil) on Top Layer And Track (2713.237mil,1855.073mil)(2820.237mil,1855.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R55-1(2736.709mil,1832.073mil) on Top Layer And Track (2762.237mil,1816.073mil)(2770.237mil,1816.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R55-1(2736.709mil,1832.073mil) on Top Layer And Track (2762.237mil,1848.073mil)(2770.237mil,1848.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R56-1(2753.237mil,1173.601mil) on Top Layer And Track (2730.237mil,1090.073mil)(2730.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R56-1(2753.237mil,1173.601mil) on Top Layer And Track (2730.237mil,1197.073mil)(2776.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R56-1(2753.237mil,1173.601mil) on Top Layer And Track (2737.237mil,1140.073mil)(2737.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R56-1(2753.237mil,1173.601mil) on Top Layer And Track (2769.237mil,1140.073mil)(2769.237mil,1148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R56-1(2753.237mil,1173.601mil) on Top Layer And Track (2776.237mil,1090.073mil)(2776.237mil,1197.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R57-1(2086.764mil,2907.073mil) on Top Layer And Track (2003.237mil,2884.073mil)(2110.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R57-1(2086.764mil,2907.073mil) on Top Layer And Track (2003.237mil,2930.073mil)(2110.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R57-1(2086.764mil,2907.073mil) on Top Layer And Track (2053.237mil,2891.073mil)(2061.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R57-1(2086.764mil,2907.073mil) on Top Layer And Track (2053.237mil,2923.073mil)(2061.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R57-1(2086.764mil,2907.073mil) on Top Layer And Track (2110.237mil,2884.073mil)(2110.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R57-2(2027.709mil,2907.073mil) on Top Layer And Track (2003.237mil,2884.073mil)(2003.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R57-2(2027.709mil,2907.073mil) on Top Layer And Track (2003.237mil,2884.073mil)(2110.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R57-2(2027.709mil,2907.073mil) on Top Layer And Track (2003.237mil,2930.073mil)(2110.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R57-2(2027.709mil,2907.073mil) on Top Layer And Track (2053.237mil,2891.073mil)(2061.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R57-2(2027.709mil,2907.073mil) on Top Layer And Track (2053.237mil,2923.073mil)(2061.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R58-1(3111.764mil,2907.073mil) on Top Layer And Track (3028.237mil,2884.073mil)(3135.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R58-1(3111.764mil,2907.073mil) on Top Layer And Track (3028.237mil,2930.073mil)(3135.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R58-1(3111.764mil,2907.073mil) on Top Layer And Track (3078.237mil,2891.073mil)(3086.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R58-1(3111.764mil,2907.073mil) on Top Layer And Track (3078.237mil,2923.073mil)(3086.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R58-1(3111.764mil,2907.073mil) on Top Layer And Track (3135.237mil,2884.073mil)(3135.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R58-2(3052.709mil,2907.073mil) on Top Layer And Track (3028.237mil,2884.073mil)(3028.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R58-2(3052.709mil,2907.073mil) on Top Layer And Track (3028.237mil,2884.073mil)(3135.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R58-2(3052.709mil,2907.073mil) on Top Layer And Track (3028.237mil,2930.073mil)(3135.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R58-2(3052.709mil,2907.073mil) on Top Layer And Track (3078.237mil,2891.073mil)(3086.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R58-2(3052.709mil,2907.073mil) on Top Layer And Track (3078.237mil,2923.073mil)(3086.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R59-2(4052.709mil,2907.073mil) on Top Layer And Track (4028.237mil,2884.073mil)(4028.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R59-2(4052.709mil,2907.073mil) on Top Layer And Track (4028.237mil,2884.073mil)(4135.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R59-2(4052.709mil,2907.073mil) on Top Layer And Track (4028.237mil,2930.073mil)(4135.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R59-2(4052.709mil,2907.073mil) on Top Layer And Track (4078.237mil,2891.073mil)(4086.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R59-2(4052.709mil,2907.073mil) on Top Layer And Track (4078.237mil,2923.073mil)(4086.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R60-2(2068.764mil,3577.073mil) on Top Layer And Track (1986.237mil,3554.073mil)(2093.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R60-2(2068.764mil,3577.073mil) on Top Layer And Track (1986.237mil,3600.073mil)(2093.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R60-2(2068.764mil,3577.073mil) on Top Layer And Track (2035.237mil,3561.073mil)(2043.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R60-2(2068.764mil,3577.073mil) on Top Layer And Track (2035.237mil,3593.073mil)(2043.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R60-2(2068.764mil,3577.073mil) on Top Layer And Track (2093.237mil,3554.073mil)(2093.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R61-1(3024.709mil,3577.073mil) on Top Layer And Track (3001.237mil,3554.073mil)(3001.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R61-1(3024.709mil,3577.073mil) on Top Layer And Track (3001.237mil,3554.073mil)(3108.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R61-1(3024.709mil,3577.073mil) on Top Layer And Track (3001.237mil,3600.073mil)(3108.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R61-1(3024.709mil,3577.073mil) on Top Layer And Track (3050.237mil,3561.073mil)(3058.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R61-1(3024.709mil,3577.073mil) on Top Layer And Track (3050.237mil,3593.073mil)(3058.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R61-2(3083.764mil,3577.073mil) on Top Layer And Track (3001.237mil,3554.073mil)(3108.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R61-2(3083.764mil,3577.073mil) on Top Layer And Track (3001.237mil,3600.073mil)(3108.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R61-2(3083.764mil,3577.073mil) on Top Layer And Track (3050.237mil,3561.073mil)(3058.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R61-2(3083.764mil,3577.073mil) on Top Layer And Track (3050.237mil,3593.073mil)(3058.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R61-2(3083.764mil,3577.073mil) on Top Layer And Track (3108.237mil,3554.073mil)(3108.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-2(3546.237mil,2422.601mil) on Top Layer And Track (3523.237mil,2340.073mil)(3523.237mil,2447.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R6-2(3546.237mil,2422.601mil) on Top Layer And Track (3523.237mil,2447.073mil)(3569.237mil,2447.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-2(3546.237mil,2422.601mil) on Top Layer And Track (3530.237mil,2389.073mil)(3530.237mil,2397.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-2(3546.237mil,2422.601mil) on Top Layer And Track (3562.237mil,2389.073mil)(3562.237mil,2397.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-2(3546.237mil,2422.601mil) on Top Layer And Track (3569.237mil,2340.073mil)(3569.237mil,2447.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R64-1(2286.764mil,2907.073mil) on Top Layer And Track (2203.237mil,2884.073mil)(2310.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R64-1(2286.764mil,2907.073mil) on Top Layer And Track (2203.237mil,2930.073mil)(2310.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R64-1(2286.764mil,2907.073mil) on Top Layer And Track (2253.237mil,2891.073mil)(2261.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R64-1(2286.764mil,2907.073mil) on Top Layer And Track (2253.237mil,2923.073mil)(2261.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R64-1(2286.764mil,2907.073mil) on Top Layer And Track (2310.237mil,2884.073mil)(2310.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R64-2(2227.709mil,2907.073mil) on Top Layer And Track (2203.237mil,2884.073mil)(2203.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R64-2(2227.709mil,2907.073mil) on Top Layer And Track (2203.237mil,2884.073mil)(2310.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R64-2(2227.709mil,2907.073mil) on Top Layer And Track (2203.237mil,2930.073mil)(2310.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R64-2(2227.709mil,2907.073mil) on Top Layer And Track (2253.237mil,2891.073mil)(2261.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R64-2(2227.709mil,2907.073mil) on Top Layer And Track (2253.237mil,2923.073mil)(2261.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R65-2(3257.709mil,2907.073mil) on Top Layer And Track (3233.237mil,2884.073mil)(3233.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R65-2(3257.709mil,2907.073mil) on Top Layer And Track (3233.237mil,2884.073mil)(3340.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R65-2(3257.709mil,2907.073mil) on Top Layer And Track (3233.237mil,2930.073mil)(3340.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R65-2(3257.709mil,2907.073mil) on Top Layer And Track (3283.237mil,2891.073mil)(3291.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R65-2(3257.709mil,2907.073mil) on Top Layer And Track (3283.237mil,2923.073mil)(3291.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R67-2(2219.709mil,3577.073mil) on Top Layer And Track (2195.237mil,3554.073mil)(2195.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R67-2(2219.709mil,3577.073mil) on Top Layer And Track (2195.237mil,3554.073mil)(2302.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R67-2(2219.709mil,3577.073mil) on Top Layer And Track (2195.237mil,3600.073mil)(2302.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R67-2(2219.709mil,3577.073mil) on Top Layer And Track (2245.237mil,3561.073mil)(2253.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R67-2(2219.709mil,3577.073mil) on Top Layer And Track (2245.237mil,3593.073mil)(2253.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R68-1(3229.709mil,3577.073mil) on Top Layer And Track (3206.237mil,3554.073mil)(3206.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R68-1(3229.709mil,3577.073mil) on Top Layer And Track (3206.237mil,3554.073mil)(3313.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R68-1(3229.709mil,3577.073mil) on Top Layer And Track (3206.237mil,3600.073mil)(3313.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R68-1(3229.709mil,3577.073mil) on Top Layer And Track (3255.237mil,3561.073mil)(3263.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R68-1(3229.709mil,3577.073mil) on Top Layer And Track (3255.237mil,3593.073mil)(3263.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R68-2(3288.764mil,3577.073mil) on Top Layer And Track (3206.237mil,3554.073mil)(3313.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R68-2(3288.764mil,3577.073mil) on Top Layer And Track (3206.237mil,3600.073mil)(3313.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R68-2(3288.764mil,3577.073mil) on Top Layer And Track (3255.237mil,3561.073mil)(3263.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R68-2(3288.764mil,3577.073mil) on Top Layer And Track (3255.237mil,3593.073mil)(3263.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R68-2(3288.764mil,3577.073mil) on Top Layer And Track (3313.237mil,3554.073mil)(3313.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R69-1(2486.764mil,2907.073mil) on Top Layer And Track (2403.237mil,2884.073mil)(2510.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R69-1(2486.764mil,2907.073mil) on Top Layer And Track (2403.237mil,2930.073mil)(2510.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R69-1(2486.764mil,2907.073mil) on Top Layer And Track (2453.237mil,2891.073mil)(2461.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R69-1(2486.764mil,2907.073mil) on Top Layer And Track (2453.237mil,2923.073mil)(2461.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R69-1(2486.764mil,2907.073mil) on Top Layer And Track (2510.237mil,2884.073mil)(2510.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R69-2(2427.709mil,2907.073mil) on Top Layer And Track (2403.237mil,2884.073mil)(2403.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R69-2(2427.709mil,2907.073mil) on Top Layer And Track (2403.237mil,2884.073mil)(2510.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R69-2(2427.709mil,2907.073mil) on Top Layer And Track (2403.237mil,2930.073mil)(2510.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R69-2(2427.709mil,2907.073mil) on Top Layer And Track (2453.237mil,2891.073mil)(2461.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R69-2(2427.709mil,2907.073mil) on Top Layer And Track (2453.237mil,2923.073mil)(2461.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R70-2(3467.709mil,2907.073mil) on Top Layer And Track (3443.237mil,2884.073mil)(3443.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R70-2(3467.709mil,2907.073mil) on Top Layer And Track (3443.237mil,2884.073mil)(3550.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R70-2(3467.709mil,2907.073mil) on Top Layer And Track (3443.237mil,2930.073mil)(3550.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R70-2(3467.709mil,2907.073mil) on Top Layer And Track (3493.237mil,2891.073mil)(3501.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R70-2(3467.709mil,2907.073mil) on Top Layer And Track (3493.237mil,2923.073mil)(3501.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R71-2(2429.709mil,3577.073mil) on Top Layer And Track (2405.237mil,3554.073mil)(2405.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R71-2(2429.709mil,3577.073mil) on Top Layer And Track (2405.237mil,3554.073mil)(2512.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R71-2(2429.709mil,3577.073mil) on Top Layer And Track (2405.237mil,3600.073mil)(2512.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R71-2(2429.709mil,3577.073mil) on Top Layer And Track (2455.237mil,3561.073mil)(2463.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R71-2(2429.709mil,3577.073mil) on Top Layer And Track (2455.237mil,3593.073mil)(2463.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R73-1(3711.764mil,2907.073mil) on Top Layer And Track (3628.237mil,2884.073mil)(3735.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R73-1(3711.764mil,2907.073mil) on Top Layer And Track (3628.237mil,2930.073mil)(3735.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R73-1(3711.764mil,2907.073mil) on Top Layer And Track (3678.237mil,2891.073mil)(3686.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R73-1(3711.764mil,2907.073mil) on Top Layer And Track (3678.237mil,2923.073mil)(3686.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R73-1(3711.764mil,2907.073mil) on Top Layer And Track (3735.237mil,2884.073mil)(3735.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R73-2(3652.709mil,2907.073mil) on Top Layer And Track (3628.237mil,2884.073mil)(3628.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R73-2(3652.709mil,2907.073mil) on Top Layer And Track (3628.237mil,2884.073mil)(3735.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R73-2(3652.709mil,2907.073mil) on Top Layer And Track (3628.237mil,2930.073mil)(3735.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R73-2(3652.709mil,2907.073mil) on Top Layer And Track (3678.237mil,2891.073mil)(3686.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R73-2(3652.709mil,2907.073mil) on Top Layer And Track (3678.237mil,2923.073mil)(3686.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R74-1(2691.764mil,2907.073mil) on Top Layer And Track (2608.237mil,2884.073mil)(2715.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R74-1(2691.764mil,2907.073mil) on Top Layer And Track (2608.237mil,2930.073mil)(2715.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R74-1(2691.764mil,2907.073mil) on Top Layer And Track (2658.237mil,2891.073mil)(2666.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R74-1(2691.764mil,2907.073mil) on Top Layer And Track (2658.237mil,2923.073mil)(2666.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R74-1(2691.764mil,2907.073mil) on Top Layer And Track (2715.237mil,2884.073mil)(2715.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R74-2(2632.709mil,2907.073mil) on Top Layer And Track (2608.237mil,2884.073mil)(2608.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R74-2(2632.709mil,2907.073mil) on Top Layer And Track (2608.237mil,2884.073mil)(2715.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R74-2(2632.709mil,2907.073mil) on Top Layer And Track (2608.237mil,2930.073mil)(2715.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R74-2(2632.709mil,2907.073mil) on Top Layer And Track (2658.237mil,2891.073mil)(2666.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R74-2(2632.709mil,2907.073mil) on Top Layer And Track (2658.237mil,2923.073mil)(2666.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R76-2(2673.764mil,3577.073mil) on Top Layer And Track (2591.237mil,3554.073mil)(2698.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R76-2(2673.764mil,3577.073mil) on Top Layer And Track (2591.237mil,3600.073mil)(2698.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R76-2(2673.764mil,3577.073mil) on Top Layer And Track (2640.237mil,3561.073mil)(2648.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R76-2(2673.764mil,3577.073mil) on Top Layer And Track (2640.237mil,3593.073mil)(2648.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R76-2(2673.764mil,3577.073mil) on Top Layer And Track (2698.237mil,3554.073mil)(2698.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R77-2(2842.709mil,2907.073mil) on Top Layer And Track (2818.237mil,2884.073mil)(2818.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R77-2(2842.709mil,2907.073mil) on Top Layer And Track (2818.237mil,2884.073mil)(2925.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R77-2(2842.709mil,2907.073mil) on Top Layer And Track (2818.237mil,2930.073mil)(2925.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R77-2(2842.709mil,2907.073mil) on Top Layer And Track (2868.237mil,2891.073mil)(2876.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R77-2(2842.709mil,2907.073mil) on Top Layer And Track (2868.237mil,2923.073mil)(2876.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R78-1(3916.764mil,2907.073mil) on Top Layer And Track (3833.237mil,2884.073mil)(3940.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R78-1(3916.764mil,2907.073mil) on Top Layer And Track (3833.237mil,2930.073mil)(3940.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R78-1(3916.764mil,2907.073mil) on Top Layer And Track (3883.237mil,2891.073mil)(3891.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R78-1(3916.764mil,2907.073mil) on Top Layer And Track (3883.237mil,2923.073mil)(3891.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R78-1(3916.764mil,2907.073mil) on Top Layer And Track (3940.237mil,2884.073mil)(3940.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R78-2(3857.709mil,2907.073mil) on Top Layer And Track (3833.237mil,2884.073mil)(3833.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R78-2(3857.709mil,2907.073mil) on Top Layer And Track (3833.237mil,2884.073mil)(3940.237mil,2884.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R78-2(3857.709mil,2907.073mil) on Top Layer And Track (3833.237mil,2930.073mil)(3940.237mil,2930.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R78-2(3857.709mil,2907.073mil) on Top Layer And Track (3883.237mil,2891.073mil)(3891.237mil,2891.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R78-2(3857.709mil,2907.073mil) on Top Layer And Track (3883.237mil,2923.073mil)(3891.237mil,2923.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R79-1(2814.709mil,3577.073mil) on Top Layer And Track (2791.237mil,3554.073mil)(2791.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R79-1(2814.709mil,3577.073mil) on Top Layer And Track (2791.237mil,3554.073mil)(2898.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R79-1(2814.709mil,3577.073mil) on Top Layer And Track (2791.237mil,3600.073mil)(2898.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R79-1(2814.709mil,3577.073mil) on Top Layer And Track (2840.237mil,3561.073mil)(2848.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R79-1(2814.709mil,3577.073mil) on Top Layer And Track (2840.237mil,3593.073mil)(2848.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R79-2(2873.764mil,3577.073mil) on Top Layer And Track (2791.237mil,3554.073mil)(2898.237mil,3554.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R79-2(2873.764mil,3577.073mil) on Top Layer And Track (2791.237mil,3600.073mil)(2898.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R79-2(2873.764mil,3577.073mil) on Top Layer And Track (2840.237mil,3561.073mil)(2848.237mil,3561.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R79-2(2873.764mil,3577.073mil) on Top Layer And Track (2840.237mil,3593.073mil)(2848.237mil,3593.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R79-2(2873.764mil,3577.073mil) on Top Layer And Track (2898.237mil,3554.073mil)(2898.237mil,3600.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R8-1(4080.709mil,2062.073mil) on Top Layer And Track (4057.237mil,2039.073mil)(4057.237mil,2085.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-1(4080.709mil,2062.073mil) on Top Layer And Track (4057.237mil,2039.073mil)(4164.237mil,2039.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-1(4080.709mil,2062.073mil) on Top Layer And Track (4057.237mil,2085.073mil)(4164.237mil,2085.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-1(4080.709mil,2062.073mil) on Top Layer And Track (4106.237mil,2046.073mil)(4114.237mil,2046.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-1(4080.709mil,2062.073mil) on Top Layer And Track (4106.237mil,2078.073mil)(4114.237mil,2078.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-2(3546.237mil,2173.601mil) on Top Layer And Track (3523.237mil,2091.073mil)(3523.237mil,2198.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R9-2(3546.237mil,2173.601mil) on Top Layer And Track (3523.237mil,2198.073mil)(3569.237mil,2198.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-2(3546.237mil,2173.601mil) on Top Layer And Track (3530.237mil,2140.073mil)(3530.237mil,2148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-2(3546.237mil,2173.601mil) on Top Layer And Track (3562.237mil,2140.073mil)(3562.237mil,2148.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-2(3546.237mil,2173.601mil) on Top Layer And Track (3569.237mil,2091.073mil)(3569.237mil,2198.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U12-2(3395.237mil,1661.396mil) on Top Layer And Track (3354.685mil,1606.278mil)(3535.788mil,1606.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U15-2(2420.237mil,1661.396mil) on Top Layer And Track (2379.685mil,1606.278mil)(2560.788mil,1606.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U16-2(3936.237mil,1664.396mil) on Top Layer And Track (3895.685mil,1609.278mil)(4076.788mil,1609.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U18-1(2099.237mil,3444.396mil) on Top Layer And Text "U18" (2017.512mil,3491.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U18-1(2099.237mil,3444.396mil) on Top Layer And Track (1958.685mil,3389.278mil)(2139.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U18-4(2099.237mil,3109.75mil) on Top Layer And Track (1958.685mil,3164.869mil)(2139.788mil,3164.869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U19-1(3124.237mil,3444.396mil) on Top Layer And Track (2983.685mil,3389.278mil)(3164.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.529mil < 10mil) Between Pad U19-2(3024.237mil,3444.396mil) on Top Layer And Text "U19" (3029.512mil,3500.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.529mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U19-2(3024.237mil,3444.396mil) on Top Layer And Track (2983.685mil,3389.278mil)(3164.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U19-3(3024.237mil,3109.75mil) on Top Layer And Track (2983.685mil,3164.869mil)(3164.788mil,3164.869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U19-4(3124.237mil,3109.75mil) on Top Layer And Track (2983.685mil,3164.869mil)(3164.788mil,3164.869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U20-1(4124.237mil,3444.396mil) on Top Layer And Track (3983.685mil,3389.278mil)(4164.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U20-4(4124.237mil,3109.75mil) on Top Layer And Track (3983.685mil,3164.869mil)(4164.788mil,3164.869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U2-1(3654.677mil,2642mil) on Top Layer And Track (3709.795mil,2501.449mil)(3709.795mil,2682.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U21-1(4334.237mil,3444.396mil) on Top Layer And Track (4193.685mil,3389.278mil)(4374.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.745mil < 10mil) Between Pad U21-2(4234.237mil,3444.396mil) on Top Layer And Text "U21" (4240.011mil,3497.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U21-2(4234.237mil,3444.396mil) on Top Layer And Track (4193.685mil,3389.278mil)(4374.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U21-3(4234.237mil,3109.75mil) on Top Layer And Track (4193.685mil,3164.869mil)(4374.788mil,3164.869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U21-4(4334.237mil,3109.75mil) on Top Layer And Track (4193.685mil,3164.869mil)(4374.788mil,3164.869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U22-1(2299.237mil,3444.396mil) on Top Layer And Track (2158.685mil,3389.278mil)(2339.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U2-4(3989.323mil,2642mil) on Top Layer And Track (3934.205mil,2501.449mil)(3934.205mil,2682.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.92mil < 10mil) Between Pad U24-2(2399.237mil,3444.396mil) on Top Layer And Text "U24" (2401.013mil,3495.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U24-2(2399.237mil,3444.396mil) on Top Layer And Track (2358.685mil,3389.278mil)(2539.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U25-1(3534.237mil,3444.396mil) on Top Layer And Track (3393.685mil,3389.278mil)(3574.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.313mil < 10mil) Between Pad U26-2(3629.237mil,3444.396mil) on Top Layer And Text "U26" (3633.013mil,3495.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U26-2(3629.237mil,3444.396mil) on Top Layer And Track (3588.685mil,3389.278mil)(3769.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U26-3(3629.237mil,3109.75mil) on Top Layer And Track (3588.685mil,3164.869mil)(3769.788mil,3164.869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U27-1(2704.237mil,3444.396mil) on Top Layer And Track (2563.685mil,3389.278mil)(2744.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.313mil < 10mil) Between Pad U28-2(2814.237mil,3444.396mil) on Top Layer And Text "U28" (2818.013mil,3495.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U28-2(2814.237mil,3444.396mil) on Top Layer And Track (2773.685mil,3389.278mil)(2954.788mil,3389.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U28-3(2814.237mil,3109.75mil) on Top Layer And Track (2773.685mil,3164.869mil)(2954.788mil,3164.869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U29-4(3929.237mil,3109.75mil) on Top Layer And Track (3788.685mil,3164.869mil)(3969.788mil,3164.869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-1(3655.914mil,2431.073mil) on Top Layer And Track (3711.032mil,2290.522mil)(3711.032mil,2471.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-2(3655.914mil,2331.073mil) on Top Layer And Track (3711.032mil,2290.522mil)(3711.032mil,2471.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-3(3990.559mil,2331.073mil) on Top Layer And Track (3935.441mil,2290.522mil)(3935.441mil,2471.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-4(3990.559mil,2431.073mil) on Top Layer And Track (3935.441mil,2290.522mil)(3935.441mil,2471.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-1(3655.914mil,2179.073mil) on Top Layer And Track (3711.032mil,2038.522mil)(3711.032mil,2219.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-4(3990.559mil,2179.073mil) on Top Layer And Track (3935.441mil,2038.522mil)(3935.441mil,2219.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-2(629.237mil,2872.073mil) on Top Layer And Track (569.237mil,2762.073mil)(569.237mil,3122.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-3(629.237mil,2942.073mil) on Top Layer And Track (569.237mil,2762.073mil)(569.237mil,3122.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-4(629.237mil,3012.073mil) on Top Layer And Track (569.237mil,2762.073mil)(569.237mil,3122.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-5(629.237mil,3082.073mil) on Top Layer And Track (569.237mil,2762.073mil)(569.237mil,3122.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.081mil < 10mil) Between Pad U6-6(169.237mil,2937.073mil) on Top Layer And Text "U6" (53.008mil,3148.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.081mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(169.237mil,2937.073mil) on Top Layer And Track (139.237mil,2802.073mil)(139.237mil,3082.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(169.237mil,2937.073mil) on Top Layer And Track (139.237mil,2802.073mil)(159.237mil,2782.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(169.237mil,2937.073mil) on Top Layer And Track (139.237mil,3082.073mil)(159.237mil,3102.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(169.237mil,2937.073mil) on Top Layer And Track (159.237mil,2782.073mil)(229.237mil,2782.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(169.237mil,2937.073mil) on Top Layer And Track (159.237mil,3102.073mil)(229.237mil,3102.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(169.237mil,2937.073mil) on Top Layer And Track (229.237mil,2762.073mil)(229.237mil,3122.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(169.237mil,2937.073mil) on Top Layer And Track (229.237mil,2762.073mil)(569.237mil,2762.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(169.237mil,2937.073mil) on Top Layer And Track (229.237mil,3122.073mil)(569.237mil,3122.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U7-2(2935.237mil,1661.396mil) on Top Layer And Track (2894.685mil,1606.278mil)(3075.788mil,1606.278mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02