# eSIm_Marathon_Stage4_Report
Design of 12 Bit Adder using 4 bit CLA logic
x-special/nautilus-clipboard
copy
file:///media/user/New%20Volume/SK/Files_Between_Jan_July_2021/General_Files/eSim_Marathon/Week3_Stage3/12%20bit%20adder_simu.png

