<clocktree>
  <settings>
    <prefixes name="CLK_" />
    <postfixes values="_VALUE" clocks="_FREQ" choices="_SEL" bits="_BITS" switches="_ENABLE" />
	<constants false="FALSE" true="TRUE" />
  </settings>
  <clocks>
    <clock name="NONE">
      <description>no clock</description>
	  <expr frequency="0U" />
	</clock>
    <clock name="HSI16">
      <description>16MHz high speed internal oscillator</description>
	  <expr frequency="16000000U" optional="yes" />
	</clock>
    <clock name="HSI48">
      <description>48MHz high speed internal oscillator</description>
	  <expr frequency="48000000U" optional="yes" />
	</clock>
    <clock name="HSE">
      <description>high frequency external oscillator</description>
	  <expr frequency="STM32_HSECLK" optional="yes" />
	</clock>
    <clock name="LSE">
      <description>low frequency external oscillator</description>
	  <expr frequency="STM32_LSECLK" optional="yes" />
	</clock>
    <clock name="LSI">
      <description>low frequency internal oscillator</description>
	  <expr frequency="32768U" optional="yes" />
	</clock>
	<clock name="PLLIN">
      <description>PLL input</description>
	  <mux name="PLLSRC">
	    <input ref="NONE" bits="(0U &lt;&lt; 4)" />
	    <input ref="NONE" bits="(1U &lt;&lt; 4)" />
	    <input ref="HSI16" bits="(2U &lt;&lt; 4)" />
	    <input ref="HSE" bits="(3U &lt;&lt; 4)" />
	  </mux>
	</clock>
	<clock name="PLLREF">
      <description>PLL reference</description>
	  <divide_range name="PLLM" min="1" max="16" bits="((%PLLM% - 1U) &lt;&lt; 4)" />
	</clock>
 	<clock name="PLLVCO">
      <description>PLL VCO</description>
	  <multiply_value name="PLLN" min="8" max="127" bits="(%PLLN% &lt;&lt; 8)" />
	</clock>
 	<clock name="PLLP" optional="yes">
     <description>PLL P output</description>
	  <divide_range name="PLLP" min="2" max="31" bits="(%PLLP% &lt;&lt; 27)"/>
	</clock>
	<clock name="PLLQ" optional="yes">
     <description>PLL Q output</description>
	  <divide_set name="PLLQ" allowed="2U 4U 6U 8U" bits="(((%PLLQ% / 2U) - 1U) &lt;&lt; 21)" />
	</clock>
	<clock name="PLLR" optional="yes">
     <description>PLL R output</description>
	  <divide_set name="PLLR" allowed="2U 4U 6U 8U" bits="(((%PLLR% / 2U) - 1U) &lt;&lt; 25)" />
	</clock>
	<clock name="SYSCLK">
     <description>system clock</description>
	  <mux name="SW">
	    <input ref="HSI16" bits="(1U &lt;&lt; 0)" />
	    <input ref="HSE" bits="(2U &lt;&lt; 0)" />
	    <input ref="PLLR" bits="(3U &lt;&lt; 0)" />
	  </mux>
	</clock>
	<clock name="HCLK">
     <description>AHB</description>
	  <divide_choices name="HPRE">
	    <choice name="DIV1" value="1U" bits="(1U &lt;&lt; 4)" />
	    <choice name="DIV2" value="2U" bits="(8U &lt;&lt; 4)" />
	    <choice name="DIV4" value="4U" bits="(9U &lt;&lt; 4)" />
	    <choice name="DIV8" value="8U" bits="(10U &lt;&lt; 4)" />
	    <choice name="DIV16" value="16U" bits="(11U &lt;&lt; 4)" />
	    <choice name="DIV64" value="64U" bits="(12U &lt;&lt; 4)" />
	    <choice name="DIV128" value="128U" bits="(13U &lt;&lt; 4)" />
	    <choice name="DIV256" value="256U" bits="(14U &lt;&lt; 4)" />
	    <choice name="DIV512" value="512U" bits="(15U &lt;&lt; 4)" />
	  </divide_choices>
	</clock>
	<clock name="PCLK1">
     <description>APB1</description>
	  <divide_choices name="PPRE1">
	    <choice name="DIV1" value="1U" bits="(1U &lt;&lt; 8)" />
	    <choice name="DIV2" value="2U" bits="(4U &lt;&lt; 8)" />
	    <choice name="DIV4" value="4U" bits="(5U &lt;&lt; 8)" />
	    <choice name="DIV8" value="8U" bits="(6U &lt;&lt; 8)" />
	    <choice name="DIV16" value="16U" bits="(7U &lt;&lt; 8)" />
	  </divide_choices>
	</clock>
	<clock name="PCLK2">
     <description>APB2</description>
	  <divide_choices name="PPRE2">
	    <choice name="DIV1" value="1U" bits="(1U &lt;&lt; 11)" />
	    <choice name="DIV2" value="2U" bits="(4U &lt;&lt; 11)" />
	    <choice name="DIV4" value="4U" bits="(5U &lt;&lt; 11)" />
	    <choice name="DIV8" value="8U" bits="(6U &lt;&lt; 11)" />
	    <choice name="DIV16" value="16U" bits="(7U &lt;&lt; 11)" />
	  </divide_choices>
	</clock>
  </clocks>
</clocktree>
