.ALIASES
V_V1            V1(+=N00181 -=N00196 ) CN @MAXIMUM POWER TRANSFER THEOREM.SCHEMATIC1(sch_1):INS26@SOURCE.VDC.Normal(chips)
R_R1            R1(1=N00181 2=N00140 ) CN @MAXIMUM POWER TRANSFER THEOREM.SCHEMATIC1(sch_1):INS51@ANALOG.R.Normal(chips)
R_R2            R2(1=0 2=N00181 ) CN @MAXIMUM POWER TRANSFER THEOREM.SCHEMATIC1(sch_1):INS67@ANALOG.R.Normal(chips)
R_R3            R3(1=N00196 2=N00140 ) CN @MAXIMUM POWER TRANSFER THEOREM.SCHEMATIC1(sch_1):INS83@ANALOG.R.Normal(chips)
R_R4            R4(1=0 2=N00196 ) CN @MAXIMUM POWER TRANSFER THEOREM.SCHEMATIC1(sch_1):INS99@ANALOG.R.Normal(chips)
R_R5            R5(1=0 2=N00140 ) CN @MAXIMUM POWER TRANSFER THEOREM.SCHEMATIC1(sch_1):INS124@ANALOG.R.Normal(chips)
.ENDALIASES
