<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  5356, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  4353, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  2894, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  2489, user inline pragmas are applied</column>
            <column name="">(4) simplification,  2049, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 43910, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  2978, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  2986, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  3749, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  3734, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  3692, loop and instruction simplification</column>
            <column name="">(2) parallelization,  3667, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  3619, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  3619, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  3524, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  3702, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:465" col2="5356" col3="2049" col4="3734" col5="3619" col6="3702">
                    <row id="3" col0="load_vA_for_task3" col1="slr0.cpp:17" col2="1101" col3="72" col4="140" col5="123" col6="101"/>
                    <row id="5" col0="load_vx_for_task1" col1="slr0.cpp:44" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="1" col0="load_vA_for_task1" col1="slr0.cpp:79" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="13" col0="FT0_level0" col1="slr0.cpp:213" col2="3121" col3="1743" col4="2932" col5="2842" col6="2953">
                        <row id="9" col0="read_A_FT0" col1="slr0.cpp:281" col2="367" col3="96" col4="620" col5="619" col6="657"/>
                        <row id="12" col0="read_x_FT0" col1="slr0.cpp:350" col2="310" col3="91" col4="138" col5="137" col6="172"/>
                        <row id="6" col0="compute_FT0_level0" col1="slr0.cpp:200" col2="1640" col2_disp="1,640 (2 calls)" col3="1446" col3_disp="1,446 (2 calls)" col4="1472" col4_disp="1,472 (2 calls)" col5="1392" col5_disp="1,392 (2 calls)" col6="1420" col6_disp="1,420 (2 calls)">
                            <row id="4" col0="task0_intra" col1="slr0.cpp:255" col2="30" col2_disp="  30 (2 calls)" col3="32" col3_disp="  32 (2 calls)" col4="18" col4_disp="  18 (2 calls)" col5="18" col5_disp="  18 (2 calls)" col6="20" col6_disp="  20 (2 calls)"/>
                            <row id="7" col0="task1_intra" col1="slr0.cpp:264" col2="96" col2_disp="  96 (2 calls)" col3="1226" col3_disp="1,226 (2 calls)" col4="1212" col4_disp="1,212 (2 calls)" col5="1196" col5_disp="1,196 (2 calls)" col6="1206" col6_disp="1,206 (2 calls)"/>
                            <row id="11" col0="write_tmp_FT0" col1="slr0.cpp:435" col2="1150" col2_disp="1,150 (2 calls)" col3="78" col3_disp="  78 (2 calls)" col4="104" col4_disp=" 104 (2 calls)" col5="56" col5_disp="  56 (2 calls)" col6="46" col6_disp="  46 (2 calls)"/>
                            <row id="8" col0="write_tmp_FT0" col1="slr0.cpp:415" col2="334" col2_disp=" 334 (2 calls)" col3="82" col3_disp="  82 (2 calls)" col4="126" col4_disp=" 126 (2 calls)" col5="110" col5_disp=" 110 (2 calls)" col6="132" col6_disp=" 132 (2 calls)"/>
                        </row>
                        <row id="11" col0="write_tmp_FT0" col1="slr0.cpp:435" col2="575" col3="39" col4="49" col5="25" col6="20"/>
                        <row id="8" col0="write_tmp_FT0" col1="slr0.cpp:415" col2="167" col3="41" col4="60" col5="52" col6="63"/>
                    </row>
                    <row id="10" col0="store_vtmp_for_task1" col1="slr0.cpp:114" col2="26" col3="10" col4="88" col5="88" col6="84"/>
                    <row id="2" col0="store_vy_for_task3" col1="slr0.cpp:157" col2="1003" col3="150" col4="206" col5="198" col6="192"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

