 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_40nm.xml	  test_eblif.eblif	  common	  0.36	  vpr	  60.46 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  3	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  61908	  3	  1	  5	  6	  1	  4	  5	  3	  3	  9	  -1	  auto	  22.0 MiB	  0.00	  9	  12	  4	  4	  4	  60.5 MiB	  0.00	  0.00	  0.52647	  -0.88231	  -0.52647	  0.52647	  0.00	  2.3168e-05	  1.5881e-05	  0.000156154	  0.000121512	  -1	  -1	  -1	  -1	  20	  9	  2	  53894	  53894	  4880.82	  542.314	  0.01	  0.00179937	  0.00168173	  379	  725	  -1	  5	  1	  3	  3	  29	  19	  0.545526	  0.545526	  -1.07365	  -0.545526	  0	  0	  6579.40	  731.044	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00151021	  0.00147037	 
 k6_frac_N10_40nm.xml	  conn_order.eblif	  common	  0.33	  vpr	  60.46 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  61912	  2	  1	  4	  5	  1	  3	  4	  3	  3	  9	  -1	  auto	  22.1 MiB	  0.00	  6	  9	  4	  1	  4	  60.5 MiB	  0.00	  0.00	  0.69084	  -1.21731	  -0.69084	  0.69084	  0.00	  1.6567e-05	  1.1555e-05	  0.000123665	  9.5691e-05	  -1	  -1	  -1	  -1	  20	  7	  2	  53894	  53894	  4880.82	  542.314	  0.00	  0.00181279	  0.00171778	  379	  725	  -1	  15	  1	  2	  2	  51	  45	  1.70808	  1.70808	  -2.25272	  -1.70808	  0	  0	  6579.40	  731.044	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00154282	  0.00150229	 
