# do run.do
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap PolarFire C:/Microchip/Libero_SoC_v2022.2/Designer/lib/modelsimpro/precompiled/vlog/PolarFire 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap COREUART_LIB COREUART_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:56 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COREUART_C0_COREUART_C0_0_Clock_gen
# -- Compiling architecture rtl of COREUART_C0_COREUART_C0_0_Clock_gen
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity COREUART_C0_COREUART_C0_0_fifo_256x8
# -- Compiling architecture translated of COREUART_C0_COREUART_C0_0_fifo_256x8
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COREUART_C0_COREUART_C0_0_fifo_ctrl_256
# -- Compiling architecture translated of COREUART_C0_COREUART_C0_0_fifo_ctrl_256
# -- Compiling entity COREUART_C0_COREUART_C0_0_ram256x8_g5
# -- Compiling architecture translated of COREUART_C0_COREUART_C0_0_ram256x8_g5
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COREUART_C0_COREUART_C0_0_Rx_async
# -- Compiling architecture translated of COREUART_C0_COREUART_C0_0_Rx_async
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COREUART_C0_COREUART_C0_0_Tx_async
# -- Compiling architecture translated of COREUART_C0_COREUART_C0_0_Tx_async
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd 
# -- Loading package STANDARD
# -- Compiling package COREUART_C0_COREUART_C0_0_coreuart_pkg
# -- Compiling package body COREUART_C0_COREUART_C0_0_coreuart_pkg
# -- Loading package COREUART_C0_COREUART_C0_0_coreuart_pkg
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package COREUART_C0_COREUART_C0_0_coreuart_pkg
# -- Compiling entity COREUART_C0_COREUART_C0_0_COREUART
# -- Compiling architecture translated of COREUART_C0_COREUART_C0_0_COREUART
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package COREUART_C0_COREUART_C0_0_components
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/coreparameters.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling package coreparameters
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/misc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package misc
# -- Compiling package body misc
# -- Loading package misc
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/textio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package misc
# -- Compiling package textio
# -- Compiling package body textio
# -- Loading package textio
# -- Loading package textio
# -- Compiling entity textio_test
# -- Compiling architecture TB of textio_test
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/tbpack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package misc
# -- Loading package textio
# -- Compiling package tbpack
# -- Compiling package body tbpack
# -- Loading package tbpack
# ** Warning: C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/Actel/DirectCore/COREUART/5.7.100/rtl/vhdl/test/common/tbpack.vhd(200): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vcom 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 12:57:57 on Oct 31,2022
# vcom -2008 -explicit -work COREUART_LIB C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/test/user/testbnch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package misc
# -- Loading package textio
# -- Loading package tbpack
# -- Loading package NUMERIC_STD
# -- Loading package coreparameters
# -- Compiling entity testbnch
# -- Compiling architecture ver100 of testbnch
# End time: 12:57:57 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L PolarFire -L COREUART_LIB -t 1ps -pli "C:/Microchip/Libero_SoC_v2022.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" COREUART_LIB.testbnch 
# Start time: 12:57:57 on Oct 31,2022
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading COREUART_LIB.misc(body)
# Loading COREUART_LIB.textio(body)
# Loading COREUART_LIB.tbpack(body)
# Loading ieee.numeric_std(body)
# Loading COREUART_LIB.coreparameters
# Loading COREUART_LIB.testbnch(ver100)
# Loading COREUART_LIB.coreuart_c0_coreuart_c0_0_coreuart_pkg(body)
# Loading COREUART_LIB.coreuart_c0_coreuart_c0_0_coreuart(translated)
# Loading COREUART_LIB.coreuart_c0_coreuart_c0_0_clock_gen(rtl)
# Loading COREUART_LIB.coreuart_c0_coreuart_c0_0_tx_async(translated)
# Loading COREUART_LIB.coreuart_c0_coreuart_c0_0_rx_async(translated)
# Loading COREUART_LIB.coreuart_c0_coreuart_c0_0_fifo_256x8(translated)
# Loading COREUART_LIB.coreuart_c0_coreuart_c0_0_fifo_ctrl_256(translated)
# Loading COREUART_LIB.coreuart_c0_coreuart_c0_0_ram256x8_g5(translated)
# Loading PolarFire.INV
# Loading PolarFire.RAM1K20
# Loading PolarFire.RAM1K20_IP
# Loading PolarFire.RAM_DLY
# Loading PolarFire.ECC_PIPELINE
# Loading PolarFire.SLE_Prim
# Loading PolarFire.UDP_MUX2
# Loading PolarFire.UDP_DFF
# Loading PolarFire.UDP_DL
# Loading C:/Microchip/Libero_SoC_v2022.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
# Actel UART Testbench  v2.00 
# --------------------------------------
#  
# Applying Reset
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART2/UG07/rx_fifo_xhdl80/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART2/UG07/rx_fifo_xhdl80/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART2/UG07/rx_fifo_xhdl80/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART2/UG06a/tx_fifo_xhdl79/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART2/UG06a/tx_fifo_xhdl79/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART2/UG06a/tx_fifo_xhdl79/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART1/UG07/rx_fifo_xhdl80/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART1/UG07/rx_fifo_xhdl80/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART1/UG07/rx_fifo_xhdl80/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART1/UG06a/tx_fifo_xhdl79/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART1/UG06a/tx_fifo_xhdl79/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbnch/make_UART1/UG06a/tx_fifo_xhdl79/COREUART_C0_COREUART_C0_0_fifo_256x8_g5
# -----------------------------------------------------
# Setting UART1 Operating Mode 8 bit, parity enabled, and even parity
# Setting UART2 Operating Mode 8 bit, parity enabled, and even parity
# Testing Continuous Data Stream UART1 to UART2
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 Operating Mode 8 bit, parity enabled, and odd parity
# Setting UART2 Operating Mode 8 bit, parity enabled, and odd parity
# Testing Continuous Data Stream UART1 to UART2
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 Operating Mode 7 bit, parity enabled, and even parity
# Setting UART2 Operating Mode 7 bit, parity enabled, and even parity
# Testing Continuous Data Stream UART1 to UART2
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 Operating Mode 7 bit, parity enabled, and odd parity
# Setting UART2 Operating Mode 7 bit, parity enabled, and odd parity
# Testing Continuous Data Stream UART1 to UART2
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 Operating Mode 8 bit, parity disabled
# Setting UART2 Operating Mode 8 bit, parity disabled
# Testing Continuous Data Stream UART1 to UART2
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 Operating Mode 7 bit, parity disabled
# Testing Continuous Data Stream UART1 to UART2
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 8bit, parity enabled, and even parity
# Setting UART2 8bit, parity enabled, and odd parity
# Testing parity error generation
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 8bit, parity enabled, and odd parity
# Setting UART2 8bit, parity enabled, and even parity
# Testing parity error generation
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 7bit, parity enabled, and even parity
# Setting UART2 7bit, parity enabled, and odd parity
# Testing parity error generation
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 7bit, parity enabled, and odd parity
# Setting UART2 8bit, parity enabled, and even parity
# Testing parity error generation
# THIS TEST IS PASSED
# -----------------------------------------------------
# Setting UART1 8bit, parity enabled, and odd parity
# Setting UART2 8bit, parity enabled, and odd parity
# Testing for RX data overflow
# THIS TEST IS PASSED
# Doing Framing Error Test
# THIS TEST IS PASSED
# -----------------------------------------------------
# -----------------------------------------------------
# ALL TESTS ARE PASSED
# -----------------------------------------------------
# -----------------------------------------------------
# ** Failure: END OF SIMULATION
#    Time: 26242665 ns  Iteration: 1  Process: /testbnch/line__191 File: C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/test/user/testbnch.vhd
# Break in Process line__191 at C:/share/LuSEE/FPGA/PF_EVAL_TEST/PF_EVAL_TEST/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/test/user/testbnch.vhd line 576
# End time: 12:58:22 on Oct 31,2022, Elapsed time: 0:00:25
# Errors: 1, Warnings: 12
