/home/elagil/repo/f401-usb-issue/firmware/target/thumbv7em-none-eabihf/debug/deps/libstm32_metapac-09c8dde927fa1606.rmeta: /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/lib.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/common.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/pac.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/adc_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/adccommon_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/crc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/dbgmcu_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/dma_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/exti_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/flash_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/gpio_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/i2c_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/iwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/otg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/pwr_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/rcc_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/rtc_v2f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/sdmmc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/spi_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/syscfg_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/timer_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/uid_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/usart_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/wwdg_v1.rs

/home/elagil/repo/f401-usb-issue/firmware/target/thumbv7em-none-eabihf/debug/deps/stm32_metapac-09c8dde927fa1606.d: /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/lib.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/common.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/pac.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/adc_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/adccommon_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/crc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/dbgmcu_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/dma_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/exti_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/flash_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/gpio_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/i2c_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/iwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/otg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/pwr_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/rcc_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/rtc_v2f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/sdmmc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/spi_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/syscfg_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/timer_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/uid_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/usart_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/wwdg_v1.rs

/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/lib.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/common.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/pac.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/adc_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/adccommon_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/crc_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/dbgmcu_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/dma_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/exti_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/flash_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/gpio_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/i2c_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/iwdg_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/otg_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/pwr_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/rcc_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/rtc_v2f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/sdmmc_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/spi_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/syscfg_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/timer_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/uid_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/usart_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/dc782d5/stm32-metapac/src/chips/stm32f401rb/../../peripherals/wwdg_v1.rs:

# env-dep:STM32_METAPAC_PAC_PATH=chips/stm32f401rb/pac.rs
