
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Tue Nov 12 14:21:51 2024
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                          
*************************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                                   
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                788          10  {sys_clk}                                        
   ddrphy_clkin                                    10.000       {0 5}          Generated (sys_clk)    4910           0  {I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)      11           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)      27           1  {I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk                                  10.000       {0 5}          Generated (sys_clk)       1           0  {I_ips_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)     178           0  {video_pll_m0/u_pll_e3/goppll/CLKOUT0}           
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred   7.692        {0 3.846}      Generated (sys_clk)    5231           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT2}            
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred   15.384       {0 7.692}      Generated (sys_clk)     119           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT0}            
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred  8.080        {0 4.04}       Generated (sys_clk)     569           1  {video_pll_m0/u_pll_e3/goppll/CLKOUT1}           
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred   28.571       {0 14.285}     Generated (sys_clk)     104           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT1}            
 top|pixclk_3_in                                   1000.000     {0 500}        Declared                819           0  {pixclk_3_in}                                    
 DebugCore_JCLK                                    50.000       {0 25}         Declared                186           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}  
 DebugCore_CAPTURE                                 100.000      {25 75}        Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}     
=========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               top|pixclk_3_in                           
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     156.764 MHz         20.000          6.379         13.621
 ddrphy_clkin               100.000 MHz     122.130 MHz         10.000          8.188          1.812
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     148.148 MHz        100.000          6.750         93.250
 top|pixclk_3_in              1.000 MHz     123.839 MHz       1000.000          8.075        991.925
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                            130.005 MHz     123.900 MHz          7.692          8.071         -0.379
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             65.003 MHz     161.186 MHz         15.384          6.204          9.180
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                            123.762 MHz     181.587 MHz          8.080          5.507          2.573
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                             35.001 MHz     180.766 MHz         28.571          5.532         23.039
 DebugCore_JCLK              20.000 MHz     131.648 MHz         50.000          7.596         42.404
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.621       0.000              0           1970
 ddrphy_clkin           ddrphy_clkin                 1.812       0.000              0          18207
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 4.770       0.000              0             31
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    93.250       0.000              0            871
 top|pixclk_3_in        top|pixclk_3_in            991.925       0.000              0           3230
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.379      -1.309              5          18140
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.097      -0.469              6             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     9.180       0.000              0            479
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.573       0.000              0           1499
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -8.643    -409.609             55             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    23.039       0.000              0            351
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.876      -0.876              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.762       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.233      -0.560              4             12
 DebugCore_JCLK         DebugCore_JCLK              22.959       0.000              0            552
 DebugCore_CAPTURE      DebugCore_JCLK              21.255       0.000              0            121
 DebugCore_JCLK         DebugCore_CAPTURE           46.160       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.416      -3.462             21           1970
 ddrphy_clkin           ddrphy_clkin                -0.197      -2.476             39          18207
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -6.193    -190.181             31             31
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.332       0.000              0            871
 top|pixclk_3_in        top|pixclk_3_in              0.315       0.000              0           3230
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.102      -0.602              6          18140
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.220       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.312       0.000              0            479
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.254       0.000              0           1499
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     5.911       0.000              0             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.243       0.000              0            351
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.188       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.671       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.112       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK               0.315       0.000              0            552
 DebugCore_CAPTURE      DebugCore_JCLK              23.136       0.000              0            121
 DebugCore_JCLK         DebugCore_CAPTURE            1.456       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.679       0.000              0            671
 ddrphy_clkin           ddrphy_clkin                 5.805       0.000              0           2425
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    96.928       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -8.360    -847.808            105            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     5.539       0.000              0             48
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.014      -0.028              2            671
 ddrphy_clkin           ddrphy_clkin                 0.429       0.000              0           2425
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     1.042       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     6.644       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.916       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            788
 ddrphy_clkin                                        3.100       0.000              0           4910
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            178
 top|pixclk_3_in                                   499.102       0.000              0            819
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       1.946       0.000              0           5231
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.794       0.000              0            119
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.142       0.000              0            569
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.387       0.000              0            104
 DebugCore_JCLK                                     24.102       0.000              0            186
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.467       0.000              0           1970
 ddrphy_clkin           ddrphy_clkin                 4.074       0.000              0          18207
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 2.727       0.000              0             31
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    95.296       0.000              0            871
 top|pixclk_3_in        top|pixclk_3_in            994.371       0.000              0           3230
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.527       0.000              0          18140
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.222       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    10.851       0.000              0            479
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     4.008       0.000              0           1499
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -5.508    -257.598             55             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    24.600       0.000              0            351
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.672      -0.672              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.173       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.118       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK              23.543       0.000              0            552
 DebugCore_CAPTURE      DebugCore_JCLK              22.261       0.000              0            121
 DebugCore_JCLK         DebugCore_CAPTURE           47.421       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.138      -0.442              7           1970
 ddrphy_clkin           ddrphy_clkin                -0.195      -5.030             82          18207
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -3.856    -118.302             31             31
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.234       0.000              0            871
 top|pixclk_3_in        top|pixclk_3_in              0.234       0.000              0           3230
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.071      -0.416              6          18140
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.120       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.240       0.000              0            479
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.198       0.000              0           1499
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.587       0.000              0             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.176       0.000              0            351
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.138       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.443       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.066       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK               0.242       0.000              0            552
 DebugCore_CAPTURE      DebugCore_JCLK              24.072       0.000              0            121
 DebugCore_JCLK         DebugCore_CAPTURE            1.103       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.708       0.000              0            671
 ddrphy_clkin           ddrphy_clkin                 6.876       0.000              0           2425
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    97.730       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -5.375    -543.167            105            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     6.212       0.000              0             48
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.086       0.000              0            671
 ddrphy_clkin           ddrphy_clkin                 0.276       0.000              0           2425
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.805       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     4.097       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.688       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            788
 ddrphy_clkin                                        3.480       0.000              0           4910
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            178
 top|pixclk_3_in                                   499.282       0.000              0            819
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       2.326       0.000              0           5231
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.974       0.000              0            119
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.322       0.000              0            569
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.567       0.000              0            104
 DebugCore_JCLK                                     24.282       0.000              0            186
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ips_ddr_top/pll_clkin
 CLMS_14_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_193/Q3                    tco                   0.286       5.713 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.172       7.885         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.210       8.095 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        2.075      10.170         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_22_192/Y2                    td                    0.210      10.380 r       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.583      10.963         _N16345          
                                   td                    0.474      11.437 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.437         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11545
 CLMS_18_185/COUT                  td                    0.058      11.495 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.495         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11547
                                   td                    0.058      11.553 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.553         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11549
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.553         Logic Levels: 3  
                                                                                   Logic: 1.296ns(21.156%), Route: 4.830ns(78.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      23.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ips_ddr_top/pll_clkin
 CLMS_18_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  11.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.621                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ips_ddr_top/pll_clkin
 CLMS_14_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_193/Q3                    tco                   0.286       5.713 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.172       7.885         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.210       8.095 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        2.075      10.170         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_22_192/Y2                    td                    0.210      10.380 r       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.583      10.963         _N16345          
                                   td                    0.474      11.437 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.437         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11545
 CLMS_18_185/COUT                  td                    0.058      11.495 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.495         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11547
 CLMS_18_193/CIN                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.495         Logic Levels: 3  
                                                                                   Logic: 1.238ns(20.402%), Route: 4.830ns(79.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      23.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ips_ddr_top/pll_clkin
 CLMS_18_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  11.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.676                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ips_ddr_top/pll_clkin
 CLMS_14_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_193/Q3                    tco                   0.286       5.713 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.172       7.885         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.210       8.095 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        2.075      10.170         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_22_192/Y2                    td                    0.210      10.380 r       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.583      10.963         _N16345          
                                   td                    0.458      11.421 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.421         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11545
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.421         Logic Levels: 2  
                                                                                   Logic: 1.164ns(19.419%), Route: 4.830ns(80.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      23.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ips_ddr_top/pll_clkin
 CLMS_18_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  11.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.571
  Launch Clock Delay      :  3.240
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.037       3.240         nt_sys_clk       
 CLMA_254_368/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK

 CLMA_254_368/Q1                   tco                   0.229       3.469 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.322       3.791         u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6]
 CLMA_250_369/A1                                                           r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.791         Logic Levels: 0  
                                                                                   Logic: 0.229ns(41.561%), Route: 0.322ns(58.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      3.117       4.571         nt_sys_clk       
 CLMA_250_369/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       4.320                          
 clock uncertainty                                       0.000       4.320                          

 Hold time                                              -0.113       4.207                          

 Data required time                                                  4.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.207                          
 Data arrival time                                                   3.791                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.416                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.571
  Launch Clock Delay      :  3.240
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.037       3.240         nt_sys_clk       
 CLMA_254_368/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK

 CLMA_254_368/Q2                   tco                   0.224       3.464 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.216       3.680         u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7]
 CLMA_250_369/C3                                                           f       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.680         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.909%), Route: 0.216ns(49.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      3.117       4.571         nt_sys_clk       
 CLMA_250_369/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       4.320                          
 clock uncertainty                                       0.000       4.320                          

 Hold time                                              -0.237       4.083                          

 Data required time                                                  4.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.083                          
 Data arrival time                                                   3.680                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.571
  Launch Clock Delay      :  3.240
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.037       3.240         nt_sys_clk       
 CLMA_254_368/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK

 CLMA_254_368/Q3                   tco                   0.221       3.461 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.322       3.783         u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8]
 CLMA_250_369/D2                                                           f       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.783         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.700%), Route: 0.322ns(59.300%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      3.117       4.571         nt_sys_clk       
 CLMA_250_369/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       4.320                          
 clock uncertainty                                       0.000       4.320                          

 Hold time                                              -0.221       4.099                          

 Data required time                                                  4.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.099                          
 Data arrival time                                                   3.783                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.316                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_30_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_193/Q1                    tco                   0.291      11.245 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.589      11.834         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_34_176/Y3                    td                    0.459      12.293 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.567      12.860         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.337 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.337         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_34_181/Y3                    td                    0.501      13.838 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.269      14.107         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_181/COUT                  td                    0.507      14.614 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.614         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11555
 CLMA_30_185/Y0                    td                    0.269      14.883 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.615      15.498         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_34_200/Y2                    td                    0.196      15.694 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.409      17.103         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19537
 CLMA_10_128/Y3                    td                    0.468      17.571 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.937      18.508         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19595
 CLMS_14_173/A1                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.508         Logic Levels: 6  
                                                                                   Logic: 3.168ns(41.938%), Route: 4.386ns(58.062%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      20.386         ntclkbufg_1      
 CLMS_14_173/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.248      20.320                          

 Data required time                                                 20.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.320                          
 Data arrival time                                                  18.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.812                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_30_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_193/Q1                    tco                   0.291      11.245 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.589      11.834         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_34_176/Y3                    td                    0.459      12.293 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.567      12.860         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.337 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.337         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_34_181/Y3                    td                    0.501      13.838 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.269      14.107         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_181/COUT                  td                    0.507      14.614 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.614         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11555
 CLMA_30_185/Y0                    td                    0.269      14.883 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.615      15.498         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_34_200/Y2                    td                    0.196      15.694 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.409      17.103         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19537
 CLMA_10_128/Y3                    td                    0.468      17.571 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.953      18.524         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19595
 CLMS_14_173/B1                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.524         Logic Levels: 6  
                                                                                   Logic: 3.168ns(41.849%), Route: 4.402ns(58.151%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      20.386         ntclkbufg_1      
 CLMS_14_173/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.221      20.347                          

 Data required time                                                 20.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.347                          
 Data arrival time                                                  18.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.823                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_30_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_193/Q1                    tco                   0.291      11.245 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.589      11.834         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_34_176/Y3                    td                    0.459      12.293 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.567      12.860         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.337 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.337         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_34_181/Y3                    td                    0.501      13.838 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.269      14.107         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_181/COUT                  td                    0.507      14.614 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.614         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11555
 CLMA_30_185/Y0                    td                    0.269      14.883 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.615      15.498         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_34_200/Y2                    td                    0.196      15.694 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.396      17.090         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19537
 CLMA_14_128/Y3                    td                    0.468      17.558 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[8]/gateop/F
                                   net (fanout=2)        0.931      18.489         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19594
 CLMS_18_169/A0                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.489         Logic Levels: 6  
                                                                                   Logic: 3.168ns(42.044%), Route: 4.367ns(57.956%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      20.386         ntclkbufg_1      
 CLMS_18_169/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.200      20.368                          

 Data required time                                                 20.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.368                          
 Data arrival time                                                  18.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.879                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMA_70_184/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_184/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.190      10.798         I_ips_ddr_top/u_ipsxb_ddrc_top/dcd_wr_cmd [0]
 CLMS_70_185/AD                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WD

 Data arrival time                                                  10.798         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.883%), Route: 0.190ns(46.117%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMS_70_185/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.798                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.197                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMS_74_149/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_74_149/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.226      10.834         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_74_145/M3                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM3

 Data arrival time                                                  10.834         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.554%), Route: 0.226ns(50.446%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMS_74_145/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.834                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.161                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMS_74_149/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_74_149/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.226      10.834         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_74_145/M3                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3

 Data arrival time                                                  10.834         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.554%), Route: 0.226ns(50.446%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMS_74_145/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.834                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.161                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     801.248 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.248         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     801.324 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     802.111         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101     802.212 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     803.290         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     803.290 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585     804.875         ntclkbufg_3      
 CLMA_74_184/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_74_184/Q1                    tco                   0.291     805.166 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.267     805.433         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [12]
 CLMS_74_185/M1                                                            r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                 805.433         Logic Levels: 0  
                                                                                   Logic: 0.291ns(52.151%), Route: 0.267ns(47.849%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     801.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     801.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     803.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     803.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     805.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     805.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     806.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     806.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     806.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     806.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     808.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     808.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531     810.386         ntclkbufg_1      
 CLMS_74_185/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                         0.246     810.632                          
 clock uncertainty                                      -0.350     810.282                          

 Setup time                                             -0.079     810.203                          

 Data required time                                                810.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                810.203                          
 Data arrival time                                                 805.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.770                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     801.248 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.248         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     801.324 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     802.111         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101     802.212 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     803.290         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     803.290 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585     804.875         ntclkbufg_3      
 CLMS_62_161/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_62_161/Q2                    tco                   0.290     805.165 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.270     805.435         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_58_161/AD                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                 805.435         Logic Levels: 0  
                                                                                   Logic: 0.290ns(51.786%), Route: 0.270ns(48.214%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     801.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     801.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     803.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     803.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     805.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     805.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     806.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     806.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     806.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     806.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     808.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     808.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531     810.386         ntclkbufg_1      
 CLMA_58_161/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.246     810.632                          
 clock uncertainty                                      -0.350     810.282                          

 Setup time                                              0.029     810.311                          

 Data required time                                                810.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                810.311                          
 Data arrival time                                                 805.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.876                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     801.248 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.248         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     801.324 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     802.111         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101     802.212 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     803.290         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     803.290 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585     804.875         ntclkbufg_3      
 CLMA_78_172/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_78_172/Q0                    tco                   0.289     805.164 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.268     805.432         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_78_168/AD                                                            r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                 805.432         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.885%), Route: 0.268ns(48.115%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     801.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     801.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     803.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     803.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     805.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     805.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     806.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     806.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     806.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     806.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     808.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     808.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531     810.386         ntclkbufg_1      
 CLMA_78_168/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.246     810.632                          
 clock uncertainty                                      -0.350     810.282                          

 Setup time                                              0.029     810.311                          

 Data required time                                                810.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                810.311                          
 Data arrival time                                                 805.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.879                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1011.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1011.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    1011.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096    1012.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1013.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1013.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531    1014.613         ntclkbufg_3      
 CLMS_70_213/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_70_213/Q3                    tco                   0.221    1014.834 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    1014.918         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_70_212/AD                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1014.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1011.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1011.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1013.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1013.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    1015.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    1015.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    1016.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    1017.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1017.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1017.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1019.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1019.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585    1020.954         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246    1020.708                          
 clock uncertainty                                       0.350    1021.058                          

 Hold time                                               0.053    1021.111                          

 Data required time                                               1021.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1021.111                          
 Data arrival time                                                1014.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1011.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1011.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    1011.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096    1012.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1013.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1013.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531    1014.613         ntclkbufg_3      
 CLMA_78_224/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_78_224/Q3                    tco                   0.221    1014.834 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    1014.918         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_78_225/AD                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                1014.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1011.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1011.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1013.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1013.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    1015.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    1015.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    1016.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    1017.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1017.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1017.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1019.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1019.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585    1020.954         ntclkbufg_1      
 CLMS_78_225/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.246    1020.708                          
 clock uncertainty                                       0.350    1021.058                          

 Hold time                                               0.053    1021.111                          

 Data required time                                               1021.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1021.111                          
 Data arrival time                                                1014.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1011.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1011.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    1011.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096    1012.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1013.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1013.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531    1014.613         ntclkbufg_3      
 CLMA_66_152/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_66_152/Q3                    tco                   0.221    1014.834 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085    1014.919         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_66_153/AD                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                1014.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1011.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1011.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1013.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1013.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    1015.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    1015.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    1016.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    1017.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1017.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1017.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1019.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1019.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585    1020.954         ntclkbufg_1      
 CLMS_66_153/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.246    1020.708                          
 clock uncertainty                                       0.350    1021.058                          

 Hold time                                               0.053    1021.111                          

 Data required time                                               1021.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1021.111                          
 Data arrival time                                                1014.919                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.192                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.708       5.084         ntclkbufg_4      
 CLMA_230_321/CLK                                                          r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK

 CLMA_230_321/Q3                   tco                   0.288       5.372 r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/Q
                                   net (fanout=2)        0.490       5.862         ms72xx_ctl_inst1/data_out [0]
 CLMA_246_320/Y1                   td                    0.460       6.322 r       ms72xx_ctl_inst1/iic_dri/N461_19/gateop_perm/Z
                                   net (fanout=1)        0.731       7.053         ms72xx_ctl_inst1/iic_dri/_N90413
 CLMA_230_317/Y0                   td                    0.210       7.263 r       ms72xx_ctl_inst1/iic_dri/N461_20/gateop_perm/Z
                                   net (fanout=2)        0.795       8.058         ms72xx_ctl_inst1/_N84167
 CLMA_242_336/Y3                   td                    0.303       8.361 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/gateop_perm/Z
                                   net (fanout=1)        0.460       8.821         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90415
 CLMA_246_332/Y0                   td                    0.210       9.031 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.409       9.440         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMS_242_333/Y0                   td                    0.210       9.650 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.765      10.415         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
 CLMS_242_321/Y2                   td                    0.341      10.756 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.275      11.031         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
 CLMS_242_329/CE                                                           f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  11.031         Logic Levels: 6  
                                                                                   Logic: 2.022ns(34.000%), Route: 3.925ns(66.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.652     104.738         ntclkbufg_4      
 CLMS_242_329/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.310     105.048                          
 clock uncertainty                                      -0.150     104.898                          

 Setup time                                             -0.617     104.281                          

 Data required time                                                104.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.281                          
 Data arrival time                                                  11.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.250                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.708       5.084         ntclkbufg_4      
 CLMA_230_321/CLK                                                          r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK

 CLMA_230_321/Q3                   tco                   0.288       5.372 r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/Q
                                   net (fanout=2)        0.490       5.862         ms72xx_ctl_inst1/data_out [0]
 CLMA_246_320/Y1                   td                    0.460       6.322 r       ms72xx_ctl_inst1/iic_dri/N461_19/gateop_perm/Z
                                   net (fanout=1)        0.731       7.053         ms72xx_ctl_inst1/iic_dri/_N90413
 CLMA_230_317/Y0                   td                    0.210       7.263 r       ms72xx_ctl_inst1/iic_dri/N461_20/gateop_perm/Z
                                   net (fanout=2)        0.795       8.058         ms72xx_ctl_inst1/_N84167
 CLMA_242_336/Y3                   td                    0.303       8.361 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/gateop_perm/Z
                                   net (fanout=1)        0.460       8.821         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90415
 CLMA_246_332/Y0                   td                    0.210       9.031 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.409       9.440         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMS_242_333/Y0                   td                    0.210       9.650 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.765      10.415         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
 CLMS_242_321/Y2                   td                    0.341      10.756 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.275      11.031         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
 CLMS_242_329/CE                                                           f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  11.031         Logic Levels: 6  
                                                                                   Logic: 2.022ns(34.000%), Route: 3.925ns(66.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.652     104.738         ntclkbufg_4      
 CLMS_242_329/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.310     105.048                          
 clock uncertainty                                      -0.150     104.898                          

 Setup time                                             -0.617     104.281                          

 Data required time                                                104.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.281                          
 Data arrival time                                                  11.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.250                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.708       5.084         ntclkbufg_4      
 CLMA_250_324/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_324/Q2                   tco                   0.290       5.374 r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.453       5.827         ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt [7]
 CLMA_250_336/Y1                   td                    0.460       6.287 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_3/gateop_perm/Z
                                   net (fanout=5)        0.414       6.701         ms72xx_ctl_inst1/ms7200_ctl_inst/_N84050
 CLMA_246_332/Y1                   td                    0.304       7.005 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1872_5/gateop_perm/Z
                                   net (fanout=5)        0.411       7.416         ms72xx_ctl_inst1/ms7200_ctl_inst/_N84054
 CLMS_246_337/Y3                   td                    0.210       7.626 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1388/gateop_perm/Z
                                   net (fanout=4)        0.273       7.899         ms72xx_ctl_inst1/ms7200_ctl_inst/N1388
 CLMS_242_337/Y2                   td                    0.487       8.386 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1844_4/gateop_perm/Z
                                   net (fanout=5)        0.711       9.097         ms72xx_ctl_inst1/ms7200_ctl_inst/N1321
 CLMS_246_325/Y3                   td                    0.210       9.307 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1954_1_and[4]_1/gateop_perm/Z
                                   net (fanout=5)        0.412       9.719         ms72xx_ctl_inst1/ms7200_ctl_inst/_N83817
 CLMA_242_328/Y2                   td                    0.210       9.929 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.313      10.242         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [4]
 CLMS_242_337/Y1                   td                    0.304      10.546 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1797/gateop_perm/Z
                                   net (fanout=1)        0.498      11.044         ms72xx_ctl_inst1/ms7200_ctl_inst/N1797
 CLMS_242_321/A2                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/L2

 Data arrival time                                                  11.044         Logic Levels: 7  
                                                                                   Logic: 2.475ns(41.527%), Route: 3.485ns(58.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.652     104.738         ntclkbufg_4      
 CLMS_242_321/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.310     105.048                          
 clock uncertainty                                      -0.150     104.898                          

 Setup time                                             -0.388     104.510                          

 Data required time                                                104.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.510                          
 Data arrival time                                                  11.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.466                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADB0[9]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.652       4.738         ntclkbufg_4      
 CLMA_230_345/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_345/Q0                   tco                   0.226       4.964 r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.221       5.185         ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index [4]
 DRM_234_336/ADB0[9]                                                       r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADB0[9]

 Data arrival time                                                   5.185         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.559%), Route: 0.221ns(49.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.708       5.084         ntclkbufg_4      
 DRM_234_336/CLKB[0]                                                       r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Hold time                                               0.079       4.853                          

 Data required time                                                  4.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.853                          
 Data arrival time                                                   5.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/trans_byte[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/iic_dri/trans_byte[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.652       4.738         ntclkbufg_4      
 CLMA_242_300/CLK                                                          r       ms72xx_ctl_inst1/iic_dri/trans_byte[3]/opit_0_L5Q_perm/CLK

 CLMA_242_300/Q3                   tco                   0.221       4.959 f       ms72xx_ctl_inst1/iic_dri/trans_byte[3]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.087       5.046         ms72xx_ctl_inst1/iic_dri/trans_byte [3]
 CLMA_242_300/D4                                                           f       ms72xx_ctl_inst1/iic_dri/trans_byte[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.046         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.708       5.084         ntclkbufg_4      
 CLMA_242_300/CLK                                                          r       ms72xx_ctl_inst1/iic_dri/trans_byte[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.346       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.034       4.704                          

 Data required time                                                  4.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.704                          
 Data arrival time                                                   5.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[8]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.652       4.738         ntclkbufg_4      
 CLMA_230_341/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_341/Q3                   tco                   0.221       4.959 f       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.318       5.277         ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index [3]
 DRM_234_336/ADA0[8]                                                       f       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[8]

 Data arrival time                                                   5.277         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.002%), Route: 0.318ns(58.998%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.708       5.084         ntclkbufg_4      
 DRM_234_336/CLKA[0]                                                       r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Hold time                                               0.161       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_3_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  5.430
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.585       5.430         ntclkbufg_2      
 CLMS_186_229/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_186_229/Q2                   tco                   0.290       5.720 r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.829       6.549         u_hdmi_data_in_1/brightness_de
 CLMA_198_256/Y0                   td                    0.487       7.036 r       u_hdmi_data_in_1/image_contrast_inst/data_r[23]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.833       7.869         u_hdmi_data_in_1/brightness_data [23]
 CLMS_214_233/Y3                   td                    0.607       8.476 r       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.741       9.217         _N15             
 CLMS_202_245/Y1                   td                    0.212       9.429 r       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.410       9.839         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.477      10.316 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.316         u_hdmi_data_in_1/image_contrast_inst/_N12507
 CLMA_202_240/COUT                 td                    0.058      10.374 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.374         u_hdmi_data_in_1/image_contrast_inst/_N12509
 CLMA_202_244/Y1                   td                    0.498      10.872 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.741      11.613         u_hdmi_data_in_1/image_contrast_inst/_N19860
 CLMA_210_244/COUT                 td                    0.511      12.124 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.124         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMA_210_248/Y0                   td                    0.269      12.393 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.830      13.223         u_hdmi_data_in_1/image_contrast_inst/_N19871
 CLMS_198_249/AD                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.223         Logic Levels: 7  
                                                                                   Logic: 3.409ns(43.744%), Route: 4.384ns(56.256%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1003.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.531    1005.098         ntclkbufg_2      
 CLMS_198_249/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.296    1005.394                          
 clock uncertainty                                      -0.050    1005.344                          

 Setup time                                             -0.196    1005.148                          

 Data required time                                               1005.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.148                          
 Data arrival time                                                  13.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_3_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.219
  Launch Clock Delay      :  5.430
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.585       5.430         ntclkbufg_2      
 CLMS_186_229/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_186_229/Q2                   tco                   0.290       5.720 r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.829       6.549         u_hdmi_data_in_1/brightness_de
 CLMA_198_256/Y0                   td                    0.487       7.036 r       u_hdmi_data_in_1/image_contrast_inst/data_r[23]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.833       7.869         u_hdmi_data_in_1/brightness_data [23]
 CLMS_214_233/Y3                   td                    0.607       8.476 r       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.741       9.217         _N15             
 CLMS_202_245/Y1                   td                    0.212       9.429 r       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.410       9.839         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.477      10.316 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.316         u_hdmi_data_in_1/image_contrast_inst/_N12507
 CLMA_202_240/COUT                 td                    0.058      10.374 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.374         u_hdmi_data_in_1/image_contrast_inst/_N12509
 CLMA_202_244/Y1                   td                    0.498      10.872 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.741      11.613         u_hdmi_data_in_1/image_contrast_inst/_N19860
 CLMA_210_244/COUT                 td                    0.511      12.124 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.124         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMA_210_248/Y1                   td                    0.498      12.622 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.634      13.256         u_hdmi_data_in_1/image_contrast_inst/_N19872
 CLMA_198_252/BD                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.256         Logic Levels: 7  
                                                                                   Logic: 3.638ns(46.486%), Route: 4.188ns(53.514%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1003.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.652    1005.219         ntclkbufg_2      
 CLMA_198_252/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.278    1005.497                          
 clock uncertainty                                      -0.050    1005.447                          

 Setup time                                             -0.166    1005.281                          

 Data required time                                               1005.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.281                          
 Data arrival time                                                  13.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L3
Path Group  : top|pixclk_3_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  5.430
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.585       5.430         ntclkbufg_2      
 CLMS_186_229/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_186_229/Q2                   tco                   0.290       5.720 r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.829       6.549         u_hdmi_data_in_1/brightness_de
 CLMA_198_256/Y0                   td                    0.487       7.036 r       u_hdmi_data_in_1/image_contrast_inst/data_r[23]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.833       7.869         u_hdmi_data_in_1/brightness_data [23]
 CLMS_214_233/Y3                   td                    0.607       8.476 r       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.741       9.217         _N15             
 CLMS_202_245/Y1                   td                    0.212       9.429 r       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.410       9.839         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.477      10.316 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.316         u_hdmi_data_in_1/image_contrast_inst/_N12507
 CLMA_202_240/COUT                 td                    0.058      10.374 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.374         u_hdmi_data_in_1/image_contrast_inst/_N12509
 CLMA_202_244/Y1                   td                    0.498      10.872 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.741      11.613         u_hdmi_data_in_1/image_contrast_inst/_N19860
 CLMA_210_244/COUT                 td                    0.511      12.124 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.124         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
                                   td                    0.058      12.182 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.182         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [5]
 CLMA_210_248/Y2                   td                    0.271      12.453 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_6/gateop_perm/Y
                                   net (fanout=1)        0.450      12.903         u_hdmi_data_in_1/image_contrast_inst/_N19873
 CLMA_202_248/C3                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L3

 Data arrival time                                                  12.903         Logic Levels: 7  
                                                                                   Logic: 3.469ns(46.420%), Route: 4.004ns(53.580%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1003.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.531    1005.098         ntclkbufg_2      
 CLMA_202_248/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.296    1005.394                          
 clock uncertainty                                      -0.050    1005.344                          

 Setup time                                             -0.398    1004.946                          

 Data required time                                               1004.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.946                          
 Data arrival time                                                  12.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/u_video_scale_down/vout_dat[4]/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_brightness_inst/data_r[4]/opit_0_inv/D
Path Group  : top|pixclk_3_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.430
  Launch Clock Delay      :  5.098
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048       1.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.531       5.098         ntclkbufg_2      
 CLMS_174_233/CLK                                                          r       u_hdmi_data_in_4/u_video_scale_down/vout_dat[4]/opit_0_inv/CLK

 CLMS_174_233/Q0                   tco                   0.226       5.324 r       u_hdmi_data_in_4/u_video_scale_down/vout_dat[4]/opit_0_inv/Q
                                   net (fanout=3)        0.104       5.428         u_hdmi_data_in_4/vout_dat [4]
 CLMA_174_232/M0                                                           r       u_hdmi_data_in_4/image_brightness_inst/data_r[4]/opit_0_inv/D

 Data arrival time                                                   5.428         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.485%), Route: 0.104ns(31.515%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.585       5.430         ntclkbufg_2      
 CLMA_174_232/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/data_r[4]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.127                          
 clock uncertainty                                       0.000       5.127                          

 Hold time                                              -0.014       5.113                          

 Data required time                                                  5.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.113                          
 Data arrival time                                                   5.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m1/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_write_req_gen_m1/write_addr_index[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top|pixclk_3_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.553
  Launch Clock Delay      :  5.219
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048       1.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.652       5.219         ntclkbufg_2      
 CLMA_90_288/CLK                                                           r       hdmi_write_req_gen_m1/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_288/Q0                    tco                   0.222       5.441 f       hdmi_write_req_gen_m1/write_addr_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.089       5.530         ch1_write_addr_index[0]
 CLMA_90_288/B4                                                            f       hdmi_write_req_gen_m1/write_addr_index[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.530         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.708       5.553         ntclkbufg_2      
 CLMA_90_288/CLK                                                           r       hdmi_write_req_gen_m1/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m1/hdmi_vsync_d1/opit_0_inv/CLK
Endpoint    : hdmi_write_req_gen_m2/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : top|pixclk_3_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.553
  Launch Clock Delay      :  5.219
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048       1.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.652       5.219         ntclkbufg_2      
 CLMS_78_301/CLK                                                           r       hdmi_write_req_gen_m1/hdmi_vsync_d1/opit_0_inv/CLK

 CLMS_78_301/Q2                    tco                   0.224       5.443 f       hdmi_write_req_gen_m1/hdmi_vsync_d1/opit_0_inv/Q
                                   net (fanout=5)        0.090       5.533         hdmi_write_req_gen_m1/hdmi_vsync_d1
 CLMS_78_301/A4                                                            f       hdmi_write_req_gen_m2/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.533         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.338%), Route: 0.090ns(28.662%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.708       5.553         ntclkbufg_2      
 CLMS_78_301/CLK                                                           r       hdmi_write_req_gen_m2/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[32]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.708       5.080         ntclkbufg_0      
 APM_206_276/CLK                                                           r       N677_m1/gopapm/CLK

 APM_206_276/PO[0]                 tco                   2.612       7.692 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.692         _N10481          
 APM_206_288/PO[0]                 td                    1.736       9.428 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.428         _N320            
 APM_206_300/P[1]                  td                    1.811      11.239 f       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.860      12.099         N677[19]         
 CLMA_222_280/COUT                 td                    0.348      12.447 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.447         _N11162          
                                   td                    0.058      12.505 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.505         _N11164          
 CLMA_222_284/COUT                 td                    0.058      12.563 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.563         _N11166          
                                   td                    0.058      12.621 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.621         _N11168          
 CLMA_222_288/COUT                 td                    0.058      12.679 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.679         _N11170          
                                   td                    0.058      12.737 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.737         _N11172          
 CLMA_222_292/COUT                 td                    0.058      12.795 r       fft_abs[31]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.795         _N11174          
 CLMA_222_296/CIN                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  12.795         Logic Levels: 6  
                                                                                   Logic: 6.855ns(88.853%), Route: 0.860ns(11.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.652      12.428         ntclkbufg_0      
 CLMA_222_296/CLK                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.308      12.736                          
 clock uncertainty                                      -0.150      12.586                          

 Setup time                                             -0.170      12.416                          

 Data required time                                                 12.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.416                          
 Data arrival time                                                  12.795                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.379                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.708       5.080         ntclkbufg_0      
 APM_206_276/CLK                                                           r       N677_m1/gopapm/CLK

 APM_206_276/PO[0]                 tco                   2.612       7.692 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.692         _N10481          
 APM_206_288/PO[0]                 td                    1.736       9.428 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.428         _N320            
 APM_206_300/P[1]                  td                    1.811      11.239 f       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.860      12.099         N677[19]         
 CLMA_222_280/COUT                 td                    0.348      12.447 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.447         _N11162          
                                   td                    0.058      12.505 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.505         _N11164          
 CLMA_222_284/COUT                 td                    0.058      12.563 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.563         _N11166          
                                   td                    0.058      12.621 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.621         _N11168          
 CLMA_222_288/COUT                 td                    0.058      12.679 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.679         _N11170          
                                   td                    0.058      12.737 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.737         _N11172          
                                                                           r       fft_abs[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.737         Logic Levels: 5  
                                                                                   Logic: 6.797ns(88.768%), Route: 0.860ns(11.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.652      12.428         ntclkbufg_0      
 CLMA_222_292/CLK                                                          r       fft_abs[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      12.736                          
 clock uncertainty                                      -0.150      12.586                          

 Setup time                                             -0.167      12.419                          

 Data required time                                                 12.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.419                          
 Data arrival time                                                  12.737                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.318                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.708       5.080         ntclkbufg_0      
 APM_206_276/CLK                                                           r       N677_m1/gopapm/CLK

 APM_206_276/PO[0]                 tco                   2.612       7.692 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.692         _N10481          
 APM_206_288/PO[0]                 td                    1.736       9.428 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.428         _N320            
 APM_206_300/P[1]                  td                    1.811      11.239 f       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.860      12.099         N677[19]         
 CLMA_222_280/COUT                 td                    0.348      12.447 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.447         _N11162          
                                   td                    0.058      12.505 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.505         _N11164          
 CLMA_222_284/COUT                 td                    0.058      12.563 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.563         _N11166          
                                   td                    0.058      12.621 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.621         _N11168          
 CLMA_222_288/COUT                 td                    0.058      12.679 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.679         _N11170          
 CLMA_222_292/CIN                                                          r       fft_abs[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.679         Logic Levels: 5  
                                                                                   Logic: 6.739ns(88.683%), Route: 0.860ns(11.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.652      12.428         ntclkbufg_0      
 CLMA_222_292/CLK                                                          r       fft_abs[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      12.736                          
 clock uncertainty                                      -0.150      12.586                          

 Setup time                                             -0.170      12.416                          

 Data required time                                                 12.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.416                          
 Data arrival time                                                  12.679                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531       4.615         ntclkbufg_0      
 CLMA_198_184/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0/CLK

 CLMA_198_184/Q3                   tco                   0.221       4.836 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0/Q
                                   net (fanout=3)        0.086       4.922         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/shift_ram1_re_out [13]
 CLMS_198_185/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WD

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMS_198_185/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WCLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.380       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_38/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531       4.615         ntclkbufg_0      
 CLMA_198_140/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm/CLK

 CLMA_198_140/Q0                   tco                   0.222       4.837 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.922         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].im_out [15]
 CLMS_198_141/BD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_38/ram16x1d/WD

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMS_198_141/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_38/ram16x1d/WCLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.380       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[9]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531       4.615         ntclkbufg_0      
 CLMA_146_184/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[9]/opit_0/CLK

 CLMA_146_184/Q2                   tco                   0.224       4.839 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[9]/opit_0/Q
                                   net (fanout=1)        0.084       4.923         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_as_index [9]
 CLMS_146_185/CD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d/WD

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMS_146_185/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d/WCLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.380       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     117.654 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     119.239         ntclkbufg_8      
 CLMS_226_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_117/Q0                   tco                   0.289     119.528 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.599     120.127         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [7]
 CLMA_242_112/M3                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv/D

 Data arrival time                                                 120.127         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.545%), Route: 0.599ns(67.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     119.995         ntclkbufg_0      
 CLMA_242_112/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.079     120.030                          

 Data required time                                                120.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.030                          
 Data arrival time                                                 120.127                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     117.654 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     119.239         ntclkbufg_8      
 CLMS_226_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_117/Q2                   tco                   0.289     119.528 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.587     120.115         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [5]
 CLMS_242_117/M0                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv/D

 Data arrival time                                                 120.115         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.991%), Route: 0.587ns(67.009%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     119.995         ntclkbufg_0      
 CLMS_242_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.088     120.021                          

 Data required time                                                120.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.021                          
 Data arrival time                                                 120.115                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     117.654 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     119.239         ntclkbufg_8      
 CLMA_230_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_124/Q2                   tco                   0.290     119.529 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.591     120.120         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [8]
 CLMA_242_128/M0                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv/D

 Data arrival time                                                 120.120         Logic Levels: 0  
                                                                                   Logic: 0.290ns(32.917%), Route: 0.591ns(67.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     119.995         ntclkbufg_0      
 CLMA_242_128/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.079     120.030                          

 Data required time                                                120.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.030                          
 Data arrival time                                                 120.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMS_246_125/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/CLK

 CLMS_246_125/Q1                   tco                   0.224       4.837 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.202       5.039         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [11]
 CLMA_246_124/M1                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/D

 Data arrival time                                                   5.039         Logic Levels: 0  
                                                                                   Logic: 0.224ns(52.582%), Route: 0.202ns(47.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMA_246_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.024       4.819                          

 Data required time                                                  4.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.819                          
 Data arrival time                                                   5.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_230_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_124/Q0                   tco                   0.226       4.839 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.360       5.199         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [10]
 CLMA_242_128/M2                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/D

 Data arrival time                                                   5.199         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.567%), Route: 0.360ns(61.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMA_242_128/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.014       4.829                          

 Data required time                                                  4.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.829                          
 Data arrival time                                                   5.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_230_112/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_112/Q2                   tco                   0.224       4.837 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.367       5.204         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [0]
 CLMA_242_112/M2                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/D

 Data arrival time                                                   5.204         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.902%), Route: 0.367ns(62.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMA_242_112/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.024       4.819                          

 Data required time                                                  4.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.819                          
 Data arrival time                                                   5.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.385                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[16]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.585       4.961         ntclkbufg_6      
 DRM_234_128/CLKB[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_128/QB0[5]                tco                   2.307       7.268 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[5]
                                   net (fanout=1)        1.173       8.441         wav_display_m0/q [5]
 CLMA_230_181/COUT                 td                    0.502       8.943 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.943         wav_display_m0/N32.co [6]
 CLMA_230_185/Y0                   td                    0.147       9.090 f       wav_display_m0/N32.eq_4/gateop/Y
                                   net (fanout=3)        1.744      10.834         _N8              
 CLMA_202_284/A1                                                           f       wav_display_m0/v_data[16]/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.834         Logic Levels: 2  
                                                                                   Logic: 2.956ns(50.332%), Route: 2.917ns(49.668%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652      20.122         ntclkbufg_6      
 CLMA_202_284/CLK                                                          r       wav_display_m0/v_data[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290      20.412                          
 clock uncertainty                                      -0.150      20.262                          

 Setup time                                             -0.248      20.014                          

 Data required time                                                 20.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.014                          
 Data arrival time                                                  10.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.180                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fft_display_m0/v_data[0]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.708       5.084         ntclkbufg_6      
 DRM_234_272/CLKB[0]                                                       r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_272/QB0[3]                tco                   2.286       7.370 r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=1)        0.696       8.066         fft_display_m0/q [3]
                                   td                    0.477       8.543 f       fft_display_m0/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.543         fft_display_m0/N31.co [2]
 CLMS_222_277/COUT                 td                    0.058       8.601 r       fft_display_m0/N31.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.601         fft_display_m0/N31.co [6]
 CLMS_222_281/Y0                   td                    0.159       8.760 r       fft_display_m0/N31.lt_4/gateop/Y
                                   net (fanout=1)        1.062       9.822         _N0              
 CLMA_182_292/Y0                   td                    0.210      10.032 r       fft_display_m0/v_data[1]/opit_0_L5Q_perm/Z
                                   net (fanout=4)        0.565      10.597         fft_display_m0/N49
 CLMS_174_297/RS                                                           r       fft_display_m0/v_data[0]/opit_0/RS

 Data arrival time                                                  10.597         Logic Levels: 3  
                                                                                   Logic: 3.190ns(57.863%), Route: 2.323ns(42.137%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652      20.122         ntclkbufg_6      
 CLMS_174_297/CLK                                                          r       fft_display_m0/v_data[0]/opit_0/CLK
 clock pessimism                                         0.310      20.432                          
 clock uncertainty                                      -0.150      20.282                          

 Setup time                                             -0.376      19.906                          

 Data required time                                                 19.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.906                          
 Data arrival time                                                  10.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.309                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fft_display_m0/v_data[8]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.708       5.084         ntclkbufg_6      
 DRM_234_272/CLKB[0]                                                       r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_272/QB0[3]                tco                   2.286       7.370 r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=1)        0.696       8.066         fft_display_m0/q [3]
                                   td                    0.477       8.543 f       fft_display_m0/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.543         fft_display_m0/N31.co [2]
 CLMS_222_277/COUT                 td                    0.058       8.601 r       fft_display_m0/N31.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.601         fft_display_m0/N31.co [6]
 CLMS_222_281/Y0                   td                    0.159       8.760 r       fft_display_m0/N31.lt_4/gateop/Y
                                   net (fanout=1)        1.062       9.822         _N0              
 CLMA_182_292/Y0                   td                    0.210      10.032 r       fft_display_m0/v_data[1]/opit_0_L5Q_perm/Z
                                   net (fanout=4)        0.565      10.597         fft_display_m0/N49
 CLMS_174_297/RS                                                           r       fft_display_m0/v_data[8]/opit_0/RS

 Data arrival time                                                  10.597         Logic Levels: 3  
                                                                                   Logic: 3.190ns(57.863%), Route: 2.323ns(42.137%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652      20.122         ntclkbufg_6      
 CLMS_174_297/CLK                                                          r       fft_display_m0/v_data[8]/opit_0/CLK
 clock pessimism                                         0.310      20.432                          
 clock uncertainty                                      -0.150      20.282                          

 Setup time                                             -0.376      19.906                          

 Data required time                                                 19.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.906                          
 Data arrival time                                                  10.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.309                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/i_data_d1[0]/opit_0/CLK
Endpoint    : fft_display_m0/v_data[8]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652       4.738         ntclkbufg_6      
 CLMA_174_296/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/i_data_d1[0]/opit_0/CLK

 CLMA_174_296/Q0                   tco                   0.226       4.964 r       fft_display_m0/timing_gen_xy_m0/i_data_d1[0]/opit_0/Q
                                   net (fanout=2)        0.101       5.065         fft_display_m0/pos_data [0]
 CLMS_174_297/M0                                                           r       fft_display_m0/v_data[8]/opit_0/D

 Data arrival time                                                   5.065         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.708       5.084         ntclkbufg_6      
 CLMS_174_297/CLK                                                          r       fft_display_m0/v_data[8]/opit_0/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Hold time                                              -0.014       4.753                          

 Data required time                                                  4.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.753                          
 Data arrival time                                                   5.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_m0/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : grid_display_m0/v_data[0]/opit_0_MUX4TO1Q/S1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652       4.738         ntclkbufg_6      
 CLMS_202_285/CLK                                                          r       grid_display_m0/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_202_285/Q1                   tco                   0.224       4.962 f       grid_display_m0/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.086       5.048         grid_display_m0/pos_y [5]
 CLMA_202_284/C4                                                           f       grid_display_m0/v_data[0]/opit_0_MUX4TO1Q/S1

 Data arrival time                                                   5.048         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.708       5.084         ntclkbufg_6      
 CLMA_202_284/CLK                                                          r       grid_display_m0/v_data[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Hold time                                              -0.034       4.733                          

 Data required time                                                  4.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.733                          
 Data arrival time                                                   5.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/rdaddress[4]/opit_0_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[7]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.531       4.617         ntclkbufg_6      
 CLMA_230_136/CLK                                                          r       wav_display_m0/rdaddress[4]/opit_0_A2Q21/CLK

 CLMA_230_136/Q2                   tco                   0.228       4.845 r       wav_display_m0/rdaddress[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.220       5.065         wav_display_m0/rdaddress [3]
 DRM_234_128/ADB0[7]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[7]

 Data arrival time                                                   5.065         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.893%), Route: 0.220ns(49.107%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.585       4.961         ntclkbufg_6      
 DRM_234_128/CLKB[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.079       4.732                          

 Data required time                                                  4.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.732                          
 Data arrival time                                                   5.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[8]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.985
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.615       4.985         ntclkbufg_3      
 DRM_54_68/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_68/QB0[0]                  tco                   2.307       7.292 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.766      10.058         ch1_read_data[8] 
 CLMS_114_249/C0                                                           f       video_rect_read_data_m1/vout_data_r[8]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.058         Logic Levels: 0  
                                                                                   Logic: 2.307ns(45.476%), Route: 2.766ns(54.524%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531      12.693         ntclkbufg_3      
 CLMS_114_249/CLK                                                          r       video_rect_read_data_m1/vout_data_r[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      12.981                          
 clock uncertainty                                      -0.150      12.831                          

 Setup time                                             -0.200      12.631                          

 Data required time                                                 12.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.631                          
 Data arrival time                                                  10.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.573                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[14]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.991
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.621       4.991         ntclkbufg_3      
 DRM_54_88/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_88/QB0[0]                  tco                   2.307       7.298 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.594       9.892         ch1_read_data[14]
 CLMS_102_241/B1                                                           f       video_rect_read_data_m1/vout_data_r[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.892         Logic Levels: 0  
                                                                                   Logic: 2.307ns(47.072%), Route: 2.594ns(52.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531      12.693         ntclkbufg_3      
 CLMS_102_241/CLK                                                          r       video_rect_read_data_m1/vout_data_r[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      12.981                          
 clock uncertainty                                      -0.150      12.831                          

 Setup time                                             -0.221      12.610                          

 Data required time                                                 12.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.610                          
 Data arrival time                                                   9.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.718                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.991
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.621       4.991         ntclkbufg_3      
 DRM_54_88/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_88/QB0[1]                  tco                   2.307       7.298 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.583       9.881         ch1_read_data[15]
 CLMS_114_249/D1                                                           f       video_rect_read_data_m1/vout_data_r[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.881         Logic Levels: 0  
                                                                                   Logic: 2.307ns(47.178%), Route: 2.583ns(52.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531      12.693         ntclkbufg_3      
 CLMS_114_249/CLK                                                          r       video_rect_read_data_m1/vout_data_r[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      12.981                          
 clock uncertainty                                      -0.150      12.831                          

 Setup time                                             -0.220      12.611                          

 Data required time                                                 12.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.611                          
 Data arrival time                                                   9.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.730                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m2/pos_data_d0[12]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_m2/pos_data_d1[12]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531       4.613         ntclkbufg_3      
 CLMS_42_133/CLK                                                           r       video_rect_read_data_m2/pos_data_d0[12]/opit_0_inv/CLK

 CLMS_42_133/Q3                    tco                   0.221       4.834 f       video_rect_read_data_m2/pos_data_d0[12]/opit_0_inv/Q
                                   net (fanout=1)        0.086       4.920         video_rect_read_data_m2/pos_data_d0 [12]
 CLMS_42_133/AD                                                            f       video_rect_read_data_m2/pos_data_d1[12]/opit_0_inv/D

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMS_42_133/CLK                                                           r       video_rect_read_data_m2/pos_data_d1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m4/pos_de_d2/opit_0/CLK
Endpoint    : video_rect_read_data_m1/timing_gen_xy_m0/de_d0/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531       4.613         ntclkbufg_3      
 CLMA_110_245/CLK                                                          r       video_rect_read_data_m4/pos_de_d2/opit_0/CLK

 CLMA_110_245/Q0                   tco                   0.226       4.839 r       video_rect_read_data_m4/pos_de_d2/opit_0/Q
                                   net (fanout=1)        0.100       4.939         v4_de            
 CLMA_110_244/M0                                                           r       video_rect_read_data_m1/timing_gen_xy_m0/de_d0/opit_0/D

 Data arrival time                                                   4.939         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMA_110_244/CLK                                                          r       video_rect_read_data_m1/timing_gen_xy_m0/de_d0/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                              -0.014       4.628                          

 Data required time                                                  4.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.628                          
 Data arrival time                                                   4.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m3/vout_data_r[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652       4.734         ntclkbufg_3      
 CLMS_42_253/CLK                                                           r       video_rect_read_data_m3/vout_data_r[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_253/Q0                    tco                   0.226       4.960 r       video_rect_read_data_m3/vout_data_r[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.100       5.060         v3_data[2]       
 CLMA_42_252/M0                                                            r       video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[2]/opit_0/D

 Data arrival time                                                   5.060         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMA_42_252/CLK                                                           r       video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[2]/opit_0/CLK
 clock pessimism                                        -0.315       4.763                          
 clock uncertainty                                       0.000       4.763                          

 Hold time                                              -0.014       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.974  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585     220.954         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.287     221.241 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       2.283     223.524         frame_read_write_m2/read_fifo_aclr
 DRM_26_252/RSTB[0]                                                        f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 223.524         Logic Levels: 0  
                                                                                   Logic: 0.287ns(11.167%), Route: 2.283ns(88.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652     214.814         ntclkbufg_3      
 DRM_26_252/CLKB[0]                                                        r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     215.060                          
 clock uncertainty                                      -0.150     214.910                          

 Setup time                                             -0.029     214.881                          

 Data required time                                                214.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.881                          
 Data arrival time                                                 223.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.643                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.642
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585     220.954         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.287     221.241 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       2.025     223.266         frame_read_write_m2/read_fifo_aclr
 DRM_54_4/RSTB[0]                                                          f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 223.266         Logic Levels: 0  
                                                                                   Logic: 0.287ns(12.413%), Route: 2.025ns(87.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.560     214.722         ntclkbufg_3      
 DRM_54_4/CLKB[0]                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     214.968                          
 clock uncertainty                                      -0.150     214.818                          

 Setup time                                             -0.029     214.789                          

 Data required time                                                214.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.789                          
 Data arrival time                                                 223.266                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.477                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.642
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585     220.954         ntclkbufg_1      
 CLMS_94_209/CLK                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_94_209/Q2                    tco                   0.289     221.243 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=75)       1.898     223.141         frame_read_write_m1/read_fifo_aclr
 DRM_54_68/RSTB[0]                                                         f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 223.141         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.214%), Route: 1.898ns(86.786%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.560     214.722         ntclkbufg_3      
 DRM_54_68/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     214.968                          
 clock uncertainty                                      -0.150     214.818                          

 Setup time                                             -0.029     214.789                          

 Data required time                                                214.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.789                          
 Data arrival time                                                 223.141                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.352                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMA_74_148/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_74_148/Q2                    tco                   0.224      10.610 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      10.823         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMS_70_149/CD                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  10.823         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.259%), Route: 0.213ns(48.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMS_70_149/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                               0.053       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                  10.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.911                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMS_78_169/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_78_169/Q0                    tco                   0.226      10.612 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.215      10.827         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_74_172/M0                                                            r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  10.827         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMA_74_172/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.982                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMS_74_209/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_74_209/Q0                    tco                   0.226      10.612 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216      10.828         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMS_78_213/M0                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  10.828         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.131%), Route: 0.216ns(48.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMS_78_213/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 CLMA_230_205/CLK                                                          r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_230_205/Q3                   tco                   0.286       5.241 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.356       6.597         u_fifo_ctrl/fifo_wr_en
                                   td                    0.234       6.831 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.831         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12453
 CLMA_230_113/COUT                 td                    0.058       6.889 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.889         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12455
                                   td                    0.058       6.947 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.947         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12457
 CLMA_230_117/Y3                   td                    0.501       7.448 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.269       7.717         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [7]
 CLMS_226_117/Y3                   td                    0.210       7.927 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.600       8.527         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_230_116/COUT                 td                    0.507       9.034 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.034         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_230_120/Y1                   td                    0.498       9.532 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.630      10.162         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMS_246_125/A4                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.162         Logic Levels: 5  
                                                                                   Logic: 2.352ns(45.170%), Route: 2.855ns(54.830%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      31.653 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      33.184         ntclkbufg_8      
 CLMS_246_125/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Setup time                                             -0.121      33.201                          

 Data required time                                                 33.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.201                          
 Data arrival time                                                  10.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.039                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad9280_sample_m0/state_reg[0]/opit_0_inv/CE
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 CLMS_222_141/CLK                                                          r       ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_141/Q2                   tco                   0.290       5.245 r       ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.453       5.698         ad9280_sample_m0/wait_cnt [16]
 CLMA_226_148/Y0                   td                    0.490       6.188 f       ad9280_sample_m0/N93_17/gateop_perm/Z
                                   net (fanout=1)        0.396       6.584         ad9280_sample_m0/_N93741
 CLMA_226_140/Y3                   td                    0.468       7.052 r       ad9280_sample_m0/N93_23/gateop_perm/Z
                                   net (fanout=16)       0.414       7.466         ad9280_sample_m0/_N93747
 CLMA_230_144/Y3                   td                    0.315       7.781 f       ad9280_sample_m0/N121/gateop_perm/Z
                                   net (fanout=3)        0.394       8.175         ad9280_sample_m0/N121
 CLMA_226_140/CE                                                           f       ad9280_sample_m0/state_reg[0]/opit_0_inv/CE

 Data arrival time                                                   8.175         Logic Levels: 3  
                                                                                   Logic: 1.563ns(48.540%), Route: 1.657ns(51.460%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      31.653 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      33.184         ntclkbufg_8      
 CLMA_226_140/CLK                                                          r       ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK
 clock pessimism                                         0.306      33.490                          
 clock uncertainty                                      -0.150      33.340                          

 Setup time                                             -0.617      32.723                          

 Data required time                                                 32.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.723                          
 Data arrival time                                                   8.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.548                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 CLMS_222_141/CLK                                                          r       ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_141/Q2                   tco                   0.290       5.245 r       ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.453       5.698         ad9280_sample_m0/wait_cnt [16]
 CLMA_226_148/Y0                   td                    0.490       6.188 f       ad9280_sample_m0/N93_17/gateop_perm/Z
                                   net (fanout=1)        0.396       6.584         ad9280_sample_m0/_N93741
 CLMA_226_140/Y3                   td                    0.468       7.052 r       ad9280_sample_m0/N93_23/gateop_perm/Z
                                   net (fanout=16)       0.414       7.466         ad9280_sample_m0/_N93747
 CLMA_230_144/Y3                   td                    0.315       7.781 f       ad9280_sample_m0/N121/gateop_perm/Z
                                   net (fanout=3)        0.394       8.175         ad9280_sample_m0/N121
 CLMA_226_140/CE                                                           f       ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.175         Logic Levels: 3  
                                                                                   Logic: 1.563ns(48.540%), Route: 1.657ns(51.460%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      31.653 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      33.184         ntclkbufg_8      
 CLMA_226_140/CLK                                                          r       ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      33.490                          
 clock uncertainty                                      -0.150      33.340                          

 Setup time                                             -0.617      32.723                          

 Data required time                                                 32.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.723                          
 Data arrival time                                                   8.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_230_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_230_117/Q2                   tco                   0.224       4.837 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.216       5.053         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/wr_addr [6]
 DRM_234_108/ADA0[9]                                                       f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]

 Data arrival time                                                   5.053         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.909%), Route: 0.216ns(49.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 DRM_234_108/CLKA[0]                                                       r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.161       4.810                          

 Data required time                                                  4.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.810                          
 Data arrival time                                                   5.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_230_137/CLK                                                          r       ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_230_137/Q3                   tco                   0.221       4.834 f       ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.316       5.150         adc0_buf_addr[4] 
 DRM_234_128/ADA0[8]                                                       f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   5.150         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.155%), Route: 0.316ns(58.845%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 DRM_234_128/CLKA[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.161       4.810                          

 Data required time                                                  4.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.810                          
 Data arrival time                                                   5.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_230_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_117/Q0                   tco                   0.222       4.835 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.319       5.154         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/wr_addr [4]
 DRM_234_108/ADA0[7]                                                       f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]

 Data arrival time                                                   5.154         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.035%), Route: 0.319ns(58.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 DRM_234_108/CLKA[0]                                                       r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.161       4.810                          

 Data required time                                                  4.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.810                          
 Data arrival time                                                   5.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.360    3571.360 r                        
 P20                                                     0.000    3571.360 r       sys_clk (port)   
                                   net (fanout=1)        0.074    3571.434         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    3572.688 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3572.688         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    3572.764 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    3573.551         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101    3573.652 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    3574.730         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    3574.730 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708    3576.438         ntclkbufg_3      
 CLMA_186_284/CLK                                                          r       video_rect_read_data_m1/pos_vs_d2/opit_0/CLK

 CLMA_186_284/Q0                   tco                   0.289    3576.727 r       video_rect_read_data_m1/pos_vs_d2/opit_0/Q
                                   net (fanout=3)        0.123    3576.850         vs               
 CLMS_186_285/A1                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                3576.850         Logic Levels: 0  
                                                                                   Logic: 0.289ns(70.146%), Route: 0.123ns(29.854%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.375    3571.375 r                        
 P20                                                     0.000    3571.375 r       sys_clk (port)   
                                   net (fanout=1)        0.074    3571.449         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    3572.496 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3572.496         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    3572.544 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    3573.302         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096    3573.398 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    3574.457         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    3574.457 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.652    3576.109         ntclkbufg_8      
 CLMS_186_285/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.246    3576.355                          
 clock uncertainty                                      -0.150    3576.205                          

 Setup time                                             -0.231    3575.974                          

 Data required time                                               3575.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3575.974                          
 Data arrival time                                                3576.850                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.876                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.520   13485.520 r                        
 P20                                                     0.000   13485.520 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13485.594         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   13486.641 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13486.641         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   13486.689 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758   13487.447         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096   13487.543 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   13488.602         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000   13488.602 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652   13490.254         ntclkbufg_3      
 CLMA_186_284/CLK                                                          r       video_rect_read_data_m1/pos_vs_d2/opit_0/CLK

 CLMA_186_284/Q0                   tco                   0.222   13490.476 f       video_rect_read_data_m1/pos_vs_d2/opit_0/Q
                                   net (fanout=3)        0.085   13490.561         vs               
 CLMS_186_285/A1                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                               13490.561         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.512   13485.512 r                        
 P20                                                     0.000   13485.512 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13485.586         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   13486.840 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13486.840         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   13486.916 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787   13487.703         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101   13487.804 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078   13488.882         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000   13488.882 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.708   13490.590         ntclkbufg_8      
 CLMS_186_285/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.246   13490.344                          
 clock uncertainty                                       0.150   13490.494                          

 Hold time                                              -0.121   13490.373                          

 Data required time                                              13490.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13490.373                          
 Data arrival time                                               13490.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 P20                                                     0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.074     169.298         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     170.552 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.552         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     170.628 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     171.415         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107     171.522 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078     172.600         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000     172.600 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.708     174.308         ntclkbufg_6      
 CLMS_222_277/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMS_222_277/Q2                   tco                   0.290     174.598 r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.793     175.391         wave0_vs         
 CLMS_186_285/A4                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 175.391         Logic Levels: 0  
                                                                                   Logic: 0.290ns(26.777%), Route: 0.793ns(73.223%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 P20                                                     0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.074     171.500         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     172.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     172.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     172.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     173.353         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096     173.449 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     174.508         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     174.508 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.652     176.160         ntclkbufg_8      
 CLMS_186_285/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.264     176.424                          
 clock uncertainty                                      -0.150     176.274                          

 Setup time                                             -0.121     176.153                          

 Data required time                                                176.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                176.153                          
 Data arrival time                                                 175.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100     202.019 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059     203.078         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000     203.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652     204.730         ntclkbufg_6      
 CLMS_222_277/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMS_222_277/Q2                   tco                   0.224     204.954 f       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.643     205.597         wave0_vs         
 CLMS_186_285/A4                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 205.597         Logic Levels: 0  
                                                                                   Logic: 0.224ns(25.836%), Route: 0.643ns(74.164%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     203.367 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.708     205.075         ntclkbufg_8      
 CLMS_186_285/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.264     204.811                          
 clock uncertainty                                       0.150     204.961                          

 Hold time                                              -0.035     204.926                          

 Data required time                                                204.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.926                          
 Data arrival time                                                 205.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585      89.569         ntclkbufg_0      
 CLMA_242_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_124/Q2                   tco                   0.289      89.858 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.727      90.585         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [8]
 CLMA_230_129/M0                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/D

 Data arrival time                                                  90.585         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.445%), Route: 0.727ns(71.555%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      88.795 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      90.326         ntclkbufg_8      
 CLMA_230_129/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.088      90.352                          

 Data required time                                                 90.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.352                          
 Data arrival time                                                  90.585                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585      89.569         ntclkbufg_0      
 CLMA_242_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_124/Q1                   tco                   0.291      89.860 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.636      90.496         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [9]
 CLMA_230_124/M3                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv/D

 Data arrival time                                                  90.496         Logic Levels: 0  
                                                                                   Logic: 0.291ns(31.392%), Route: 0.636ns(68.608%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      88.795 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      90.326         ntclkbufg_8      
 CLMA_230_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.079      90.361                          

 Data required time                                                 90.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.361                          
 Data arrival time                                                  90.496                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585      89.569         ntclkbufg_0      
 CLMS_242_113/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_113/Q1                   tco                   0.291      89.860 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.621      90.481         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [1]
 CLMA_242_116/M3                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/D

 Data arrival time                                                  90.481         Logic Levels: 0  
                                                                                   Logic: 0.291ns(31.908%), Route: 0.621ns(68.092%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      88.795 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      90.326         ntclkbufg_8      
 CLMA_242_116/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.079      90.361                          

 Data required time                                                 90.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.361                          
 Data arrival time                                                  90.481                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     204.607         ntclkbufg_0      
 CLMA_226_112/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_112/Q2                   tco                   0.228     204.835 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.101     204.936         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [0]
 CLMS_226_113/M1                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv/D

 Data arrival time                                                 204.936         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.301%), Route: 0.101ns(30.699%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     203.367 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     204.952         ntclkbufg_8      
 CLMS_226_113/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                              -0.014     204.824                          

 Data required time                                                204.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.824                          
 Data arrival time                                                 204.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     204.607         ntclkbufg_0      
 CLMA_242_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_124/Q3                   tco                   0.226     204.833 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.227     205.060         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [10]
 CLMS_246_125/M1                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/D

 Data arrival time                                                 205.060         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.890%), Route: 0.227ns(50.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     203.367 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     204.952         ntclkbufg_8      
 CLMS_246_125/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                              -0.014     204.824                          

 Data required time                                                204.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.824                          
 Data arrival time                                                 205.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     204.607         ntclkbufg_0      
 CLMS_246_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_246_117/Q0                   tco                   0.222     204.829 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.382     205.211         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [4]
 CLMA_226_116/AD                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv/D

 Data arrival time                                                 205.211         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.755%), Route: 0.382ns(63.245%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     203.367 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     204.952         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                               0.053     204.891                          

 Data required time                                                204.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.891                          
 Data arrival time                                                 205.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.144
  Launch Clock Delay      :  5.466
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.758       3.758         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.758 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.466         ntclkbufg_5      
 CLMA_286_292/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_286_292/Q0                   tco                   0.287       5.753 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.486       7.239         u_CORES/u_jtag_hub/data_ctrl
 CLMA_254_340/B1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.239         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.187%), Route: 1.486ns(83.813%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.477      28.477         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.477 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667      30.144         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.298      30.442                          
 clock uncertainty                                      -0.050      30.392                          

 Setup time                                             -0.194      30.198                          

 Data required time                                                 30.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.198                          
 Data arrival time                                                   7.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.959                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.144
  Launch Clock Delay      :  5.466
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.758       3.758         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.758 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.466         ntclkbufg_5      
 CLMA_286_292/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_286_292/Q0                   tco                   0.287       5.753 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.323       7.076         u_CORES/u_jtag_hub/data_ctrl
 CLMA_254_340/A0                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/L0

 Data arrival time                                                   7.076         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.826%), Route: 1.323ns(82.174%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.477      28.477         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.477 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667      30.144         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.298      30.442                          
 clock uncertainty                                      -0.050      30.392                          

 Setup time                                             -0.174      30.218                          

 Data required time                                                 30.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.218                          
 Data arrival time                                                   7.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.144
  Launch Clock Delay      :  5.466
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.758       3.758         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.758 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.466         ntclkbufg_5      
 CLMA_286_292/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_286_292/Q0                   tco                   0.287       5.753 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.304       7.057         u_CORES/u_jtag_hub/data_ctrl
 CLMA_262_340/D0                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.057         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.039%), Route: 1.304ns(81.961%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.477      28.477         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.477 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667      30.144         ntclkbufg_5      
 CLMA_262_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.298      30.442                          
 clock uncertainty                                      -0.050      30.392                          

 Setup time                                             -0.166      30.226                          

 Data required time                                                 30.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.226                          
 Data arrival time                                                   7.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.466
  Launch Clock Delay      :  4.971
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.319       3.319         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652       4.971         ntclkbufg_5      
 CLMS_218_341/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_341/Q1                   tco                   0.224       5.195 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.281         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29]
 CLMA_218_340/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.281         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.758       3.758         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.758 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.466         ntclkbufg_5      
 CLMA_218_340/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.034       4.966                          

 Data required time                                                  4.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.966                          
 Data arrival time                                                   5.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.466
  Launch Clock Delay      :  4.971
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.319       3.319         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652       4.971         ntclkbufg_5      
 CLMA_262_348/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_348/Q0                   tco                   0.222       5.193 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.280         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6]
 CLMS_262_349/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.280         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.758       3.758         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.758 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.466         ntclkbufg_5      
 CLMS_262_349/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.035       4.965                          

 Data required time                                                  4.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.965                          
 Data arrival time                                                   5.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.466
  Launch Clock Delay      :  4.971
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.319       3.319         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652       4.971         ntclkbufg_5      
 CLMS_218_341/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_341/Q2                   tco                   0.224       5.195 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.087       5.282         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [89]
 CLMA_218_340/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.282         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.758       3.758         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.758 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.466         ntclkbufg_5      
 CLMA_218_340/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.035       4.965                          

 Data required time                                                  4.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.965                          
 Data arrival time                                                   5.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.971
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.808      28.808         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_250_341/Q0                   tco                   0.289      29.097 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.609      29.706         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_250_353/Y0                   td                    0.487      30.193 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.424      30.617         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_356/Y2                   td                    0.210      30.827 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.400      31.227         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_242_357/Y1                   td                    0.288      31.515 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.410      31.925         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMA_246_360/Y0                   td                    0.341      32.266 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.262      32.528         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMS_246_365/Y3                   td                    0.468      32.996 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[2]/gateop_perm/Z
                                   net (fanout=1)        0.549      33.545         u_CORES/u_debug_core_0/u_rd_addr_gen/_N491
 CLMA_250_364/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.545         Logic Levels: 5  
                                                                                   Logic: 2.083ns(43.973%), Route: 2.654ns(56.027%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.319      53.319         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652      54.971         ntclkbufg_5      
 CLMA_250_364/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.971                          
 clock uncertainty                                      -0.050      54.921                          

 Setup time                                             -0.121      54.800                          

 Data required time                                                 54.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.800                          
 Data arrival time                                                  33.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.971
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.808      28.808         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_250_341/Q0                   tco                   0.289      29.097 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.609      29.706         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_250_353/Y0                   td                    0.487      30.193 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.424      30.617         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_356/Y2                   td                    0.210      30.827 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.400      31.227         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_242_357/Y1                   td                    0.288      31.515 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.410      31.925         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMA_246_360/Y0                   td                    0.320      32.245 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.308      32.553         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMS_246_369/Y0                   td                    0.320      32.873 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.266      33.139         u_CORES/u_debug_core_0/u_rd_addr_gen/_N496
 CLMA_250_368/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.139         Logic Levels: 5  
                                                                                   Logic: 1.914ns(44.193%), Route: 2.417ns(55.807%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.319      53.319         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652      54.971         ntclkbufg_5      
 CLMA_250_368/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.971                          
 clock uncertainty                                      -0.050      54.921                          

 Setup time                                             -0.120      54.801                          

 Data required time                                                 54.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.801                          
 Data arrival time                                                  33.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.971
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.808      28.808         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_250_341/Q0                   tco                   0.289      29.097 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.609      29.706         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_250_353/Y0                   td                    0.487      30.193 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.424      30.617         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_356/Y2                   td                    0.210      30.827 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.400      31.227         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_242_357/Y1                   td                    0.288      31.515 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.410      31.925         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMA_246_360/Y0                   td                    0.320      32.245 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.558      32.803         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMA_250_368/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.803         Logic Levels: 4  
                                                                                   Logic: 1.594ns(39.900%), Route: 2.401ns(60.100%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.319      53.319         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652      54.971         ntclkbufg_5      
 CLMA_250_368/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.971                          
 clock uncertainty                                      -0.050      54.921                          

 Setup time                                             -0.121      54.800                          

 Data required time                                                 54.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.800                          
 Data arrival time                                                  32.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.466
  Launch Clock Delay      :  3.261
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.261      28.261         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_250_341/Q2                   tco                   0.224      28.485 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.220      28.705         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_246_340/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.705         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.450%), Route: 0.220ns(49.550%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.758       3.758         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.758 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.466         ntclkbufg_5      
 CLMA_246_340/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.466                          
 clock uncertainty                                       0.050       5.516                          

 Hold time                                               0.053       5.569                          

 Data required time                                                  5.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.569                          
 Data arrival time                                                  28.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.466
  Launch Clock Delay      :  3.261
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.261      28.261         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_250_341/Q3                   tco                   0.226      28.487 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.235      28.722         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_246_340/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  28.722         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.024%), Route: 0.235ns(50.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.758       3.758         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.758 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.466         ntclkbufg_5      
 CLMA_246_340/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.466                          
 clock uncertainty                                       0.050       5.516                          

 Hold time                                              -0.014       5.502                          

 Data required time                                                  5.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.502                          
 Data arrival time                                                  28.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.466
  Launch Clock Delay      :  3.261
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.261      28.261         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_250_341/Q1                   tco                   0.229      28.490 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.237      28.727         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_246_340/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  28.727         Logic Levels: 0  
                                                                                   Logic: 0.229ns(49.142%), Route: 0.237ns(50.858%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.758       3.758         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.758 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.466         ntclkbufg_5      
 CLMA_246_340/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.466                          
 clock uncertainty                                       0.050       5.516                          

 Hold time                                              -0.014       5.502                          

 Data required time                                                  5.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.502                          
 Data arrival time                                                  28.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.846      78.846         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.846 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.728      80.574         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_340/Q1                   tco                   0.289      80.863 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.571      81.434         u_CORES/conf_sel [0]
 CLMA_250_341/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.434         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.605%), Route: 0.571ns(66.395%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.261     128.261         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.261                          
 clock uncertainty                                      -0.050     128.211                          

 Setup time                                             -0.617     127.594                          

 Data required time                                                127.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.594                          
 Data arrival time                                                  81.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.846      78.846         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.846 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.728      80.574         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_340/Q1                   tco                   0.289      80.863 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.571      81.434         u_CORES/conf_sel [0]
 CLMA_250_341/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.434         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.605%), Route: 0.571ns(66.395%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.261     128.261         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.261                          
 clock uncertainty                                      -0.050     128.211                          

 Setup time                                             -0.617     127.594                          

 Data required time                                                127.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.594                          
 Data arrival time                                                  81.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.846      78.846         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.846 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.728      80.574         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_340/Q1                   tco                   0.289      80.863 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.571      81.434         u_CORES/conf_sel [0]
 CLMA_250_341/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.434         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.605%), Route: 0.571ns(66.395%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.261     128.261         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.261                          
 clock uncertainty                                      -0.050     128.211                          

 Setup time                                             -0.617     127.594                          

 Data required time                                                127.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.594                          
 Data arrival time                                                  81.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.110
  Launch Clock Delay      :  5.144
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.477     128.477         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.477 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667     130.144         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/CLK

 CLMA_254_340/Q0                   tco                   0.222     130.366 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.226     130.592         u_CORES/id_o [0] 
 CLMA_254_344/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.592         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.554%), Route: 0.226ns(50.446%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.110     129.110         u_CORES/capt_o   
 CLMA_254_344/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.110                          
 clock uncertainty                                       0.050     129.160                          

 Hold time                                              -0.024     129.136                          

 Data required time                                                129.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.136                          
 Data arrival time                                                 130.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.110
  Launch Clock Delay      :  5.144
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.477     128.477         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.477 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667     130.144         ntclkbufg_5      
 CLMA_262_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_340/Q2                   tco                   0.224     130.368 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.379     130.747         u_CORES/id_o [2] 
 CLMA_254_344/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.747         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.148%), Route: 0.379ns(62.852%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.110     129.110         u_CORES/capt_o   
 CLMA_254_344/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.110                          
 clock uncertainty                                       0.050     129.160                          

 Hold time                                               0.053     129.213                          

 Data required time                                                129.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.213                          
 Data arrival time                                                 130.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.534                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.110
  Launch Clock Delay      :  5.144
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.477     128.477         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.477 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667     130.144         ntclkbufg_5      
 CLMA_262_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_340/Q3                   tco                   0.221     130.365 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.372     130.737         u_CORES/id_o [4] 
 CLMA_254_344/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.737         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.268%), Route: 0.372ns(62.732%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.110     129.110         u_CORES/capt_o   
 CLMA_254_344/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.110                          
 clock uncertainty                                       0.050     129.160                          

 Hold time                                              -0.024     129.136                          

 Data required time                                                129.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.136                          
 Data arrival time                                                 130.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.189
  Launch Clock Delay      :  4.021
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.567       4.021         nt_sys_clk       
 CLMA_214_296/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_214_296/Q1                   tco                   0.289       4.310 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=195)      1.784       6.094         u_CORES/u_debug_core_0/resetn
 CLMS_262_357/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS

 Data arrival time                                                   6.094         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.941%), Route: 1.784ns(86.059%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.986      23.189         nt_sys_clk       
 CLMS_262_357/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK
 clock pessimism                                         0.251      23.440                          
 clock uncertainty                                      -0.050      23.390                          

 Recovery time                                          -0.617      22.773                          

 Data required time                                                 22.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.773                          
 Data arrival time                                                   6.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.189
  Launch Clock Delay      :  4.021
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.567       4.021         nt_sys_clk       
 CLMA_214_296/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_214_296/Q1                   tco                   0.289       4.310 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=195)      1.784       6.094         u_CORES/u_debug_core_0/resetn
 CLMA_262_356/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS

 Data arrival time                                                   6.094         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.941%), Route: 1.784ns(86.059%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.986      23.189         nt_sys_clk       
 CLMA_262_356/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK
 clock pessimism                                         0.251      23.440                          
 clock uncertainty                                      -0.050      23.390                          

 Recovery time                                          -0.617      22.773                          

 Data required time                                                 22.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.773                          
 Data arrival time                                                   6.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.189
  Launch Clock Delay      :  4.021
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.567       4.021         nt_sys_clk       
 CLMA_214_296/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_214_296/Q1                   tco                   0.289       4.310 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=195)      1.784       6.094         u_CORES/u_debug_core_0/resetn
 CLMA_262_356/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS

 Data arrival time                                                   6.094         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.941%), Route: 1.784ns(86.059%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.986      23.189         nt_sys_clk       
 CLMA_262_356/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK
 clock pessimism                                         0.251      23.440                          
 clock uncertainty                                      -0.050      23.390                          

 Recovery time                                          -0.617      22.773                          

 Data required time                                                 22.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.773                          
 Data arrival time                                                   6.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.679                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.295
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.092       3.295         nt_sys_clk       
 CLMA_186_304/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_186_304/Q1                   tco                   0.224       3.519 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=17)       0.322       3.841         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_186_309/RSCO                 td                    0.105       3.946 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.946         ntR1165          
 CLMS_186_317/RSCI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.946         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.538%), Route: 0.322ns(49.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.969       4.423         nt_sys_clk       
 CLMS_186_317/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.463       3.960                          
 clock uncertainty                                       0.000       3.960                          

 Removal time                                            0.000       3.960                          

 Data required time                                                  3.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.960                          
 Data arrival time                                                   3.946                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.014                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.295
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.092       3.295         nt_sys_clk       
 CLMA_186_304/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_186_304/Q1                   tco                   0.224       3.519 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=17)       0.322       3.841         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_186_309/RSCO                 td                    0.105       3.946 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.946         ntR1165          
 CLMS_186_317/RSCI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.946         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.538%), Route: 0.322ns(49.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.969       4.423         nt_sys_clk       
 CLMS_186_317/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.463       3.960                          
 clock uncertainty                                       0.000       3.960                          

 Removal time                                            0.000       3.960                          

 Data required time                                                  3.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.960                          
 Data arrival time                                                   3.946                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.014                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.204
  Launch Clock Delay      :  3.295
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.092       3.295         nt_sys_clk       
 CLMA_186_304/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_186_304/Q1                   tco                   0.224       3.519 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=17)       0.426       3.945         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_182_304/RSCO                 td                    0.105       4.050 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.050         ntR1160          
 CLMA_182_308/RSCI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.050         Logic Levels: 1  
                                                                                   Logic: 0.329ns(43.576%), Route: 0.426ns(56.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.750       4.204         nt_sys_clk       
 CLMA_182_308/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.953                          
 clock uncertainty                                       0.000       3.953                          

 Removal time                                            0.000       3.953                          

 Data required time                                                  3.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.953                          
 Data arrival time                                                   4.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.097                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_req/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_18_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_184/Q0                    tco                   0.289      11.243 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1013)     1.168      12.411         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_132/RSCO                  td                    0.147      12.558 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.558         ntR471           
 CLMA_38_136/RSCO                  td                    0.147      12.705 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_req/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.705         ntR470           
 CLMA_38_140/RSCO                  td                    0.147      12.852 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.852         ntR469           
 CLMA_38_144/RSCO                  td                    0.147      12.999 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.999         ntR468           
 CLMA_38_148/RSCO                  td                    0.147      13.146 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.146         ntR467           
 CLMA_38_152/RSCO                  td                    0.147      13.293 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.293         ntR466           
 CLMA_38_156/RSCO                  td                    0.147      13.440 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.440         ntR465           
 CLMA_38_160/RSCO                  td                    0.147      13.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.587         ntR464           
 CLMA_38_164/RSCO                  td                    0.147      13.734 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.734         ntR463           
 CLMA_38_168/RSCO                  td                    0.147      13.881 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.881         ntR462           
 CLMA_38_172/RSCO                  td                    0.147      14.028 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.028         ntR461           
 CLMA_38_176/RSCO                  td                    0.147      14.175 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.175         ntR460           
 CLMA_38_180/RSCO                  td                    0.147      14.322 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.322         ntR459           
 CLMA_38_184/RSCO                  td                    0.147      14.469 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.469         ntR458           
 CLMA_38_192/RSCO                  td                    0.147      14.616 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.616         ntR457           
 CLMA_38_196/RSCO                  td                    0.147      14.763 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[33]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.763         ntR456           
 CLMA_38_200/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_req/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.763         Logic Levels: 16 
                                                                                   Logic: 2.641ns(69.336%), Route: 1.168ns(30.664%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      20.386         ntclkbufg_1      
 CLMA_38_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  14.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.805                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_18_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_184/Q0                    tco                   0.289      11.243 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1013)     1.168      12.411         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_132/RSCO                  td                    0.147      12.558 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.558         ntR471           
 CLMA_38_136/RSCO                  td                    0.147      12.705 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_req/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.705         ntR470           
 CLMA_38_140/RSCO                  td                    0.147      12.852 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.852         ntR469           
 CLMA_38_144/RSCO                  td                    0.147      12.999 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.999         ntR468           
 CLMA_38_148/RSCO                  td                    0.147      13.146 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.146         ntR467           
 CLMA_38_152/RSCO                  td                    0.147      13.293 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.293         ntR466           
 CLMA_38_156/RSCO                  td                    0.147      13.440 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.440         ntR465           
 CLMA_38_160/RSCO                  td                    0.147      13.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.587         ntR464           
 CLMA_38_164/RSCO                  td                    0.147      13.734 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.734         ntR463           
 CLMA_38_168/RSCO                  td                    0.147      13.881 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.881         ntR462           
 CLMA_38_172/RSCO                  td                    0.147      14.028 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.028         ntR461           
 CLMA_38_176/RSCO                  td                    0.147      14.175 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.175         ntR460           
 CLMA_38_180/RSCO                  td                    0.147      14.322 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.322         ntR459           
 CLMA_38_184/RSCO                  td                    0.147      14.469 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.469         ntR458           
 CLMA_38_192/RSCO                  td                    0.147      14.616 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.616         ntR457           
 CLMA_38_196/RSCO                  td                    0.147      14.763 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[33]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.763         ntR456           
 CLMA_38_200/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.763         Logic Levels: 16 
                                                                                   Logic: 2.641ns(69.336%), Route: 1.168ns(30.664%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      20.386         ntclkbufg_1      
 CLMA_38_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  14.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.805                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_18_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_184/Q0                    tco                   0.289      11.243 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1013)     1.168      12.411         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_132/RSCO                  td                    0.147      12.558 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.558         ntR471           
 CLMA_38_136/RSCO                  td                    0.147      12.705 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_req/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.705         ntR470           
 CLMA_38_140/RSCO                  td                    0.147      12.852 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.852         ntR469           
 CLMA_38_144/RSCO                  td                    0.147      12.999 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.999         ntR468           
 CLMA_38_148/RSCO                  td                    0.147      13.146 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.146         ntR467           
 CLMA_38_152/RSCO                  td                    0.147      13.293 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.293         ntR466           
 CLMA_38_156/RSCO                  td                    0.147      13.440 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.440         ntR465           
 CLMA_38_160/RSCO                  td                    0.147      13.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.587         ntR464           
 CLMA_38_164/RSCO                  td                    0.147      13.734 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.734         ntR463           
 CLMA_38_168/RSCO                  td                    0.147      13.881 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.881         ntR462           
 CLMA_38_172/RSCO                  td                    0.147      14.028 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.028         ntR461           
 CLMA_38_176/RSCO                  td                    0.147      14.175 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.175         ntR460           
 CLMA_38_180/RSCO                  td                    0.147      14.322 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.322         ntR459           
 CLMA_38_184/RSCO                  td                    0.147      14.469 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.469         ntR458           
 CLMA_38_192/RSCO                  td                    0.147      14.616 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.616         ntR457           
 CLMA_38_196/RSCO                  td                    0.147      14.763 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[33]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.763         ntR456           
 CLMA_38_200/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.763         Logic Levels: 16 
                                                                                   Logic: 2.641ns(69.336%), Route: 1.168ns(30.664%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      20.386         ntclkbufg_1      
 CLMA_38_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  14.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.805                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMS_10_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_205/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.331      10.939         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_212/RSCO                  td                    0.105      11.044 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.044         ntR506           
 CLMA_10_216/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.044         Logic Levels: 1  
                                                                                   Logic: 0.327ns(49.696%), Route: 0.331ns(50.304%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_10_216/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMS_10_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_205/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.331      10.939         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_212/RSCO                  td                    0.105      11.044 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.044         ntR506           
 CLMA_10_216/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.044         Logic Levels: 1  
                                                                                   Logic: 0.327ns(49.696%), Route: 0.331ns(50.304%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_10_216/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMS_10_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_205/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.331      10.939         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_212/RSCO                  td                    0.105      11.044 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.044         ntR506           
 CLMA_10_216/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.044         Logic Levels: 1  
                                                                                   Logic: 0.327ns(49.696%), Route: 0.331ns(50.304%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_10_216/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 CLMA_230_165/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_230_165/Q3                   tco                   0.288       5.249 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.265       5.514         rstn_1ms[12]     
 CLMA_230_160/Y3                   td                    0.459       5.973 r       N770_10/gateop_perm/Z
                                   net (fanout=2)        0.554       6.527         _N90377          
 CLMA_230_160/Y0                   td                    0.493       7.020 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=2)        0.217       7.237         ms72xx_ctl_inst1/N0_rnmt
 CLMA_230_160/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.237         Logic Levels: 2  
                                                                                   Logic: 1.240ns(54.482%), Route: 1.036ns(45.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531     104.617         ntclkbufg_4      
 CLMA_230_160/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.315     104.932                          
 clock uncertainty                                      -0.150     104.782                          

 Recovery time                                          -0.617     104.165                          

 Data required time                                                104.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.165                          
 Data arrival time                                                   7.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.928                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       4.617         ntclkbufg_4      
 CLMA_230_169/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_169/Q1                   tco                   0.224       4.841 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.243       5.084         rstn_1ms[0]      
 CLMA_230_160/Y0                   td                    0.204       5.288 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=2)        0.180       5.468         ms72xx_ctl_inst1/N0_rnmt
 CLMA_230_160/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.468         Logic Levels: 1  
                                                                                   Logic: 0.428ns(50.294%), Route: 0.423ns(49.706%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 CLMA_230_160/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Removal time                                           -0.220       4.426                          

 Data required time                                                  4.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.426                          
 Data arrival time                                                   5.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.042                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585     220.954         ntclkbufg_1      
 CLMA_94_160/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_160/Q0                    tco                   0.287     221.241 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.291     222.532         frame_read_write_m3/read_fifo_aclr
 CLMS_66_221/RS                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                 222.532         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.188%), Route: 1.291ns(81.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531     214.693         ntclkbufg_3      
 CLMS_66_221/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246     214.939                          
 clock uncertainty                                      -0.150     214.789                          

 Recovery time                                          -0.617     214.172                          

 Data required time                                                214.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.172                          
 Data arrival time                                                 222.532                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.360                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585     220.954         ntclkbufg_1      
 CLMA_94_160/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_160/Q0                    tco                   0.287     221.241 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.263     222.504         frame_read_write_m3/read_fifo_aclr
 CLMA_78_224/RS                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                 222.504         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.516%), Route: 1.263ns(81.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531     214.693         ntclkbufg_3      
 CLMA_78_224/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246     214.939                          
 clock uncertainty                                      -0.150     214.789                          

 Recovery time                                          -0.617     214.172                          

 Data required time                                                214.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.172                          
 Data arrival time                                                 222.504                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.332                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585     220.954         ntclkbufg_1      
 CLMA_94_160/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_160/Q0                    tco                   0.287     221.241 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.238     222.479         frame_read_write_m3/read_fifo_aclr
 CLMA_70_220/RS                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                 222.479         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.820%), Route: 1.238ns(81.180%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531     214.693         ntclkbufg_3      
 CLMA_70_220/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246     214.939                          
 clock uncertainty                                      -0.150     214.789                          

 Recovery time                                          -0.617     214.172                          

 Data required time                                                214.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.172                          
 Data arrival time                                                 222.479                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.307                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.226      10.612 r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       0.665      11.277         frame_read_write_m2/read_fifo_aclr
 CLMS_70_149/RS                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.277         Logic Levels: 0  
                                                                                   Logic: 0.226ns(25.365%), Route: 0.665ns(74.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMS_70_149/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.226       4.633                          

 Data required time                                                  4.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.633                          
 Data arrival time                                                  11.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.644                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.226      10.612 r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       0.665      11.277         frame_read_write_m2/read_fifo_aclr
 CLMS_70_149/RS                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                  11.277         Logic Levels: 0  
                                                                                   Logic: 0.226ns(25.365%), Route: 0.665ns(74.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMS_70_149/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.226       4.633                          

 Data required time                                                  4.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.633                          
 Data arrival time                                                  11.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.644                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.531      10.386         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.226      10.612 r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       0.665      11.277         frame_read_write_m2/read_fifo_aclr
 CLMS_70_149/RS                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                  11.277         Logic Levels: 0  
                                                                                   Logic: 0.226ns(25.365%), Route: 0.665ns(74.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMS_70_149/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.226       4.633                          

 Data required time                                                  4.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.633                          
 Data arrival time                                                  11.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.644                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_174_305/Q1                   tco                   0.291       5.369 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.253       5.622         video_packet_send_m0/vs_pclk_d1
 CLMS_174_305/Y0                   td                    0.341       5.963 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.735       6.698         video_packet_send_m0/N5
 CLMA_162_288/RSCO                 td                    0.147       6.845 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.845         ntR1264          
 CLMA_162_292/RSCO                 td                    0.147       6.992 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.992         ntR1263          
 CLMA_162_296/RSCO                 td                    0.147       7.139 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=3)        0.000       7.139         ntR1262          
 CLMA_162_300/RSCO                 td                    0.147       7.286 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000       7.286         ntR1261          
 CLMA_162_304/RSCO                 td                    0.147       7.433 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       7.433         ntR1260          
 CLMA_162_308/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.433         Logic Levels: 6  
                                                                                   Logic: 1.367ns(58.047%), Route: 0.988ns(41.953%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652      12.814         ntclkbufg_3      
 CLMA_162_308/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      13.122                          
 clock uncertainty                                      -0.150      12.972                          

 Recovery time                                           0.000      12.972                          

 Data required time                                                 12.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.972                          
 Data arrival time                                                   7.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.539                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_174_305/Q1                   tco                   0.291       5.369 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.253       5.622         video_packet_send_m0/vs_pclk_d1
 CLMS_174_305/Y0                   td                    0.341       5.963 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.803       6.766         video_packet_send_m0/N5
 CLMA_154_289/RSCO                 td                    0.147       6.913 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.913         ntR1122          
 CLMA_154_293/RSCO                 td                    0.147       7.060 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.060         ntR1121          
 CLMA_154_297/RSCO                 td                    0.147       7.207 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.207         ntR1120          
 CLMA_154_301/RSCO                 td                    0.147       7.354 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.354         ntR1119          
 CLMA_154_305/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/RS

 Data arrival time                                                   7.354         Logic Levels: 5  
                                                                                   Logic: 1.220ns(53.603%), Route: 1.056ns(46.397%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652      12.814         ntclkbufg_3      
 CLMA_154_305/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.288      13.102                          
 clock uncertainty                                      -0.150      12.952                          

 Recovery time                                           0.000      12.952                          

 Data required time                                                 12.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.952                          
 Data arrival time                                                   7.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.598                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_174_305/Q1                   tco                   0.291       5.369 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.253       5.622         video_packet_send_m0/vs_pclk_d1
 CLMS_174_305/Y0                   td                    0.341       5.963 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.782       6.745         video_packet_send_m0/N5
 CLMA_154_288/RSCO                 td                    0.147       6.892 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.892         ntR1092          
 CLMA_154_292/RSCO                 td                    0.147       7.039 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.039         ntR1091          
 CLMA_154_296/RSCO                 td                    0.147       7.186 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.186         ntR1090          
 CLMA_154_300/RSCO                 td                    0.147       7.333 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.333         ntR1089          
 CLMA_154_304/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.333         Logic Levels: 5  
                                                                                   Logic: 1.220ns(54.102%), Route: 1.035ns(45.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652      12.814         ntclkbufg_3      
 CLMA_154_304/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288      13.102                          
 clock uncertainty                                      -0.150      12.952                          

 Recovery time                                           0.000      12.952                          

 Data required time                                                 12.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.952                          
 Data arrival time                                                   7.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.619                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652       4.734         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_305/Q2                   tco                   0.224       4.958 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.084       5.042         video_packet_send_m0/vs_pclk_d2
 CLMS_174_305/Y0                   td                    0.155       5.197 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.443       5.640         video_packet_send_m0/N5
 DRM_178_292/RSTA[0]                                                       f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.640         Logic Levels: 1  
                                                                                   Logic: 0.379ns(41.832%), Route: 0.527ns(58.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 DRM_178_292/CLKA[0]                                                       r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.308       4.770                          
 clock uncertainty                                       0.000       4.770                          

 Removal time                                           -0.046       4.724                          

 Data required time                                                  4.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.724                          
 Data arrival time                                                   5.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.916                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652       4.734         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_305/Q2                   tco                   0.224       4.958 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.084       5.042         video_packet_send_m0/vs_pclk_d2
 CLMS_174_305/Y0                   td                    0.155       5.197 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.476       5.673         video_packet_send_m0/N5
 DRM_178_316/RSTA[0]                                                       f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.673         Logic Levels: 1  
                                                                                   Logic: 0.379ns(40.362%), Route: 0.560ns(59.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 DRM_178_316/CLKA[0]                                                       r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.308       4.770                          
 clock uncertainty                                       0.000       4.770                          

 Removal time                                           -0.046       4.724                          

 Data required time                                                  4.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.724                          
 Data arrival time                                                   5.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.949                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652       4.734         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_305/Q2                   tco                   0.224       4.958 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.084       5.042         video_packet_send_m0/vs_pclk_d2
 CLMS_174_305/Y0                   td                    0.162       5.204 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.446       5.650         video_packet_send_m0/N5
 CLMA_166_300/RSCO                 td                    0.105       5.755 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.755         ntR1259          
 CLMA_166_304/RSCI                                                         r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.755         Logic Levels: 2  
                                                                                   Logic: 0.491ns(48.090%), Route: 0.530ns(51.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMA_166_304/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       4.770                          
 clock uncertainty                                       0.000       4.770                          

 Removal time                                            0.000       4.770                          

 Data required time                                                  4.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.770                          
 Data arrival time                                                   5.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.985                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMS_50_157/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_50_157/Q0                    tco                   0.289      11.243 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     0.596      11.839         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMS_34_153/Y1                    td                    0.197      12.036 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.487      14.523         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.662 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.662         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.565 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.661         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.661         Logic Levels: 3  
                                                                                   Logic: 4.528ns(58.752%), Route: 3.179ns(41.248%)
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.585      10.954         ntclkbufg_1      
 CLMA_30_224/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_30_224/Q0                    tco                   0.287      11.241 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=4)        0.906      12.147         nt_ddr_init_done 
 IOL_7_213/DO                      td                    0.139      12.286 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.286         ddr_init_done_obuf/ntO
 IOBS_LR_0_212/PAD                 td                    3.995      16.281 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.056      16.337         ddr_init_done    
 M5                                                                        f       ddr_init_done (port)

 Data arrival time                                                  16.337         Logic Levels: 2  
                                                                                   Logic: 4.421ns(82.129%), Route: 0.962ns(17.871%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.708      11.077         ntclkbufg_1      
 CLMA_18_260/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_18_260/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.573      11.937         nt_heart_beat_led
 IOL_7_258/DO                      td                    0.139      12.076 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.076         heart_beat_led_obuf/ntO
 IOBS_LR_0_257/PAD                 td                    3.995      16.071 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.081      16.152         heart_beat_led   
 H1                                                                        f       heart_beat_led (port)

 Data arrival time                                                  16.152         Logic Levels: 2  
                                                                                   Logic: 4.421ns(87.113%), Route: 0.654ns(12.887%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.552       0.615 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.615         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.461       1.076 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.424       1.500         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_261/Y0                    td                    0.232       1.732 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.084       1.816         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N93318
 CLMA_10_260/A1                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.816         Logic Levels: 3  
                                                                                   Logic: 1.245ns(68.557%), Route: 0.571ns(31.443%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[27] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F2                                                      0.000       0.000 f       mem_dq[27] (port)
                                   net (fanout=1)        0.091       0.091         nt_mem_dq[27]    
 IOBS_LR_0_268/DIN                 td                    0.552       0.643 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.643         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_7_269/RX_DATA_DD              td                    0.461       1.104 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.411       1.515         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [3]
 CLMA_10_268/Y1                    td                    0.156       1.671 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.235       1.906         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N93317
 CLMA_10_260/A2                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.906         Logic Levels: 3  
                                                                                   Logic: 1.169ns(61.333%), Route: 0.737ns(38.667%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[18] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J3                                                      0.000       0.000 f       mem_dq[18] (port)
                                   net (fanout=1)        0.083       0.083         nt_mem_dq[18]    
 IOBS_LR_0_240/DIN                 td                    0.552       0.635 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.635         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_7_241/RX_DATA_DD              td                    0.461       1.096 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.406       1.502         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [2]
 CLMA_10_236/Y1                    td                    0.194       1.696 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.213       1.909         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N93260
 CLMS_10_241/C0                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.909         Logic Levels: 3  
                                                                                   Logic: 1.207ns(63.227%), Route: 0.702ns(36.773%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_234_356/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_234_356/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.380       10.000          0.620           High Pulse Width  CLMS_22_193/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_205/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_78_205/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_70_185/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_234_336/CLKA[0]     ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_336/CLKA[0]     ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_336/CLKB[0]     ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pixclk_3_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_178_68/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_178_68/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_178_88/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.946       3.846           1.900           High Pulse Width  CLMS_222_257/CLK        u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.946       3.846           1.900           Low Pulse Width   CLMS_222_257/CLK        u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.946       3.846           1.900           High Pulse Width  CLMS_222_257/CLK        u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.794       7.692           0.898           High Pulse Width  DRM_234_272/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.794       7.692           0.898           Low Pulse Width   DRM_234_272/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.794       7.692           0.898           Low Pulse Width   DRM_234_128/CLKB[0]     wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.142       4.040           0.898           High Pulse Width  DRM_26_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 3.142       4.040           0.898           Low Pulse Width   DRM_26_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 3.142       4.040           0.898           High Pulse Width  DRM_54_232/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.387      14.285          0.898           High Pulse Width  DRM_234_108/CLKA[0]     u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 13.387      14.285          0.898           High Pulse Width  DRM_234_128/CLKA[0]     wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 13.388      14.286          0.898           Low Pulse Width   DRM_234_108/CLKA[0]     u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_234_356/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_234_356/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.380      25.000          0.620           Low Pulse Width   CLMS_222_353/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_250_341/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_250_341/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_250_341/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMS_14_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_193/Q3                    tco                   0.220       3.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.543       5.130         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.281 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.443       6.724         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_22_192/Y2                    td                    0.150       6.874 f       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.376       7.250         _N16345          
                                   td                    0.365       7.615 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.615         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11545
 CLMS_18_185/COUT                  td                    0.044       7.659 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.659         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11547
                                   td                    0.044       7.703 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.703         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11549
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.703         Logic Levels: 3  
                                                                                   Logic: 0.974ns(22.463%), Route: 3.362ns(77.537%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMS_18_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.467                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMS_14_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_193/Q3                    tco                   0.220       3.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.543       5.130         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.281 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.443       6.724         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_22_192/Y2                    td                    0.150       6.874 f       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.376       7.250         _N16345          
                                   td                    0.365       7.615 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.615         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11545
 CLMS_18_185/COUT                  td                    0.044       7.659 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.659         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11547
 CLMS_18_193/CIN                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.659         Logic Levels: 3  
                                                                                   Logic: 0.930ns(21.668%), Route: 3.362ns(78.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMS_18_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   7.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.507                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMS_14_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_193/Q3                    tco                   0.220       3.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.543       5.130         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.281 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.443       6.724         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_22_192/Y2                    td                    0.150       6.874 f       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.376       7.250         _N16345          
                                   td                    0.353       7.603 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.603         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11545
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.603         Logic Levels: 2  
                                                                                   Logic: 0.874ns(20.633%), Route: 3.362ns(79.367%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMS_18_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  2.224
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.349       2.224         nt_sys_clk       
 CLMA_254_368/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK

 CLMA_254_368/Q1                   tco                   0.184       2.408 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.201       2.609         u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6]
 CLMA_250_369/A1                                                           r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.609         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.965       2.996         nt_sys_clk       
 CLMA_250_369/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.156       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Hold time                                              -0.093       2.747                          

 Data required time                                                  2.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.747                          
 Data arrival time                                                   2.609                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  2.224
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.349       2.224         nt_sys_clk       
 CLMA_254_368/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK

 CLMA_254_368/Q2                   tco                   0.183       2.407 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.140       2.547         u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7]
 CLMA_250_369/C3                                                           r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.547         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.656%), Route: 0.140ns(43.344%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.965       2.996         nt_sys_clk       
 CLMA_250_369/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.156       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Hold time                                              -0.199       2.641                          

 Data required time                                                  2.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.641                          
 Data arrival time                                                   2.547                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.599  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  2.241
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.366       2.241         nt_sys_clk       
 CLMA_262_368/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_368/Q1                   tco                   0.184       2.425 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.316       2.741         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5]
 CLMA_250_369/B4                                                           r       u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.741         Logic Levels: 0  
                                                                                   Logic: 0.184ns(36.800%), Route: 0.316ns(63.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.965       2.996         nt_sys_clk       
 CLMA_250_369/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.156       2.840                          
 clock uncertainty                                       0.000       2.840                          

 Hold time                                              -0.038       2.802                          

 Data required time                                                  2.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.802                          
 Data arrival time                                                   2.741                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_30_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_193/Q1                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.382       7.341         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_34_176/Y3                    td                    0.358       7.699 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.375       8.074         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.442 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.442         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_34_181/Y3                    td                    0.387       8.829 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.161       8.990         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_181/COUT                  td                    0.391       9.381 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.381         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11555
 CLMA_30_185/Y0                    td                    0.206       9.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.380       9.967         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_34_200/Y2                    td                    0.150      10.117 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.985      11.102         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19537
 CLMA_10_128/Y3                    td                    0.360      11.462 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.640      12.102         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19595
 CLMS_14_173/A1                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  12.102         Logic Levels: 6  
                                                                                   Logic: 2.443ns(45.527%), Route: 2.923ns(54.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895      16.387         ntclkbufg_1      
 CLMS_14_173/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.191      16.176                          

 Data required time                                                 16.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.176                          
 Data arrival time                                                  12.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.074                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_30_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_193/Q1                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.382       7.341         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_34_176/Y3                    td                    0.358       7.699 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.375       8.074         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.442 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.442         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_34_181/Y3                    td                    0.387       8.829 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.161       8.990         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_181/COUT                  td                    0.391       9.381 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.381         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11555
 CLMA_30_185/Y0                    td                    0.206       9.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.380       9.967         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_34_200/Y2                    td                    0.150      10.117 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.985      11.102         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19537
 CLMA_10_128/Y3                    td                    0.360      11.462 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.649      12.111         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19595
 CLMS_14_173/B1                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  12.111         Logic Levels: 6  
                                                                                   Logic: 2.443ns(45.451%), Route: 2.932ns(54.549%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895      16.387         ntclkbufg_1      
 CLMS_14_173/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.170      16.197                          

 Data required time                                                 16.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.197                          
 Data arrival time                                                  12.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.086                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_30_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_193/Q1                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.382       7.341         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_34_176/Y3                    td                    0.358       7.699 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.375       8.074         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.442 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.442         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_34_181/Y3                    td                    0.387       8.829 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.161       8.990         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_181/COUT                  td                    0.391       9.381 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.381         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11555
 CLMA_30_185/Y0                    td                    0.206       9.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.380       9.967         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMA_34_200/Y2                    td                    0.150      10.117 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.976      11.093         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19537
 CLMA_14_128/Y3                    td                    0.360      11.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[8]/gateop/F
                                   net (fanout=2)        0.633      12.086         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19594
 CLMS_18_169/A0                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  12.086         Logic Levels: 6  
                                                                                   Logic: 2.443ns(45.664%), Route: 2.907ns(54.336%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895      16.387         ntclkbufg_1      
 CLMS_18_169/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.154      16.213                          

 Data required time                                                 16.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.213                          
 Data arrival time                                                  12.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.127                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMA_70_184/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_184/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.134       6.700         I_ips_ddr_top/u_ipsxb_ddrc_top/dcd_wr_cmd [0]
 CLMS_70_185/AD                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WD

 Data arrival time                                                   6.700         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.188%), Route: 0.134ns(42.812%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMS_70_185/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.700                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.195                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMS_74_149/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_74_149/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.158       6.724         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_74_145/M3                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM3

 Data arrival time                                                   6.724         Logic Levels: 0  
                                                                                   Logic: 0.179ns(53.116%), Route: 0.158ns(46.884%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMS_74_145/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.724                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMS_74_149/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_74_149/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.158       6.724         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_74_145/M3                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3

 Data arrival time                                                   6.724         Logic Levels: 0  
                                                                                   Logic: 0.179ns(53.116%), Route: 0.158ns(46.884%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMS_74_145/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.724                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     800.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.855         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     800.913 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     801.391         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079     801.470 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     802.084         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     802.084 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925     803.009         ntclkbufg_3      
 CLMA_74_184/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_74_184/Q1                    tco                   0.223     803.232 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.162     803.394         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [12]
 CLMS_74_185/M1                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                 803.394         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.922%), Route: 0.162ns(42.078%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     800.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     800.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     802.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     802.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     803.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     803.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     804.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     804.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     804.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     804.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     805.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     805.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895     806.387         ntclkbufg_1      
 CLMS_74_185/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                         0.152     806.539                          
 clock uncertainty                                      -0.350     806.189                          

 Setup time                                             -0.068     806.121                          

 Data required time                                                806.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                806.121                          
 Data arrival time                                                 803.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.727                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m2/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     800.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.855         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     800.913 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     801.391         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079     801.470 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     802.084         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     802.084 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925     803.009         ntclkbufg_3      
 CLMS_102_245/CLK                                                          r       video_rect_read_data_m2/read_req/opit_0_inv_L5Q_perm/CLK

 CLMS_102_245/Q2                   tco                   0.223     803.232 f       video_rect_read_data_m2/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.082     803.314         ch2_read_req     
 CLMA_102_244/M1                                                           f       frame_read_write_m2/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 803.314         Logic Levels: 0  
                                                                                   Logic: 0.223ns(73.115%), Route: 0.082ns(26.885%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     800.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     800.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     802.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     802.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     803.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     803.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     804.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     804.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     804.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     804.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     805.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     805.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895     806.387         ntclkbufg_1      
 CLMA_102_244/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.152     806.539                          
 clock uncertainty                                      -0.350     806.189                          

 Setup time                                             -0.068     806.121                          

 Data required time                                                806.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                806.121                          
 Data arrival time                                                 803.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     800.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.855         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     800.913 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     801.391         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079     801.470 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     802.084         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     802.084 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925     803.009         ntclkbufg_3      
 CLMS_62_161/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_62_161/Q2                    tco                   0.223     803.232 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.174     803.406         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_58_161/AD                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                 803.406         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     800.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     800.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     802.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     802.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     803.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     803.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     804.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     804.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     804.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     804.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     805.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     805.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895     806.387         ntclkbufg_1      
 CLMA_58_161/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.152     806.539                          
 clock uncertainty                                      -0.350     806.189                          

 Setup time                                              0.024     806.213                          

 Data required time                                                806.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                806.213                          
 Data arrival time                                                 803.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1010.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1010.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    1011.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074    1011.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1011.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1011.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895    1012.882         ntclkbufg_3      
 CLMA_78_224/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_78_224/Q3                    tco                   0.178    1013.060 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    1013.118         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_78_225/AD                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                1013.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1010.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1010.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1012.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1012.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    1013.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    1013.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    1014.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    1014.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1014.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1014.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1015.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1015.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925    1016.736         ntclkbufg_1      
 CLMS_78_225/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.152    1016.584                          
 clock uncertainty                                       0.350    1016.934                          

 Hold time                                               0.040    1016.974                          

 Data required time                                               1016.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1016.974                          
 Data arrival time                                                1013.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.856                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1010.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1010.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    1011.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074    1011.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1011.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1011.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895    1012.882         ntclkbufg_3      
 CLMA_66_152/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_66_152/Q3                    tco                   0.178    1013.060 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.059    1013.119         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_66_153/AD                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                1013.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1010.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1010.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1012.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1012.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    1013.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    1013.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    1014.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    1014.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1014.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1014.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1015.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1015.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925    1016.736         ntclkbufg_1      
 CLMS_66_153/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.152    1016.584                          
 clock uncertainty                                       0.350    1016.934                          

 Hold time                                               0.040    1016.974                          

 Data required time                                               1016.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1016.974                          
 Data arrival time                                                1013.119                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.855                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1010.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1010.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    1011.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074    1011.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1011.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1011.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895    1012.882         ntclkbufg_3      
 CLMA_74_168/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_74_168/Q2                    tco                   0.180    1013.062 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    1013.120         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_74_169/CD                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1013.120         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1010.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1010.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1012.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1012.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    1013.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    1013.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    1014.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    1014.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1014.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1014.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1015.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1015.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925    1016.736         ntclkbufg_1      
 CLMS_74_169/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152    1016.584                          
 clock uncertainty                                       0.350    1016.934                          

 Hold time                                               0.040    1016.974                          

 Data required time                                               1016.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1016.974                          
 Data arrival time                                                1013.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.854                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.037       3.205         ntclkbufg_4      
 CLMA_230_321/CLK                                                          r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK

 CLMA_230_321/Q3                   tco                   0.222       3.427 r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/Q
                                   net (fanout=2)        0.302       3.729         ms72xx_ctl_inst1/data_out [0]
 CLMA_246_320/Y1                   td                    0.359       4.088 f       ms72xx_ctl_inst1/iic_dri/N461_19/gateop_perm/Z
                                   net (fanout=1)        0.474       4.562         ms72xx_ctl_inst1/iic_dri/_N90413
 CLMA_230_317/Y0                   td                    0.150       4.712 f       ms72xx_ctl_inst1/iic_dri/N461_20/gateop_perm/Z
                                   net (fanout=2)        0.517       5.229         ms72xx_ctl_inst1/_N84167
 CLMA_242_336/Y3                   td                    0.243       5.472 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/gateop_perm/Z
                                   net (fanout=1)        0.284       5.756         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90415
 CLMA_246_332/Y0                   td                    0.150       5.906 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.260       6.166         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMS_242_333/Y0                   td                    0.150       6.316 f       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.501       6.817         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
 CLMS_242_321/Y2                   td                    0.264       7.081 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.183       7.264         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
 CLMS_242_329/CE                                                           f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   7.264         Logic Levels: 6  
                                                                                   Logic: 1.538ns(37.891%), Route: 2.521ns(62.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.005     102.996         ntclkbufg_4      
 CLMS_242_329/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.190     103.186                          
 clock uncertainty                                      -0.150     103.036                          

 Setup time                                             -0.476     102.560                          

 Data required time                                                102.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.560                          
 Data arrival time                                                   7.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.296                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.037       3.205         ntclkbufg_4      
 CLMA_230_321/CLK                                                          r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK

 CLMA_230_321/Q3                   tco                   0.222       3.427 r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/Q
                                   net (fanout=2)        0.302       3.729         ms72xx_ctl_inst1/data_out [0]
 CLMA_246_320/Y1                   td                    0.359       4.088 f       ms72xx_ctl_inst1/iic_dri/N461_19/gateop_perm/Z
                                   net (fanout=1)        0.474       4.562         ms72xx_ctl_inst1/iic_dri/_N90413
 CLMA_230_317/Y0                   td                    0.150       4.712 f       ms72xx_ctl_inst1/iic_dri/N461_20/gateop_perm/Z
                                   net (fanout=2)        0.517       5.229         ms72xx_ctl_inst1/_N84167
 CLMA_242_336/Y3                   td                    0.243       5.472 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/gateop_perm/Z
                                   net (fanout=1)        0.284       5.756         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90415
 CLMA_246_332/Y0                   td                    0.150       5.906 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.260       6.166         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMS_242_333/Y0                   td                    0.150       6.316 f       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.501       6.817         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
 CLMS_242_321/Y2                   td                    0.264       7.081 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.183       7.264         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
 CLMS_242_329/CE                                                           f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   7.264         Logic Levels: 6  
                                                                                   Logic: 1.538ns(37.891%), Route: 2.521ns(62.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.005     102.996         ntclkbufg_4      
 CLMS_242_329/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.190     103.186                          
 clock uncertainty                                      -0.150     103.036                          

 Setup time                                             -0.476     102.560                          

 Data required time                                                102.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.560                          
 Data arrival time                                                   7.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.296                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.037       3.205         ntclkbufg_4      
 CLMA_250_324/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_324/Q2                   tco                   0.223       3.428 f       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.281       3.709         ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt [7]
 CLMA_250_336/Y1                   td                    0.359       4.068 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_3/gateop_perm/Z
                                   net (fanout=5)        0.264       4.332         ms72xx_ctl_inst1/ms7200_ctl_inst/_N84050
 CLMA_246_332/Y1                   td                    0.244       4.576 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N1872_5/gateop_perm/Z
                                   net (fanout=5)        0.262       4.838         ms72xx_ctl_inst1/ms7200_ctl_inst/_N84054
 CLMS_246_337/Y3                   td                    0.162       5.000 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1388/gateop_perm/Z
                                   net (fanout=4)        0.165       5.165         ms72xx_ctl_inst1/ms7200_ctl_inst/N1388
 CLMS_242_337/Y2                   td                    0.381       5.546 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N1844_4/gateop_perm/Z
                                   net (fanout=5)        0.464       6.010         ms72xx_ctl_inst1/ms7200_ctl_inst/N1321
 CLMS_246_325/Y3                   td                    0.162       6.172 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1954_1_and[4]_1/gateop_perm/Z
                                   net (fanout=5)        0.248       6.420         ms72xx_ctl_inst1/ms7200_ctl_inst/_N83817
 CLMA_242_328/Y2                   td                    0.162       6.582 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.191       6.773         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [4]
 CLMS_242_337/Y1                   td                    0.244       7.017 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N1797/gateop_perm/Z
                                   net (fanout=1)        0.300       7.317         ms72xx_ctl_inst1/ms7200_ctl_inst/N1797
 CLMS_242_321/A2                                                           f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/L2

 Data arrival time                                                   7.317         Logic Levels: 7  
                                                                                   Logic: 1.937ns(47.106%), Route: 2.175ns(52.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.005     102.996         ntclkbufg_4      
 CLMS_242_321/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190     103.186                          
 clock uncertainty                                      -0.150     103.036                          

 Setup time                                             -0.305     102.731                          

 Data required time                                                102.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.731                          
 Data arrival time                                                   7.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.414                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.005       2.996         ntclkbufg_4      
 CLMS_222_301/CLK                                                          r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_222_301/Q2                   tco                   0.183       3.179 r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.236       3.415         ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index [2]
 DRM_234_292/ADA0[7]                                                       r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.415         Logic Levels: 0  
                                                                                   Logic: 0.183ns(43.675%), Route: 0.236ns(56.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.037       3.205         ntclkbufg_4      
 DRM_234_292/CLKA[0]                                                       r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.166       3.181                          

 Data required time                                                  3.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.181                          
 Data arrival time                                                   3.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[8]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.005       2.996         ntclkbufg_4      
 CLMA_230_341/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_341/Q3                   tco                   0.182       3.178 r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.199       3.377         ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index [3]
 DRM_234_336/ADA0[8]                                                       r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[8]

 Data arrival time                                                   3.377         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.037       3.205         ntclkbufg_4      
 DRM_234_336/CLKA[0]                                                       r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[12]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.005       2.996         ntclkbufg_4      
 CLMA_230_345/CLK                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[7]/opit_0_inv_A2Q21/CLK

 CLMA_230_345/Q3                   tco                   0.182       3.178 r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.199       3.377         ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index [7]
 DRM_234_336/ADA0[12]                                                      r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[12]

 Data arrival time                                                   3.377         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.037       3.205         ntclkbufg_4      
 DRM_234_336/CLKA[0]                                                       r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_3_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.168
  Launch Clock Delay      :  3.370
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      0.925       3.370         ntclkbufg_2      
 CLMS_186_229/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_186_229/Q2                   tco                   0.223       3.593 f       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.541       4.134         u_hdmi_data_in_1/brightness_de
 CLMA_198_256/Y0                   td                    0.380       4.514 f       u_hdmi_data_in_1/image_contrast_inst/data_r[23]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.558       5.072         u_hdmi_data_in_1/brightness_data [23]
 CLMS_214_233/Y3                   td                    0.468       5.540 r       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.445       5.985         _N15             
 CLMS_202_245/Y1                   td                    0.151       6.136 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.264       6.400         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.368       6.768 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.768         u_hdmi_data_in_1/image_contrast_inst/_N12507
 CLMA_202_240/COUT                 td                    0.044       6.812 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.812         u_hdmi_data_in_1/image_contrast_inst/_N12509
 CLMA_202_244/Y1                   td                    0.366       7.178 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.487       7.665         u_hdmi_data_in_1/image_contrast_inst/_N19860
 CLMA_210_244/COUT                 td                    0.394       8.059 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.059         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMA_210_248/Y0                   td                    0.206       8.265 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.514       8.779         u_hdmi_data_in_1/image_contrast_inst/_N19871
 CLMS_198_249/AD                                                           f       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   8.779         Logic Levels: 7  
                                                                                   Logic: 2.600ns(48.068%), Route: 2.809ns(51.932%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1002.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      0.895    1003.168         ntclkbufg_2      
 CLMS_198_249/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.183    1003.351                          
 clock uncertainty                                      -0.050    1003.301                          

 Setup time                                             -0.151    1003.150                          

 Data required time                                               1003.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.150                          
 Data arrival time                                                   8.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.371                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L3
Path Group  : top|pixclk_3_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.168
  Launch Clock Delay      :  3.370
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      0.925       3.370         ntclkbufg_2      
 CLMS_186_229/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_186_229/Q2                   tco                   0.223       3.593 f       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.541       4.134         u_hdmi_data_in_1/brightness_de
 CLMA_198_256/Y0                   td                    0.380       4.514 f       u_hdmi_data_in_1/image_contrast_inst/data_r[23]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.558       5.072         u_hdmi_data_in_1/brightness_data [23]
 CLMS_214_233/Y3                   td                    0.468       5.540 r       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.445       5.985         _N15             
 CLMS_202_245/Y1                   td                    0.151       6.136 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.264       6.400         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.368       6.768 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.768         u_hdmi_data_in_1/image_contrast_inst/_N12507
 CLMA_202_240/COUT                 td                    0.044       6.812 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.812         u_hdmi_data_in_1/image_contrast_inst/_N12509
 CLMA_202_244/Y1                   td                    0.366       7.178 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.487       7.665         u_hdmi_data_in_1/image_contrast_inst/_N19860
 CLMA_210_244/COUT                 td                    0.394       8.059 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.059         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
                                   td                    0.044       8.103 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.103         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [5]
 CLMA_210_248/Y2                   td                    0.202       8.305 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_6/gateop_perm/Y
                                   net (fanout=1)        0.290       8.595         u_hdmi_data_in_1/image_contrast_inst/_N19873
 CLMA_202_248/C3                                                           f       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L3

 Data arrival time                                                   8.595         Logic Levels: 7  
                                                                                   Logic: 2.640ns(50.526%), Route: 2.585ns(49.474%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1002.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      0.895    1003.168         ntclkbufg_2      
 CLMA_202_248/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.183    1003.351                          
 clock uncertainty                                      -0.050    1003.301                          

 Setup time                                             -0.308    1002.993                          

 Data required time                                               1002.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.993                          
 Data arrival time                                                   8.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_3_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  3.370
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      0.925       3.370         ntclkbufg_2      
 CLMS_186_229/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_186_229/Q2                   tco                   0.223       3.593 f       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.541       4.134         u_hdmi_data_in_1/brightness_de
 CLMA_198_256/Y0                   td                    0.380       4.514 f       u_hdmi_data_in_1/image_contrast_inst/data_r[23]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.558       5.072         u_hdmi_data_in_1/brightness_data [23]
 CLMS_214_233/Y3                   td                    0.468       5.540 r       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.445       5.985         _N15             
 CLMS_202_245/Y1                   td                    0.151       6.136 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.264       6.400         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.368       6.768 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.768         u_hdmi_data_in_1/image_contrast_inst/_N12507
 CLMA_202_240/COUT                 td                    0.044       6.812 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.812         u_hdmi_data_in_1/image_contrast_inst/_N12509
 CLMA_202_244/Y1                   td                    0.366       7.178 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.487       7.665         u_hdmi_data_in_1/image_contrast_inst/_N19860
 CLMA_210_244/COUT                 td                    0.394       8.059 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.059         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMA_210_248/Y1                   td                    0.383       8.442 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.390       8.832         u_hdmi_data_in_1/image_contrast_inst/_N19872
 CLMA_198_252/BD                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   8.832         Logic Levels: 7  
                                                                                   Logic: 2.777ns(50.842%), Route: 2.685ns(49.158%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1002.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.005    1003.278         ntclkbufg_2      
 CLMA_198_252/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.172    1003.450                          
 clock uncertainty                                      -0.050    1003.400                          

 Setup time                                             -0.127    1003.273                          

 Data required time                                               1003.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.273                          
 Data arrival time                                                   8.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.441                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : top|pixclk_3_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.482
  Launch Clock Delay      :  3.168
  Clock Pessimism Removal :  -0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038       0.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      0.895       3.168         ntclkbufg_2      
 CLMA_66_248/CLK                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_66_248/Q0                    tco                   0.182       3.350 r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.321       3.671         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4]
 DRM_82_252/ADA0[5]                                                        r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   3.671         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.183%), Route: 0.321ns(63.817%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.037       3.482         ntclkbufg_2      
 DRM_82_252/CLKA[0]                                                        r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.172       3.310                          
 clock uncertainty                                       0.000       3.310                          

 Hold time                                               0.127       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   3.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/u_video_scale_down/vout_dat[4]/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_brightness_inst/data_r[4]/opit_0_inv/D
Path Group  : top|pixclk_3_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.370
  Launch Clock Delay      :  3.168
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038       0.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      0.895       3.168         ntclkbufg_2      
 CLMS_174_233/CLK                                                          r       u_hdmi_data_in_4/u_video_scale_down/vout_dat[4]/opit_0_inv/CLK

 CLMS_174_233/Q0                   tco                   0.182       3.350 r       u_hdmi_data_in_4/u_video_scale_down/vout_dat[4]/opit_0_inv/Q
                                   net (fanout=3)        0.064       3.414         u_hdmi_data_in_4/vout_dat [4]
 CLMA_174_232/M0                                                           r       u_hdmi_data_in_4/image_brightness_inst/data_r[4]/opit_0_inv/D

 Data arrival time                                                   3.414         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      0.925       3.370         ntclkbufg_2      
 CLMA_174_232/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/data_r[4]/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.183                          
 clock uncertainty                                       0.000       3.183                          

 Hold time                                              -0.011       3.172                          

 Data required time                                                  3.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.172                          
 Data arrival time                                                   3.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m1/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_write_req_gen_m1/write_addr_index[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top|pixclk_3_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.482
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038       0.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.005       3.278         ntclkbufg_2      
 CLMA_90_288/CLK                                                           r       hdmi_write_req_gen_m1/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_288/Q0                    tco                   0.179       3.457 f       hdmi_write_req_gen_m1/write_addr_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.063       3.520         ch1_write_addr_index[0]
 CLMA_90_288/B4                                                            f       hdmi_write_req_gen_m1/write_addr_index[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.520         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=819)      1.037       3.482         ntclkbufg_2      
 CLMA_90_288/CLK                                                           r       hdmi_write_req_gen_m1/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.279                          
 clock uncertainty                                       0.000       3.279                          

 Hold time                                              -0.029       3.250                          

 Data required time                                                  3.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.250                          
 Data arrival time                                                   3.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[32]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.037       3.211         ntclkbufg_0      
 APM_206_276/CLK                                                           r       N677_m1/gopapm/CLK

 APM_206_276/PO[0]                 tco                   2.016       5.227 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.227         _N10481          
 APM_206_288/PO[0]                 td                    1.339       6.566 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.566         _N320            
 APM_206_300/P[1]                  td                    1.398       7.964 f       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.579       8.543         N677[19]         
 CLMA_222_280/COUT                 td                    0.268       8.811 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.811         _N11162          
                                   td                    0.044       8.855 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.855         _N11164          
 CLMA_222_284/COUT                 td                    0.044       8.899 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.899         _N11166          
                                   td                    0.044       8.943 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.943         _N11168          
 CLMA_222_288/COUT                 td                    0.044       8.987 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.987         _N11170          
                                   td                    0.044       9.031 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.031         _N11172          
 CLMA_222_292/COUT                 td                    0.044       9.075 r       fft_abs[31]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.075         _N11174          
 CLMA_222_296/CIN                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   9.075         Logic Levels: 6  
                                                                                   Logic: 5.285ns(90.126%), Route: 0.579ns(9.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.005      10.694         ntclkbufg_0      
 CLMA_222_296/CLK                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.190      10.884                          
 clock uncertainty                                      -0.150      10.734                          

 Setup time                                             -0.132      10.602                          

 Data required time                                                 10.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.602                          
 Data arrival time                                                   9.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.527                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.037       3.211         ntclkbufg_0      
 APM_206_276/CLK                                                           r       N677_m1/gopapm/CLK

 APM_206_276/PO[0]                 tco                   2.016       5.227 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.227         _N10481          
 APM_206_288/PO[0]                 td                    1.339       6.566 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.566         _N320            
 APM_206_300/P[1]                  td                    1.398       7.964 f       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.579       8.543         N677[19]         
 CLMA_222_280/COUT                 td                    0.268       8.811 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.811         _N11162          
                                   td                    0.044       8.855 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.855         _N11164          
 CLMA_222_284/COUT                 td                    0.044       8.899 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.899         _N11166          
                                   td                    0.044       8.943 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.943         _N11168          
 CLMA_222_288/COUT                 td                    0.044       8.987 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.987         _N11170          
                                   td                    0.044       9.031 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.031         _N11172          
                                                                           r       fft_abs[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.031         Logic Levels: 5  
                                                                                   Logic: 5.241ns(90.052%), Route: 0.579ns(9.948%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.005      10.694         ntclkbufg_0      
 CLMA_222_292/CLK                                                          r       fft_abs[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      10.884                          
 clock uncertainty                                      -0.150      10.734                          

 Setup time                                             -0.128      10.606                          

 Data required time                                                 10.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.606                          
 Data arrival time                                                   9.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.575                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.037       3.211         ntclkbufg_0      
 APM_206_276/CLK                                                           r       N677_m1/gopapm/CLK

 APM_206_276/PO[0]                 tco                   2.016       5.227 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.227         _N10481          
 APM_206_288/PO[0]                 td                    1.339       6.566 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.566         _N320            
 APM_206_300/P[1]                  td                    1.398       7.964 f       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.579       8.543         N677[19]         
 CLMA_222_280/COUT                 td                    0.268       8.811 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.811         _N11162          
                                   td                    0.044       8.855 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.855         _N11164          
 CLMA_222_284/COUT                 td                    0.044       8.899 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.899         _N11166          
                                   td                    0.044       8.943 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.943         _N11168          
 CLMA_222_288/COUT                 td                    0.044       8.987 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.987         _N11170          
 CLMA_222_292/CIN                                                          r       fft_abs[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.987         Logic Levels: 5  
                                                                                   Logic: 5.197ns(89.976%), Route: 0.579ns(10.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.005      10.694         ntclkbufg_0      
 CLMA_222_292/CLK                                                          r       fft_abs[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      10.884                          
 clock uncertainty                                      -0.150      10.734                          

 Setup time                                             -0.132      10.602                          

 Data required time                                                 10.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.602                          
 Data arrival time                                                   8.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.615                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895       2.892         ntclkbufg_0      
 CLMA_198_184/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0/CLK

 CLMA_198_184/Q3                   tco                   0.178       3.070 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[13]/opit_0/Q
                                   net (fanout=3)        0.059       3.129         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/shift_ram1_re_out [13]
 CLMS_198_185/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WD

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMS_198_185/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WCLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                               0.293       3.200                          

 Data required time                                                  3.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.200                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[9]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895       2.892         ntclkbufg_0      
 CLMA_146_184/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[9]/opit_0/CLK

 CLMA_146_184/Q2                   tco                   0.180       3.072 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[9]/opit_0/Q
                                   net (fanout=1)        0.058       3.130         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_as_index [9]
 CLMS_146_185/CD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d/WD

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMS_146_185/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_9/ram16x1d/WCLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                               0.293       3.200                          

 Data required time                                                  3.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.200                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_38/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895       2.892         ntclkbufg_0      
 CLMA_198_140/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm/CLK

 CLMA_198_140/Q0                   tco                   0.179       3.071 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[15]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.130         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].im_out [15]
 CLMS_198_141/BD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_38/ram16x1d/WD

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMS_198_141/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_38/ram16x1d/WCLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                               0.293       3.200                          

 Data required time                                                  3.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.200                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     116.448 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     117.373         ntclkbufg_8      
 CLMS_226_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_117/Q2                   tco                   0.223     117.596 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.397     117.993         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [5]
 CLMS_242_117/M0                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv/D

 Data arrival time                                                 117.993         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.968%), Route: 0.397ns(64.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     118.272         ntclkbufg_0      
 CLMS_242_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 117.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     116.448 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     117.373         ntclkbufg_8      
 CLMS_226_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_117/Q0                   tco                   0.221     117.594 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.399     117.993         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [7]
 CLMA_242_112/M3                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv/D

 Data arrival time                                                 117.993         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.645%), Route: 0.399ns(64.355%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     118.272         ntclkbufg_0      
 CLMA_242_112/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 117.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     116.448 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     117.373         ntclkbufg_8      
 CLMA_230_112/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_112/Q0                   tco                   0.221     117.594 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.390     117.984         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [3]
 CLMS_242_113/M1                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/D

 Data arrival time                                                 117.984         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.170%), Route: 0.390ns(63.830%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     118.272         ntclkbufg_0      
 CLMS_242_113/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 117.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMS_246_125/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/CLK

 CLMS_246_125/Q1                   tco                   0.184       3.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.131       3.197         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [11]
 CLMA_246_124/M1                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/D

 Data arrival time                                                   3.197         Logic Levels: 0  
                                                                                   Logic: 0.184ns(58.413%), Route: 0.131ns(41.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMA_246_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMA_230_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_124/Q0                   tco                   0.182       3.064 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.227       3.291         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [10]
 CLMA_242_128/M2                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/D

 Data arrival time                                                   3.291         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.499%), Route: 0.227ns(55.501%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMA_242_128/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMA_230_112/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_112/Q2                   tco                   0.183       3.065 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.237       3.302         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [0]
 CLMA_242_112/M2                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/D

 Data arrival time                                                   3.302         Logic Levels: 0  
                                                                                   Logic: 0.183ns(43.571%), Route: 0.237ns(56.429%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMA_242_112/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[16]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.925       3.093         ntclkbufg_6      
 DRM_234_128/CLKB[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_128/QB0[5]                tco                   1.780       4.873 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[5]
                                   net (fanout=1)        0.798       5.671         wav_display_m0/q [5]
 CLMA_230_181/COUT                 td                    0.387       6.058 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.058         wav_display_m0/N32.co [6]
 CLMA_230_185/Y0                   td                    0.113       6.171 f       wav_display_m0/N32.eq_4/gateop/Y
                                   net (fanout=3)        1.194       7.365         _N8              
 CLMA_202_284/A1                                                           f       wav_display_m0/v_data[16]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.365         Logic Levels: 2  
                                                                                   Logic: 2.280ns(53.371%), Route: 1.992ns(46.629%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005      18.380         ntclkbufg_6      
 CLMA_202_284/CLK                                                          r       wav_display_m0/v_data[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      18.557                          
 clock uncertainty                                      -0.150      18.407                          

 Setup time                                             -0.191      18.216                          

 Data required time                                                 18.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.216                          
 Data arrival time                                                   7.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.851                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.925       3.093         ntclkbufg_6      
 DRM_234_128/CLKB[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_128/QB0[5]                tco                   1.780       4.873 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[5]
                                   net (fanout=1)        0.798       5.671         wav_display_m0/q [5]
 CLMA_230_181/COUT                 td                    0.387       6.058 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.058         wav_display_m0/N32.co [6]
 CLMA_230_185/Y0                   td                    0.113       6.171 f       wav_display_m0/N32.eq_4/gateop/Y
                                   net (fanout=3)        1.194       7.365         _N8              
 CLMA_202_284/B4                                                           f       wav_display_m0/v_data[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.365         Logic Levels: 2  
                                                                                   Logic: 2.280ns(53.371%), Route: 1.992ns(46.629%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005      18.380         ntclkbufg_6      
 CLMA_202_284/CLK                                                          r       wav_display_m0/v_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      18.557                          
 clock uncertainty                                      -0.150      18.407                          

 Setup time                                             -0.079      18.328                          

 Data required time                                                 18.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.328                          
 Data arrival time                                                   7.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.963                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fft_display_m0/v_data[0]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.037       3.205         ntclkbufg_6      
 DRM_234_272/CLKB[0]                                                       r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_272/QB0[3]                tco                   1.780       4.985 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=1)        0.434       5.419         fft_display_m0/q [3]
                                   td                    0.368       5.787 f       fft_display_m0/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.787         fft_display_m0/N31.co [2]
 CLMS_222_277/COUT                 td                    0.044       5.831 r       fft_display_m0/N31.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.831         fft_display_m0/N31.co [6]
 CLMS_222_281/Y0                   td                    0.113       5.944 f       fft_display_m0/N31.lt_4/gateop/Y
                                   net (fanout=1)        0.702       6.646         _N0              
 CLMA_182_292/Y0                   td                    0.150       6.796 f       fft_display_m0/v_data[1]/opit_0_L5Q_perm/Z
                                   net (fanout=4)        0.354       7.150         fft_display_m0/N49
 CLMS_174_297/RS                                                           f       fft_display_m0/v_data[0]/opit_0/RS

 Data arrival time                                                   7.150         Logic Levels: 3  
                                                                                   Logic: 2.455ns(62.231%), Route: 1.490ns(37.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005      18.380         ntclkbufg_6      
 CLMS_174_297/CLK                                                          r       fft_display_m0/v_data[0]/opit_0/CLK
 clock pessimism                                         0.190      18.570                          
 clock uncertainty                                      -0.150      18.420                          

 Setup time                                             -0.270      18.150                          

 Data required time                                                 18.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.150                          
 Data arrival time                                                   7.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.000                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/i_data_d1[0]/opit_0/CLK
Endpoint    : fft_display_m0/v_data[8]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005       2.996         ntclkbufg_6      
 CLMA_174_296/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/i_data_d1[0]/opit_0/CLK

 CLMA_174_296/Q0                   tco                   0.182       3.178 r       fft_display_m0/timing_gen_xy_m0/i_data_d1[0]/opit_0/Q
                                   net (fanout=2)        0.062       3.240         fft_display_m0/pos_data [0]
 CLMS_174_297/M0                                                           r       fft_display_m0/v_data[8]/opit_0/D

 Data arrival time                                                   3.240         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.037       3.205         ntclkbufg_6      
 CLMS_174_297/CLK                                                          r       fft_display_m0/v_data[8]/opit_0/CLK
 clock pessimism                                        -0.194       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Hold time                                              -0.011       3.000                          

 Data required time                                                  3.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.000                          
 Data arrival time                                                   3.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/rdaddress[4]/opit_0_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[7]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.895       2.886         ntclkbufg_6      
 CLMA_230_136/CLK                                                          r       wav_display_m0/rdaddress[4]/opit_0_A2Q21/CLK

 CLMA_230_136/Q2                   tco                   0.183       3.069 r       wav_display_m0/rdaddress[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.139       3.208         wav_display_m0/rdaddress [3]
 DRM_234_128/ADB0[7]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[7]

 Data arrival time                                                   3.208         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.925       3.093         ntclkbufg_6      
 DRM_234_128/CLKB[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.061       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                   3.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/rdaddress[2]/opit_0_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[5]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.895       2.886         ntclkbufg_6      
 CLMA_230_136/CLK                                                          r       wav_display_m0/rdaddress[2]/opit_0_A2Q21/CLK

 CLMA_230_136/Q0                   tco                   0.182       3.068 r       wav_display_m0/rdaddress[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.141       3.209         wav_display_m0/rdaddress [1]
 DRM_234_128/ADB0[5]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[5]

 Data arrival time                                                   3.209         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.347%), Route: 0.141ns(43.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.925       3.093         ntclkbufg_6      
 DRM_234_128/CLKB[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.061       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                   3.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[8]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.949       3.113         ntclkbufg_3      
 DRM_54_68/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_68/QB0[0]                  tco                   1.780       4.893 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.934       6.827         ch1_read_data[8] 
 CLMS_114_249/C0                                                           f       video_rect_read_data_m1/vout_data_r[8]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.827         Logic Levels: 0  
                                                                                   Logic: 1.780ns(47.927%), Route: 1.934ns(52.073%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895      10.962         ntclkbufg_3      
 CLMS_114_249/CLK                                                          r       video_rect_read_data_m1/vout_data_r[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      11.139                          
 clock uncertainty                                      -0.150      10.989                          

 Setup time                                             -0.154      10.835                          

 Data required time                                                 10.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.835                          
 Data arrival time                                                   6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.008                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[14]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.953       3.117         ntclkbufg_3      
 DRM_54_88/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_88/QB0[0]                  tco                   1.780       4.897 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.817       6.714         ch1_read_data[14]
 CLMS_102_241/B1                                                           f       video_rect_read_data_m1/vout_data_r[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.714         Logic Levels: 0  
                                                                                   Logic: 1.780ns(49.486%), Route: 1.817ns(50.514%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895      10.962         ntclkbufg_3      
 CLMS_102_241/CLK                                                          r       video_rect_read_data_m1/vout_data_r[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      11.139                          
 clock uncertainty                                      -0.150      10.989                          

 Setup time                                             -0.170      10.819                          

 Data required time                                                 10.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.819                          
 Data arrival time                                                   6.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.105                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.953       3.117         ntclkbufg_3      
 DRM_54_88/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_88/QB0[1]                  tco                   1.780       4.897 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.810       6.707         ch1_read_data[15]
 CLMS_114_249/D1                                                           f       video_rect_read_data_m1/vout_data_r[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.707         Logic Levels: 0  
                                                                                   Logic: 1.780ns(49.582%), Route: 1.810ns(50.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895      10.962         ntclkbufg_3      
 CLMS_114_249/CLK                                                          r       video_rect_read_data_m1/vout_data_r[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      11.139                          
 clock uncertainty                                      -0.150      10.989                          

 Setup time                                             -0.169      10.820                          

 Data required time                                                 10.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.820                          
 Data arrival time                                                   6.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.113                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m2/pos_data_d0[12]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_m2/pos_data_d1[12]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895       2.882         ntclkbufg_3      
 CLMS_42_133/CLK                                                           r       video_rect_read_data_m2/pos_data_d0[12]/opit_0_inv/CLK

 CLMS_42_133/Q3                    tco                   0.178       3.060 f       video_rect_read_data_m2/pos_data_d0[12]/opit_0_inv/Q
                                   net (fanout=1)        0.061       3.121         video_rect_read_data_m2/pos_data_d0 [12]
 CLMS_42_133/AD                                                            f       video_rect_read_data_m2/pos_data_d1[12]/opit_0_inv/D

 Data arrival time                                                   3.121         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMS_42_133/CLK                                                           r       video_rect_read_data_m2/pos_data_d1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m3/vout_data_r[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005       2.992         ntclkbufg_3      
 CLMS_42_253/CLK                                                           r       video_rect_read_data_m3/vout_data_r[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_253/Q0                    tco                   0.182       3.174 r       video_rect_read_data_m3/vout_data_r[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.061       3.235         v3_data[2]       
 CLMA_42_252/M0                                                            r       video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[2]/opit_0/D

 Data arrival time                                                   3.235         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.897%), Route: 0.061ns(25.103%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMA_42_252/CLK                                                           r       video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[2]/opit_0/CLK
 clock pessimism                                        -0.194       3.007                          
 clock uncertainty                                       0.000       3.007                          

 Hold time                                              -0.011       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   3.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m4/pos_de_d2/opit_0/CLK
Endpoint    : video_rect_read_data_m1/timing_gen_xy_m0/de_d0/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895       2.882         ntclkbufg_3      
 CLMA_110_245/CLK                                                          r       video_rect_read_data_m4/pos_de_d2/opit_0/CLK

 CLMA_110_245/Q0                   tco                   0.182       3.064 r       video_rect_read_data_m4/pos_de_d2/opit_0/Q
                                   net (fanout=1)        0.063       3.127         v4_de            
 CLMA_110_244/M0                                                           r       video_rect_read_data_m1/timing_gen_xy_m0/de_d0/opit_0/D

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMA_110_244/CLK                                                          r       video_rect_read_data_m1/timing_gen_xy_m0/de_d0/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                              -0.011       2.886                          

 Data required time                                                  2.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.886                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.592  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925     216.736         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.221     216.957 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       1.603     218.560         frame_read_write_m2/read_fifo_aclr
 DRM_26_252/RSTB[0]                                                        f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 218.560         Logic Levels: 0  
                                                                                   Logic: 0.221ns(12.116%), Route: 1.603ns(87.884%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005     213.072         ntclkbufg_3      
 DRM_26_252/CLKB[0]                                                        r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     213.224                          
 clock uncertainty                                      -0.150     213.074                          

 Setup time                                             -0.022     213.052                          

 Data required time                                                213.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                213.052                          
 Data arrival time                                                 218.560                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.508                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.678  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.906
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925     216.736         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.221     216.957 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       1.430     218.387         frame_read_write_m2/read_fifo_aclr
 DRM_54_4/RSTB[0]                                                          f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 218.387         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.386%), Route: 1.430ns(86.614%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.919     212.986         ntclkbufg_3      
 DRM_54_4/CLKB[0]                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     213.138                          
 clock uncertainty                                      -0.150     212.988                          

 Setup time                                             -0.022     212.966                          

 Data required time                                                212.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                212.966                          
 Data arrival time                                                 218.387                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.421                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925     216.736         ntclkbufg_1      
 CLMS_94_209/CLK                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_94_209/Q2                    tco                   0.223     216.959 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=75)       1.316     218.275         frame_read_write_m1/read_fifo_aclr
 DRM_26_108/RSTB[0]                                                        f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 218.275         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.490%), Route: 1.316ns(85.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895     212.962         ntclkbufg_3      
 DRM_26_108/CLKB[0]                                                        r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     213.114                          
 clock uncertainty                                      -0.150     212.964                          

 Setup time                                             -0.022     212.942                          

 Data required time                                                212.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                212.942                          
 Data arrival time                                                 218.275                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.333                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMA_74_148/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_74_148/Q2                    tco                   0.183       6.570 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       6.708         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMS_70_149/CD                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   6.708         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.009%), Route: 0.138ns(42.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMS_70_149/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                               0.034       3.121                          

 Data required time                                                  3.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.121                          
 Data arrival time                                                   6.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.587                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMS_78_169/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_78_169/Q0                    tco                   0.182       6.569 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       6.707         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_74_172/M0                                                            r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                   6.707         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMA_74_172/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.631                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMS_74_209/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_74_209/Q0                    tco                   0.182       6.569 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       6.707         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMS_78_213/M0                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                   6.707         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMS_78_213/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 CLMA_230_205/CLK                                                          r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_230_205/Q3                   tco                   0.220       3.309 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.948       4.257         u_fifo_ctrl/fifo_wr_en
                                   td                    0.180       4.437 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.437         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12453
 CLMA_230_113/Y3                   td                    0.387       4.824 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.163       4.987         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [3]
 CLMA_230_109/Y3                   td                    0.358       5.345 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.269       5.614         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wwptr [3]
                                   td                    0.365       5.979 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.979         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [2]
 CLMA_230_116/COUT                 td                    0.044       6.023 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.023         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_230_120/Y1                   td                    0.383       6.406 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.381       6.787         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMS_246_125/A4                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.787         Logic Levels: 4  
                                                                                   Logic: 1.937ns(52.380%), Route: 1.761ns(47.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      30.558 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      31.453         ntclkbufg_8      
 CLMS_246_125/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Setup time                                             -0.093      31.387                          

 Data required time                                                 31.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.387                          
 Data arrival time                                                   6.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.600                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad9280_sample_m0/state_reg[0]/opit_0_inv/CE
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 CLMS_222_141/CLK                                                          r       ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_141/Q2                   tco                   0.223       3.312 f       ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.283       3.595         ad9280_sample_m0/wait_cnt [16]
 CLMA_226_148/Y0                   td                    0.378       3.973 f       ad9280_sample_m0/N93_17/gateop_perm/Z
                                   net (fanout=1)        0.264       4.237         ad9280_sample_m0/_N93741
 CLMA_226_140/Y3                   td                    0.360       4.597 f       ad9280_sample_m0/N93_23/gateop_perm/Z
                                   net (fanout=16)       0.263       4.860         ad9280_sample_m0/_N93747
 CLMA_230_144/Y3                   td                    0.243       5.103 f       ad9280_sample_m0/N121/gateop_perm/Z
                                   net (fanout=3)        0.261       5.364         ad9280_sample_m0/N121
 CLMA_226_140/CE                                                           f       ad9280_sample_m0/state_reg[0]/opit_0_inv/CE

 Data arrival time                                                   5.364         Logic Levels: 3  
                                                                                   Logic: 1.204ns(52.923%), Route: 1.071ns(47.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      30.558 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      31.453         ntclkbufg_8      
 CLMA_226_140/CLK                                                          r       ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK
 clock pessimism                                         0.188      31.641                          
 clock uncertainty                                      -0.150      31.491                          

 Setup time                                             -0.476      31.015                          

 Data required time                                                 31.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.015                          
 Data arrival time                                                   5.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.651                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 CLMS_222_141/CLK                                                          r       ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_141/Q2                   tco                   0.223       3.312 f       ad9280_sample_m0/wait_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.283       3.595         ad9280_sample_m0/wait_cnt [16]
 CLMA_226_148/Y0                   td                    0.378       3.973 f       ad9280_sample_m0/N93_17/gateop_perm/Z
                                   net (fanout=1)        0.264       4.237         ad9280_sample_m0/_N93741
 CLMA_226_140/Y3                   td                    0.360       4.597 f       ad9280_sample_m0/N93_23/gateop_perm/Z
                                   net (fanout=16)       0.263       4.860         ad9280_sample_m0/_N93747
 CLMA_230_144/Y3                   td                    0.243       5.103 f       ad9280_sample_m0/N121/gateop_perm/Z
                                   net (fanout=3)        0.261       5.364         ad9280_sample_m0/N121
 CLMA_226_140/CE                                                           f       ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.364         Logic Levels: 3  
                                                                                   Logic: 1.204ns(52.923%), Route: 1.071ns(47.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      30.558 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      31.453         ntclkbufg_8      
 CLMA_226_140/CLK                                                          r       ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188      31.641                          
 clock uncertainty                                      -0.150      31.491                          

 Setup time                                             -0.476      31.015                          

 Data required time                                                 31.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.015                          
 Data arrival time                                                   5.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMA_230_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_230_117/Q2                   tco                   0.183       3.065 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.139       3.204         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/wr_addr [6]
 DRM_234_108/ADA0[9]                                                       r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 DRM_234_108/CLKA[0]                                                       r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMA_230_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_117/Q0                   tco                   0.182       3.064 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.199       3.263         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/wr_addr [4]
 DRM_234_108/ADA0[7]                                                       r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]

 Data arrival time                                                   3.263         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 DRM_234_108/CLKA[0]                                                       r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMA_230_137/CLK                                                          r       ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_230_137/Q3                   tco                   0.182       3.064 r       ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.199       3.263         adc0_buf_addr[4] 
 DRM_234_128/ADA0[8]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   3.263         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 DRM_234_128/CLKA[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.360    3571.360 r                        
 P20                                                     0.000    3571.360 r       sys_clk (port)   
                                   net (fanout=1)        0.074    3571.434         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    3572.295 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3572.295         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    3572.353 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    3572.831         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079    3572.910 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    3573.524         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    3573.524 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037    3574.561         ntclkbufg_3      
 CLMA_186_284/CLK                                                          r       video_rect_read_data_m1/pos_vs_d2/opit_0/CLK

 CLMA_186_284/Q0                   tco                   0.221    3574.782 f       video_rect_read_data_m1/pos_vs_d2/opit_0/Q
                                   net (fanout=3)        0.068    3574.850         vs               
 CLMS_186_285/A1                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                3574.850         Logic Levels: 0  
                                                                                   Logic: 0.221ns(76.471%), Route: 0.068ns(23.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.375    3571.375 r                        
 P20                                                     0.000    3571.375 r       sys_clk (port)   
                                   net (fanout=1)        0.074    3571.449         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    3572.184 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3572.184         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    3572.222 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    3572.685         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074    3572.759 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    3573.362         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    3573.362 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.005    3574.367         ntclkbufg_8      
 CLMS_186_285/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152    3574.519                          
 clock uncertainty                                      -0.150    3574.369                          

 Setup time                                             -0.191    3574.178                          

 Data required time                                               3574.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3574.178                          
 Data arrival time                                                3574.850                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.672                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.520   13485.520 r                        
 P20                                                     0.000   13485.520 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13485.594         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   13486.329 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13486.329         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   13486.367 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463   13486.830         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074   13486.904 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   13487.507         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000   13487.507 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005   13488.512         ntclkbufg_3      
 CLMA_186_284/CLK                                                          r       video_rect_read_data_m1/pos_vs_d2/opit_0/CLK

 CLMA_186_284/Q0                   tco                   0.179   13488.691 f       video_rect_read_data_m1/pos_vs_d2/opit_0/Q
                                   net (fanout=3)        0.059   13488.750         vs               
 CLMS_186_285/A1                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                               13488.750         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.512   13485.512 r                        
 P20                                                     0.000   13485.512 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13485.586         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   13486.447 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13486.447         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   13486.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478   13486.983         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079   13487.062 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614   13487.676         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000   13487.676 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.037   13488.713         ntclkbufg_8      
 CLMS_186_285/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.152   13488.561                          
 clock uncertainty                                       0.150   13488.711                          

 Hold time                                              -0.099   13488.612                          

 Data required time                                              13488.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13488.612                          
 Data arrival time                                               13488.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 P20                                                     0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.074     169.298         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     170.159 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.159         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     170.217 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     170.695         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083     170.778 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614     171.392         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000     171.392 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.037     172.429         ntclkbufg_6      
 CLMS_222_277/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMS_222_277/Q2                   tco                   0.223     172.652 f       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.525     173.177         wave0_vs         
 CLMS_186_285/A4                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 173.177         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.813%), Route: 0.525ns(70.187%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 P20                                                     0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.074     171.500         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     172.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     172.235         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     172.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     172.736         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074     172.810 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     173.413         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     173.413 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.005     174.418         ntclkbufg_8      
 CLMS_186_285/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.161     174.579                          
 clock uncertainty                                      -0.150     174.429                          

 Setup time                                             -0.079     174.350                          

 Data required time                                                174.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.350                          
 Data arrival time                                                 173.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.173                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078     201.380 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603     201.983         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000     201.983 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005     202.988         ntclkbufg_6      
 CLMS_222_277/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMS_222_277/Q2                   tco                   0.183     203.171 r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.420     203.591         wave0_vs         
 CLMS_186_285/A4                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 203.591         Logic Levels: 0  
                                                                                   Logic: 0.183ns(30.348%), Route: 0.420ns(69.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     202.161 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.037     203.198         ntclkbufg_8      
 CLMS_186_285/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.161     203.037                          
 clock uncertainty                                       0.150     203.187                          

 Hold time                                              -0.039     203.148                          

 Data required time                                                203.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.148                          
 Data arrival time                                                 203.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925      87.711         ntclkbufg_0      
 CLMA_242_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_124/Q2                   tco                   0.223      87.934 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.486      88.420         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [8]
 CLMA_230_129/M0                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/D

 Data arrival time                                                  88.420         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.453%), Route: 0.486ns(68.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      87.700 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      88.595         ntclkbufg_8      
 CLMA_230_129/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925      87.711         ntclkbufg_0      
 CLMS_242_113/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_113/Q1                   tco                   0.223      87.934 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.411      88.345         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [1]
 CLMA_242_116/M3                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/D

 Data arrival time                                                  88.345         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.174%), Route: 0.411ns(64.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      87.700 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      88.595         ntclkbufg_8      
 CLMA_242_116/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925      87.711         ntclkbufg_0      
 CLMA_242_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_124/Q1                   tco                   0.223      87.934 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.409      88.343         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [9]
 CLMA_230_124/M3                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv/D

 Data arrival time                                                  88.343         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.285%), Route: 0.409ns(64.715%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      87.700 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      88.595         ntclkbufg_8      
 CLMA_230_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     202.884         ntclkbufg_0      
 CLMA_226_112/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_112/Q2                   tco                   0.183     203.067 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.063     203.130         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [0]
 CLMS_226_113/M1                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv/D

 Data arrival time                                                 203.130         Logic Levels: 0  
                                                                                   Logic: 0.183ns(74.390%), Route: 0.063ns(25.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     202.161 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     203.086         ntclkbufg_8      
 CLMS_226_113/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.011     203.064                          

 Data required time                                                203.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.064                          
 Data arrival time                                                 203.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     202.884         ntclkbufg_0      
 CLMA_242_124/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_124/Q3                   tco                   0.182     203.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139     203.205         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [10]
 CLMS_246_125/M1                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/D

 Data arrival time                                                 203.205         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     202.161 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     203.086         ntclkbufg_8      
 CLMS_246_125/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.011     203.064                          

 Data required time                                                203.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.064                          
 Data arrival time                                                 203.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     202.884         ntclkbufg_0      
 CLMS_246_117/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_246_117/Q0                   tco                   0.182     203.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.246     203.312         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [4]
 CLMA_226_116/AD                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv/D

 Data arrival time                                                 203.312         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.523%), Route: 0.246ns(57.477%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     202.161 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     203.086         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                               0.034     203.109                          

 Data required time                                                203.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.109                          
 Data arrival time                                                 203.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.387
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.291       2.291         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.291 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.328         ntclkbufg_5      
 CLMA_286_292/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_286_292/Q0                   tco                   0.221       3.549 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.022       4.571         u_CORES/u_jtag_hub/data_ctrl
 CLMA_254_340/B1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.571         Logic Levels: 0  
                                                                                   Logic: 0.221ns(17.780%), Route: 1.022ns(82.220%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.368      27.368         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.368 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019      28.387         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.313                          
 clock uncertainty                                      -0.050      28.263                          

 Setup time                                             -0.149      28.114                          

 Data required time                                                 28.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.114                          
 Data arrival time                                                   4.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.387
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.291       2.291         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.291 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.328         ntclkbufg_5      
 CLMA_286_292/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_286_292/Q0                   tco                   0.221       3.549 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.916       4.465         u_CORES/u_jtag_hub/data_ctrl
 CLMA_254_340/A0                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/L0

 Data arrival time                                                   4.465         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.437%), Route: 0.916ns(80.563%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.368      27.368         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.368 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019      28.387         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.074      28.313                          
 clock uncertainty                                      -0.050      28.263                          

 Setup time                                             -0.134      28.129                          

 Data required time                                                 28.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.129                          
 Data arrival time                                                   4.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.664                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.387
  Launch Clock Delay      :  3.328
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.291       2.291         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.291 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.328         ntclkbufg_5      
 CLMA_286_292/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_286_292/Q0                   tco                   0.221       3.549 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.898       4.447         u_CORES/u_jtag_hub/data_ctrl
 CLMA_262_340/D0                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.447         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.750%), Route: 0.898ns(80.250%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.368      27.368         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.368 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019      28.387         ntclkbufg_5      
 CLMA_262_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.313                          
 clock uncertainty                                      -0.050      28.263                          

 Setup time                                             -0.127      28.136                          

 Data required time                                                 28.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.136                          
 Data arrival time                                                   4.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADB0[10]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.328
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  -0.223

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.081 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005       3.086         ntclkbufg_5      
 CLMA_230_365/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK

 CLMA_230_365/Q0                   tco                   0.182       3.268 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.140       3.408         u_CORES/u_debug_core_0/ram_radr [5]
 DRM_234_356/ADB0[10]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADB0[10]

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.291       2.291         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.291 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.328         ntclkbufg_5      
 DRM_234_356/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 clock pessimism                                        -0.223       3.105                          
 clock uncertainty                                       0.000       3.105                          

 Hold time                                               0.061       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                   3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.328
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.081 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005       3.086         ntclkbufg_5      
 CLMS_218_341/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_341/Q1                   tco                   0.180       3.266 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.327         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29]
 CLMA_218_340/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.327         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.291       2.291         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.291 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.328         ntclkbufg_5      
 CLMA_218_340/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       3.101                          
 clock uncertainty                                       0.000       3.101                          

 Hold time                                              -0.028       3.073                          

 Data required time                                                  3.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.073                          
 Data arrival time                                                   3.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.328
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.081 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005       3.086         ntclkbufg_5      
 CLMA_262_348/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_348/Q0                   tco                   0.179       3.265 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.326         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6]
 CLMS_262_349/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.326         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.291       2.291         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.291 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.328         ntclkbufg_5      
 CLMS_262_349/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       3.101                          
 clock uncertainty                                       0.000       3.101                          

 Hold time                                              -0.029       3.072                          

 Data required time                                                  3.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.072                          
 Data arrival time                                                   3.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.086
  Launch Clock Delay      :  2.403
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.403      27.403         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_250_341/Q0                   tco                   0.221      27.624 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.382      28.006         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_250_353/Y0                   td                    0.380      28.386 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.265      28.651         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_356/Y2                   td                    0.150      28.801 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.254      29.055         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_242_357/Y1                   td                    0.224      29.279 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.261      29.540         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMA_246_360/Y0                   td                    0.264      29.804 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.177      29.981         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMS_246_365/Y3                   td                    0.360      30.341 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[2]/gateop_perm/Z
                                   net (fanout=1)        0.355      30.696         u_CORES/u_debug_core_0/u_rd_addr_gen/_N491
 CLMA_250_364/A4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.696         Logic Levels: 5  
                                                                                   Logic: 1.599ns(48.558%), Route: 1.694ns(51.442%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081      52.081         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.081 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005      53.086         ntclkbufg_5      
 CLMA_250_364/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.086                          
 clock uncertainty                                      -0.050      53.036                          

 Setup time                                             -0.079      52.957                          

 Data required time                                                 52.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.957                          
 Data arrival time                                                  30.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.086
  Launch Clock Delay      :  2.403
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.403      27.403         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_250_341/Q0                   tco                   0.221      27.624 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.382      28.006         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_250_353/Y0                   td                    0.380      28.386 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.265      28.651         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_356/Y2                   td                    0.150      28.801 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.254      29.055         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_242_357/Y1                   td                    0.224      29.279 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.261      29.540         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMA_246_360/Y0                   td                    0.264      29.804 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.185      29.989         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMS_246_369/Y0                   td                    0.264      30.253 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.172      30.425         u_CORES/u_debug_core_0/u_rd_addr_gen/_N496
 CLMA_250_368/D4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.425         Logic Levels: 5  
                                                                                   Logic: 1.503ns(49.735%), Route: 1.519ns(50.265%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081      52.081         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.081 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005      53.086         ntclkbufg_5      
 CLMA_250_368/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.086                          
 clock uncertainty                                      -0.050      53.036                          

 Setup time                                             -0.078      52.958                          

 Data required time                                                 52.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.958                          
 Data arrival time                                                  30.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.086
  Launch Clock Delay      :  2.403
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.403      27.403         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_250_341/Q0                   tco                   0.221      27.624 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.382      28.006         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_250_353/Y0                   td                    0.380      28.386 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.265      28.651         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_246_356/Y2                   td                    0.150      28.801 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.254      29.055         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_242_357/Y1                   td                    0.224      29.279 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.261      29.540         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMA_246_360/Y0                   td                    0.264      29.804 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.271      30.075         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMA_250_368/C1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.075         Logic Levels: 4  
                                                                                   Logic: 1.239ns(46.370%), Route: 1.433ns(53.630%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081      52.081         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.081 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005      53.086         ntclkbufg_5      
 CLMA_250_368/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.086                          
 clock uncertainty                                      -0.050      53.036                          

 Setup time                                             -0.190      52.846                          

 Data required time                                                 52.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.846                          
 Data arrival time                                                  30.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.771                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.328
  Launch Clock Delay      :  2.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.157      27.157         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_250_341/Q2                   tco                   0.183      27.340 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.144      27.484         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_246_340/AD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.484         Logic Levels: 0  
                                                                                   Logic: 0.183ns(55.963%), Route: 0.144ns(44.037%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.291       2.291         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.291 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.328         ntclkbufg_5      
 CLMA_246_340/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.328                          
 clock uncertainty                                       0.050       3.378                          

 Hold time                                               0.034       3.412                          

 Data required time                                                  3.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.412                          
 Data arrival time                                                  27.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.328
  Launch Clock Delay      :  2.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.157      27.157         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_250_341/Q3                   tco                   0.182      27.339 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.145      27.484         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_246_340/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.484         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.657%), Route: 0.145ns(44.343%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.291       2.291         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.291 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.328         ntclkbufg_5      
 CLMA_246_340/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.328                          
 clock uncertainty                                       0.050       3.378                          

 Hold time                                              -0.011       3.367                          

 Data required time                                                  3.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.367                          
 Data arrival time                                                  27.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.328
  Launch Clock Delay      :  2.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.157      27.157         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_250_341/Q1                   tco                   0.184      27.341 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.146      27.487         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_246_340/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.487         Logic Levels: 0  
                                                                                   Logic: 0.184ns(55.758%), Route: 0.146ns(44.242%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.291       2.291         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.291 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.328         ntclkbufg_5      
 CLMA_246_340/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.328                          
 clock uncertainty                                       0.050       3.378                          

 Hold time                                              -0.011       3.367                          

 Data required time                                                  3.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.367                          
 Data arrival time                                                  27.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.157
  Launch Clock Delay      :  3.608
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.555      77.555         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.555 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.053      78.608         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_340/Q1                   tco                   0.223      78.831 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.379      79.210         u_CORES/conf_sel [0]
 CLMA_250_341/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.210         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.043%), Route: 0.379ns(62.957%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.157     127.157         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.157                          
 clock uncertainty                                      -0.050     127.107                          

 Setup time                                             -0.476     126.631                          

 Data required time                                                126.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.631                          
 Data arrival time                                                  79.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.157
  Launch Clock Delay      :  3.608
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.555      77.555         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.555 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.053      78.608         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_340/Q1                   tco                   0.223      78.831 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.379      79.210         u_CORES/conf_sel [0]
 CLMA_250_341/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.210         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.043%), Route: 0.379ns(62.957%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.157     127.157         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.157                          
 clock uncertainty                                      -0.050     127.107                          

 Setup time                                             -0.476     126.631                          

 Data required time                                                126.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.631                          
 Data arrival time                                                  79.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.157
  Launch Clock Delay      :  3.608
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.555      77.555         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.555 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.053      78.608         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_340/Q1                   tco                   0.223      78.831 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.379      79.210         u_CORES/conf_sel [0]
 CLMA_250_341/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.210         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.043%), Route: 0.379ns(62.957%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.157     127.157         u_CORES/capt_o   
 CLMA_250_341/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.157                          
 clock uncertainty                                      -0.050     127.107                          

 Setup time                                             -0.476     126.631                          

 Data required time                                                126.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.631                          
 Data arrival time                                                  79.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.585
  Launch Clock Delay      :  3.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.368     127.368         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.368 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019     128.387         ntclkbufg_5      
 CLMA_254_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/CLK

 CLMA_254_340/Q0                   tco                   0.200     128.587 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.140     128.727         u_CORES/id_o [0] 
 CLMA_254_344/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.727         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.824%), Route: 0.140ns(41.176%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.585     127.585         u_CORES/capt_o   
 CLMA_254_344/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.585                          
 clock uncertainty                                       0.050     127.635                          

 Hold time                                              -0.011     127.624                          

 Data required time                                                127.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.624                          
 Data arrival time                                                 128.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.585
  Launch Clock Delay      :  3.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.368     127.368         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.368 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019     128.387         ntclkbufg_5      
 CLMA_262_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_340/Q2                   tco                   0.180     128.567 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.264     128.831         u_CORES/id_o [2] 
 CLMA_254_344/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.831         Logic Levels: 0  
                                                                                   Logic: 0.180ns(40.541%), Route: 0.264ns(59.459%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.585     127.585         u_CORES/capt_o   
 CLMA_254_344/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.585                          
 clock uncertainty                                       0.050     127.635                          

 Hold time                                               0.040     127.675                          

 Data required time                                                127.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.675                          
 Data arrival time                                                 128.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.585
  Launch Clock Delay      :  3.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.368     127.368         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.368 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019     128.387         ntclkbufg_5      
 CLMA_262_340/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_340/Q3                   tco                   0.201     128.588 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235     128.823         u_CORES/id_o [4] 
 CLMA_254_344/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.823         Logic Levels: 0  
                                                                                   Logic: 0.201ns(46.101%), Route: 0.235ns(53.899%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.585     127.585         u_CORES/capt_o   
 CLMA_254_344/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.585                          
 clock uncertainty                                       0.050     127.635                          

 Hold time                                              -0.011     127.624                          

 Data required time                                                127.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.624                          
 Data arrival time                                                 128.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.201
  Launch Clock Delay      :  2.656
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.625       2.656         nt_sys_clk       
 CLMA_214_296/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_214_296/Q1                   tco                   0.223       2.879 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=195)      1.244       4.123         u_CORES/u_debug_core_0/resetn
 CLMS_262_357/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.223ns(15.201%), Route: 1.244ns(84.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.326      22.201         nt_sys_clk       
 CLMS_262_357/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK
 clock pessimism                                         0.156      22.357                          
 clock uncertainty                                      -0.050      22.307                          

 Recovery time                                          -0.476      21.831                          

 Data required time                                                 21.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.831                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.201
  Launch Clock Delay      :  2.656
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.625       2.656         nt_sys_clk       
 CLMA_214_296/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_214_296/Q1                   tco                   0.223       2.879 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=195)      1.244       4.123         u_CORES/u_debug_core_0/resetn
 CLMA_262_356/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.223ns(15.201%), Route: 1.244ns(84.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.326      22.201         nt_sys_clk       
 CLMA_262_356/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK
 clock pessimism                                         0.156      22.357                          
 clock uncertainty                                      -0.050      22.307                          

 Recovery time                                          -0.476      21.831                          

 Data required time                                                 21.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.831                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.201
  Launch Clock Delay      :  2.656
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.625       2.656         nt_sys_clk       
 CLMA_214_296/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_214_296/Q1                   tco                   0.223       2.879 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=195)      1.244       4.123         u_CORES/u_debug_core_0/resetn
 CLMA_262_356/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.223ns(15.201%), Route: 1.244ns(84.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.326      22.201         nt_sys_clk       
 CLMA_262_356/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK
 clock pessimism                                         0.156      22.357                          
 clock uncertainty                                      -0.050      22.307                          

 Recovery time                                          -0.476      21.831                          

 Data required time                                                 21.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.831                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.708                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.398  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.393       2.268         nt_sys_clk       
 CLMA_186_304/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_186_304/Q1                   tco                   0.184       2.452 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=17)       0.208       2.660         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_186_309/RSCO                 td                    0.092       2.752 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.752         ntR1165          
 CLMS_186_317/RSCI                                                         f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.752         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.025%), Route: 0.208ns(42.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.884       2.915         nt_sys_clk       
 CLMS_186_317/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.249       2.666                          
 clock uncertainty                                       0.000       2.666                          

 Removal time                                            0.000       2.666                          

 Data required time                                                  2.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.666                          
 Data arrival time                                                   2.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.086                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.398  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.393       2.268         nt_sys_clk       
 CLMA_186_304/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_186_304/Q1                   tco                   0.184       2.452 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=17)       0.208       2.660         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_186_309/RSCO                 td                    0.092       2.752 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.752         ntR1165          
 CLMS_186_317/RSCI                                                         f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.752         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.025%), Route: 0.208ns(42.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.884       2.915         nt_sys_clk       
 CLMS_186_317/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.249       2.666                          
 clock uncertainty                                       0.000       2.666                          

 Removal time                                            0.000       2.666                          

 Data required time                                                  2.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.666                          
 Data arrival time                                                   2.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.086                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.796
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.393       2.268         nt_sys_clk       
 CLMA_186_304/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_186_304/Q1                   tco                   0.184       2.452 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=17)       0.274       2.726         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_182_304/RSCO                 td                    0.092       2.818 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.818         ntR1160          
 CLMA_182_308/RSCI                                                         f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.818         Logic Levels: 1  
                                                                                   Logic: 0.276ns(50.182%), Route: 0.274ns(49.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.765       2.796         nt_sys_clk       
 CLMA_182_308/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.156       2.640                          
 clock uncertainty                                       0.000       2.640                          

 Removal time                                            0.000       2.640                          

 Data required time                                                  2.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.640                          
 Data arrival time                                                   2.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_req/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_18_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_184/Q0                    tco                   0.223       6.959 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1013)     0.724       7.683         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_132/RSCO                  td                    0.113       7.796 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.796         ntR471           
 CLMA_38_136/RSCO                  td                    0.113       7.909 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_req/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.909         ntR470           
 CLMA_38_140/RSCO                  td                    0.113       8.022 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.022         ntR469           
 CLMA_38_144/RSCO                  td                    0.113       8.135 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.135         ntR468           
 CLMA_38_148/RSCO                  td                    0.113       8.248 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.248         ntR467           
 CLMA_38_152/RSCO                  td                    0.113       8.361 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.361         ntR466           
 CLMA_38_156/RSCO                  td                    0.113       8.474 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.474         ntR465           
 CLMA_38_160/RSCO                  td                    0.113       8.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.587         ntR464           
 CLMA_38_164/RSCO                  td                    0.113       8.700 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.700         ntR463           
 CLMA_38_168/RSCO                  td                    0.113       8.813 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.813         ntR462           
 CLMA_38_172/RSCO                  td                    0.113       8.926 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.926         ntR461           
 CLMA_38_176/RSCO                  td                    0.113       9.039 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.039         ntR460           
 CLMA_38_180/RSCO                  td                    0.113       9.152 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.152         ntR459           
 CLMA_38_184/RSCO                  td                    0.113       9.265 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.265         ntR458           
 CLMA_38_192/RSCO                  td                    0.113       9.378 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.378         ntR457           
 CLMA_38_196/RSCO                  td                    0.113       9.491 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[33]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.491         ntR456           
 CLMA_38_200/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_req/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.491         Logic Levels: 16 
                                                                                   Logic: 2.031ns(73.721%), Route: 0.724ns(26.279%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895      16.387         ntclkbufg_1      
 CLMA_38_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.876                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_18_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_184/Q0                    tco                   0.223       6.959 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1013)     0.724       7.683         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_132/RSCO                  td                    0.113       7.796 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.796         ntR471           
 CLMA_38_136/RSCO                  td                    0.113       7.909 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_req/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.909         ntR470           
 CLMA_38_140/RSCO                  td                    0.113       8.022 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.022         ntR469           
 CLMA_38_144/RSCO                  td                    0.113       8.135 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.135         ntR468           
 CLMA_38_148/RSCO                  td                    0.113       8.248 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.248         ntR467           
 CLMA_38_152/RSCO                  td                    0.113       8.361 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.361         ntR466           
 CLMA_38_156/RSCO                  td                    0.113       8.474 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.474         ntR465           
 CLMA_38_160/RSCO                  td                    0.113       8.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.587         ntR464           
 CLMA_38_164/RSCO                  td                    0.113       8.700 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.700         ntR463           
 CLMA_38_168/RSCO                  td                    0.113       8.813 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.813         ntR462           
 CLMA_38_172/RSCO                  td                    0.113       8.926 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.926         ntR461           
 CLMA_38_176/RSCO                  td                    0.113       9.039 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.039         ntR460           
 CLMA_38_180/RSCO                  td                    0.113       9.152 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.152         ntR459           
 CLMA_38_184/RSCO                  td                    0.113       9.265 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.265         ntR458           
 CLMA_38_192/RSCO                  td                    0.113       9.378 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.378         ntR457           
 CLMA_38_196/RSCO                  td                    0.113       9.491 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[33]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.491         ntR456           
 CLMA_38_200/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.491         Logic Levels: 16 
                                                                                   Logic: 2.031ns(73.721%), Route: 0.724ns(26.279%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895      16.387         ntclkbufg_1      
 CLMA_38_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.876                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_18_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_184/Q0                    tco                   0.223       6.959 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1013)     0.724       7.683         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_132/RSCO                  td                    0.113       7.796 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.796         ntR471           
 CLMA_38_136/RSCO                  td                    0.113       7.909 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_req/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.909         ntR470           
 CLMA_38_140/RSCO                  td                    0.113       8.022 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.022         ntR469           
 CLMA_38_144/RSCO                  td                    0.113       8.135 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.135         ntR468           
 CLMA_38_148/RSCO                  td                    0.113       8.248 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.248         ntR467           
 CLMA_38_152/RSCO                  td                    0.113       8.361 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.361         ntR466           
 CLMA_38_156/RSCO                  td                    0.113       8.474 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.474         ntR465           
 CLMA_38_160/RSCO                  td                    0.113       8.587 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.587         ntR464           
 CLMA_38_164/RSCO                  td                    0.113       8.700 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.700         ntR463           
 CLMA_38_168/RSCO                  td                    0.113       8.813 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.813         ntR462           
 CLMA_38_172/RSCO                  td                    0.113       8.926 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.926         ntR461           
 CLMA_38_176/RSCO                  td                    0.113       9.039 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.039         ntR460           
 CLMA_38_180/RSCO                  td                    0.113       9.152 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.152         ntR459           
 CLMA_38_184/RSCO                  td                    0.113       9.265 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.265         ntR458           
 CLMA_38_192/RSCO                  td                    0.113       9.378 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.378         ntR457           
 CLMA_38_196/RSCO                  td                    0.113       9.491 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[33]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.491         ntR456           
 CLMA_38_200/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.491         Logic Levels: 16 
                                                                                   Logic: 2.031ns(73.721%), Route: 0.724ns(26.279%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895      16.387         ntclkbufg_1      
 CLMA_38_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.876                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMS_10_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_205/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.227       6.793         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_212/RSCO                  td                    0.085       6.878 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.878         ntR506           
 CLMA_10_216/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.878         Logic Levels: 1  
                                                                                   Logic: 0.264ns(53.768%), Route: 0.227ns(46.232%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_10_216/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMS_10_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_205/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.227       6.793         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_212/RSCO                  td                    0.085       6.878 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.878         ntR506           
 CLMA_10_216/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.878         Logic Levels: 1  
                                                                                   Logic: 0.264ns(53.768%), Route: 0.227ns(46.232%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_10_216/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMS_10_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_205/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.227       6.793         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_212/RSCO                  td                    0.085       6.878 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.878         ntR506           
 CLMA_10_216/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.878         Logic Levels: 1  
                                                                                   Logic: 0.264ns(53.768%), Route: 0.227ns(46.232%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_10_216/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 CLMA_230_165/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_230_165/Q3                   tco                   0.220       3.313 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.169       3.482         rstn_1ms[12]     
 CLMA_230_160/Y3                   td                    0.358       3.840 f       N770_10/gateop_perm/Z
                                   net (fanout=2)        0.356       4.196         _N90377          
 CLMA_230_160/Y0                   td                    0.380       4.576 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=2)        0.146       4.722         ms72xx_ctl_inst1/N0_rnmt
 CLMA_230_160/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.722         Logic Levels: 2  
                                                                                   Logic: 0.958ns(58.809%), Route: 0.671ns(41.191%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895     102.886         ntclkbufg_4      
 CLMA_230_160/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.192     103.078                          
 clock uncertainty                                      -0.150     102.928                          

 Recovery time                                          -0.476     102.452                          

 Data required time                                                102.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.452                          
 Data arrival time                                                   4.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.730                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       2.886         ntclkbufg_4      
 CLMA_230_169/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_169/Q1                   tco                   0.180       3.066 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.166       3.232         rstn_1ms[0]      
 CLMA_230_160/Y0                   td                    0.165       3.397 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=2)        0.128       3.525         ms72xx_ctl_inst1/N0_rnmt
 CLMA_230_160/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.525         Logic Levels: 1  
                                                                                   Logic: 0.345ns(53.991%), Route: 0.294ns(46.009%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 CLMA_230_160/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.181       2.720                          

 Data required time                                                  2.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.720                          
 Data arrival time                                                   3.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.805                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925     216.736         ntclkbufg_1      
 CLMA_94_160/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_160/Q0                    tco                   0.221     216.957 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.906     217.863         frame_read_write_m3/read_fifo_aclr
 CLMS_66_221/RS                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                 217.863         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.610%), Route: 0.906ns(80.390%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895     212.962         ntclkbufg_3      
 CLMS_66_221/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152     213.114                          
 clock uncertainty                                      -0.150     212.964                          

 Recovery time                                          -0.476     212.488                          

 Data required time                                                212.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                212.488                          
 Data arrival time                                                 217.863                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.375                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925     216.736         ntclkbufg_1      
 CLMA_94_160/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_160/Q0                    tco                   0.221     216.957 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.887     217.844         frame_read_write_m3/read_fifo_aclr
 CLMA_78_224/RS                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                 217.844         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.946%), Route: 0.887ns(80.054%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895     212.962         ntclkbufg_3      
 CLMA_78_224/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152     213.114                          
 clock uncertainty                                      -0.150     212.964                          

 Recovery time                                          -0.476     212.488                          

 Data required time                                                212.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                212.488                          
 Data arrival time                                                 217.844                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.356                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925     216.736         ntclkbufg_1      
 CLMA_94_160/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_160/Q0                    tco                   0.221     216.957 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.862     217.819         frame_read_write_m3/read_fifo_aclr
 CLMA_70_220/RS                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                 217.819         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.406%), Route: 0.862ns(79.594%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895     212.962         ntclkbufg_3      
 CLMA_70_220/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152     213.114                          
 clock uncertainty                                      -0.150     212.964                          

 Recovery time                                          -0.476     212.488                          

 Data required time                                                212.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                212.488                          
 Data arrival time                                                 217.819                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.331                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.182       6.569 r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       0.428       6.997         frame_read_write_m2/read_fifo_aclr
 CLMS_70_149/RS                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.997         Logic Levels: 0  
                                                                                   Logic: 0.182ns(29.836%), Route: 0.428ns(70.164%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMS_70_149/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.097                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.182       6.569 r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       0.428       6.997         frame_read_write_m2/read_fifo_aclr
 CLMS_70_149/RS                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                   6.997         Logic Levels: 0  
                                                                                   Logic: 0.182ns(29.836%), Route: 0.428ns(70.164%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMS_70_149/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.097                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.895       6.387         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_94_132/Q0                    tco                   0.182       6.569 r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=72)       0.428       6.997         frame_read_write_m2/read_fifo_aclr
 CLMS_70_149/RS                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                   6.997         Logic Levels: 0  
                                                                                   Logic: 0.182ns(29.836%), Route: 0.428ns(70.164%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMS_70_149/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.097                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_174_305/Q1                   tco                   0.223       3.424 f       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.154       3.578         video_packet_send_m0/vs_pclk_d1
 CLMS_174_305/Y0                   td                    0.264       3.842 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.493       4.335         video_packet_send_m0/N5
 CLMA_162_288/RSCO                 td                    0.113       4.448 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.448         ntR1264          
 CLMA_162_292/RSCO                 td                    0.113       4.561 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=2)        0.000       4.561         ntR1263          
 CLMA_162_296/RSCO                 td                    0.113       4.674 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=3)        0.000       4.674         ntR1262          
 CLMA_162_300/RSCO                 td                    0.113       4.787 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000       4.787         ntR1261          
 CLMA_162_304/RSCO                 td                    0.113       4.900 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       4.900         ntR1260          
 CLMA_162_308/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.900         Logic Levels: 6  
                                                                                   Logic: 1.052ns(61.919%), Route: 0.647ns(38.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005      11.072         ntclkbufg_3      
 CLMA_162_308/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      11.262                          
 clock uncertainty                                      -0.150      11.112                          

 Recovery time                                           0.000      11.112                          

 Data required time                                                 11.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.112                          
 Data arrival time                                                   4.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.212                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_174_305/Q1                   tco                   0.223       3.424 f       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.154       3.578         video_packet_send_m0/vs_pclk_d1
 CLMS_174_305/Y0                   td                    0.264       3.842 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.542       4.384         video_packet_send_m0/N5
 CLMA_154_288/RSCO                 td                    0.113       4.497 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.497         ntR1092          
 CLMA_154_292/RSCO                 td                    0.113       4.610 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.610         ntR1091          
 CLMA_154_296/RSCO                 td                    0.113       4.723 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.723         ntR1090          
 CLMA_154_300/RSCO                 td                    0.113       4.836 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       4.836         ntR1089          
 CLMA_154_304/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.836         Logic Levels: 5  
                                                                                   Logic: 0.939ns(57.431%), Route: 0.696ns(42.569%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005      11.072         ntclkbufg_3      
 CLMA_154_304/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      11.249                          
 clock uncertainty                                      -0.150      11.099                          

 Recovery time                                           0.000      11.099                          

 Data required time                                                 11.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.099                          
 Data arrival time                                                   4.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.263                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_174_305/Q1                   tco                   0.223       3.424 f       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.154       3.578         video_packet_send_m0/vs_pclk_d1
 CLMS_174_305/Y0                   td                    0.264       3.842 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.542       4.384         video_packet_send_m0/N5
 CLMA_154_288/RSCO                 td                    0.113       4.497 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.497         ntR1092          
 CLMA_154_292/RSCO                 td                    0.113       4.610 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.610         ntR1091          
 CLMA_154_296/RSCO                 td                    0.113       4.723 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.723         ntR1090          
 CLMA_154_300/RSCO                 td                    0.113       4.836 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       4.836         ntR1089          
 CLMA_154_304/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.836         Logic Levels: 5  
                                                                                   Logic: 0.939ns(57.431%), Route: 0.696ns(42.569%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005      11.072         ntclkbufg_3      
 CLMA_154_304/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      11.249                          
 clock uncertainty                                      -0.150      11.099                          

 Recovery time                                           0.000      11.099                          

 Data required time                                                 11.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.099                          
 Data arrival time                                                   4.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.263                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005       2.992         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_305/Q2                   tco                   0.180       3.172 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.058       3.230         video_packet_send_m0/vs_pclk_d2
 CLMS_174_305/Y0                   td                    0.130       3.360 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.279       3.639         video_packet_send_m0/N5
 DRM_178_292/RSTA[0]                                                       r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.639         Logic Levels: 1  
                                                                                   Logic: 0.310ns(47.913%), Route: 0.337ns(52.087%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 DRM_178_292/CLKA[0]                                                       r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Removal time                                           -0.060       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.688                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005       2.992         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_305/Q2                   tco                   0.180       3.172 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.058       3.230         video_packet_send_m0/vs_pclk_d2
 CLMS_174_305/Y0                   td                    0.125       3.355 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.329       3.684         video_packet_send_m0/N5
 DRM_178_316/RSTA[0]                                                       f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.684         Logic Levels: 1  
                                                                                   Logic: 0.305ns(44.075%), Route: 0.387ns(55.925%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 DRM_178_316/CLKA[0]                                                       r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Removal time                                           -0.038       2.973                          

 Data required time                                                  2.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.973                          
 Data arrival time                                                   3.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.711                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005       2.992         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_305/Q2                   tco                   0.180       3.172 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.058       3.230         video_packet_send_m0/vs_pclk_d2
 CLMS_174_305/Y0                   td                    0.130       3.360 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=38)       0.279       3.639         video_packet_send_m0/N5
 CLMA_166_300/RSCO                 td                    0.085       3.724 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.724         ntR1259          
 CLMA_166_304/RSCI                                                         r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.724         Logic Levels: 2  
                                                                                   Logic: 0.395ns(53.962%), Route: 0.337ns(46.038%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMA_166_304/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.190       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Removal time                                            0.000       3.011                          

 Data required time                                                  3.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.011                          
 Data arrival time                                                   3.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.713                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMS_50_157/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_50_157/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     0.406       7.363         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMS_34_153/Y1                    td                    0.151       7.514 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.748       9.262         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.368 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.368         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.597 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.693         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.693         Logic Levels: 3  
                                                                                   Logic: 3.707ns(62.229%), Route: 2.250ns(37.771%)
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     0.925       6.736         ntclkbufg_1      
 CLMA_30_224/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_30_224/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=4)        0.617       7.574         nt_ddr_init_done 
 IOL_7_213/DO                      td                    0.106       7.680 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.680         ddr_init_done_obuf/ntO
 IOBS_LR_0_212/PAD                 td                    3.168      10.848 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.056      10.904         ddr_init_done    
 M5                                                                        f       ddr_init_done (port)

 Data arrival time                                                  10.904         Logic Levels: 2  
                                                                                   Logic: 3.495ns(83.853%), Route: 0.673ns(16.147%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4910)     1.037       6.848         ntclkbufg_1      
 CLMA_18_260/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_18_260/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.381       7.450         nt_heart_beat_led
 IOL_7_258/DO                      td                    0.106       7.556 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.556         heart_beat_led_obuf/ntO
 IOBS_LR_0_257/PAD                 td                    3.168      10.724 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.081      10.805         heart_beat_led   
 H1                                                                        f       heart_beat_led (port)

 Data arrival time                                                  10.805         Logic Levels: 2  
                                                                                   Logic: 3.495ns(88.324%), Route: 0.462ns(11.676%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.372       0.435 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.435         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.371       0.806 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.282       1.088         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_261/Y0                    td                    0.184       1.272 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.061       1.333         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N93318
 CLMA_10_260/A1                                                            r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.333         Logic Levels: 3  
                                                                                   Logic: 0.927ns(69.542%), Route: 0.406ns(30.458%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[27] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F2                                                      0.000       0.000 f       mem_dq[27] (port)
                                   net (fanout=1)        0.091       0.091         nt_mem_dq[27]    
 IOBS_LR_0_268/DIN                 td                    0.372       0.463 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.463         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_7_269/RX_DATA_DD              td                    0.371       0.834 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.278       1.112         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [3]
 CLMA_10_268/Y1                    td                    0.126       1.238 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.160       1.398         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N93317
 CLMA_10_260/A2                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.398         Logic Levels: 3  
                                                                                   Logic: 0.869ns(62.160%), Route: 0.529ns(37.840%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[18] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J3                                                      0.000       0.000 f       mem_dq[18] (port)
                                   net (fanout=1)        0.083       0.083         nt_mem_dq[18]    
 IOBS_LR_0_240/DIN                 td                    0.372       0.455 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.455         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_7_241/RX_DATA_DD              td                    0.371       0.826 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.276       1.102         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [2]
 CLMA_10_236/Y1                    td                    0.159       1.261 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.138       1.399         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N93260
 CLMS_10_241/C0                                                            r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.399         Logic Levels: 3  
                                                                                   Logic: 0.902ns(64.475%), Route: 0.497ns(35.525%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_234_356/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_234_356/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.504       10.000          0.496           High Pulse Width  CLMS_22_193/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_205/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_78_205/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_70_185/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_234_336/CLKA[0]     ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_336/CLKA[0]     ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_336/CLKB[0]     ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pixclk_3_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_178_68/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_178_68/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_178_88/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.326       3.846           1.520           High Pulse Width  CLMS_222_257/CLK        u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 2.326       3.846           1.520           Low Pulse Width   CLMS_222_257/CLK        u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 2.326       3.846           1.520           High Pulse Width  CLMS_222_257/CLK        u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.974       7.692           0.718           High Pulse Width  DRM_234_272/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.974       7.692           0.718           Low Pulse Width   DRM_234_272/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.974       7.692           0.718           Low Pulse Width   DRM_234_128/CLKB[0]     wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.322       4.040           0.718           High Pulse Width  DRM_26_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 3.322       4.040           0.718           Low Pulse Width   DRM_26_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 3.322       4.040           0.718           High Pulse Width  DRM_54_232/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.567      14.285          0.718           High Pulse Width  DRM_234_108/CLKA[0]     u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 13.567      14.285          0.718           High Pulse Width  DRM_234_128/CLKA[0]     wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 13.568      14.286          0.718           Low Pulse Width   DRM_234_108/CLKA[0]     u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_234_356/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_234_356/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.504      25.000          0.496           Low Pulse Width   CLMS_222_353/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_250_341/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_250_341/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_250_341/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/place_route/top_pnr.adf       
| Output     | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/report_timing/top_rtp.adf     
|            | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/report_timing/top.rtr         
|            | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/report_timing/rtr.db          
+---------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,438 MB
Total CPU time to report_timing completion : 0h:0m:16s
Process Total CPU time to report_timing completion : 0h:0m:19s
Total real time to report_timing completion : 0h:0m:18s
