

================================================================
== Vitis HLS Report for 'EntryConv_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Sun Jul  9 00:04:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vitis_workflow2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |       15|       15|        12|          2|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w_2_1 = alloca i32 1"   --->   Operation 16 'alloca' 'w_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_2_2 = alloca i32 1"   --->   Operation 17 'alloca' 'w_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_2_3 = alloca i32 1"   --->   Operation 18 'alloca' 'w_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2 = alloca i32 1"   --->   Operation 19 'alloca' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_2_3 = alloca i32 1"   --->   Operation 20 'alloca' 'x_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln8_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln8_1"   --->   Operation 21 'read' 'sext_ln8_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln8_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln8"   --->   Operation 22 'read' 'sext_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln8_1_cast = sext i62 %sext_ln8_1_read"   --->   Operation 23 'sext' 'sext_ln8_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln8_cast = sext i62 %sext_ln8_read"   --->   Operation 24 'sext' 'sext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [conv.cpp:8->conv.cpp:33]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.56ns)   --->   "%icmp_ln8 = icmp_eq  i2 %i_1, i2 3" [conv.cpp:8->conv.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.body.i.split_ifconv, void %OL.i.exitStub" [conv.cpp:8->conv.cpp:33]   --->   Operation 30 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_cast8 = zext i2 %i_1" [conv.cpp:8->conv.cpp:33]   --->   Operation 31 'zext' 'i_cast8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.46ns)   --->   "%add_ln9_1 = add i63 %i_cast8, i63 %sext_ln8_cast" [conv.cpp:9->conv.cpp:33]   --->   Operation 32 'add' 'add_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i63 %add_ln9_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 33 'sext' 'sext_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln9_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 34 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.56ns)   --->   "%add_ln8 = add i2 %i_1, i2 1" [conv.cpp:8->conv.cpp:33]   --->   Operation 37 'add' 'add_ln8' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [conv.cpp:9->conv.cpp:33]   --->   Operation 38 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln9 = add i4 %shl_ln9, i4 12" [conv.cpp:9->conv.cpp:33]   --->   Operation 39 'add' 'add_ln9' <Predicate = (!icmp_ln8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln9, i32 2, i32 3" [conv.cpp:9->conv.cpp:33]   --->   Operation 40 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i2 %trunc_ln9" [conv.cpp:9->conv.cpp:33]   --->   Operation 41 'sext' 'sext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i62 %sext_ln9" [conv.cpp:9->conv.cpp:33]   --->   Operation 42 'zext' 'zext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 43 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 44 [1/1] (1.56ns)   --->   "%icmp_ln9 = icmp_eq  i2 %i_1, i2 0" [conv.cpp:9->conv.cpp:33]   --->   Operation 44 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.56ns)   --->   "%icmp_ln9_1 = icmp_eq  i2 %i_1, i2 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 45 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln9, void %if.then.i, void %for.inc.i" [conv.cpp:10->conv.cpp:33]   --->   Operation 46 'br' 'br_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.46ns)   --->   "%add_ln11 = add i63 %zext_ln9, i63 %sext_ln8_1_cast" [conv.cpp:11->conv.cpp:33]   --->   Operation 47 'add' 'add_ln11' <Predicate = (!icmp_ln8 & !icmp_ln9)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i63 %add_ln11" [conv.cpp:11->conv.cpp:33]   --->   Operation 48 'sext' 'sext_ln11' <Predicate = (!icmp_ln8 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln11" [conv.cpp:11->conv.cpp:33]   --->   Operation 49 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln8 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln8 = store i2 %add_ln8, i2 %i" [conv.cpp:8->conv.cpp:33]   --->   Operation 50 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 51 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 52 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 53 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 53 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 54 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 54 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 55 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 56 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 56 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 57 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 57 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 58 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 58 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 59 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 59 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 60 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 60 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 61 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 61 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 62 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 62 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 63 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 63 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 64 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 64 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 65 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [conv.cpp:9->conv.cpp:33]   --->   Operation 65 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 66 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 66 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%w_2_1_load = load i32 %w_2_1"   --->   Operation 90 'load' 'w_2_1_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%w_2_2_load = load i32 %w_2_2"   --->   Operation 91 'load' 'w_2_2_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%w_2_3_load = load i32 %w_2_3"   --->   Operation 92 'load' 'w_2_3_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%x_2_load = load i32 %x_2"   --->   Operation 93 'load' 'x_2_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%x_2_3_load = load i32 %x_2_3"   --->   Operation 94 'load' 'x_2_3_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %w_2_033_out, i32 %w_2_3_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %w_1_032_out, i32 %w_2_2_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %w_0_031_out, i32 %w_2_1_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %x_2_030_out, i32 %x_2_3_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %x_1_029_out, i32 %x_2_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%w_2_1_load_1 = load i32 %w_2_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 67 'load' 'w_2_1_load_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%w_2_2_load_1 = load i32 %w_2_2" [conv.cpp:9->conv.cpp:33]   --->   Operation 68 'load' 'w_2_2_load_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%w_2_3_load_1 = load i32 %w_2_3" [conv.cpp:9->conv.cpp:33]   --->   Operation 69 'load' 'w_2_3_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [conv.cpp:8->conv.cpp:33]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv.cpp:8->conv.cpp:33]   --->   Operation 71 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%w_0 = bitcast i32 %gmem_addr_read" [conv.cpp:9->conv.cpp:33]   --->   Operation 72 'bitcast' 'w_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node w_2)   --->   "%or_ln9 = or i1 %icmp_ln9, i1 %icmp_ln9_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 73 'or' 'or_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_2 = select i1 %or_ln9, i32 %w_2_3_load_1, i32 %w_0" [conv.cpp:9->conv.cpp:33]   --->   Operation 74 'select' 'w_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.69ns)   --->   "%w_2_7 = select i1 %icmp_ln9_1, i32 %w_0, i32 %w_2_2_load_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 75 'select' 'w_2_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.69ns)   --->   "%w_2_8 = select i1 %icmp_ln9, i32 %w_0, i32 %w_2_1_load_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 76 'select' 'w_2_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [conv.cpp:11->conv.cpp:33]   --->   Operation 77 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %w_2, i32 %w_2_3" [conv.cpp:8->conv.cpp:33]   --->   Operation 78 'store' 'store_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %w_2_7, i32 %w_2_2" [conv.cpp:8->conv.cpp:33]   --->   Operation 79 'store' 'store_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %w_2_8, i32 %w_2_1" [conv.cpp:8->conv.cpp:33]   --->   Operation 80 'store' 'store_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.body.i" [conv.cpp:8->conv.cpp:33]   --->   Operation 81 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%x_2_load_1 = load i32 %x_2" [conv.cpp:11->conv.cpp:33]   --->   Operation 82 'load' 'x_2_load_1' <Predicate = (!icmp_ln9 & !icmp_ln9_1)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%x_2_3_load_1 = load i32 %x_2_3" [conv.cpp:11->conv.cpp:33]   --->   Operation 83 'load' 'x_2_3_load_1' <Predicate = (!icmp_ln9 & icmp_ln9_1)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%x_1 = bitcast i32 %gmem_addr_1_read" [conv.cpp:11->conv.cpp:33]   --->   Operation 84 'bitcast' 'x_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.69ns)   --->   "%x_2_5 = select i1 %icmp_ln9_1, i32 %x_2_3_load_1, i32 %x_1" [conv.cpp:11->conv.cpp:33]   --->   Operation 85 'select' 'x_2_5' <Predicate = (!icmp_ln9)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.69ns)   --->   "%x_2_6 = select i1 %icmp_ln9_1, i32 %x_1, i32 %x_2_load_1" [conv.cpp:11->conv.cpp:33]   --->   Operation 86 'select' 'x_2_6' <Predicate = (!icmp_ln9)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %x_2_5, i32 %x_2_3" [conv.cpp:11->conv.cpp:33]   --->   Operation 87 'store' 'store_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %x_2_6, i32 %x_2" [conv.cpp:11->conv.cpp:33]   --->   Operation 88 'store' 'store_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.i" [conv.cpp:11->conv.cpp:33]   --->   Operation 89 'br' 'br_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.469ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0.000 ns)
	'load' operation ('i', conv.cpp:8->conv.cpp:33) on local variable 'i' [23]  (0.000 ns)
	'add' operation ('add_ln9_1', conv.cpp:9->conv.cpp:33) [41]  (3.469 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', conv.cpp:9->conv.cpp:33) on port 'gmem' (conv.cpp:9->conv.cpp:33) [44]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) [60]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) [60]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) [60]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) [60]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) [60]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) [60]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) [60]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) [60]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', conv.cpp:11->conv.cpp:33) on port 'gmem' (conv.cpp:11->conv.cpp:33) [61]  (7.300 ns)

 <State 12>: 0.698ns
The critical path consists of the following:
	'load' operation ('x_2_3_load_1', conv.cpp:11->conv.cpp:33) on local variable 'x[2]' [56]  (0.000 ns)
	'select' operation ('x[2]', conv.cpp:11->conv.cpp:33) [63]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
